Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 15 21:13:17 2022
| Host         : Tom-Laptop running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1568 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/ch1_start_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/ch2_start_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/ch3_start_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/ch4_start_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/frame_div/o_reg/Q (HIGH)

 There are 46 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/freq_div/o_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[0][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[11][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[11][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[11][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[11][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[11][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[11][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[11][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[14][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[16][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[16][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[16][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[16][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[16][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[17][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[17][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[17][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[17][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[17][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[17][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[17][7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[1][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[1][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[1][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[1][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[1][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[1][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[22][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[4][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[6][0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[6][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[6][2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[6][3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[6][4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/regs_reg[9][2]/Q (HIGH)

 There are 153 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sequencer_state_reg[0]/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sequencer_state_reg[1]/Q (HIGH)

 There are 42 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sequencer_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/octo_freq_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch1/target_freq_reg[9]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/octo_freq_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[10]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[10]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[4]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[4]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[5]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[5]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[6]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[6]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[7]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[7]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[8]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[8]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[9]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/target_freq_reg[9]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch3/clk_pointer_inc_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_div_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/clk_shifter_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/latched_shift_clock_freq_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/latched_shift_clock_freq_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/latched_shift_clock_freq_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch4/latched_shift_clock_freq_reg[3]/Q (HIGH)

 There are 9581 register/latch pins with no clock driven by root clock pin: design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 103243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.826     -117.443                     53                27907        0.067        0.000                      0                27907        3.000        0.000                       0                  3820  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
clk_in1                          {0.000 5.000}        10.000          100.000         
  clk_100_design_1_clk_wiz_0_0   {0.000 5.000}        10.000          100.000         
    clk_feedback                 {0.000 25.000}       50.000          20.000          
    zed_audio_clk_48M            {0.000 10.417}       20.833          48.000          
  clk_gb2_design_1_clk_wiz_0_0   {0.000 59.500}       119.000         8.403           
  clk_vga_design_1_clk_wiz_0_0   {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                             3.271        0.000                      0                 1486        0.094        0.000                      0                 1486        4.020        0.000                       0                   674  
clk_in1                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0                                                                                                                                                     3.000        0.000                       0                    21  
    clk_feedback                                                                                                                                                                  48.751        0.000                       0                     2  
    zed_audio_clk_48M                 12.997        0.000                      0                  246        0.106        0.000                      0                  246        9.437        0.000                       0                   121  
  clk_gb2_design_1_clk_wiz_0_0       114.924        0.000                      0                    1        1.247        0.000                      0                    1       41.000        0.000                       0                     3  
  clk_vga_design_1_clk_wiz_0_0        18.002        0.000                      0                26110        0.067        0.000                      0                26110       18.750        0.000                       0                  2995  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_design_1_clk_wiz_0_0  zed_audio_clk_48M                  -3.826      -50.656                     18                   18        0.067        0.000                      0                   18  
clk_fpga_0                    clk_vga_design_1_clk_wiz_0_0        1.804        0.000                      0                   23        1.620        0.000                      0                   23  
clk_gb2_design_1_clk_wiz_0_0  clk_vga_design_1_clk_wiz_0_0       -2.965      -66.787                     35                   35        0.210        0.000                      0                   35  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_fpga_0                    clk_vga_design_1_clk_wiz_0_0        2.319        0.000                      0                   63        1.496        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 1.815ns (29.152%)  route 4.411ns (70.848%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.353     5.718    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.154     5.872 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          1.291     7.163    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y82         LUT4 (Prop_lut4_I0_O)        0.327     7.490 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=14, routed)          1.766     9.257    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X47Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.479    12.658    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X47Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 1.815ns (29.152%)  route 4.411ns (70.848%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.353     5.718    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.154     5.872 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          1.291     7.163    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y82         LUT4 (Prop_lut4_I0_O)        0.327     7.490 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=14, routed)          1.766     9.257    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X47Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.479    12.658    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X47Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 1.815ns (29.152%)  route 4.411ns (70.848%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.353     5.718    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.154     5.872 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          1.291     7.163    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y82         LUT4 (Prop_lut4_I0_O)        0.327     7.490 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=14, routed)          1.766     9.257    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X47Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.479    12.658    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X47Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 1.815ns (29.152%)  route 4.411ns (70.848%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.353     5.718    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.154     5.872 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          1.291     7.163    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y82         LUT4 (Prop_lut4_I0_O)        0.327     7.490 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=14, routed)          1.766     9.257    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X47Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.479    12.658    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X47Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__3
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 1.815ns (29.152%)  route 4.411ns (70.848%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.353     5.718    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.154     5.872 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          1.291     7.163    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y82         LUT4 (Prop_lut4_I0_O)        0.327     7.490 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=14, routed)          1.766     9.257    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X47Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.479    12.658    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X47Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  3.271    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.140ns  (logic 1.815ns (29.558%)  route 4.325ns (70.442%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.353     5.718    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.154     5.872 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          1.291     7.163    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y82         LUT4 (Prop_lut4_I0_O)        0.327     7.490 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=14, routed)          1.681     9.171    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.479    12.658    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X44Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.528    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.635ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 1.815ns (30.992%)  route 4.041ns (69.008%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.353     5.718    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.154     5.872 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          1.291     7.163    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y82         LUT4 (Prop_lut4_I0_O)        0.327     7.490 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=14, routed)          1.397     8.887    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.473    12.652    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X40Y65         FDRE (Setup_fdre_C_CE)      -0.205    12.522    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  3.635    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.815ns (36.426%)  route 3.168ns (63.574%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.353     5.718    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.154     5.872 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          1.295     7.167    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y82         LUT4 (Prop_lut4_I0_O)        0.327     7.494 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.519     8.013    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X28Y82         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.517    12.696    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y82         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.229    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X28Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.566    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.815ns (36.426%)  route 3.168ns (63.574%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.353     5.718    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.154     5.872 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          1.295     7.167    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y82         LUT4 (Prop_lut4_I0_O)        0.327     7.494 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.519     8.013    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X28Y82         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.517    12.696    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y82         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                         clock pessimism              0.229    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X28Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.566    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.815ns (36.426%)  route 3.168ns (63.574%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.353     5.718    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X31Y102        LUT4 (Prop_lut4_I3_O)        0.154     5.872 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg2[31]_i_2/O
                         net (fo=16, routed)          1.295     7.167    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X29Y82         LUT4 (Prop_lut4_I0_O)        0.327     7.494 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1[7]_i_1/O
                         net (fo=8, routed)           0.519     8.013    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0
    SLICE_X28Y82         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.517    12.696    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y82         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                         clock pessimism              0.229    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X28Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.566    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.566    
                         arrival time                          -8.013    
  -------------------------------------------------------------------
                         slack                                  4.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.611%)  route 0.351ns (65.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[36]/Q
                         net (fo=1, routed)           0.351     1.402    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[36]
    SLICE_X27Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.447 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[36]_i_1/O
                         net (fo=1, routed)           0.000     1.447    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[36]
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y100        FDRE (Hold_fdre_C_D)         0.092     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.141ns (25.119%)  route 0.420ns (74.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.576     0.912    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y93         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_rdata_reg[12]/Q
                         net (fo=1, routed)           0.420     1.473    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[12]
    SLICE_X30Y114        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.925     1.291    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y114        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.035     1.256    
    SLICE_X30Y114        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.373    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.141ns (25.281%)  route 0.417ns (74.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.559     0.895    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.417     1.452    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X32Y115        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.905     1.271    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y115        SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.035     1.236    
    SLICE_X32Y115        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.351    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y92         FDRE (Hold_fdre_C_D)         0.078     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[2]
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y92         FDRE (Hold_fdre_C_D)         0.076     0.984    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.639     0.975    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.172    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.911     1.277    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y100        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.302     0.975    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.075     1.050    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.056     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[11]
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y92         FDRE (Hold_fdre_C_D)         0.075     0.983    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.059     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[3]
    SLICE_X28Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X28Y89         FDRE (Hold_fdre_C_D)         0.076     0.986    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.059     1.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X28Y94         FDRE (Hold_fdre_C_D)         0.076     0.988    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.111    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.576     0.912    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.062     1.114    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X28Y94         FDRE (Hold_fdre_C_D)         0.078     0.990    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X31Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X31Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y105   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y106   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y106   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y117   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y117   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y117   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y117   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y117   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y117   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X50Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y115   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y114   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X46Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y115   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y126   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_in1
  To Clock:  clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X85Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y7      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y7      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y7      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X83Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X85Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X87Y16     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[19]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X85Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X85Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X85Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[14]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X85Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y7      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y7      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y7      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y7      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y7      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y7      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X83Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zed_audio_clk_48M
  To Clock:  zed_audio_clk_48M

Setup :            0  Failing Endpoints,  Worst Slack       12.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.997ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 2.950ns (40.103%)  route 4.406ns (59.897%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 22.313 - 20.833 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.792     1.554    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.008 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.216     6.224    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.124     6.348 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_12/O
                         net (fo=1, routed)           0.566     6.914    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_12_n_0
    SLICE_X25Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_7/O
                         net (fo=2, routed)           0.418     7.456    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X25Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.580 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.286     7.866    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.920     8.910    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X29Y14         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.563    22.313    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X29Y14         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
                         clock pessimism             -0.041    22.273    
                         clock uncertainty           -0.161    22.112    
    SLICE_X29Y14         FDRE (Setup_fdre_C_CE)      -0.205    21.907    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]
  -------------------------------------------------------------------
                         required time                         21.907    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 12.997    

Slack (MET) :             12.997ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 2.950ns (40.103%)  route 4.406ns (59.897%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 22.313 - 20.833 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.792     1.554    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.008 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.216     6.224    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.124     6.348 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_12/O
                         net (fo=1, routed)           0.566     6.914    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_12_n_0
    SLICE_X25Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_7/O
                         net (fo=2, routed)           0.418     7.456    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X25Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.580 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.286     7.866    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.920     8.910    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X29Y14         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.563    22.313    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X29Y14         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
                         clock pessimism             -0.041    22.273    
                         clock uncertainty           -0.161    22.112    
    SLICE_X29Y14         FDRE (Setup_fdre_C_CE)      -0.205    21.907    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]
  -------------------------------------------------------------------
                         required time                         21.907    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 12.997    

Slack (MET) :             12.997ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 2.950ns (40.103%)  route 4.406ns (59.897%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 22.313 - 20.833 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.792     1.554    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.008 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.216     6.224    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.124     6.348 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_12/O
                         net (fo=1, routed)           0.566     6.914    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_12_n_0
    SLICE_X25Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_7/O
                         net (fo=2, routed)           0.418     7.456    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X25Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.580 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.286     7.866    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.920     8.910    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X29Y14         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.563    22.313    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X29Y14         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
                         clock pessimism             -0.041    22.273    
                         clock uncertainty           -0.161    22.112    
    SLICE_X29Y14         FDRE (Setup_fdre_C_CE)      -0.205    21.907    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]
  -------------------------------------------------------------------
                         required time                         21.907    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                 12.997    

Slack (MET) :             13.133ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.226ns  (logic 3.056ns (42.291%)  route 4.170ns (57.709%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 22.319 - 20.833 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.792     1.554    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.008 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          1.991     5.998    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X24Y11         LUT4 (Prop_lut4_I2_O)        0.152     6.150 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.654     6.804    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I1_O)        0.326     7.130 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.433     7.564    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          1.092     8.780    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X25Y3          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.569    22.319    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X25Y3          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]/C
                         clock pessimism             -0.041    22.279    
                         clock uncertainty           -0.161    22.118    
    SLICE_X25Y3          FDRE (Setup_fdre_C_CE)      -0.205    21.913    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[3]
  -------------------------------------------------------------------
                         required time                         21.913    
                         arrival time                          -8.780    
  -------------------------------------------------------------------
                         slack                                 13.133    

Slack (MET) :             13.186ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 2.950ns (41.163%)  route 4.217ns (58.837%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 22.313 - 20.833 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.792     1.554    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.008 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.216     6.224    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.124     6.348 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_12/O
                         net (fo=1, routed)           0.566     6.914    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_12_n_0
    SLICE_X25Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_7/O
                         net (fo=2, routed)           0.418     7.456    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X25Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.580 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.286     7.866    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.731     8.721    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.563    22.313    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X28Y14         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
                         clock pessimism             -0.041    22.273    
                         clock uncertainty           -0.161    22.112    
    SLICE_X28Y14         FDRE (Setup_fdre_C_CE)      -0.205    21.907    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]
  -------------------------------------------------------------------
                         required time                         21.907    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                 13.186    

Slack (MET) :             13.186ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 2.950ns (41.163%)  route 4.217ns (58.837%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 22.313 - 20.833 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.792     1.554    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.008 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.216     6.224    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.124     6.348 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_12/O
                         net (fo=1, routed)           0.566     6.914    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_12_n_0
    SLICE_X25Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_7/O
                         net (fo=2, routed)           0.418     7.456    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X25Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.580 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.286     7.866    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.731     8.721    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.563    22.313    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X28Y14         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
                         clock pessimism             -0.041    22.273    
                         clock uncertainty           -0.161    22.112    
    SLICE_X28Y14         FDRE (Setup_fdre_C_CE)      -0.205    21.907    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]
  -------------------------------------------------------------------
                         required time                         21.907    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                 13.186    

Slack (MET) :             13.186ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.167ns  (logic 2.950ns (41.163%)  route 4.217ns (58.837%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 22.313 - 20.833 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.792     1.554    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     4.008 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[2]
                         net (fo=28, routed)          2.216     6.224    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[2]
    SLICE_X27Y8          LUT5 (Prop_lut5_I0_O)        0.124     6.348 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_12/O
                         net (fo=1, routed)           0.566     6.914    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_12_n_0
    SLICE_X25Y8          LUT5 (Prop_lut5_I0_O)        0.124     7.038 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/bitcount[7]_i_7/O
                         net (fo=2, routed)           0.418     7.456    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]_0
    SLICE_X25Y9          LUT6 (Prop_lut6_I3_O)        0.124     7.580 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_3/O
                         net (fo=1, routed)           0.286     7.866    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_3_n_0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1/O
                         net (fo=8, routed)           0.731     8.721    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0
    SLICE_X28Y14         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.563    22.313    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X28Y14         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]/C
                         clock pessimism             -0.041    22.273    
                         clock uncertainty           -0.161    22.112    
    SLICE_X28Y14         FDRE (Setup_fdre_C_CE)      -0.205    21.907    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[6]
  -------------------------------------------------------------------
                         required time                         21.907    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                                 13.186    

Slack (MET) :             13.228ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.061ns  (logic 3.082ns (43.648%)  route 3.979ns (56.352%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 22.319 - 20.833 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.792     1.554    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     4.008 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[7]
                         net (fo=16, routed)          1.821     5.829    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[7]
    SLICE_X25Y11         LUT2 (Prop_lut2_I0_O)        0.152     5.981 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_10/O
                         net (fo=1, routed)           0.639     6.620    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[9]_1
    SLICE_X25Y7          LUT6 (Prop_lut6_I4_O)        0.326     6.946 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7/O
                         net (fo=10, routed)          0.886     7.832    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_7_n_0
    SLICE_X25Y4          LUT2 (Prop_lut2_I0_O)        0.150     7.982 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[0]_i_1/O
                         net (fo=2, routed)           0.633     8.615    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[0]_i_1_n_0
    SLICE_X25Y5          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.569    22.319    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X25Y5          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                         clock pessimism             -0.041    22.279    
                         clock uncertainty           -0.161    22.118    
    SLICE_X25Y5          FDRE (Setup_fdre_C_D)       -0.275    21.843    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         21.843    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                 13.228    

Slack (MET) :             13.232ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 3.056ns (42.870%)  route 4.072ns (57.130%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 22.320 - 20.833 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.792     1.554    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.008 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          1.991     5.998    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X24Y11         LUT4 (Prop_lut4_I2_O)        0.152     6.150 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.654     6.804    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I1_O)        0.326     7.130 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.433     7.564    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.995     8.682    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X25Y2          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.570    22.320    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X25Y2          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]/C
                         clock pessimism             -0.041    22.280    
                         clock uncertainty           -0.161    22.119    
    SLICE_X25Y2          FDRE (Setup_fdre_C_CE)      -0.205    21.914    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[4]
  -------------------------------------------------------------------
                         required time                         21.914    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                 13.232    

Slack (MET) :             13.232ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (zed_audio_clk_48M rise@20.833ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 3.056ns (42.870%)  route 4.072ns (57.130%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 22.320 - 20.833 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    -0.041ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.792     1.554    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     4.008 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/DOADO[1]
                         net (fo=28, routed)          1.991     5.998    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/DOADO[1]
    SLICE_X24Y11         LUT4 (Prop_lut4_I2_O)        0.152     6.150 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9/O
                         net (fo=1, routed)           0.654     6.804    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_9_n_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I1_O)        0.326     7.130 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/pcnext[9]_i_4/O
                         net (fo=1, routed)           0.433     7.564    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.688 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1/O
                         net (fo=21, routed)          0.995     8.682    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0
    SLICE_X25Y2          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.570    22.320    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X25Y2          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]/C
                         clock pessimism             -0.041    22.280    
                         clock uncertainty           -0.161    22.119    
    SLICE_X25Y2          FDRE (Setup_fdre_C_CE)      -0.205    21.914    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg[5]
  -------------------------------------------------------------------
                         required time                         21.914    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                 13.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.673ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.595    -0.532    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.482 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.047    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.073 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.600     0.673    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X93Y21         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[9]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y21         FDRE (Prop_fdre_C_Q)         0.141     0.814 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[9]__0/Q
                         net (fo=1, routed)           0.116     0.929    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[9]__0_n_0
    SLICE_X90Y21         SRL16E                                       r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.867     1.223    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X90Y21         SRL16E                                       r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
                         clock pessimism             -0.516     0.707    
    SLICE_X90Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.824    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_reg/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.675ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.595    -0.532    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.482 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.047    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.073 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.602     0.675    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X91Y19         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y19         FDRE (Prop_fdre_C_Q)         0.141     0.816 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[63]/Q
                         net (fo=1, routed)           0.056     0.872    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[63]
    SLICE_X91Y19         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.869     1.225    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X91Y19         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_reg/C
                         clock pessimism             -0.550     0.675    
    SLICE_X91Y19         FDRE (Hold_fdre_C_D)         0.071     0.746    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_d_out_reg
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___verilog_boy_v1_0_S00_AXI_inst_top_audio_top_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.588%)  route 0.168ns (54.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.677ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.595    -0.532    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.482 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.047    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.073 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.604     0.677    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X91Y17         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y17         FDRE (Prop_fdre_C_Q)         0.141     0.818 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[31]/Q
                         net (fo=1, routed)           0.168     0.986    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[31]
    SLICE_X92Y17         SRL16E                                       r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___verilog_boy_v1_0_S00_AXI_inst_top_audio_top_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.872     1.228    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X92Y17         SRL16E                                       r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___verilog_boy_v1_0_S00_AXI_inst_top_audio_top_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/CLK
                         clock pessimism             -0.516     0.712    
    SLICE_X92Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.829    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___verilog_boy_v1_0_S00_AXI_inst_top_audio_top_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.595    -0.532    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.482 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.047    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.073 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.583     0.656    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X88Y16         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y16         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]/Q
                         net (fo=1, routed)           0.087     0.884    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[28]
    SLICE_X89Y16         LUT3 (Prop_lut3_I2_O)        0.045     0.929 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[29]_i_1/O
                         net (fo=1, routed)           0.000     0.929    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[9]
    SLICE_X89Y16         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.849     1.205    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X89Y16         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]/C
                         clock pessimism             -0.536     0.669    
    SLICE_X89Y16         FDRE (Hold_fdre_C_D)         0.092     0.761    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.058%)  route 0.299ns (67.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.595    -0.532    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.482 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.047    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.073 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.589     0.662    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X25Y5          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y5          FDRE (Prop_fdre_C_Q)         0.141     0.803 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[0]/Q
                         net (fo=1, routed)           0.299     1.102    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[0]
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.903     1.260    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.516     0.743    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.926    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.998%)  route 0.300ns (68.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.595    -0.532    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.482 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.047    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.073 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.589     0.662    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X24Y3          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDRE (Prop_fdre_C_Q)         0.141     0.803 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[8]/Q
                         net (fo=1, routed)           0.300     1.102    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[8]
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.903     1.260    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.516     0.743    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.926    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.996%)  route 0.300ns (68.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.595    -0.532    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.482 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.047    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.073 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.589     0.662    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X24Y3          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y3          FDRE (Prop_fdre_C_Q)         0.141     0.803 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep[3]/Q
                         net (fo=1, routed)           0.300     1.103    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/Q[3]
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.903     1.260    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/CLK_48
    RAMB18_X1Y0          RAMB18E1                                     r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
                         clock pessimism             -0.516     0.743    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.926    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.521%)  route 0.098ns (34.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.595    -0.532    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.482 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.047    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.073 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.588     0.661    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X24Y7          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141     0.802 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left_reg[1]/Q
                         net (fo=5, routed)           0.098     0.900    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left[1]
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.045     0.945 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.945    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[1]_i_1_n_0
    SLICE_X25Y7          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.856     1.212    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X25Y7          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]/C
                         clock pessimism             -0.538     0.674    
    SLICE_X25Y7          FDRE (Hold_fdre_C_D)         0.091     0.765    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_started_reg/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.595    -0.532    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.482 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.047    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.073 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.588     0.661    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X24Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.141     0.802 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_started_reg/Q
                         net (fo=2, routed)           0.099     0.901    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_started
    SLICE_X25Y8          LUT6 (Prop_lut6_I2_O)        0.045     0.946 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.946    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[0]_i_1_n_0
    SLICE_X25Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.856     1.212    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/CLK_48
    SLICE_X25Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]/C
                         clock pessimism             -0.538     0.674    
    SLICE_X25Y8          FDRE (Hold_fdre_C_D)         0.092     0.766    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - zed_audio_clk_48M rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.595    -0.532    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.482 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.047    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.073 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.583     0.656    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X89Y16         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y16         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[27]/Q
                         net (fo=1, routed)           0.122     0.919    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[27]
    SLICE_X88Y16         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.849     1.205    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X88Y16         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]/C
                         clock pessimism             -0.536     0.669    
    SLICE_X88Y16         FDRE (Hold_fdre_C_D)         0.070     0.739    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.739    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zed_audio_clk_48M
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X1Y0      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.678     BUFGCTRL_X0Y2    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.584     MMCME2_ADV_X1Y0  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.833      19.833     SLICE_X24Y1      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_393_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X25Y10     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X28Y14     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X28Y14     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X29Y14     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X29Y14     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X29Y14     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X1Y0  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X90Y21     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X92Y17     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___verilog_boy_v1_0_S00_AXI_inst_top_audio_top_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X92Y17     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___verilog_boy_v1_0_S00_AXI_inst_top_audio_top_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X92Y17     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[48]_srl4___verilog_boy_v1_0_S00_AXI_inst_top_audio_top_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X92Y17     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[48]_srl4___verilog_boy_v1_0_S00_AXI_inst_top_audio_top_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X90Y21     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X88Y9      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[51]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X90Y21     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X90Y21     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[2]_srl7/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X92Y17     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___verilog_boy_v1_0_S00_AXI_inst_top_audio_top_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X92Y17     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[37]_srl6___verilog_boy_v1_0_S00_AXI_inst_top_audio_top_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X92Y17     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[48]_srl4___verilog_boy_v1_0_S00_AXI_inst_top_audio_top_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.417      9.437      SLICE_X92Y17     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[48]_srl4___verilog_boy_v1_0_S00_AXI_inst_top_audio_top_Inst_adau1761_izedboard_Inst_i2s_data_interface_sr_out_reg_r_2/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.417      9.917      SLICE_X24Y1      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg_cooolgate_en_gate_393_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X25Y10     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X25Y10     design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/ack_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.417      9.917      SLICE_X27Y4      design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_gb2_design_1_clk_wiz_0_0
  To Clock:  clk_gb2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      114.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             114.924ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Path Group:             clk_gb2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            119.000ns  (clk_gb2_design_1_clk_wiz_0_0 rise@119.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 0.681ns (17.548%)  route 3.200ns (82.452%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 116.888 - 119.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.653    -2.467    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456    -2.011 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           0.587    -1.424    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst_n_7
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.323 f  design_1_i/verilog_boy_v1_0_0/inst/opcode_reg[7]_i_1/O
                         net (fo=9586, routed)        2.148     0.825    design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.124     0.949 r  design_1_i/verilog_boy_v1_0_0/inst/br_vram_i_1/O
                         net (fo=2, routed)           0.465     1.414    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/lopt
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                    119.000   119.000 r  
    Y9                                                0.000   119.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   119.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   120.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   121.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.970   113.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.686   115.317    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.091   115.408 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.479   116.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                         clock pessimism             -0.354   116.533    
                         clock uncertainty           -0.114   116.419    
    SLICE_X51Y46         FDRE (Setup_fdre_C_D)       -0.081   116.338    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg
  -------------------------------------------------------------------
                         required time                        116.338    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                114.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Path Group:             clk_gb2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gb2_design_1_clk_wiz_0_0 rise@0.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.212ns (16.142%)  route 1.101ns (83.858%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           0.224    -0.206    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst_n_7
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.180 f  design_1_i/verilog_boy_v1_0_0/inst/opcode_reg[7]_i_1/O
                         net (fo=9586, routed)        0.716     0.537    design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.045     0.582 r  design_1_i/verilog_boy_v1_0_0/inst/br_vram_i_1/O
                         net (fo=2, routed)           0.161     0.743    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/lopt
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                         clock pessimism             -0.230    -0.571    
    SLICE_X51Y46         FDRE (Hold_fdre_C_D)         0.066    -0.505    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  1.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gb2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 59.500 }
Period(ns):         119.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         119.000     116.845    BUFGCTRL_X0Y12  design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         119.000     117.751    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         119.000     118.000    SLICE_X51Y46    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       119.000     41.000     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         59.500      59.000     SLICE_X51Y46    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         59.500      59.000     SLICE_X51Y46    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         59.500      59.000     SLICE_X51Y46    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         59.500      59.000     SLICE_X51Y46    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_vga_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.002ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.712ns  (logic 0.419ns (1.930%)  route 21.293ns (98.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 38.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.653    -2.467    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/Q
                         net (fo=4320, routed)       21.293    19.245    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/A3
    SLICE_X82Y114        RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.718    38.126    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/WCLK
    SLICE_X82Y114        RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/DP.HIGH/CLK
                         clock pessimism             -0.528    37.598    
                         clock uncertainty           -0.095    37.504    
    SLICE_X82Y114        RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.257    37.247    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         37.247    
                         arrival time                         -19.245    
  -------------------------------------------------------------------
                         slack                                 18.002    

Slack (MET) :             18.002ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.712ns  (logic 0.419ns (1.930%)  route 21.293ns (98.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 38.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.653    -2.467    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/Q
                         net (fo=4320, routed)       21.293    19.245    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/A3
    SLICE_X82Y114        RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.718    38.126    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/WCLK
    SLICE_X82Y114        RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/DP.LOW/CLK
                         clock pessimism             -0.528    37.598    
                         clock uncertainty           -0.095    37.504    
    SLICE_X82Y114        RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.257    37.247    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         37.247    
                         arrival time                         -19.245    
  -------------------------------------------------------------------
                         slack                                 18.002    

Slack (MET) :             18.002ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/SP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.712ns  (logic 0.419ns (1.930%)  route 21.293ns (98.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 38.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.653    -2.467    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/Q
                         net (fo=4320, routed)       21.293    19.245    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/A3
    SLICE_X82Y114        RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/SP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.718    38.126    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/WCLK
    SLICE_X82Y114        RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/SP.HIGH/CLK
                         clock pessimism             -0.528    37.598    
                         clock uncertainty           -0.095    37.504    
    SLICE_X82Y114        RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.257    37.247    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                         37.247    
                         arrival time                         -19.245    
  -------------------------------------------------------------------
                         slack                                 18.002    

Slack (MET) :             18.002ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/SP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.712ns  (logic 0.419ns (1.930%)  route 21.293ns (98.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.874ns = ( 38.126 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.653    -2.467    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/Q
                         net (fo=4320, routed)       21.293    19.245    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/A3
    SLICE_X82Y114        RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/SP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.718    38.126    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/WCLK
    SLICE_X82Y114        RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/SP.LOW/CLK
                         clock pessimism             -0.528    37.598    
                         clock uncertainty           -0.095    37.504    
    SLICE_X82Y114        RAMD64E (Setup_ramd64e_CLK_WADR3)
                                                     -0.257    37.247    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         37.247    
                         arrival time                         -19.245    
  -------------------------------------------------------------------
                         slack                                 18.002    

Slack (MET) :             18.030ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.651ns  (logic 0.419ns (1.935%)  route 21.232ns (98.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 37.952 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.653    -2.467    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/Q
                         net (fo=4320, routed)       21.232    19.184    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/A0
    SLICE_X82Y63         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.544    37.952    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/WCLK
    SLICE_X82Y63         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/DP.HIGH/CLK
                         clock pessimism             -0.528    37.424    
                         clock uncertainty           -0.095    37.330    
    SLICE_X82Y63         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.115    37.215    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -19.184    
  -------------------------------------------------------------------
                         slack                                 18.030    

Slack (MET) :             18.030ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.651ns  (logic 0.419ns (1.935%)  route 21.232ns (98.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 37.952 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.653    -2.467    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/Q
                         net (fo=4320, routed)       21.232    19.184    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/A0
    SLICE_X82Y63         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.544    37.952    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/WCLK
    SLICE_X82Y63         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/DP.LOW/CLK
                         clock pessimism             -0.528    37.424    
                         clock uncertainty           -0.095    37.330    
    SLICE_X82Y63         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.115    37.215    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -19.184    
  -------------------------------------------------------------------
                         slack                                 18.030    

Slack (MET) :             18.030ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/SP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.651ns  (logic 0.419ns (1.935%)  route 21.232ns (98.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 37.952 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.653    -2.467    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/Q
                         net (fo=4320, routed)       21.232    19.184    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/A0
    SLICE_X82Y63         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/SP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.544    37.952    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/WCLK
    SLICE_X82Y63         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/SP.HIGH/CLK
                         clock pessimism             -0.528    37.424    
                         clock uncertainty           -0.095    37.330    
    SLICE_X82Y63         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.115    37.215    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -19.184    
  -------------------------------------------------------------------
                         slack                                 18.030    

Slack (MET) :             18.030ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/SP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.651ns  (logic 0.419ns (1.935%)  route 21.232ns (98.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 37.952 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.653    -2.467    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/Q
                         net (fo=4320, routed)       21.232    19.184    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/A0
    SLICE_X82Y63         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/SP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.544    37.952    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/WCLK
    SLICE_X82Y63         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/SP.LOW/CLK
                         clock pessimism             -0.528    37.424    
                         clock uncertainty           -0.095    37.330    
    SLICE_X82Y63         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.115    37.215    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22272_22399_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -19.184    
  -------------------------------------------------------------------
                         slack                                 18.030    

Slack (MET) :             18.180ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_1_1/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.502ns  (logic 0.419ns (1.949%)  route 21.083ns (98.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 37.952 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.653    -2.467    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/Q
                         net (fo=4320, routed)       21.083    19.035    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_1_1/A0
    SLICE_X82Y64         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_1_1/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.544    37.952    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_1_1/WCLK
    SLICE_X82Y64         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_1_1/DP.HIGH/CLK
                         clock pessimism             -0.528    37.424    
                         clock uncertainty           -0.095    37.330    
    SLICE_X82Y64         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.115    37.215    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -19.035    
  -------------------------------------------------------------------
                         slack                                 18.180    

Slack (MET) :             18.180ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_1_1/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        21.502ns  (logic 0.419ns (1.949%)  route 21.083ns (98.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 37.952 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.653    -2.467    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y45         FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/Q
                         net (fo=4320, routed)       21.083    19.035    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_1_1/A0
    SLICE_X82Y64         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_1_1/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.544    37.952    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_1_1/WCLK
    SLICE_X82Y64         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_1_1/DP.LOW/CLK
                         clock pessimism             -0.528    37.424    
                         clock uncertainty           -0.095    37.330    
    SLICE_X82Y64         RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                     -0.115    37.215    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_22016_22143_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         37.215    
                         arrival time                         -19.035    
  -------------------------------------------------------------------
                         slack                                 18.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.741%)  route 0.233ns (62.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.559    -0.568    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X48Y44         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[1]/Q
                         net (fo=2, routed)           0.233    -0.194    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[1]
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/C
                         clock pessimism              0.033    -0.308    
    SLICE_X52Y46         FDRE (Hold_fdre_C_D)         0.047    -0.261    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.667%)  route 0.266ns (65.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.559    -0.568    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X48Y46         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[8]/Q
                         net (fo=2, routed)           0.266    -0.161    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[8]
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[8]/C
                         clock pessimism              0.033    -0.308    
    SLICE_X52Y46         FDRE (Hold_fdre_C_D)         0.076    -0.232    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[8]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.904%)  route 0.263ns (65.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.559    -0.568    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X48Y46         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[9]/Q
                         net (fo=2, routed)           0.263    -0.164    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[9]
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[9]/C
                         clock pessimism              0.033    -0.308    
    SLICE_X53Y46         FDRE (Hold_fdre_C_D)         0.072    -0.236    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[9]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/DP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.458%)  route 0.208ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/Q
                         net (fo=4320, routed)        0.208    -0.222    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/A2
    SLICE_X50Y45         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/DP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/WCLK
    SLICE_X50Y45         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/DP.HIGH/CLK
                         clock pessimism             -0.214    -0.555    
    SLICE_X50Y45         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.301    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/DP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.458%)  route 0.208ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/Q
                         net (fo=4320, routed)        0.208    -0.222    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/A2
    SLICE_X50Y45         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/DP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/WCLK
    SLICE_X50Y45         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/DP.LOW/CLK
                         clock pessimism             -0.214    -0.555    
    SLICE_X50Y45         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.301    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/SP.HIGH/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.458%)  route 0.208ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/Q
                         net (fo=4320, routed)        0.208    -0.222    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/A2
    SLICE_X50Y45         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/SP.HIGH/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/WCLK
    SLICE_X50Y45         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/SP.HIGH/CLK
                         clock pessimism             -0.214    -0.555    
    SLICE_X50Y45         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.301    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/SP.LOW/WADR2
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.458%)  route 0.208ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/Q
                         net (fo=4320, routed)        0.208    -0.222    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/A2
    SLICE_X50Y45         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/SP.LOW/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/WCLK
    SLICE_X50Y45         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/SP.LOW/CLK
                         clock pessimism             -0.214    -0.555    
    SLICE_X50Y45         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254    -0.301    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.089%)  route 0.273ns (65.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.559    -0.568    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X48Y45         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[4]/Q
                         net (fo=2, routed)           0.273    -0.154    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[4]
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[4]/C
                         clock pessimism              0.033    -0.308    
    SLICE_X52Y46         FDRE (Hold_fdre_C_D)         0.071    -0.237    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[4]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0/DP.HIGH/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.384%)  route 0.269ns (65.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/Q
                         net (fo=4320, routed)        0.269    -0.161    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0/A1
    SLICE_X50Y46         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0/DP.HIGH/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0/WCLK
    SLICE_X50Y46         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0/DP.HIGH/CLK
                         clock pessimism             -0.214    -0.555    
    SLICE_X50Y46         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.246    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0/DP.LOW/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_vga_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.384%)  route 0.269ns (65.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/Q
                         net (fo=4320, routed)        0.269    -0.161    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0/A1
    SLICE_X50Y46         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0/DP.LOW/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0/WCLK
    SLICE_X50Y46         RAMD64E                                      r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0/DP.LOW/CLK
                         clock pessimism             -0.214    -0.555    
    SLICE_X50Y46         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.246    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_6912_7039_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_vga_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1   design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X53Y45    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X53Y45    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X52Y44    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pclk_last_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X53Y45    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pdat_real_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X53Y45    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pdat_real_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X48Y71    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_addr_real_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X46Y73    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_addr_real_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         40.000      39.000     SLICE_X45Y73    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_addr_real_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X86Y109   design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X86Y109   design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X86Y109   design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X86Y109   design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_12544_12671_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y75    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16000_16127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y75    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16000_16127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y75    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16000_16127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y75    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16000_16127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y74    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16000_16127_1_1/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X46Y74    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_16000_16127_1_1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X58Y40    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7296_7423_1_1/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X94Y44    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7424_7551_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X94Y44    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7424_7551_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X94Y44    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7424_7551_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X94Y44    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7424_7551_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y99    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y99    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_127_1_1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y99    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_127_1_1/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y99    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_127_1_1/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         20.000      18.750     SLICE_X92Y44    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_7424_7551_1_1/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y11  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  zed_audio_clk_48M

Setup :           18  Failing Endpoints,  Worst Slack       -3.826ns,  Total Violation      -50.656ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.826ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_100_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.568ns  (logic 0.580ns (7.663%)  route 6.988ns (92.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 22.309 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 17.614 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    13.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    15.779    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.734    17.614    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X88Y10         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y10         FDRE (Prop_fdre_C_Q)         0.456    18.070 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[15]/Q
                         net (fo=1, routed)           6.988    25.059    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg_n_0_[15]
    SLICE_X87Y8          LUT4 (Prop_lut4_I0_O)        0.124    25.183 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[23]_i_1/O
                         net (fo=1, routed)           0.000    25.183    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[4]
    SLICE_X87Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.559    22.309    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X87Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]/C
                         clock pessimism             -0.528    21.782    
                         clock uncertainty           -0.456    21.325    
    SLICE_X87Y8          FDRE (Setup_fdre_C_D)        0.032    21.357    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[23]
  -------------------------------------------------------------------
                         required time                         21.357    
                         arrival time                         -25.183    
  -------------------------------------------------------------------
                         slack                                 -3.826    

Slack (VIOLATED) :        -3.751ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_100_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.492ns  (logic 0.580ns (7.741%)  route 6.912ns (92.259%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 22.303 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.392ns = ( 17.608 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    13.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    15.779    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.728    17.608    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X87Y16         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y16         FDRE (Prop_fdre_C_Q)         0.456    18.064 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[19]/Q
                         net (fo=1, routed)           6.912    24.977    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg_n_0_[19]
    SLICE_X89Y16         LUT4 (Prop_lut4_I0_O)        0.124    25.101 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[59]_i_1/O
                         net (fo=1, routed)           0.000    25.101    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[25]
    SLICE_X89Y16         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.553    22.303    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X89Y16         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]/C
                         clock pessimism             -0.528    21.776    
                         clock uncertainty           -0.456    21.319    
    SLICE_X89Y16         FDRE (Setup_fdre_C_D)        0.031    21.350    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[59]
  -------------------------------------------------------------------
                         required time                         21.350    
                         arrival time                         -25.101    
  -------------------------------------------------------------------
                         slack                                 -3.751    

Slack (VIOLATED) :        -3.439ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_100_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.179ns  (logic 0.580ns (8.079%)  route 6.599ns (91.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 22.308 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.385ns = ( 17.615 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    13.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    15.779    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.735    17.615    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X83Y7          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y7          FDRE (Prop_fdre_C_Q)         0.456    18.071 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[13]/Q
                         net (fo=1, routed)           6.599    24.670    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg_n_0_[13]
    SLICE_X83Y8          LUT4 (Prop_lut4_I0_O)        0.124    24.794 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000    24.794    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[19]
    SLICE_X83Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.558    22.308    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X83Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism             -0.528    21.781    
                         clock uncertainty           -0.456    21.324    
    SLICE_X83Y8          FDRE (Setup_fdre_C_D)        0.031    21.355    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         21.355    
                         arrival time                         -24.794    
  -------------------------------------------------------------------
                         slack                                 -3.439    

Slack (VIOLATED) :        -3.370ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_100_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        7.109ns  (logic 0.580ns (8.159%)  route 6.529ns (91.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 22.308 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 17.614 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    13.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    15.779    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.734    17.614    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X85Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDRE (Prop_fdre_C_Q)         0.456    18.070 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[11]/Q
                         net (fo=1, routed)           6.529    24.599    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg_n_0_[11]
    SLICE_X83Y8          LUT3 (Prop_lut3_I2_O)        0.124    24.723 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[19]_i_1/O
                         net (fo=1, routed)           0.000    24.723    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[0]
    SLICE_X83Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.558    22.308    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X83Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]/C
                         clock pessimism             -0.528    21.781    
                         clock uncertainty           -0.456    21.324    
    SLICE_X83Y8          FDRE (Setup_fdre_C_D)        0.029    21.353    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]
  -------------------------------------------------------------------
                         required time                         21.353    
                         arrival time                         -24.723    
  -------------------------------------------------------------------
                         slack                                 -3.370    

Slack (VIOLATED) :        -3.064ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_100_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.805ns  (logic 0.580ns (8.523%)  route 6.225ns (91.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 22.308 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.385ns = ( 17.615 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    13.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    15.779    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.735    17.615    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X83Y7          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y7          FDRE (Prop_fdre_C_Q)         0.456    18.071 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[14]/Q
                         net (fo=1, routed)           6.225    24.297    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg_n_0_[14]
    SLICE_X83Y8          LUT4 (Prop_lut4_I0_O)        0.124    24.421 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[54]_i_1/O
                         net (fo=1, routed)           0.000    24.421    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[20]
    SLICE_X83Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.558    22.308    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X83Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]/C
                         clock pessimism             -0.528    21.781    
                         clock uncertainty           -0.456    21.324    
    SLICE_X83Y8          FDRE (Setup_fdre_C_D)        0.032    21.356    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[54]
  -------------------------------------------------------------------
                         required time                         21.356    
                         arrival time                         -24.421    
  -------------------------------------------------------------------
                         slack                                 -3.064    

Slack (VIOLATED) :        -2.983ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_100_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.723ns  (logic 0.718ns (10.679%)  route 6.005ns (89.321%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 22.308 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 17.614 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    13.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    15.779    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.734    17.614    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X88Y10         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y10         FDRE (Prop_fdre_C_Q)         0.419    18.033 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[17]/Q
                         net (fo=1, routed)           6.005    24.039    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg_n_0_[17]
    SLICE_X88Y9          LUT4 (Prop_lut4_I0_O)        0.299    24.338 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[25]_i_1/O
                         net (fo=1, routed)           0.000    24.338    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[6]
    SLICE_X88Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.558    22.308    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X88Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]/C
                         clock pessimism             -0.528    21.781    
                         clock uncertainty           -0.456    21.324    
    SLICE_X88Y9          FDRE (Setup_fdre_C_D)        0.031    21.355    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[25]
  -------------------------------------------------------------------
                         required time                         21.355    
                         arrival time                         -24.338    
  -------------------------------------------------------------------
                         slack                                 -2.983    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_100_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.685ns  (logic 0.580ns (8.676%)  route 6.105ns (91.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 22.305 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 17.614 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    13.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    15.779    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.734    17.614    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X83Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.456    18.070 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[16]/Q
                         net (fo=1, routed)           6.105    24.176    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg_n_0_[16]
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    24.300 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000    24.300    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[22]
    SLICE_X83Y12         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.555    22.305    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X83Y12         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism             -0.528    21.778    
                         clock uncertainty           -0.456    21.321    
    SLICE_X83Y12         FDRE (Setup_fdre_C_D)        0.031    21.352    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                         -24.300    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.865ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_100_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.604ns  (logic 0.580ns (8.782%)  route 6.024ns (91.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 22.308 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 17.614 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    13.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    15.779    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.734    17.614    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X88Y10         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y10         FDRE (Prop_fdre_C_Q)         0.456    18.070 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[16]/Q
                         net (fo=1, routed)           6.024    24.094    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg_n_0_[16]
    SLICE_X88Y9          LUT4 (Prop_lut4_I0_O)        0.124    24.218 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[24]_i_1/O
                         net (fo=1, routed)           0.000    24.218    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[5]
    SLICE_X88Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.558    22.308    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X88Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]/C
                         clock pessimism             -0.528    21.781    
                         clock uncertainty           -0.456    21.324    
    SLICE_X88Y9          FDRE (Setup_fdre_C_D)        0.029    21.353    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[24]
  -------------------------------------------------------------------
                         required time                         21.353    
                         arrival time                         -24.218    
  -------------------------------------------------------------------
                         slack                                 -2.865    

Slack (VIOLATED) :        -2.825ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_100_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.567ns  (logic 0.580ns (8.832%)  route 5.987ns (91.168%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 22.309 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 17.614 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    13.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    15.779    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.734    17.614    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X85Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDRE (Prop_fdre_C_Q)         0.456    18.070 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[14]/Q
                         net (fo=1, routed)           5.987    24.057    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg_n_0_[14]
    SLICE_X87Y8          LUT4 (Prop_lut4_I0_O)        0.124    24.181 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[22]_i_1/O
                         net (fo=1, routed)           0.000    24.181    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[3]
    SLICE_X87Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.559    22.309    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X87Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/C
                         clock pessimism             -0.528    21.782    
                         clock uncertainty           -0.456    21.325    
    SLICE_X87Y8          FDRE (Setup_fdre_C_D)        0.031    21.356    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]
  -------------------------------------------------------------------
                         required time                         21.356    
                         arrival time                         -24.181    
  -------------------------------------------------------------------
                         slack                                 -2.825    

Slack (VIOLATED) :        -2.794ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.833ns  (zed_audio_clk_48M rise@20.833ns - clk_100_design_1_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        6.532ns  (logic 0.580ns (8.880%)  route 5.952ns (91.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.472ns = ( 22.305 - 20.833 ) 
    Source Clock Delay      (SCD):    -2.386ns = ( 17.614 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    Y9                                                0.000    20.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    21.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    22.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    13.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    15.779    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    15.880 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.734    17.614    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X83Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.456    18.070 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[17]/Q
                         net (fo=1, routed)           5.952    24.022    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg_n_0_[17]
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.124    24.146 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[57]_i_1/O
                         net (fo=1, routed)           0.000    24.146    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[23]
    SLICE_X83Y12         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                     20.833    20.833 r  
    Y9                                                0.000    20.833 r  clk_in1 (IN)
                         net (fo=0)                   0.000    20.833    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    22.253 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    23.434    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    15.464 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    17.151    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    17.242 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.609    18.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.934 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    20.659    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    20.750 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.555    22.305    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X83Y12         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[57]/C
                         clock pessimism             -0.528    21.778    
                         clock uncertainty           -0.456    21.321    
    SLICE_X83Y12         FDRE (Setup_fdre_C_D)        0.031    21.352    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[57]
  -------------------------------------------------------------------
                         required time                         21.352    
                         arrival time                         -24.146    
  -------------------------------------------------------------------
                         slack                                 -2.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 0.467ns (9.625%)  route 4.385ns (90.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.557    -2.034    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X85Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDRE (Prop_fdre_C_Q)         0.367    -1.667 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[11]/Q
                         net (fo=1, routed)           4.385     2.718    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg_n_0_[11]
    SLICE_X88Y9          LUT4 (Prop_lut4_I0_O)        0.100     2.818 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[51]_i_1/O
                         net (fo=1, routed)           0.000     2.818    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[17]
    SLICE_X88Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.734     1.495    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X88Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[51]/C
                         clock pessimism              0.528     2.023    
                         clock uncertainty            0.456     2.480    
    SLICE_X88Y9          FDRE (Hold_fdre_C_D)         0.271     2.751    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[51]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.818    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 0.467ns (9.432%)  route 4.484ns (90.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    -2.034ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.557    -2.034    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X83Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.367    -1.667 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[15]/Q
                         net (fo=1, routed)           4.484     2.817    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg_n_0_[15]
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.100     2.917 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[55]_i_1/O
                         net (fo=1, routed)           0.000     2.917    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[21]
    SLICE_X83Y12         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.732     1.493    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X83Y12         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]/C
                         clock pessimism              0.528     2.021    
                         clock uncertainty            0.456     2.478    
    SLICE_X83Y12         FDRE (Hold_fdre_C_D)         0.269     2.747    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[55]
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.019ns  (logic 0.467ns (9.304%)  route 4.552ns (90.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    -2.033ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.558    -2.033    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X88Y10         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y10         FDRE (Prop_fdre_C_Q)         0.367    -1.666 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[18]/Q
                         net (fo=1, routed)           4.552     2.886    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg_n_0_[18]
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.100     2.986 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[58]_i_1/O
                         net (fo=1, routed)           0.000     2.986    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[24]
    SLICE_X83Y12         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.732     1.493    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X83Y12         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]/C
                         clock pessimism              0.528     2.021    
                         clock uncertainty            0.456     2.478    
    SLICE_X83Y12         FDRE (Hold_fdre_C_D)         0.271     2.749    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[58]
  -------------------------------------------------------------------
                         required time                         -2.749    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 0.467ns (9.113%)  route 4.657ns (90.887%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    -2.033ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.558    -2.033    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X88Y10         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y10         FDRE (Prop_fdre_C_Q)         0.367    -1.666 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[13]/Q
                         net (fo=1, routed)           4.657     2.991    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg_n_0_[13]
    SLICE_X87Y8          LUT4 (Prop_lut4_I0_O)        0.100     3.091 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[21]_i_1/O
                         net (fo=1, routed)           0.000     3.091    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[2]
    SLICE_X87Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          1.803    -2.317    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -2.229 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -0.239 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         1.735     1.496    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X87Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]/C
                         clock pessimism              0.528     2.024    
                         clock uncertainty            0.456     2.481    
    SLICE_X87Y8          FDRE (Hold_fdre_C_D)         0.270     2.751    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.226ns (8.261%)  route 2.510ns (91.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.038ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.586    -0.541    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X85Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[18]/Q
                         net (fo=1, routed)           2.510     2.097    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg_n_0_[18]
    SLICE_X88Y9          LUT4 (Prop_lut4_I0_O)        0.098     2.195 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[26]_i_1/O
                         net (fo=1, routed)           0.000     2.195    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[7]
    SLICE_X88Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.855     1.211    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X88Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]/C
                         clock pessimism              0.038     1.249    
                         clock uncertainty            0.456     1.705    
    SLICE_X88Y9          FDRE (Hold_fdre_C_D)         0.092     1.797    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.186ns (6.601%)  route 2.632ns (93.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.038ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.586    -0.541    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X85Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[11]/Q
                         net (fo=1, routed)           2.632     2.232    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg_n_0_[11]
    SLICE_X83Y8          LUT3 (Prop_lut3_I2_O)        0.045     2.277 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[19]_i_1/O
                         net (fo=1, routed)           0.000     2.277    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[0]
    SLICE_X83Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.855     1.211    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X83Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]/C
                         clock pessimism              0.038     1.249    
                         clock uncertainty            0.456     1.705    
    SLICE_X83Y8          FDRE (Hold_fdre_C_D)         0.091     1.796    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.827ns  (logic 0.186ns (6.580%)  route 2.641ns (93.420%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.038ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.586    -0.541    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X85Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[14]/Q
                         net (fo=1, routed)           2.641     2.241    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg_n_0_[14]
    SLICE_X87Y8          LUT4 (Prop_lut4_I0_O)        0.045     2.286 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[22]_i_1/O
                         net (fo=1, routed)           0.000     2.286    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[3]
    SLICE_X87Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.855     1.211    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X87Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]/C
                         clock pessimism              0.038     1.249    
                         clock uncertainty            0.456     1.705    
    SLICE_X87Y8          FDRE (Hold_fdre_C_D)         0.092     1.797    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 0.186ns (6.488%)  route 2.681ns (93.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.038ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.586    -0.541    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X83Y7          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[13]/Q
                         net (fo=1, routed)           2.681     2.281    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg_n_0_[13]
    SLICE_X83Y8          LUT4 (Prop_lut4_I0_O)        0.045     2.326 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[53]_i_1/O
                         net (fo=1, routed)           0.000     2.326    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[19]
    SLICE_X83Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.855     1.211    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X83Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[53]/C
                         clock pessimism              0.038     1.249    
                         clock uncertainty            0.456     1.705    
    SLICE_X83Y8          FDRE (Hold_fdre_C_D)         0.092     1.797    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.186ns (6.453%)  route 2.696ns (93.547%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.786ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.038ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.586    -0.541    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X83Y9          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y9          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[16]/Q
                         net (fo=1, routed)           2.696     2.297    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg_n_0_[16]
    SLICE_X83Y12         LUT4 (Prop_lut4_I0_O)        0.045     2.342 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[56]_i_1/O
                         net (fo=1, routed)           0.000     2.342    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[22]
    SLICE_X83Y12         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.852     1.208    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X83Y12         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]/C
                         clock pessimism              0.038     1.246    
                         clock uncertainty            0.456     1.702    
    SLICE_X83Y12         FDRE (Hold_fdre_C_D)         0.092     1.794    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by zed_audio_clk_48M  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             zed_audio_clk_48M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (zed_audio_clk_48M rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.957ns  (logic 0.186ns (6.289%)  route 2.771ns (93.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.038ns
  Clock Uncertainty:      0.456ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.586    -0.541    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/clk_100
    SLICE_X83Y7          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[12]/Q
                         net (fo=1, routed)           2.771     2.372    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg_n_0_[12]
    SLICE_X83Y8          LUT4 (Prop_lut4_I0_O)        0.045     2.417 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/sr_out[52]_i_1/O
                         net (fo=1, routed)           0.000     2.417    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/D[18]
    SLICE_X83Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock zed_audio_clk_48M rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=19, routed)          0.862    -0.302    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.327    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/zed_audio_clk_48M
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.356 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/i_clocking/clkout1_buf/O
                         net (fo=119, routed)         0.855     1.211    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/CLK_48
    SLICE_X83Y8          FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]/C
                         clock pessimism              0.038     1.249    
                         clock uncertainty            0.456     1.705    
    SLICE_X83Y8          FDRE (Hold_fdre_C_D)         0.092     1.797    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.620    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.841ns  (logic 0.580ns (20.416%)  route 2.261ns (79.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 37.874 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 32.982 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.688    32.982    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y81         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456    33.438 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=5, routed)           2.261    35.699    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/Q[2]
    SLICE_X53Y61         LUT2 (Prop_lut2_I0_O)        0.124    35.823 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data[2]_i_1/O
                         net (fo=1, routed)           0.000    35.823    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/p_0_out[2]
    SLICE_X53Y61         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.466    37.874    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y61         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[2]/C
                         clock pessimism              0.000    37.874    
                         clock uncertainty           -0.276    37.598    
    SLICE_X53Y61         FDRE (Setup_fdre_C_D)        0.029    37.627    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[2]
  -------------------------------------------------------------------
                         required time                         37.627    
                         arrival time                         -35.823    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.869ns  (logic 0.608ns (21.192%)  route 2.261ns (78.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 37.874 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 32.982 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.688    32.982    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y81         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456    33.438 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=5, routed)           2.261    35.699    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/Q[2]
    SLICE_X53Y61         LUT2 (Prop_lut2_I0_O)        0.152    35.851 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data[3]_i_1/O
                         net (fo=1, routed)           0.000    35.851    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/p_0_out[3]
    SLICE_X53Y61         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.466    37.874    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y61         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[3]/C
                         clock pessimism              0.000    37.874    
                         clock uncertainty           -0.276    37.598    
    SLICE_X53Y61         FDRE (Setup_fdre_C_D)        0.075    37.673    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[3]
  -------------------------------------------------------------------
                         required time                         37.673    
                         arrival time                         -35.851    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             2.060ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.597ns  (logic 0.580ns (22.332%)  route 2.017ns (77.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 37.886 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 32.982 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.688    32.982    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y81         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456    33.438 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=5, routed)           2.017    35.455    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/Q[2]
    SLICE_X44Y61         LUT3 (Prop_lut3_I1_O)        0.124    35.579 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data[0]_i_1/O
                         net (fo=1, routed)           0.000    35.579    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/p_0_out[0]
    SLICE_X44Y61         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.478    37.886    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X44Y61         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[0]/C
                         clock pessimism              0.000    37.886    
                         clock uncertainty           -0.276    37.610    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.029    37.639    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[0]
  -------------------------------------------------------------------
                         required time                         37.639    
                         arrival time                         -35.579    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.623ns  (logic 0.606ns (23.102%)  route 2.017ns (76.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -5.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.114ns = ( 37.886 - 40.000 ) 
    Source Clock Delay      (SCD):    2.982ns = ( 32.982 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.688    32.982    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y81         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456    33.438 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=5, routed)           2.017    35.455    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/Q[2]
    SLICE_X44Y61         LUT3 (Prop_lut3_I1_O)        0.150    35.605 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data[1]_i_1/O
                         net (fo=1, routed)           0.000    35.605    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/p_0_out[1]
    SLICE_X44Y61         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.478    37.886    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X44Y61         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[1]/C
                         clock pessimism              0.000    37.886    
                         clock uncertainty           -0.276    37.610    
    SLICE_X44Y61         FDRE (Setup_fdre_C_D)        0.075    37.685    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_rd_palette_data_reg[1]
  -------------------------------------------------------------------
                         required time                         37.685    
                         arrival time                         -35.605    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 37.888 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 32.946 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.652    32.946    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.456    33.402 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.723    34.125    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124    34.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.592    34.841    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479    37.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[10]/C
                         clock pessimism              0.000    37.888    
                         clock uncertainty           -0.276    37.612    
    SLICE_X53Y46         FDRE (Setup_fdre_C_CE)      -0.205    37.407    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[10]
  -------------------------------------------------------------------
                         required time                         37.407    
                         arrival time                         -34.841    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 37.888 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 32.946 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.652    32.946    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.456    33.402 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.723    34.125    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124    34.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.592    34.841    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479    37.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[11]/C
                         clock pessimism              0.000    37.888    
                         clock uncertainty           -0.276    37.612    
    SLICE_X53Y46         FDRE (Setup_fdre_C_CE)      -0.205    37.407    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[11]
  -------------------------------------------------------------------
                         required time                         37.407    
                         arrival time                         -34.841    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 37.888 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 32.946 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.652    32.946    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.456    33.402 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.723    34.125    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124    34.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.592    34.841    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479    37.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[12]/C
                         clock pessimism              0.000    37.888    
                         clock uncertainty           -0.276    37.612    
    SLICE_X53Y46         FDRE (Setup_fdre_C_CE)      -0.205    37.407    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[12]
  -------------------------------------------------------------------
                         required time                         37.407    
                         arrival time                         -34.841    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.895ns  (logic 0.580ns (30.608%)  route 1.315ns (69.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 37.888 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 32.946 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.652    32.946    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.456    33.402 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.723    34.125    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124    34.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.592    34.841    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479    37.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[9]/C
                         clock pessimism              0.000    37.888    
                         clock uncertainty           -0.276    37.612    
    SLICE_X53Y46         FDRE (Setup_fdre_C_CE)      -0.205    37.407    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[9]
  -------------------------------------------------------------------
                         required time                         37.407    
                         arrival time                         -34.841    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.799ns  (logic 0.580ns (32.237%)  route 1.219ns (67.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 37.888 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 32.946 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.652    32.946    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.456    33.402 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.723    34.125    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124    34.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.496    34.745    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479    37.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]/C
                         clock pessimism              0.000    37.888    
                         clock uncertainty           -0.276    37.612    
    SLICE_X53Y45         FDRE (Setup_fdre_C_CE)      -0.205    37.407    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]
  -------------------------------------------------------------------
                         required time                         37.407    
                         arrival time                         -34.745    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.799ns  (logic 0.580ns (32.237%)  route 1.219ns (67.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 37.888 - 40.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 32.946 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.652    32.946    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.456    33.402 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.723    34.125    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124    34.249 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.496    34.745    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479    37.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[1]/C
                         clock pessimism              0.000    37.888    
                         clock uncertainty           -0.276    37.612    
    SLICE_X53Y45         FDRE (Setup_fdre_C_CE)      -0.205    37.407    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[1]
  -------------------------------------------------------------------
                         required time                         37.407    
                         arrival time                         -34.745    
  -------------------------------------------------------------------
                         slack                                  2.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.620ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.794%)  route 0.438ns (70.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.306     1.339    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.384 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.133     1.517    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y47         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.824    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y47         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[5]/C
                         clock pessimism              0.000    -0.340    
                         clock uncertainty            0.276    -0.064    
    SLICE_X52Y47         FDRE (Hold_fdre_C_CE)       -0.039    -0.103    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[5]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.620ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.794%)  route 0.438ns (70.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.306     1.339    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.384 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.133     1.517    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y47         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.824    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y47         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[6]/C
                         clock pessimism              0.000    -0.340    
                         clock uncertainty            0.276    -0.064    
    SLICE_X52Y47         FDRE (Hold_fdre_C_CE)       -0.039    -0.103    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[6]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  1.620    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.445%)  route 0.446ns (70.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.306     1.339    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.384 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     1.524    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[13]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty            0.276    -0.065    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.104    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[13]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.445%)  route 0.446ns (70.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.306     1.339    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.384 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     1.524    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[14]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty            0.276    -0.065    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.104    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[14]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.445%)  route 0.446ns (70.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.306     1.339    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.384 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     1.524    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty            0.276    -0.065    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.104    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.445%)  route 0.446ns (70.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.306     1.339    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.384 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     1.524    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty            0.276    -0.065    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.104    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.445%)  route 0.446ns (70.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.306     1.339    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.384 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     1.524    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty            0.276    -0.065    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.104    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.445%)  route 0.446ns (70.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.306     1.339    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.384 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     1.524    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[4]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty            0.276    -0.065    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.104    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[4]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.445%)  route 0.446ns (70.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.306     1.339    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.384 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     1.524    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[8]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty            0.276    -0.065    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.104    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[8]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.679ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.266%)  route 0.496ns (72.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.306     1.339    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.384 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.190     1.575    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]/C
                         clock pessimism              0.000    -0.341    
                         clock uncertainty            0.276    -0.065    
    SLICE_X53Y45         FDRE (Hold_fdre_C_CE)       -0.039    -0.104    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  1.679    





---------------------------------------------------------------------------------------------------
From Clock:  clk_gb2_design_1_clk_wiz_0_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :           35  Failing Endpoints,  Worst Slack       -2.965ns,  Total Violation      -66.787ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.965ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pclk_last_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@119.000ns)
  Data Path Delay:        3.416ns  (logic 0.681ns (19.937%)  route 2.735ns (80.063%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 117.888 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 116.533 - 119.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                    119.000   119.000 r  
    Y9                                                0.000   119.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   119.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   120.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   121.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866   112.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849   114.779    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101   114.880 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.653   116.533    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456   116.989 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           0.587   117.576    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst_n_7
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   117.677 f  design_1_i/verilog_boy_v1_0_0/inst/opcode_reg[7]_i_1/O
                         net (fo=9586, routed)        2.148   119.825    design_1_i/verilog_boy_v1_0_0/inst/top/clk_gb
    SLICE_X52Y44         LUT1 (Prop_lut1_I0_O)        0.124   119.949 r  design_1_i/verilog_boy_v1_0_0/inst/br_vram_i_1/O
                         net (fo=2, routed)           0.000   119.949    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/lopt
    SLICE_X52Y44         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pclk_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    Y9                                                0.000   120.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   120.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   121.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   122.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970   114.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686   116.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479   117.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y44         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pclk_last_reg/C
                         clock pessimism             -0.701   117.187    
                         clock uncertainty           -0.234   116.953    
    SLICE_X52Y44         FDCE (Setup_fdce_C_D)        0.031   116.984    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pclk_last_reg
  -------------------------------------------------------------------
                         required time                        116.984    
                         arrival time                        -119.949    
  -------------------------------------------------------------------
                         slack                                 -2.965    

Slack (VIOLATED) :        -2.018ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@119.000ns)
  Data Path Delay:        2.233ns  (logic 0.580ns (25.976%)  route 1.653ns (74.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 117.888 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 116.533 - 119.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                    119.000   119.000 r  
    Y9                                                0.000   119.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   119.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   120.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   121.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866   112.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849   114.779    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101   114.880 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.653   116.533    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456   116.989 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           1.061   118.050    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.124   118.174 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.592   118.766    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    Y9                                                0.000   120.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   120.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   121.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   122.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970   114.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686   116.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479   117.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[10]/C
                         clock pessimism             -0.701   117.187    
                         clock uncertainty           -0.234   116.953    
    SLICE_X53Y46         FDRE (Setup_fdre_C_CE)      -0.205   116.748    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[10]
  -------------------------------------------------------------------
                         required time                        116.748    
                         arrival time                        -118.766    
  -------------------------------------------------------------------
                         slack                                 -2.018    

Slack (VIOLATED) :        -2.018ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@119.000ns)
  Data Path Delay:        2.233ns  (logic 0.580ns (25.976%)  route 1.653ns (74.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 117.888 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 116.533 - 119.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                    119.000   119.000 r  
    Y9                                                0.000   119.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   119.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   120.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   121.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866   112.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849   114.779    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101   114.880 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.653   116.533    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456   116.989 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           1.061   118.050    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.124   118.174 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.592   118.766    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    Y9                                                0.000   120.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   120.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   121.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   122.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970   114.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686   116.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479   117.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[11]/C
                         clock pessimism             -0.701   117.187    
                         clock uncertainty           -0.234   116.953    
    SLICE_X53Y46         FDRE (Setup_fdre_C_CE)      -0.205   116.748    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[11]
  -------------------------------------------------------------------
                         required time                        116.748    
                         arrival time                        -118.766    
  -------------------------------------------------------------------
                         slack                                 -2.018    

Slack (VIOLATED) :        -2.018ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@119.000ns)
  Data Path Delay:        2.233ns  (logic 0.580ns (25.976%)  route 1.653ns (74.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 117.888 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 116.533 - 119.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                    119.000   119.000 r  
    Y9                                                0.000   119.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   119.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   120.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   121.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866   112.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849   114.779    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101   114.880 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.653   116.533    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456   116.989 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           1.061   118.050    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.124   118.174 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.592   118.766    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    Y9                                                0.000   120.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   120.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   121.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   122.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970   114.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686   116.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479   117.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[12]/C
                         clock pessimism             -0.701   117.187    
                         clock uncertainty           -0.234   116.953    
    SLICE_X53Y46         FDRE (Setup_fdre_C_CE)      -0.205   116.748    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[12]
  -------------------------------------------------------------------
                         required time                        116.748    
                         arrival time                        -118.766    
  -------------------------------------------------------------------
                         slack                                 -2.018    

Slack (VIOLATED) :        -2.018ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@119.000ns)
  Data Path Delay:        2.233ns  (logic 0.580ns (25.976%)  route 1.653ns (74.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 117.888 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 116.533 - 119.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                    119.000   119.000 r  
    Y9                                                0.000   119.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   119.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   120.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   121.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866   112.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849   114.779    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101   114.880 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.653   116.533    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456   116.989 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           1.061   118.050    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.124   118.174 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.592   118.766    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    Y9                                                0.000   120.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   120.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   121.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   122.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970   114.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686   116.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479   117.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[9]/C
                         clock pessimism             -0.701   117.187    
                         clock uncertainty           -0.234   116.953    
    SLICE_X53Y46         FDRE (Setup_fdre_C_CE)      -0.205   116.748    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[9]
  -------------------------------------------------------------------
                         required time                        116.748    
                         arrival time                        -118.766    
  -------------------------------------------------------------------
                         slack                                 -2.018    

Slack (VIOLATED) :        -1.922ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@119.000ns)
  Data Path Delay:        2.137ns  (logic 0.580ns (27.141%)  route 1.557ns (72.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 117.888 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 116.533 - 119.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                    119.000   119.000 r  
    Y9                                                0.000   119.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   119.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   120.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   121.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866   112.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849   114.779    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101   114.880 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.653   116.533    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456   116.989 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           1.061   118.050    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.124   118.174 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.496   118.670    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    Y9                                                0.000   120.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   120.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   121.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   122.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970   114.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686   116.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479   117.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]/C
                         clock pessimism             -0.701   117.187    
                         clock uncertainty           -0.234   116.953    
    SLICE_X53Y45         FDRE (Setup_fdre_C_CE)      -0.205   116.748    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]
  -------------------------------------------------------------------
                         required time                        116.748    
                         arrival time                        -118.670    
  -------------------------------------------------------------------
                         slack                                 -1.922    

Slack (VIOLATED) :        -1.922ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@119.000ns)
  Data Path Delay:        2.137ns  (logic 0.580ns (27.141%)  route 1.557ns (72.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 117.888 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 116.533 - 119.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                    119.000   119.000 r  
    Y9                                                0.000   119.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   119.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   120.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   121.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866   112.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849   114.779    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101   114.880 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.653   116.533    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456   116.989 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           1.061   118.050    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.124   118.174 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.496   118.670    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    Y9                                                0.000   120.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   120.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   121.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   122.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970   114.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686   116.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479   117.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[1]/C
                         clock pessimism             -0.701   117.187    
                         clock uncertainty           -0.234   116.953    
    SLICE_X53Y45         FDRE (Setup_fdre_C_CE)      -0.205   116.748    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[1]
  -------------------------------------------------------------------
                         required time                        116.748    
                         arrival time                        -118.670    
  -------------------------------------------------------------------
                         slack                                 -1.922    

Slack (VIOLATED) :        -1.922ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pdat_real_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@119.000ns)
  Data Path Delay:        2.137ns  (logic 0.580ns (27.141%)  route 1.557ns (72.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 117.888 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 116.533 - 119.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                    119.000   119.000 r  
    Y9                                                0.000   119.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   119.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   120.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   121.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866   112.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849   114.779    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101   114.880 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.653   116.533    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456   116.989 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           1.061   118.050    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.124   118.174 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.496   118.670    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pdat_real_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    Y9                                                0.000   120.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   120.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   121.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   122.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970   114.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686   116.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479   117.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pdat_real_reg[0]/C
                         clock pessimism             -0.701   117.187    
                         clock uncertainty           -0.234   116.953    
    SLICE_X53Y45         FDRE (Setup_fdre_C_CE)      -0.205   116.748    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pdat_real_reg[0]
  -------------------------------------------------------------------
                         required time                        116.748    
                         arrival time                        -118.670    
  -------------------------------------------------------------------
                         slack                                 -1.922    

Slack (VIOLATED) :        -1.922ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pdat_real_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@119.000ns)
  Data Path Delay:        2.137ns  (logic 0.580ns (27.141%)  route 1.557ns (72.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 117.888 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 116.533 - 119.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                    119.000   119.000 r  
    Y9                                                0.000   119.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   119.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   120.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   121.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866   112.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849   114.779    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101   114.880 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.653   116.533    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456   116.989 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           1.061   118.050    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.124   118.174 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.496   118.670    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pdat_real_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    Y9                                                0.000   120.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   120.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   121.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   122.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970   114.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686   116.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479   117.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pdat_real_reg[1]/C
                         clock pessimism             -0.701   117.187    
                         clock uncertainty           -0.234   116.953    
    SLICE_X53Y45         FDRE (Setup_fdre_C_CE)      -0.205   116.748    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_pdat_real_reg[1]
  -------------------------------------------------------------------
                         required time                        116.748    
                         arrival time                        -118.670    
  -------------------------------------------------------------------
                         slack                                 -1.922    

Slack (VIOLATED) :        -1.922ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@120.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@119.000ns)
  Data Path Delay:        2.137ns  (logic 0.580ns (27.141%)  route 1.557ns (72.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.112ns = ( 117.888 - 120.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 116.533 - 119.000 ) 
    Clock Pessimism Removal (CPR):    -0.701ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                    119.000   119.000 r  
    Y9                                                0.000   119.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   119.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   120.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306   121.796    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.866   112.930 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.849   114.779    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.101   114.880 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.653   116.533    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.456   116.989 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           1.061   118.050    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.124   118.174 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.496   118.670    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                    120.000   120.000 r  
    Y9                                                0.000   120.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000   120.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   121.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   122.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970   114.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686   116.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   116.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.479   117.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X53Y45         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]/C
                         clock pessimism             -0.701   117.187    
                         clock uncertainty           -0.234   116.953    
    SLICE_X53Y45         FDRE (Setup_fdre_C_CE)      -0.205   116.748    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[0]
  -------------------------------------------------------------------
                         required time                        116.748    
                         arrival time                        -118.670    
  -------------------------------------------------------------------
                         slack                                 -1.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.721%)  route 0.537ns (74.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           0.405    -0.025    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.020 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.133     0.152    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y47         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.824    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y47         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[5]/C
                         clock pessimism              0.088    -0.252    
                         clock uncertainty            0.234    -0.018    
    SLICE_X52Y47         FDRE (Hold_fdre_C_CE)       -0.039    -0.057    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[5]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.721%)  route 0.537ns (74.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           0.405    -0.025    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.020 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.133     0.152    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y47         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.824    -0.340    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y47         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[6]/C
                         clock pessimism              0.088    -0.252    
                         clock uncertainty            0.234    -0.018    
    SLICE_X52Y47         FDRE (Hold_fdre_C_CE)       -0.039    -0.057    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[6]
  -------------------------------------------------------------------
                         required time                          0.057    
                         arrival time                           0.152    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.461%)  route 0.545ns (74.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           0.405    -0.025    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.020 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     0.160    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[13]/C
                         clock pessimism              0.088    -0.253    
                         clock uncertainty            0.234    -0.019    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.058    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[13]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.461%)  route 0.545ns (74.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           0.405    -0.025    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.020 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     0.160    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[14]/C
                         clock pessimism              0.088    -0.253    
                         clock uncertainty            0.234    -0.019    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.058    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[14]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.461%)  route 0.545ns (74.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           0.405    -0.025    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.020 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     0.160    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]/C
                         clock pessimism              0.088    -0.253    
                         clock uncertainty            0.234    -0.019    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.058    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[1]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.461%)  route 0.545ns (74.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           0.405    -0.025    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.020 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     0.160    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]/C
                         clock pessimism              0.088    -0.253    
                         clock uncertainty            0.234    -0.019    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.058    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[2]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.461%)  route 0.545ns (74.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           0.405    -0.025    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.020 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     0.160    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]/C
                         clock pessimism              0.088    -0.253    
                         clock uncertainty            0.234    -0.019    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.058    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[3]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.461%)  route 0.545ns (74.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           0.405    -0.025    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.020 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     0.160    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[4]/C
                         clock pessimism              0.088    -0.253    
                         clock uncertainty            0.234    -0.019    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.058    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[4]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.731ns  (logic 0.186ns (25.461%)  route 0.545ns (74.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.341ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           0.405    -0.025    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_palette_real_reg[0]_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.020 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real[14]_i_1/O
                         net (fo=19, routed)          0.140     0.160    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.823    -0.341    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X52Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[8]/C
                         clock pessimism              0.088    -0.253    
                         clock uncertainty            0.234    -0.019    
    SLICE_X52Y46         FDRE (Hold_fdre_C_CE)       -0.039    -0.058    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_real_reg[8]
  -------------------------------------------------------------------
                         required time                          0.058    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_gb2_design_1_clk_wiz_0_0  {rise@0.000ns fall@59.500ns period=119.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_vga_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_gb2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.806%)  route 0.564ns (75.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Uncertainty:      0.234ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gb2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.384    -1.685 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.533    -1.152    design_1_i/clk_wiz_0/inst/clk_gb2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y12       BUFG (Prop_bufg_I_O)         0.026    -1.126 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.556    -0.571    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb2
    SLICE_X51Y46         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.430 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/clk_gb_reg/Q
                         net (fo=3, routed)           0.367    -0.063    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/gb_wr_addr_reg[14]
    SLICE_X52Y45         LUT5 (Prop_lut5_I3_O)        0.045    -0.018 r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/gb_wr_addr[0]_i_1/O
                         net (fo=15, routed)          0.197     0.179    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[14]_0
    SLICE_X48Y45         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.827    -0.337    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X48Y45         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[4]/C
                         clock pessimism              0.088    -0.249    
                         clock uncertainty            0.234    -0.015    
    SLICE_X48Y45         FDCE (Hold_fdce_C_CE)       -0.039    -0.054    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_vga_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.496ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.983ns  (logic 0.456ns (22.997%)  route 1.527ns (77.003%))
  Logic Levels:           0  
  Clock Path Skew:        -5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 32.938 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.644    32.938    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456    33.394 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          1.527    34.921    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X29Y73         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.513    37.921    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X29Y73         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[10]/C
                         clock pessimism              0.000    37.921    
                         clock uncertainty           -0.276    37.645    
    SLICE_X29Y73         FDCE (Recov_fdce_C_CLR)     -0.405    37.240    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                         37.240    
                         arrival time                         -34.921    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.319ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.983ns  (logic 0.456ns (22.997%)  route 1.527ns (77.003%))
  Logic Levels:           0  
  Clock Path Skew:        -5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.079ns = ( 37.921 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 32.938 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.644    32.938    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456    33.394 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          1.527    34.921    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X29Y73         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.513    37.921    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X29Y73         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[9]/C
                         clock pessimism              0.000    37.921    
                         clock uncertainty           -0.276    37.645    
    SLICE_X29Y73         FDCE (Recov_fdce_C_CLR)     -0.405    37.240    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         37.240    
                         arrival time                         -34.921    
  -------------------------------------------------------------------
                         slack                                  2.319    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.902ns  (logic 0.456ns (23.973%)  route 1.446ns (76.027%))
  Logic Levels:           0  
  Clock Path Skew:        -5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 37.915 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 32.938 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.644    32.938    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456    33.394 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          1.446    34.840    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X27Y74         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.507    37.915    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X27Y74         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[7]/C
                         clock pessimism              0.000    37.915    
                         clock uncertainty           -0.276    37.639    
    SLICE_X27Y74         FDCE (Recov_fdce_C_CLR)     -0.405    37.234    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                         -34.840    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.902ns  (logic 0.456ns (23.973%)  route 1.446ns (76.027%))
  Logic Levels:           0  
  Clock Path Skew:        -5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 37.915 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 32.938 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.644    32.938    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456    33.394 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          1.446    34.840    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X27Y74         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.507    37.915    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X27Y74         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[8]/C
                         clock pessimism              0.000    37.915    
                         clock uncertainty           -0.276    37.639    
    SLICE_X27Y74         FDCE (Recov_fdce_C_CLR)     -0.405    37.234    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.234    
                         arrival time                         -34.840    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.835ns  (logic 0.456ns (24.844%)  route 1.379ns (75.156%))
  Logic Levels:           0  
  Clock Path Skew:        -5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 37.919 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 32.938 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.644    32.938    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456    33.394 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          1.379    34.773    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X29Y74         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.511    37.919    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X29Y74         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[0]/C
                         clock pessimism              0.000    37.919    
                         clock uncertainty           -0.276    37.643    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405    37.238    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.238    
                         arrival time                         -34.773    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_div_reg[1]/CLR
                            (recovery check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.835ns  (logic 0.456ns (24.844%)  route 1.379ns (75.156%))
  Logic Levels:           0  
  Clock Path Skew:        -5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 37.919 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 32.938 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.644    32.938    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456    33.394 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          1.379    34.773    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X29Y74         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.511    37.919    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X29Y74         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_div_reg[1]/C
                         clock pessimism              0.000    37.919    
                         clock uncertainty           -0.276    37.643    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405    37.238    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_div_reg[1]
  -------------------------------------------------------------------
                         required time                         37.238    
                         arrival time                         -34.773    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_div_reg[2]/CLR
                            (recovery check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.835ns  (logic 0.456ns (24.844%)  route 1.379ns (75.156%))
  Logic Levels:           0  
  Clock Path Skew:        -5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 37.919 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 32.938 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.644    32.938    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456    33.394 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          1.379    34.773    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X29Y74         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.511    37.919    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X29Y74         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_div_reg[2]/C
                         clock pessimism              0.000    37.919    
                         clock uncertainty           -0.276    37.643    
    SLICE_X29Y74         FDCE (Recov_fdce_C_CLR)     -0.405    37.238    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_div_reg[2]
  -------------------------------------------------------------------
                         required time                         37.238    
                         arrival time                         -34.773    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.902ns  (logic 0.456ns (23.973%)  route 1.446ns (76.027%))
  Logic Levels:           0  
  Clock Path Skew:        -5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 37.915 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 32.938 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.644    32.938    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456    33.394 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          1.446    34.840    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X26Y74         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.507    37.915    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X26Y74         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[6]/C
                         clock pessimism              0.000    37.915    
                         clock uncertainty           -0.276    37.639    
    SLICE_X26Y74         FDCE (Recov_fdce_C_CLR)     -0.319    37.320    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.320    
                         arrival time                         -34.840    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.506ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/vs_reg/PRE
                            (recovery check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.840ns  (logic 0.456ns (24.785%)  route 1.384ns (75.215%))
  Logic Levels:           0  
  Clock Path Skew:        -5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 37.919 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 32.938 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.644    32.938    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456    33.394 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          1.384    34.778    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X28Y74         FDPE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/vs_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.511    37.919    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X28Y74         FDPE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/vs_reg/C
                         clock pessimism              0.000    37.919    
                         clock uncertainty           -0.276    37.643    
    SLICE_X28Y74         FDPE (Recov_fdpe_C_PRE)     -0.359    37.284    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/vs_reg
  -------------------------------------------------------------------
                         required time                         37.284    
                         arrival time                         -34.778    
  -------------------------------------------------------------------
                         slack                                  2.506    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_div_reg[0]/PRE
                            (recovery check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.835ns  (logic 0.456ns (24.844%)  route 1.379ns (75.156%))
  Logic Levels:           0  
  Clock Path Skew:        -5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 37.919 - 40.000 ) 
    Source Clock Delay      (SCD):    2.938ns = ( 32.938 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         1.644    32.938    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.456    33.394 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          1.379    34.773    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X29Y74         FDPE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_div_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.601    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.970    34.631 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.686    36.317    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.408 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        1.511    37.919    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X29Y74         FDPE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_div_reg[0]/C
                         clock pessimism              0.000    37.919    
                         clock uncertainty           -0.276    37.643    
    SLICE_X29Y74         FDPE (Recov_fdpe_C_PRE)     -0.359    37.284    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/v_div_reg[0]
  -------------------------------------------------------------------
                         required time                         37.284    
                         arrival time                         -34.773    
  -------------------------------------------------------------------
                         slack                                  2.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[10]/CLR
                            (removal check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.319%)  route 0.309ns (68.681%))
  Logic Levels:           0  
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.309     1.343    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X48Y46         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.827    -0.337    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X48Y46         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[10]/C
                         clock pessimism              0.000    -0.337    
                         clock uncertainty            0.276    -0.061    
    SLICE_X48Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[11]/CLR
                            (removal check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.319%)  route 0.309ns (68.681%))
  Logic Levels:           0  
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.309     1.343    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X48Y46         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.827    -0.337    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X48Y46         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[11]/C
                         clock pessimism              0.000    -0.337    
                         clock uncertainty            0.276    -0.061    
    SLICE_X48Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[8]/CLR
                            (removal check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.319%)  route 0.309ns (68.681%))
  Logic Levels:           0  
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.309     1.343    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X48Y46         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.827    -0.337    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X48Y46         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[8]/C
                         clock pessimism              0.000    -0.337    
                         clock uncertainty            0.276    -0.061    
    SLICE_X48Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[9]/CLR
                            (removal check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.319%)  route 0.309ns (68.681%))
  Logic Levels:           0  
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.309     1.343    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X48Y46         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.827    -0.337    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X48Y46         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[9]/C
                         clock pessimism              0.000    -0.337    
                         clock uncertainty            0.276    -0.061    
    SLICE_X48Y46         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.878%)  route 0.331ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.552     0.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          0.331     1.360    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X40Y70         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.815    -0.349    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X40Y70         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[4]/C
                         clock pessimism              0.000    -0.349    
                         clock uncertainty            0.276    -0.073    
    SLICE_X40Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.165    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.878%)  route 0.331ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.349ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.552     0.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          0.331     1.360    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X40Y70         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.815    -0.349    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X40Y70         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[5]/C
                         clock pessimism              0.000    -0.349    
                         clock uncertainty            0.276    -0.073    
    SLICE_X40Y70         FDCE (Remov_fdce_C_CLR)     -0.092    -0.165    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.388%)  route 0.339ns (70.612%))
  Logic Levels:           0  
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.552     0.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          0.339     1.367    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X40Y71         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.814    -0.350    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X40Y71         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[6]/C
                         clock pessimism              0.000    -0.350    
                         clock uncertainty            0.276    -0.074    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.166    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.533ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.388%)  route 0.339ns (70.612%))
  Logic Levels:           0  
  Clock Path Skew:        -1.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.552     0.888    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y65         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=50, routed)          0.339     1.367    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_x_count_reg[0]_2[0]
    SLICE_X40Y71         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.814    -0.350    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/clk_vga
    SLICE_X40Y71         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[7]/C
                         clock pessimism              0.000    -0.350    
                         clock uncertainty            0.276    -0.074    
    SLICE_X40Y71         FDCE (Remov_fdce_C_CLR)     -0.092    -0.166    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_timing/gb_y_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[4]/CLR
                            (removal check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.592%)  route 0.352ns (71.408%))
  Logic Levels:           0  
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.352     1.386    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X48Y45         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.827    -0.337    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X48Y45         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[4]/C
                         clock pessimism              0.000    -0.337    
                         clock uncertainty            0.276    -0.061    
    SLICE_X48Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  1.539    

Slack (MET) :             1.539ns  (arrival time - required time)
  Source:                 design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[5]/CLR
                            (removal check against rising-edge clock clk_vga_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_vga_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.592%)  route 0.352ns (71.408%))
  Logic Levels:           0  
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.276ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=674, routed)         0.557     0.893    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y52         FDRE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/slv_reg0_reg[0]_rep/Q
                         net (fo=111, routed)         0.352     1.386    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[0]_0[0]
    SLICE_X48Y45         FDCE                                         f  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_vga_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_in1 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.700    -1.773 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.580    -1.193    design_1_i/clk_wiz_0/inst/clk_vga_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=2993, routed)        0.827    -0.337    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/clk_vga
    SLICE_X48Y45         FDCE                                         r  design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[5]/C
                         clock pessimism              0.000    -0.337    
                         clock uncertainty            0.276    -0.061    
    SLICE_X48Y45         FDCE (Remov_fdce_C_CLR)     -0.092    -0.153    design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/gb_wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.153    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  1.539    





