m255
K4
z2
13
cModel Technology
Z0 dF:/Git/verilog/assignment/work1-1
!s112 0.1
!i10d 8192
!i10e 25
!i10f 100
vMUX2x1
Z1 V`JN@9S9cnhjKRR_L]QIcM3
r1
!s85 0
31
IBkA>3Jh8^X;OJVekcfh?=1
Z2 dF:/Git/verilog/assignment/work1-1
w1428642572
8F:/Git/verilog/assignment/work1-1/mux2x1.v
FF:/Git/verilog/assignment/work1-1/mux2x1.v
L0 1
Z3 OL;L;10.2c;57
Z4 o-work work1-1 -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@m@u@x2x1
!i10b 1
!s100 [VERIjaBGzzfUUDEUGFnm0
!s108 1428642578.799000
!s107 F:/Git/verilog/assignment/work1-1/mux2x1.v|
!s90 -reportprogress|300|-work|work1-1|-vopt|F:/Git/verilog/assignment/work1-1/mux2x1.v|
!i111 0
vMUX2x1_tb
R1
r1
31
IB9c?9KhCVz?4zDOC[WcF70
R2
w1428637125
8F:/Git/verilog/assignment/work1-1/mux2x1_tb.v
FF:/Git/verilog/assignment/work1-1/mux2x1_tb.v
L0 1
R3
R4
n@m@u@x2x1_tb
!s85 0
!i10b 1
!s100 ZmKaVLmNaSOV]d]<ze:<]1
!s108 1428637135.560000
!s107 F:/Git/verilog/assignment/work1-1/mux2x1_tb.v|
!s90 -reportprogress|300|-work|work1-1|-vopt|F:/Git/verilog/assignment/work1-1/mux2x1_tb.v|
!i111 0
