<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Cyclone® V E FPGA</title>

    <link rel="stylesheet" href="/css/mv_product/cyclone_V_E_FPGA_overview.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_max_series_max_series.html">Intel® MAX® Series FPGAs and CPLDs - Intel® FPGA</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_cyclone_FPGAs_and_SoC_FPGAs_cyclone_V_FPGAs_and_SoC_FPGAs.html">Cyclone® V FPGA and SoC FPGA</a></li>
                    <li><p class="mb-0">Cyclone® V E FPGA</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>Cyclone® V E FPGA</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/cyclone-product-badge-primary_1920-1080.webp" alt="">
                        </div>
                        <p>Cyclone® V E FPGA is optimized for low system cost and power for a wide spectrum of general logic and DSP applications.</p>
                        <p><a href="">Browse Cyclone V FPGA resources and documentation ›</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/cyclone-product-badge-primary_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/cyclone_V_E_FPGA_product.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- Benefits -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Benefits</h2>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Do More with Less Power, Design Time, and Cost</h4>
                        <p class="mb-0">Built on TSMC's 28 nm low-power (28LP) process technology, including an abundance of hard intellectual property (IP) blocks, allowing you to differentiate and do more.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Logic Integration and Differentiation Capabilities</h4>
                        <p class="mb-2">It offers an 8-input adaptive logic module (ALM) and variable-precision digital signal processing (DSP) blocks, allowing up to 13.59 megabits (Mb) of embedded memory.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Lower System Cost</h4>
                        <p class="mb-0">Operating requires only two core voltages and is available in low-cost wire-bond packaging. Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------------- Use Cases ------------------------------------->
    <section>
        <div class="mv_learn_how_padd text-white">
            <div class="container">
                <h2 style="font-weight: 350; text-align: center;">Applications</h2>
                <div class="row justify-content-center">
                    <div style="padding:16px;" class="col-xl-4 col-md-4 col-sm-6">
                        <img class="w-100 mb-3" src="/img/mv_image/a1407230-shutterstock-1936499776.jpg.rendition.intel.web.720.405.jpg" alt="">
                        <h4 style="font-weight: 350;">Industrial: Single-Device Motion and Motor Control</h4>
                        <p>Support high-precision control through multiaxis motion control with high performance from hardware acceleration compared to software drivers. Integration of protocols (industrial Ethernet and fieldbus) and control logic increases reliability, minimizes footprint, and lowers cost.</p>
                    </div>
                    <div style="padding:16px;" class="col-xl-4 col-md-4 col-sm-6">
                        <img class="w-100 mb-3" src="/img/mv_image/military-surveillance-officer-working-city-tracking-operation.jpg.rendition.intel.web.720.405.jpg" alt="">
                        <h4 style="font-weight: 350;">Military Applications</h4>
                        <p>Designed to meet SWaP requirements. Extend battery life, ability to operate in thermally constrained environments, fewer support components and compact packages. Comprehensive security suite including JTAG port protection, 256 bit volatile and non-volatile AES encryption, Error detection circuitry and Unique ID.</p>
                    </div>
                    <div style="padding:16px;" class="col-xl-4 col-md-4 col-sm-6">
                        <img class="w-100 mb-3" src="/img/mv_image/adobestock-126733869.jpeg.rendition.intel.web.720.405.jpg" alt="">
                        <h4 style="font-weight: 350;">Military: Night Vision Goggles</h4>
                        <p>Save power by power down unused hard IP blocks. LPDDR2 support in hard memory controller. Cost saving from DSP blocks for efficient video processing. Fully tested and verified Video and Image Processing (IP) Suite allows you to focus on differentiating features.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Key Features -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Key Features</h2>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Internal memory blocks</a></h4>
                        <ul>
                            <li>M10K: 10-kilobits (Kb) memory blocks with soft error correction code (ECC).</li>
                            <li>Memory logic array block (MLAB): 640-bit distributed LUTRAM where you can use up to 25% of the ALMs as MLAB memory.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">General-purpose I/Os</a></h4>
                        <ul>
                            <li>875 megabits per second (Mbps) low-voltage differential signaling (LVDS) receiver and 840 Mbps LVDS transmitter.</li>
                            <li>400 MHz/800 Mbps external memory interface.</li>
                            <li>On-chip termination (OCT).</li>
                            <li>3.3 V support with up to 16 mA drive strength.</li>
                        </ul>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Variable precision DSP blocks</a></h4>
                        <p class="mb-0">Variable-precision DSP: Native support for up to three signal processing precision levels in the same variable-precision DSP block, 64-bit accumulator, and cascade.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Embedded hard IP blocks</a></h4>
                        <ul>
                            <li>Support up to two hard memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices.</li>
                            <li>Each controller supports 8 to 32 bit components of up to 4 gigabits (Gb) in density with two chip selects and optional ECC.</li>
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-------------------------------- Related Links ---------------------------------->
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350; color: #fff;">Related Links</h2>
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Cyclone® V Device Overview​</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Cyclone® V FPGA Datasheet</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">FPGA Community​</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>