Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/alumno/Escritorio/niosII_hw_dev_filter_cache/ --output-directory=/home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system/ --report-file=bsf:/home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system.qsys
Progress: Loading niosII_hw_dev_filter_cache/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 12.1]
Progress: Parameterizing module led_pio
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding clocks [altera_up_clocks 12.0]
Progress: Parameterizing module clocks
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.timer: Interrupt sender timer.irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/alumno/Escritorio/niosII_hw_dev_filter_cache/ --output-directory=/home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system.sopcinfo --report-file=html:/home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system.html --report-file=qip:/home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system/synthesis/first_nios2_system.qip --report-file=cmp:/home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C20F484C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system.qsys
Progress: Loading niosII_hw_dev_filter_cache/first_nios2_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 12.1]
Progress: Parameterizing module clk_0
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module onchip_mem
Progress: Adding cpu [altera_nios2_qsys 12.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 12.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sys_clk_timer [altera_avalon_timer 12.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 12.1]
Progress: Parameterizing module sysid
Progress: Adding led_pio [altera_avalon_pio 12.1]
Progress: Parameterizing module led_pio
Progress: Adding sram_0 [altera_up_avalon_sram 12.0]
Progress: Parameterizing module sram_0
Progress: Adding timer [altera_avalon_timer 12.1]
Progress: Parameterizing module timer
Progress: Adding sdram [altera_avalon_new_sdram_controller 12.1]
Progress: Parameterizing module sdram
Progress: Adding clocks [altera_up_clocks 12.0]
Progress: Parameterizing module clocks
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: first_nios2_system.onchip_mem: Memory will be initialized from onchip_mem.hex
Info: first_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: first_nios2_system.sysid: Time stamp will be automatically updated when this component is generated.
Warning: first_nios2_system.timer: Interrupt sender timer.irq is not connected to an interrupt receiver
Info: first_nios2_system: Generating first_nios2_system "first_nios2_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 11 modules, 44 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 22 modules, 88 connections
Info: merlin_domain_transform: After transform: 51 modules, 260 connections
Info: merlin_router_transform: After transform: 62 modules, 304 connections
Info: merlin_traffic_limiter_transform: After transform: 63 modules, 309 connections
Info: merlin_burst_transform: After transform: 65 modules, 317 connections
Info: reset_adaptation_transform: After transform: 67 modules, 250 connections
Info: merlin_network_to_switch_transform: After transform: 88 modules, 298 connections
Info: merlin_width_transform: After transform: 92 modules, 310 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux.src1 and cmd_xbar_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src2 and cmd_xbar_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux.src3 and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src1 and cmd_xbar_mux_001.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src2 and cmd_xbar_mux_002.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src3 and cmd_xbar_mux_003.sink1
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src4 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src5 and cmd_xbar_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src6 and cmd_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src7 and cmd_xbar_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_xbar_demux_001.src8 and cmd_xbar_mux_008.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_001.src0 and rsp_xbar_mux.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_001.src1 and rsp_xbar_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src0 and rsp_xbar_mux.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_002.src1 and rsp_xbar_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src0 and rsp_xbar_mux.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_003.src1 and rsp_xbar_mux_001.sink3
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_xbar_demux_005.src0 and rsp_xbar_mux_001.sink5
Info: Inserting clock-crossing logic between rsp_xbar_demux_006.src0 and rsp_xbar_mux_001.sink6
Info: Inserting clock-crossing logic between rsp_xbar_demux_007.src0 and rsp_xbar_mux_001.sink7
Info: Inserting clock-crossing logic between rsp_xbar_demux_008.src0 and rsp_xbar_mux_001.sink8
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 114 modules, 420 connections
Info: limiter_update_transform: After transform: 114 modules, 421 connections
Info: merlin_interrupt_mapper_transform: After transform: 115 modules, 424 connections
Info: merlin_interrupt_sync_transform: After transform: 117 modules, 434 connections
Info: Starting classic module elaboration.
"/opt/altera/12.1sp1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/opt/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/opt/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt9892_2266279534679303677.dir/0001_sopclgen  --no_splash --refresh /tmp/alt9892_2266279534679303677.dir/0001_sopclgen/yysystem.v --quartus_dir="/opt/altera/12.1sp1/quartus" --sopc_perl="/opt/altera/12.1sp1/quartus/linux/perl" --sopc_lib_path="++/opt/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+/opt/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt9892_2266279534679303677.dir/0001_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/opt/altera/12.1sp1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/PinAssigner.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_wizard.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/opt/altera/12.1sp1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt9892_2266279534679303677.dir/0001_sopclgen  --generate /tmp/alt9892_2266279534679303677.dir/0001_sopclgen/yysystem.v --quartus_dir="/opt/altera/12.1sp1/quartus/" --sopc_perl="/opt/altera/12.1sp1/quartus//linux/perl" --sopc_lib_path="++/opt/altera/12.1sp1/quartus//../ip/altera/sopc_builder_ip+/opt/altera/12.1sp1/quartus//../ip/altera/nios2_ip"
.
# 2024.06.18 16:00:45 (*) Success: sopc_builder finished.
Info: onchip_mem: "first_nios2_system" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: cpu: Starting RTL generation for module 'first_nios2_system_cpu'
Info: cpu:   Generation command is [exec /opt/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /opt/altera/12.1sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/12.1sp1/quartus/sopc_builder/bin/europa -I /opt/altera/12.1sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/12.1sp1/quartus/sopc_builder/bin -I /opt/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera/12.1sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=first_nios2_system_cpu --dir=/tmp/alt9892_2266279534679303677.dir/0002_cpu_gen/ --quartus_dir=/opt/altera/12.1sp1/quartus --verilog --config=/tmp/alt9892_2266279534679303677.dir/0002_cpu_gen//first_nios2_system_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: cpu: # 2024.06.18 16:00:46 (*) Starting Nios II generation
Info: cpu: # 2024.06.18 16:00:46 (*)   Checking for plaintext license.
Info: cpu: # 2024.06.18 16:00:47 (*)   Couldn't query license setup in Quartus directory /opt/altera/12.1sp1/quartus
Info: cpu: # 2024.06.18 16:00:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.06.18 16:00:47 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.06.18 16:00:47 (*)   Plaintext license not found.
Info: cpu: # 2024.06.18 16:00:47 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.06.18 16:00:48 (*)   Couldn't query license setup in Quartus directory /opt/altera/12.1sp1/quartus
Info: cpu: # 2024.06.18 16:00:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.06.18 16:00:48 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.06.18 16:00:48 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2024.06.18 16:00:48 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.06.18 16:00:48 (*)   Creating all objects for CPU
Info: cpu: # 2024.06.18 16:00:49 (*)     Pipeline frontend
Info: cpu: # 2024.06.18 16:00:51 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.06.18 16:00:54 (*)   Creating encrypted RTL
Info: cpu: # 2024.06.18 16:00:54 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'first_nios2_system_cpu'
Info: cpu: "first_nios2_system" instantiated altera_nios2_qsys "cpu"
Info: Starting classic module elaboration.
"/opt/altera/12.1sp1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/opt/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/opt/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt9892_2266279534679303677.dir/0003_sopclgen  --no_splash --refresh /tmp/alt9892_2266279534679303677.dir/0003_sopclgen/yysystem.v --quartus_dir="/opt/altera/12.1sp1/quartus" --sopc_perl="/opt/altera/12.1sp1/quartus/linux/perl" --sopc_lib_path="++/opt/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+/opt/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt9892_2266279534679303677.dir/0003_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/opt/altera/12.1sp1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/PinAssigner.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_wizard.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/opt/altera/12.1sp1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt9892_2266279534679303677.dir/0003_sopclgen  --generate /tmp/alt9892_2266279534679303677.dir/0003_sopclgen/yysystem.v --quartus_dir="/opt/altera/12.1sp1/quartus/" --sopc_perl="/opt/altera/12.1sp1/quartus//linux/perl" --sopc_lib_path="++/opt/altera/12.1sp1/quartus//../ip/altera/sopc_builder_ip+/opt/altera/12.1sp1/quartus//../ip/altera/nios2_ip"
.
# 2024.06.18 16:00:58 (*) Success: sopc_builder finished.
Info: jtag_uart: "first_nios2_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: Starting classic module elaboration.
"/opt/altera/12.1sp1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/opt/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/opt/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt9892_2266279534679303677.dir/0004_sopclgen  --no_splash --refresh /tmp/alt9892_2266279534679303677.dir/0004_sopclgen/yysystem.v --quartus_dir="/opt/altera/12.1sp1/quartus" --sopc_perl="/opt/altera/12.1sp1/quartus/linux/perl" --sopc_lib_path="++/opt/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+/opt/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt9892_2266279534679303677.dir/0004_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/opt/altera/12.1sp1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/PinAssigner.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_wizard.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/opt/altera/12.1sp1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt9892_2266279534679303677.dir/0004_sopclgen  --generate /tmp/alt9892_2266279534679303677.dir/0004_sopclgen/yysystem.v --quartus_dir="/opt/altera/12.1sp1/quartus/" --sopc_perl="/opt/altera/12.1sp1/quartus//linux/perl" --sopc_lib_path="++/opt/altera/12.1sp1/quartus//../ip/altera/sopc_builder_ip+/opt/altera/12.1sp1/quartus//../ip/altera/nios2_ip"
.
# 2024.06.18 16:01:02 (*) Success: sopc_builder finished.
Info: sys_clk_timer: "first_nios2_system" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "first_nios2_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: Starting classic module elaboration.
"/opt/altera/12.1sp1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/opt/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/opt/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt9892_2266279534679303677.dir/0006_sopclgen  --no_splash --refresh /tmp/alt9892_2266279534679303677.dir/0006_sopclgen/yysystem.v --quartus_dir="/opt/altera/12.1sp1/quartus" --sopc_perl="/opt/altera/12.1sp1/quartus/linux/perl" --sopc_lib_path="++/opt/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+/opt/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt9892_2266279534679303677.dir/0006_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/opt/altera/12.1sp1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/PinAssigner.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_wizard.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/opt/altera/12.1sp1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt9892_2266279534679303677.dir/0006_sopclgen  --generate /tmp/alt9892_2266279534679303677.dir/0006_sopclgen/yysystem.v --quartus_dir="/opt/altera/12.1sp1/quartus/" --sopc_perl="/opt/altera/12.1sp1/quartus//linux/perl" --sopc_lib_path="++/opt/altera/12.1sp1/quartus//../ip/altera/sopc_builder_ip+/opt/altera/12.1sp1/quartus//../ip/altera/nios2_ip"
.
# 2024.06.18 16:01:06 (*) Success: sopc_builder finished.
Info: led_pio: "first_nios2_system" instantiated altera_avalon_pio "led_pio"
Info: sram_0: Starting Generation of SRAM or SSRAM Controller
Info: sram_0: "first_nios2_system" instantiated altera_up_avalon_sram "sram_0"
Info: Starting classic module elaboration.
"/opt/altera/12.1sp1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/opt/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/opt/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt9892_2266279534679303677.dir/0008_sopclgen  --no_splash --refresh /tmp/alt9892_2266279534679303677.dir/0008_sopclgen/yysystem.v --quartus_dir="/opt/altera/12.1sp1/quartus" --sopc_perl="/opt/altera/12.1sp1/quartus/linux/perl" --sopc_lib_path="++/opt/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+/opt/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt9892_2266279534679303677.dir/0008_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/opt/altera/12.1sp1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/PinAssigner.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_wizard.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/opt/altera/12.1sp1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt9892_2266279534679303677.dir/0008_sopclgen  --generate /tmp/alt9892_2266279534679303677.dir/0008_sopclgen/yysystem.v --quartus_dir="/opt/altera/12.1sp1/quartus/" --sopc_perl="/opt/altera/12.1sp1/quartus//linux/perl" --sopc_lib_path="++/opt/altera/12.1sp1/quartus//../ip/altera/sopc_builder_ip+/opt/altera/12.1sp1/quartus//../ip/altera/nios2_ip"
.
# 2024.06.18 16:01:10 (*) Success: sopc_builder finished.
Info: timer: "first_nios2_system" instantiated altera_avalon_timer "timer"
Info: Starting classic module elaboration.
"/opt/altera/12.1sp1/quartus/linux/jre/bin/java" -Xmx512M -classpath "/opt/altera/12.1sp1/quartus/sopc_builder/bin/sopc_builder.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/PinAssigner.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/sopc_wizard.jar:/opt/altera/12.1sp1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/opt/altera/12.1sp1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt9892_2266279534679303677.dir/0009_sopclgen  --no_splash --refresh /tmp/alt9892_2266279534679303677.dir/0009_sopclgen/yysystem.v --quartus_dir="/opt/altera/12.1sp1/quartus" --sopc_perl="/opt/altera/12.1sp1/quartus/linux/perl" --sopc_lib_path="++/opt/altera/12.1sp1/quartus/../ip/altera/sopc_builder_ip+/opt/altera/12.1sp1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: /opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder --classic --generate /tmp/alt9892_2266279534679303677.dir/0009_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"/opt/altera/12.1sp1/quartus//linux/jre/bin/java" -Xmx512M -classpath "/opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_builder.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/PinAssigner.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/sopc_wizard.jar:/opt/altera/12.1sp1/quartus//sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"/opt/altera/12.1sp1/quartus//sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpath/tmp/alt9892_2266279534679303677.dir/0009_sopclgen  --generate /tmp/alt9892_2266279534679303677.dir/0009_sopclgen/yysystem.v --quartus_dir="/opt/altera/12.1sp1/quartus/" --sopc_perl="/opt/altera/12.1sp1/quartus//linux/perl" --sopc_lib_path="++/opt/altera/12.1sp1/quartus//../ip/altera/sopc_builder_ip+/opt/altera/12.1sp1/quartus//../ip/altera/nios2_ip"
.
.
# 2024.06.18 16:01:14 (*) Running Test Generator Program for first_nios2_system_sdram
# 2024.06.18 16:01:15 (*) Success: sopc_builder finished.
Info: sdram: "first_nios2_system" instantiated altera_avalon_new_sdram_controller "sdram"
Info: clocks: Starting Generation of Required Clocks for DE-Series Boards
Info: clocks: "first_nios2_system" instantiated altera_up_clocks "clocks"
Info: cpu_instruction_master_translator: "first_nios2_system" instantiated altera_merlin_master_translator "cpu_instruction_master_translator"
Info: cpu_jtag_debug_module_translator: "first_nios2_system" instantiated altera_merlin_slave_translator "cpu_jtag_debug_module_translator"
Info: cpu_instruction_master_translator_avalon_universal_master_0_agent: "first_nios2_system" instantiated altera_merlin_master_agent "cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: "first_nios2_system" instantiated altera_merlin_slave_agent "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "first_nios2_system" instantiated altera_avalon_sc_fifo "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "first_nios2_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "first_nios2_system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "first_nios2_system" instantiated altera_merlin_router "id_router"
Info: id_router_002: "first_nios2_system" instantiated altera_merlin_router "id_router_002"
Info: id_router_004: "first_nios2_system" instantiated altera_merlin_router "id_router_004"
Info: limiter: "first_nios2_system" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "first_nios2_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "first_nios2_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "first_nios2_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "first_nios2_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "first_nios2_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "first_nios2_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_004: "first_nios2_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_004"
Info: rsp_xbar_mux: "first_nios2_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "first_nios2_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "first_nios2_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file /home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file /home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: crosser: "first_nios2_system" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/alumno/Escritorio/niosII_hw_dev_filter_cache/first_nios2_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: irq_mapper: "first_nios2_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "first_nios2_system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: first_nios2_system: Done first_nios2_system" with 35 modules, 197 files, 3141329 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
