INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 3/Practice 1/Practice 1.srcs/sources_1/new/lab3_hw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_hw
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 3/Practice 1/Practice 1.srcs/sim_1/new/lab3_hw_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_hw_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cyphe/Documents/SUSTech Assignment/Term 3/Digital Logic/Lab Exercise/Week 3/Practice 1/Practice 1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
