m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/simulation/modelsim
vdecoder3_8
Z1 !s110 1624861459
!i10b 1
!s100 W;j`?<_8G<WSF9@PFo:az3
ITdCo[k;9Gi=Z5fB8`:MX;2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1557156942
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/decoder3_8.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/decoder3_8.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1624861459.000000
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/decoder3_8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/decoder3_8.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj
Z6 tCvgOpt 0
vdecoder3_8_tb
R1
!i10b 1
!s100 e2B@I8:S[JYJT;=EQ5Jbb2
I8Ek57D81ddH`N^TL2KZ053
R2
R0
w1557157888
8H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/../testbendch/decoder3_8_tb.v
FH:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/../testbendch/decoder3_8_tb.v
L0 3
R3
r1
!s85 0
31
R4
!s107 H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/../testbendch/decoder3_8_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/../testbendch|H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/../testbendch/decoder3_8_tb.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/decoder3_8/prj/../testbendch
R6
