

================================================================
== Vitis HLS Report for 'softmax_Pipeline_VITIS_LOOP_68_1'
================================================================
* Date:           Tue Nov 26 16:15:59 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1  |       11|       11|         3|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     156|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     106|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     106|     210|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln68_fu_96_p2      |         +|   0|  0|  12|           4|           1|
    |and_ln69_1_fu_192_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln69_fu_186_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln68_fu_90_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln69_1_fu_156_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln69_2_fu_168_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln69_3_fu_174_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln69_fu_150_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln69_1_fu_180_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln69_fu_162_p2      |        or|   0|  0|   2|           1|           1|
    |max_val_2_fu_198_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 156|          76|          49|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2             |   9|          2|    4|          8|
    |ap_sig_allocacmp_max_val_load_1  |   9|          2|   32|         64|
    |i_fu_48                          |   9|          2|    4|          8|
    |max_val_fu_44                    |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  54|         12|   74|        148|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_48                           |   4|   0|    4|          0|
    |icmp_ln68_reg_228                 |   1|   0|    1|          0|
    |max_val_1_reg_244                 |  32|   0|   32|          0|
    |max_val_fu_44                     |  32|   0|   32|          0|
    |max_val_load_1_reg_237            |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 106|   0|  106|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  softmax_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  softmax_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  softmax_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  softmax_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  softmax_Pipeline_VITIS_LOOP_68_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  softmax_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_66_p_din0    |  out|   32|  ap_ctrl_hs|  softmax_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_66_p_din1    |  out|   32|  ap_ctrl_hs|  softmax_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_66_p_opcode  |  out|    5|  ap_ctrl_hs|  softmax_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_66_p_dout0   |   in|    1|  ap_ctrl_hs|  softmax_Pipeline_VITIS_LOOP_68_1|  return value|
|grp_fu_66_p_ce      |  out|    1|  ap_ctrl_hs|  softmax_Pipeline_VITIS_LOOP_68_1|  return value|
|input_r_address0    |  out|    4|   ap_memory|                           input_r|         array|
|input_r_ce0         |  out|    1|   ap_memory|                           input_r|         array|
|input_r_q0          |   in|   32|   ap_memory|                           input_r|         array|
|max_val_out         |  out|   32|      ap_vld|                       max_val_out|       pointer|
|max_val_out_ap_vld  |  out|    1|      ap_vld|                       max_val_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%max_val = alloca i32 1"   --->   Operation 6 'alloca' 'max_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.40ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 9 [1/1] (0.40ns)   --->   "%store_ln0 = store i32 -3.40282e+38, i32 %max_val"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [lenet_proj/lenet_support_1.cpp:68]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.72ns)   --->   "%icmp_ln68 = icmp_eq  i4 %i_2, i4 10" [lenet_proj/lenet_support_1.cpp:68]   --->   Operation 13 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.72ns)   --->   "%add_ln68 = add i4 %i_2, i4 1" [lenet_proj/lenet_support_1.cpp:68]   --->   Operation 14 'add' 'add_ln68' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.body.split, void %for.inc15.preheader.exitStub" [lenet_proj/lenet_support_1.cpp:68]   --->   Operation 15 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_cast = zext i4 %i_2" [lenet_proj/lenet_support_1.cpp:68]   --->   Operation 16 'zext' 'i_cast' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %i_cast" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 17 'getelementptr' 'input_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.61ns)   --->   "%max_val_1 = load i4 %input_addr" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 18 'load' 'max_val_1' <Predicate = (!icmp_ln68)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 19 [1/1] (0.40ns)   --->   "%store_ln68 = store i4 %add_ln68, i4 %i" [lenet_proj/lenet_support_1.cpp:68]   --->   Operation 19 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%max_val_load_1 = load i32 %max_val" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 20 'load' 'max_val_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.61ns)   --->   "%max_val_1 = load i4 %input_addr" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 21 'load' 'max_val_1' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : [1/1] (0.59ns)   --->   Input mux for Operation 22 '%tmp_3 = fcmp_ogt  i32 %max_val_1, i32 %max_val_load_1'
ST_2 : Operation 22 [2/2] (1.98ns)   --->   "%tmp_3 = fcmp_ogt  i32 %max_val_1, i32 %max_val_load_1" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 22 'fcmp' 'tmp_3' <Predicate = true> <Delay = 1.98> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%max_val_load = load i32 %max_val"   --->   Operation 43 'load' 'max_val_load' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %max_val_out, i32 %max_val_load"   --->   Operation 44 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.64>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [lenet_proj/lenet_support_1.cpp:68]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [lenet_proj/lenet_support_1.cpp:68]   --->   Operation 24 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i32 %max_val_1" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 25 'bitcast' 'bitcast_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln69, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 26 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i32 %bitcast_ln69" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 27 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln69_1 = bitcast i32 %max_val_load_1" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 28 'bitcast' 'bitcast_ln69_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln69_1, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 29 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln69_1 = trunc i32 %bitcast_ln69_1" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 30 'trunc' 'trunc_ln69_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.70ns)   --->   "%icmp_ln69 = icmp_ne  i8 %tmp_1, i8 255" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 31 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.88ns)   --->   "%icmp_ln69_1 = icmp_eq  i23 %trunc_ln69, i23 0" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 32 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln69_1)   --->   "%or_ln69 = or i1 %icmp_ln69_1, i1 %icmp_ln69" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 33 'or' 'or_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.70ns)   --->   "%icmp_ln69_2 = icmp_ne  i8 %tmp_2, i8 255" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 34 'icmp' 'icmp_ln69_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.88ns)   --->   "%icmp_ln69_3 = icmp_eq  i23 %trunc_ln69_1, i23 0" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 35 'icmp' 'icmp_ln69_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln69_1)   --->   "%or_ln69_1 = or i1 %icmp_ln69_3, i1 %icmp_ln69_2" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 36 'or' 'or_ln69_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/2] (2.57ns)   --->   "%tmp_3 = fcmp_ogt  i32 %max_val_1, i32 %max_val_load_1" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 37 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln69_1)   --->   "%and_ln69 = and i1 %tmp_3, i1 %or_ln69" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 38 'and' 'and_ln69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln69_1 = and i1 %and_ln69, i1 %or_ln69_1" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 39 'and' 'and_ln69_1' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.41ns) (out node of the LUT)   --->   "%max_val_2 = select i1 %and_ln69_1, i32 %max_val_1, i32 %max_val_load_1" [lenet_proj/lenet_support_1.cpp:69]   --->   Operation 40 'select' 'max_val_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.40ns)   --->   "%store_ln68 = store i32 %max_val_2, i32 %max_val" [lenet_proj/lenet_support_1.cpp:68]   --->   Operation 41 'store' 'store_ln68' <Predicate = true> <Delay = 0.40>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.body" [lenet_proj/lenet_support_1.cpp:68]   --->   Operation 42 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_val_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
max_val                (alloca           ) [ 0111]
i                      (alloca           ) [ 0100]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
i_2                    (load             ) [ 0000]
specpipeline_ln0       (specpipeline     ) [ 0000]
icmp_ln68              (icmp             ) [ 0110]
add_ln68               (add              ) [ 0000]
br_ln68                (br               ) [ 0000]
i_cast                 (zext             ) [ 0000]
input_addr             (getelementptr    ) [ 0110]
store_ln68             (store            ) [ 0000]
max_val_load_1         (load             ) [ 0101]
max_val_1              (load             ) [ 0101]
speclooptripcount_ln68 (speclooptripcount) [ 0000]
specloopname_ln68      (specloopname     ) [ 0000]
bitcast_ln69           (bitcast          ) [ 0000]
tmp_1                  (partselect       ) [ 0000]
trunc_ln69             (trunc            ) [ 0000]
bitcast_ln69_1         (bitcast          ) [ 0000]
tmp_2                  (partselect       ) [ 0000]
trunc_ln69_1           (trunc            ) [ 0000]
icmp_ln69              (icmp             ) [ 0000]
icmp_ln69_1            (icmp             ) [ 0000]
or_ln69                (or               ) [ 0000]
icmp_ln69_2            (icmp             ) [ 0000]
icmp_ln69_3            (icmp             ) [ 0000]
or_ln69_1              (or               ) [ 0000]
tmp_3                  (fcmp             ) [ 0000]
and_ln69               (and              ) [ 0000]
and_ln69_1             (and              ) [ 0000]
max_val_2              (select           ) [ 0000]
store_ln68             (store            ) [ 0000]
br_ln68                (br               ) [ 0000]
max_val_load           (load             ) [ 0000]
write_ln0              (write            ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_val_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_val_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="max_val_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_val/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="write_ln0_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="input_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="4" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="4" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_2_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln68_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln68_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln68_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="0" index="1" bw="4" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="max_val_load_1_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="1"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load_1/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="bitcast_ln69_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln69/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="0" index="3" bw="6" slack="0"/>
<pin id="124" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="trunc_ln69_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="bitcast_ln69_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln69_1/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_2_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="6" slack="0"/>
<pin id="140" dir="0" index="3" bw="6" slack="0"/>
<pin id="141" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="trunc_ln69_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69_1/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln69_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln69_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="23" slack="0"/>
<pin id="158" dir="0" index="1" bw="23" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69_1/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="or_ln69_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln69_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="8" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69_2/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln69_3_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="23" slack="0"/>
<pin id="176" dir="0" index="1" bw="23" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69_3/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="or_ln69_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="and_ln69_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln69/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="and_ln69_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln69_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="max_val_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="0" index="2" bw="32" slack="1"/>
<pin id="202" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max_val_2/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln68_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="max_val_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_val_load/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="max_val_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="max_val "/>
</bind>
</comp>

<comp id="221" class="1005" name="i_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="228" class="1005" name="icmp_ln68_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="232" class="1005" name="input_addr_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="1"/>
<pin id="234" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="237" class="1005" name="max_val_load_1_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_load_1 "/>
</bind>
</comp>

<comp id="244" class="1005" name="max_val_1_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="42" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="22" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="66" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="105"><net_src comp="87" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="111"><net_src comp="96" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="112" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="128"><net_src comp="36" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="132"><net_src comp="116" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="133" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="119" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="129" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="150" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="136" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="146" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="168" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="72" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="162" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="180" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="216"><net_src comp="44" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="219"><net_src comp="213" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="220"><net_src comp="213" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="48" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="231"><net_src comp="90" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="59" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="240"><net_src comp="112" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="247"><net_src comp="66" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="249"><net_src comp="244" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="250"><net_src comp="244" pin="1"/><net_sink comp="198" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: max_val_out | {2 }
 - Input state : 
	Port: softmax_Pipeline_VITIS_LOOP_68_1 : input_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln68 : 2
		add_ln68 : 2
		br_ln68 : 3
		i_cast : 2
		input_addr : 3
		max_val_1 : 4
		store_ln68 : 3
	State 2
		tmp_3 : 1
		write_ln0 : 1
	State 3
		tmp_1 : 1
		trunc_ln69 : 1
		tmp_2 : 1
		trunc_ln69_1 : 1
		icmp_ln69 : 2
		icmp_ln69_1 : 2
		or_ln69 : 3
		icmp_ln69_2 : 2
		icmp_ln69_3 : 2
		or_ln69_1 : 3
		and_ln69 : 3
		and_ln69_1 : 3
		max_val_2 : 3
		store_ln68 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln68_fu_90    |    0    |    12   |
|          |    icmp_ln69_fu_150   |    0    |    15   |
|   icmp   |   icmp_ln69_1_fu_156  |    0    |    30   |
|          |   icmp_ln69_2_fu_168  |    0    |    15   |
|          |   icmp_ln69_3_fu_174  |    0    |    30   |
|----------|-----------------------|---------|---------|
|  select  |    max_val_2_fu_198   |    0    |    32   |
|----------|-----------------------|---------|---------|
|    add   |     add_ln68_fu_96    |    0    |    12   |
|----------|-----------------------|---------|---------|
|    or    |     or_ln69_fu_162    |    0    |    2    |
|          |    or_ln69_1_fu_180   |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |    and_ln69_fu_186    |    0    |    2    |
|          |   and_ln69_1_fu_192   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_52 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   fcmp   |       grp_fu_72       |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |     i_cast_fu_102     |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|      tmp_1_fu_119     |    0    |    0    |
|          |      tmp_2_fu_136     |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln69_fu_129   |    0    |    0    |
|          |  trunc_ln69_1_fu_146  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   154   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_221      |    4   |
|   icmp_ln68_reg_228  |    1   |
|  input_addr_reg_232  |    4   |
|   max_val_1_reg_244  |   32   |
|max_val_load_1_reg_237|   32   |
|    max_val_reg_213   |   32   |
+----------------------+--------+
|         Total        |   105  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_72    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_72    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   136  ||  1.206  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   154  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   105  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   105  |   181  |
+-----------+--------+--------+--------+
