[05/02 12:29:18      0s] 
[05/02 12:29:18      0s] Cadence Innovus(TM) Implementation System.
[05/02 12:29:18      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/02 12:29:18      0s] 
[05/02 12:29:18      0s] Version:	v19.12-s087_1, built Mon Nov 11 17:32:01 PST 2019
[05/02 12:29:18      0s] Options:	
[05/02 12:29:18      0s] Date:		Mon May  2 12:29:18 2022
[05/02 12:29:18      0s] Host:		islabx6 (x86_64 w/Linux 2.6.32-642.el6.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2630 0 @ 2.30GHz 15360KB)
[05/02 12:29:18      0s] OS:		CentOS release 6.8 (Final)
[05/02 12:29:18      0s] 
[05/02 12:29:18      0s] License:
[05/02 12:29:18      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[05/02 12:29:18      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/02 12:29:42     14s] @(#)CDS: Innovus v19.12-s087_1 (64bit) 11/11/2019 17:32 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/02 12:29:42     14s] @(#)CDS: NanoRoute 19.12-s087_1 NR191024-1807/19_12-UB (database version 18.20, 485.7.1) {superthreading v1.51}
[05/02 12:29:42     14s] @(#)CDS: AAE 19.12-s033 (64bit) 11/11/2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/02 12:29:42     14s] @(#)CDS: CTE 19.12-s033_1 () Oct 24 2019 14:09:28 ( )
[05/02 12:29:42     14s] @(#)CDS: SYNTECH 19.12-s008_1 () Oct  6 2019 23:25:36 ( )
[05/02 12:29:42     14s] @(#)CDS: CPE v19.12-s079
[05/02 12:29:42     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s095 (64bit) Fri Aug 30 18:16:09 PDT 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/02 12:29:42     14s] @(#)CDS: OA 22.60-p024 Thu Sep  5 03:05:12 2019
[05/02 12:29:42     14s] @(#)CDS: SGN 18.10-d003 (18-Jul-2018) (64 bit executable, Qt5.9.1)
[05/02 12:29:42     14s] @(#)CDS: RCDB 11.14.18
[05/02 12:29:42     14s] @(#)CDS: STYLUS 19.10-s011_1 (09/04/2019 02:55 PDT)
[05/02 12:29:42     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9.

[05/02 12:29:42     14s] Change the soft stacksize limit to 0.2%RAM (193 mbytes). Set global soft_stack_size_limit to change the value.
[05/02 12:29:46     15s] 
[05/02 12:29:46     15s] **INFO:  MMMC transition support version v31-84 
[05/02 12:29:46     15s] 
[05/02 12:29:46     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/02 12:29:46     15s] <CMD> suppressMessage ENCEXT-2799
[05/02 12:29:46     15s] <CMD> win
[05/02 12:30:15     17s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[05/02 12:30:15     17s] <CMD> set conf_qxconf_file NULL
[05/02 12:30:15     17s] <CMD> set conf_qxlib_file NULL
[05/02 12:30:15     17s] <CMD> set dbgDualViewAwareXTree 1
[05/02 12:30:15     17s] <CMD> set defHierChar /
[05/02 12:30:15     17s] <CMD> set distributed_client_message_echo 1
[05/02 12:30:15     17s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[05/02 12:30:15     17s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[05/02 12:30:15     17s] <CMD> set enc_enable_print_mode_command_reset_options 1
[05/02 12:30:15     17s] <CMD> set init_gnd_net VSS
[05/02 12:30:15     17s] <CMD> set init_lef_file {../../../../../../cell_lib/CBDK_IC_Contest_v2.5/SOCE/lef/tsmc13fsg_8lm_cic.lef ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/SOCE/lef/antenna_8.lef}
[05/02 12:30:15     17s] <CMD> set init_mmmc_file mmmc.view
[05/02 12:30:15     17s] <CMD> set init_pwr_net VDD
[05/02 12:30:15     17s] <CMD> set init_top_cell IOTDF
[05/02 12:30:15     17s] <CMD> set init_verilog ../02_SYN/IOTDF_syn.v
[05/02 12:30:15     17s] <CMD> set latch_time_borrow_mode max_borrow
[05/02 12:30:15     17s] <CMD> set metric_page_cfg_format {html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_setup_pba {!!map {type {!!str header} title {!!str {Setup (PBA) Timing}}}}}} {!!map {setup_tns_histogram_pba {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.pba.histogram} title {!!str {Setup (PBA) TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram_pba {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.pba.histogram.views} title {!!str {Setup (PBA) TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.cputime} title {!!str CPU}}}}}}}}}}}}}}}}}
[05/02 12:30:15     17s] <CMD> set pegDefaultResScaleFactor 1
[05/02 12:30:15     17s] <CMD> set pegDetailResScaleFactor 1
[05/02 12:30:15     17s] <CMD> set pegEnableDualViewForTQuantus 1
[05/02 12:30:15     17s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[05/02 12:30:15     17s] <CMD> set spgUnflattenIlmInCheckPlace 2
[05/02 12:30:15     17s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[05/02 12:30:15     17s] <CMD> suppressMessage -silent GLOBAL-100
[05/02 12:30:15     17s] <CMD> unsuppressMessage -silent GLOBAL-100
[05/02 12:30:15     17s] **WARN: (IMPUDM-33):	Global variable "timing_enable_default_delay_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
[05/02 12:30:15     17s] <CMD> suppressMessage -silent GLOBAL-100
[05/02 12:30:15     17s] <CMD> unsuppressMessage -silent GLOBAL-100
[05/02 12:30:15     17s] <CMD> set timing_enable_default_delay_arc 1
[05/02 12:30:33     19s] <CMD> init_design
[05/02 12:30:33     19s] #% Begin Load MMMC data ... (date=05/02 12:30:33, mem=505.5M)
[05/02 12:30:33     19s] #% End Load MMMC data ... (date=05/02 12:30:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=505.7M, current mem=505.7M)
[05/02 12:30:33     19s] 
[05/02 12:30:33     19s] Loading LEF file ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/SOCE/lef/tsmc13fsg_8lm_cic.lef ...
[05/02 12:30:33     19s] Set DBUPerIGU to M2 pitch 920.
[05/02 12:30:34     20s] 
[05/02 12:30:34     20s] Loading LEF file ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/SOCE/lef/antenna_8.lef ...
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'METAL1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'METAL2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'METAL3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'METAL4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'METAL5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'METAL6' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'METAL7' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'METAL8' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'VIA12' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'VIA23' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'VIA34' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'VIA45' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'VIA56' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'VIA67' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-119):	LAYER 'VIA78' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/02 12:30:34     20s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/02 12:30:34     20s] Type 'man IMPLF-119' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PDC0102CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PDC0204CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PDC0408CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PDC1216CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PDS0102CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PDS0204CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PDS0408CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PDS1216CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PRC0102CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PRC0204CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PRC0408CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PRC1216CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PRS0102CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PRS0204CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PRS0408CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PRS1216CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PVDD1CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PVSS1CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PVSS3CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (IMPLF-44):	Macro 'PXOE1CDG' has no SIZE statement or a zero SIZE
[05/02 12:30:34     20s] statement and it is a class CORE macro so it needs a correct SIZE. There
[05/02 12:30:34     20s] is no SITE statement, so a useful SIZE cannot be computed, so this macro
[05/02 12:30:34     20s] is not loaded in the Innovus database and cannot be used in the
[05/02 12:30:34     20s] netlist.
[05/02 12:30:34     20s] **WARN: (EMS-27):	Message (IMPLF-44) has exceeded the current message display limit of 20.
[05/02 12:30:34     20s] To increase the message display limit, refer to the product command reference manual.
[05/02 12:30:34     20s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/SOCE/lef/antenna_8.lef at line 606.
[05/02 12:30:34     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/02 12:30:34     20s] Type 'man IMPLF-200' for more detail.
[05/02 12:30:34     20s] 
[05/02 12:30:34     20s] viaInitial starts at Mon May  2 12:30:34 2022
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[05/02 12:30:34     20s] Type 'man IMPPP-557' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[05/02 12:30:34     20s] Type 'man IMPPP-557' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[05/02 12:30:34     20s] Type 'man IMPPP-557' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[05/02 12:30:34     20s] Type 'man IMPPP-557' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[05/02 12:30:34     20s] Type 'man IMPPP-557' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[05/02 12:30:34     20s] Type 'man IMPPP-557' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
[05/02 12:30:34     20s] Type 'man IMPPP-557' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
[05/02 12:30:34     20s] Type 'man IMPPP-557' for more detail.
[05/02 12:30:34     20s] viaInitial ends at Mon May  2 12:30:34 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/02 12:30:34     20s] Loading view definition file from mmmc.view
[05/02 12:30:34     20s] Reading lib_max timing library '/opt/Design_kit/CBDK_IC_Contest_v2.5/SOCE/lib/slow.lib' ...
[05/02 12:30:34     20s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /opt/Design_kit/CBDK_IC_Contest_v2.5/SOCE/lib/slow.lib)
[05/02 12:30:34     20s] Read 527 cells in library 'slow' 
[05/02 12:30:34     20s] *** End library_loading (cpu=0.01min, real=0.00min, mem=12.5M, fe_cpu=0.35min, fe_real=1.27min, fe_mem=677.5M) ***
[05/02 12:30:34     20s] #% Begin Load netlist data ... (date=05/02 12:30:34, mem=527.6M)
[05/02 12:30:34     20s] *** Begin netlist parsing (mem=677.5M) ***
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[05/02 12:30:34     20s] Type 'man IMPVL-159' for more detail.
[05/02 12:30:34     20s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/02 12:30:34     20s] To increase the message display limit, refer to the product command reference manual.
[05/02 12:30:34     20s] Created 527 new cells from 1 timing libraries.
[05/02 12:30:34     20s] Reading netlist ...
[05/02 12:30:34     20s] Backslashed names will retain backslash and a trailing blank character.
[05/02 12:30:34     20s] Reading verilog netlist '../02_SYN/IOTDF_syn.v'
[05/02 12:30:34     20s] 
[05/02 12:30:34     20s] *** Memory Usage v#1 (Current mem = 678.504M, initial mem = 281.535M) ***
[05/02 12:30:34     20s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=678.5M) ***
[05/02 12:30:34     20s] #% End Load netlist data ... (date=05/02 12:30:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=535.7M, current mem=535.7M)
[05/02 12:30:34     20s] Set top cell to IOTDF.
[05/02 12:30:35     21s] Hooked 527 DB cells to tlib cells.
[05/02 12:30:35     21s] Starting recursive module instantiation check.
[05/02 12:30:35     21s] No recursion found.
[05/02 12:30:35     21s] Building hierarchical netlist for Cell IOTDF ...
[05/02 12:30:35     21s] *** Netlist is unique.
[05/02 12:30:35     21s] Setting Std. cell height to 7380 DBU (smallest netlist inst).
[05/02 12:30:35     21s] ** info: there are 538 modules.
[05/02 12:30:35     21s] ** info: there are 2931 stdCell insts.
[05/02 12:30:35     21s] 
[05/02 12:30:35     21s] *** Memory Usage v#1 (Current mem = 719.926M, initial mem = 281.535M) ***
[05/02 12:30:35     21s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[05/02 12:30:35     21s] Set Default Net Delay as 1000 ps.
[05/02 12:30:35     21s] Set Default Net Load as 0.5 pF. 
[05/02 12:30:35     21s] Set Default Input Pin Transition as 0.1 ps.
[05/02 12:30:35     21s] Extraction setup Started 
[05/02 12:30:35     21s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/02 12:30:35     21s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[05/02 12:30:35     21s] Type 'man IMPEXT-2773' for more detail.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 12:30:35     21s] Type 'man IMPEXT-2776' for more detail.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 12:30:35     21s] Type 'man IMPEXT-2776' for more detail.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 12:30:35     21s] Type 'man IMPEXT-2776' for more detail.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 12:30:35     21s] Type 'man IMPEXT-2776' for more detail.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 12:30:35     21s] Type 'man IMPEXT-2776' for more detail.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 12:30:35     21s] Type 'man IMPEXT-2776' for more detail.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[05/02 12:30:35     21s] Type 'man IMPEXT-2776' for more detail.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:30:35     21s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[05/02 12:30:35     21s] Summary of Active RC-Corners : 
[05/02 12:30:35     21s]  
[05/02 12:30:35     21s]  Analysis View: av_func_mode
[05/02 12:30:35     21s]     RC-Corner Name        : default_rc_corner
[05/02 12:30:35     21s]     RC-Corner Index       : 0
[05/02 12:30:35     21s]     RC-Corner Temperature : 25 Celsius
[05/02 12:30:35     21s]     RC-Corner Cap Table   : ''
[05/02 12:30:35     21s]     RC-Corner PreRoute Res Factor         : 1
[05/02 12:30:35     21s]     RC-Corner PreRoute Cap Factor         : 1
[05/02 12:30:35     21s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/02 12:30:35     21s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/02 12:30:35     21s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/02 12:30:35     21s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[05/02 12:30:35     21s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[05/02 12:30:35     21s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/02 12:30:35     21s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/02 12:30:35     21s] LayerId::1 widthSet size::1
[05/02 12:30:35     21s] LayerId::2 widthSet size::1
[05/02 12:30:35     21s] LayerId::3 widthSet size::1
[05/02 12:30:35     21s] LayerId::4 widthSet size::1
[05/02 12:30:35     21s] LayerId::5 widthSet size::1
[05/02 12:30:35     21s] LayerId::6 widthSet size::1
[05/02 12:30:35     21s] LayerId::7 widthSet size::1
[05/02 12:30:35     21s] LayerId::8 widthSet size::1
[05/02 12:30:35     21s] Updating RC grid for preRoute extraction ...
[05/02 12:30:35     21s] Initializing multi-corner resistance tables ...
[05/02 12:30:35     21s] *Info: initialize multi-corner CTS.
[05/02 12:30:35     21s] Reading timing constraints file 'IOTDF_APR.sdc' ...
[05/02 12:30:35     21s] Current (total cpu=0:00:21.6, real=0:01:17, peak res=722.4M, current mem=722.4M)
[05/02 12:30:35     21s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File IOTDF_APR.sdc, Line 8).
[05/02 12:30:35     21s] 
[05/02 12:30:35     21s] **WARN: (TCLCMD-1013):	The SDC set_operating_conditions assertion is not supported. Please use the Innovus setOpCond command to specify library and operating condition information. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File IOTDF_APR.sdc, Line 9).
[05/02 12:30:35     21s] 
[05/02 12:30:35     21s] INFO (CTE): Reading of timing constraints file IOTDF_APR.sdc completed, with 2 WARNING
[05/02 12:30:35     21s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=741.7M, current mem=741.7M)
[05/02 12:30:35     21s] Current (total cpu=0:00:21.6, real=0:01:17, peak res=741.7M, current mem=741.7M)
[05/02 12:30:35     21s] Creating Cell Server ...(0, 1, 1, 1)
[05/02 12:30:35     21s] Summary for sequential cells identification: 
[05/02 12:30:35     21s]   Identified SBFF number: 112
[05/02 12:30:35     21s]   Identified MBFF number: 0
[05/02 12:30:35     21s]   Identified SB Latch number: 0
[05/02 12:30:35     21s]   Identified MB Latch number: 0
[05/02 12:30:35     21s]   Not identified SBFF number: 8
[05/02 12:30:35     21s]   Not identified MBFF number: 0
[05/02 12:30:35     21s]   Not identified SB Latch number: 0
[05/02 12:30:35     21s]   Not identified MB Latch number: 0
[05/02 12:30:35     21s]   Number of sequential cells which are not FFs: 34
[05/02 12:30:35     21s] Total number of combinational cells: 363
[05/02 12:30:35     21s] Total number of sequential cells: 154
[05/02 12:30:35     21s] Total number of tristate cells: 10
[05/02 12:30:35     21s] Total number of level shifter cells: 0
[05/02 12:30:35     21s] Total number of power gating cells: 0
[05/02 12:30:35     21s] Total number of isolation cells: 0
[05/02 12:30:35     21s] Total number of power switch cells: 0
[05/02 12:30:35     21s] Total number of pulse generator cells: 0
[05/02 12:30:35     21s] Total number of always on buffers: 0
[05/02 12:30:35     21s] Total number of retention cells: 0
[05/02 12:30:35     21s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 CLKBUFX2 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[05/02 12:30:35     21s] Total number of usable buffers: 16
[05/02 12:30:35     21s] List of unusable buffers:
[05/02 12:30:35     21s] Total number of unusable buffers: 0
[05/02 12:30:35     21s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[05/02 12:30:35     21s] Total number of usable inverters: 19
[05/02 12:30:35     21s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[05/02 12:30:35     21s] Total number of unusable inverters: 3
[05/02 12:30:35     21s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[05/02 12:30:35     21s] Total number of identified usable delay cells: 8
[05/02 12:30:35     21s] List of identified unusable delay cells:
[05/02 12:30:35     21s] Total number of identified unusable delay cells: 0
[05/02 12:30:35     21s] Creating Cell Server, finished. 
[05/02 12:30:35     21s] 
[05/02 12:30:35     21s] Deleting Cell Server ...
[05/02 12:30:35     21s] 
[05/02 12:30:35     21s] *** Summary of all messages that are not suppressed in this session:
[05/02 12:30:35     21s] Severity  ID               Count  Summary                                  
[05/02 12:30:35     21s] WARNING   IMPLF-44            21  Macro '%s' has no SIZE statement or a ze...
[05/02 12:30:35     21s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/02 12:30:35     21s] WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
[05/02 12:30:35     21s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[05/02 12:30:35     21s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[05/02 12:30:35     21s] WARNING   IMPEXT-2776          7  The via resistance between layers %s and...
[05/02 12:30:35     21s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[05/02 12:30:35     21s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[05/02 12:30:35     21s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[05/02 12:30:35     21s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/02 12:30:35     21s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[05/02 12:30:35     21s] *** Message Summary: 1118 warning(s), 0 error(s)
[05/02 12:30:35     21s] 
[05/02 12:30:55     23s] <CMD> saveIoFile -byOrder -temp IOTDF.io
[05/02 12:30:55     23s] ** Writing IO pins constraint template file, all existing constraints are ignored.
[05/02 12:30:55     23s] Dumping FTerm of cell IOTDF to file
[05/02 12:31:08     23s] <CMD> loadIoFile IOTDF.io
[05/02 12:31:08     23s] Reading IO assignment file "IOTDF.io" ...
[05/02 12:31:29     25s] <CMD> clearGlobalNets
[05/02 12:31:29     25s] net ignore based on current view = 0
[05/02 12:31:29     25s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename *
[05/02 12:31:29     25s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename *
[05/02 12:31:35     26s] <CMD> getIoFlowFlag
[05/02 12:31:52     27s] <CMD> setIoFlowFlag 0
[05/02 12:31:52     27s] <CMD> floorPlan -site TSM13SITE -r 1 0.7 30 30 30 30
[05/02 12:31:52     27s] Generated pitch 0.41 in METAL7 is different from 0.615 defined in technology file in preferred direction.
[05/02 12:31:52     27s] <CMD> uiSetTool select
[05/02 12:31:52     27s] <CMD> getIoFlowFlag
[05/02 12:31:52     27s] <CMD> fit
[05/02 12:32:05     28s] <CMD> ::mp::clearAllSeed
[05/02 12:32:05     28s] <CMD> setPlanDesignMode -effort high -incremental false -boundaryPlace true -fixPlacedMacros false -noColorize false
[05/02 12:32:05     28s] <CMD> planDesign
[05/02 12:32:05     28s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:965.9M
[05/02 12:32:05     28s] Deleted 0 physical inst  (cell - / prefix -).
[05/02 12:32:05     28s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:965.9M
[05/02 12:32:05     28s] ***** New seed flow = 1. *****  
[05/02 12:32:05     28s] Ignore PD Guides: numIgnoredGuide = 0 
[05/02 12:32:05     28s] INFO: #ExclusiveGroups=0
[05/02 12:32:05     28s] INFO: There are no Exclusive Groups.
[05/02 12:32:05     28s] Extracting standard cell pins and blockage ...... 
[05/02 12:32:05     28s] Pin and blockage extraction finished
[05/02 12:32:05     28s] Extracting macro/IO cell pins and blockage ...... 
[05/02 12:32:05     28s] Pin and blockage extraction finished
[05/02 12:32:05     28s] *** Starting "NanoPlace(TM) placement v#6 (mem=966.0M)" ...
[05/02 12:32:05     28s] Wait...
[05/02 12:32:07     30s] *** Build Buffered Sizing Timing Model
[05/02 12:32:07     30s] (cpu=0:00:02.0 mem=980.6M) ***
[05/02 12:32:07     30s] *** Build Virtual Sizing Timing Model
[05/02 12:32:07     30s] (cpu=0:00:02.2 mem=993.0M) ***
[05/02 12:32:07     30s] No user-set net weight.
[05/02 12:32:07     30s] Net fanout histogram:
[05/02 12:32:07     30s] 2		: 1886 (56.5%) nets
[05/02 12:32:07     30s] 3		: 1066 (31.9%) nets
[05/02 12:32:07     30s] 4     -	14	: 360 (10.8%) nets
[05/02 12:32:07     30s] 15    -	39	: 22 (0.7%) nets
[05/02 12:32:07     30s] 40    -	79	: 4 (0.1%) nets
[05/02 12:32:07     30s] 80    -	159	: 0 (0.0%) nets
[05/02 12:32:07     30s] 160   -	319	: 0 (0.0%) nets
[05/02 12:32:07     30s] 320   -	639	: 1 (0.0%) nets
[05/02 12:32:07     30s] 640   -	1279	: 0 (0.0%) nets
[05/02 12:32:07     30s] 1280  -	2559	: 0 (0.0%) nets
[05/02 12:32:07     30s] 2560  -	5119	: 0 (0.0%) nets
[05/02 12:32:07     30s] 5120+		: 0 (0.0%) nets
[05/02 12:32:07     30s] no activity file in design. spp won't run.
[05/02 12:32:07     30s] Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
[05/02 12:32:07     30s] #std cell=2931 (0 fixed + 2931 movable) #buf cell=73 #inv cell=471 #block=0 (0 floating + 0 preplaced)
[05/02 12:32:07     30s] #ioInst=0 #net=3339 #term=10632 #term/net=3.18, #fixedIo=144, #floatIo=0, #fixedPin=0, #floatPin=144
[05/02 12:32:07     30s] stdCell: 2931 single + 0 double + 0 multi
[05/02 12:32:07     30s] Total standard cell length = 8.7092 (mm), area = 0.0321 (mm^2)
[05/02 12:32:07     30s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1000.4M
[05/02 12:32:07     30s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1000.4M
[05/02 12:32:07     30s] Core basic site is TSM13SITE
[05/02 12:32:07     30s] Use non-trimmed site array because memory saving is not enough.
[05/02 12:32:07     30s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:32:07     30s] SiteArray: use 118,784 bytes
[05/02 12:32:07     30s] SiteArray: current memory after site array memory allocation 1000.9M
[05/02 12:32:07     30s] SiteArray: FP blocked sites are writable
[05/02 12:32:07     30s] Estimated cell power/ground rail width = 0.461 um
[05/02 12:32:07     30s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:32:07     30s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1000.9M
[05/02 12:32:07     30s] Process 0 wires and vias for routing blockage and capacity analysis
[05/02 12:32:07     30s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.057, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF: Starting pre-place ADS at level 1, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1000.9M
[05/02 12:32:07     30s] ADSU 0.699 -> 0.707. GS 29.520
[05/02 12:32:07     30s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.005, MEM:1000.9M
[05/02 12:32:07     30s] Average module density = 0.707.
[05/02 12:32:07     30s] Density for the design = 0.707.
[05/02 12:32:07     30s]        = stdcell_area 18933 sites (32137 um^2) / alloc_area 26786 sites (45467 um^2).
[05/02 12:32:07     30s] Pin Density = 0.3925.
[05/02 12:32:07     30s]             = total # of pins 10632 / total area 27086.
[05/02 12:32:07     30s] OPERPROF: Starting spMPad at level 1, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF:   Starting spContextMPad at level 2, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1000.9M
[05/02 12:32:07     30s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1000.9M
[05/02 12:32:07     30s] Initial padding reaches pin density 0.636 for top
[05/02 12:32:07     30s] InitPadU 0.707 -> 0.828 for top
[05/02 12:32:07     30s] Fence Initialization: numPrefixFence = 0,  numAutoFence = 0, numPrefixGuide = 0  numAutoGuide = 0 numNoCon = 0 
[05/02 12:32:07     30s] === lastAutoLevel = 7 
[05/02 12:32:07     30s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1001.0M
[05/02 12:32:07     30s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1001.0M
[05/02 12:32:07     30s] OPERPROF: Starting spInitNetWt at level 1, MEM:1001.0M
[05/02 12:32:07     30s] 0 delay mode for cte enabled initNetWt.
[05/02 12:32:07     30s] no activity file in design. spp won't run.
[05/02 12:32:07     30s] [spp] 0
[05/02 12:32:07     30s] [adp] 0:1:1:3
[05/02 12:32:07     30s] 0 delay mode for cte disabled initNetWt.
[05/02 12:32:07     30s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.010, REAL:0.012, MEM:1001.2M
[05/02 12:32:07     30s] OPERPROF: Starting npMain at level 1, MEM:1001.2M
[05/02 12:32:08     30s] Iteration  1: Total net bbox = 3.826e+04 (1.89e+04 1.94e+04)
[05/02 12:32:08     30s]               Est.  stn bbox = 4.022e+04 (1.98e+04 2.04e+04)
[05/02 12:32:08     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1018.1M
[05/02 12:32:08     30s] OPERPROF: Finished npMain at level 1, CPU:0.080, REAL:1.078, MEM:1015.2M
[05/02 12:32:08     30s] User specified -module_cluster_mode =  0 
[05/02 12:32:08     30s] OPERPROF: Starting npMain at level 1, MEM:1015.2M
[05/02 12:32:08     31s] Iteration  2: Total net bbox = 3.826e+04 (1.89e+04 1.94e+04)
[05/02 12:32:08     31s]               Est.  stn bbox = 4.022e+04 (1.98e+04 2.04e+04)
[05/02 12:32:08     31s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1017.1M
[05/02 12:32:08     31s] exp_mt_sequential is set from setPlaceMode option to 1
[05/02 12:32:08     31s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/02 12:32:08     31s] place_exp_mt_interval set to default 32
[05/02 12:32:08     31s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/02 12:32:09     31s] Iteration  3: Total net bbox = 3.582e+04 (1.77e+04 1.81e+04)
[05/02 12:32:09     31s]               Est.  stn bbox = 3.843e+04 (1.90e+04 1.94e+04)
[05/02 12:32:09     31s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1023.6M
[05/02 12:32:09     31s] OPERPROF: Finished npMain at level 1, CPU:0.330, REAL:0.321, MEM:1016.2M
[05/02 12:32:09     31s] OPERPROF: Starting npMain at level 1, MEM:1016.2M
[05/02 12:32:10     32s] Iteration  4: Total net bbox = 4.862e+04 (2.19e+04 2.67e+04)
[05/02 12:32:10     32s]               Est.  stn bbox = 5.754e+04 (2.61e+04 3.14e+04)
[05/02 12:32:10     32s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1023.5M
[05/02 12:32:10     32s] OPERPROF: Finished npMain at level 1, CPU:1.440, REAL:1.443, MEM:1016.1M
[05/02 12:32:10     32s] OPERPROF: Starting npMain at level 1, MEM:1016.1M
[05/02 12:32:12     34s] Iteration  5: Total net bbox = 5.524e+04 (2.65e+04 2.87e+04)
[05/02 12:32:12     34s]               Est.  stn bbox = 6.679e+04 (3.22e+04 3.46e+04)
[05/02 12:32:12     34s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1023.7M
[05/02 12:32:12     34s] OPERPROF: Finished npMain at level 1, CPU:1.790, REAL:1.774, MEM:1016.4M
[05/02 12:32:12     34s]  RelinkConst: Total constraint = 0, Relinked 0 constraints . 
[05/02 12:32:12     34s] User specified -fenceSpacing =  -1.0000 
[05/02 12:32:12     34s] User specified fence spacing: -1.0000 um
[05/02 12:32:12     34s] *** The nonConstraint instance area ratio is 0.424581 
[05/02 12:32:12     34s] *** The prefixed-fenceArea/coreBoxArea is 0.000000, The auto-ConstraintArea/coreBoxArea is 0.000000 
[05/02 12:32:12     34s] Start Auto fence creation, hasNoConInst = 1  .
[05/02 12:32:12     34s] 
[05/02 12:32:12     34s] ================== Start Auto-Fence Creation ==================
[05/02 12:32:12     34s] User define fence spacing: -1.0000 um
[05/02 12:32:12     34s] Number of Movable Guide      : 0
[05/02 12:32:12     34s] Number of Movable Region     : 0
[05/02 12:32:12     34s] Number of Movable Fence      : 0
[05/02 12:32:12     34s] Number of Movable Soft Guide : 0
[05/02 12:32:12     34s] Total Movable Objects        : 0 (non-group: 0, group: 0)
[05/02 12:32:12     34s] Total Prefixed Objects       : 0
[05/02 12:32:12     34s] Total Partition Cut Objects  : 0
[05/02 12:32:12     34s] 
[05/02 12:32:12     34s] 
[05/02 12:32:12     34s] 
[05/02 12:32:12     34s] Number of Nested Objects    : 0
[05/02 12:32:12     34s] Number of Non-Nested Objects: 0
[05/02 12:32:12     34s] Number of Nested Sets       : 0
[05/02 12:32:12     34s] Number of Master&Clone Pairs: 0
[05/02 12:32:12     34s] 
[05/02 12:32:12     34s] Fence Spacing: 2.0000 um
[05/02 12:32:12     34s] Snap Spacing: X(0.4600 um), Y(3.6900 um)
[05/02 12:32:12     34s] Fence2Core Spaceing: 0.0000 um
[05/02 12:32:12     34s] 
[05/02 12:32:12     34s] ==== Design Information ====
[05/02 12:32:12     34s] Core site: (60720, 60680) - (490360, 488720)
[05/02 12:32:12     34s] Design Whitespace% : 100.00%
[05/02 12:32:12     34s] Maximum Logical Level: 0
[05/02 12:32:12     34s] Has Non-constraint Instance: 1
[05/02 12:32:12     34s] Allow Disjoint Whitespace: 0
[05/02 12:32:12     34s] 
[05/02 12:32:12     34s] ==To Place Non-Nested Objects==
[05/02 12:32:12     34s] Targets: 
[05/02 12:32:12     34s] Number of Total Targets: 0
[05/02 12:32:12     34s] 
[05/02 12:32:12     34s] ================== Finished Auto-Fence Creation ===============
[05/02 12:32:12     34s] *** Done Auto-Fence Creation, (cpu = 0:00:00.0, mem = 1016.4M, mem_delta = 0.0M) ***
[05/02 12:32:12     34s] End Auto fence creation 1.
[05/02 12:32:12     34s] Iteration  6: Total net bbox = 5.911e+04 (2.95e+04 2.96e+04)
[05/02 12:32:12     34s]               Est.  stn bbox = 7.070e+04 (3.52e+04 3.55e+04)
[05/02 12:32:12     34s]               cpu = 0:00:03.7 real = 458740:32:12 mem = 1016.4M
[05/02 12:32:12     34s] *** cost = 5.911e+04 (2.95e+04 2.96e+04) (cpu for global=0:00:03.7) real=458740:32:12***
[05/02 12:32:12     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1016.4M
[05/02 12:32:12     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1016.3M
[05/02 12:32:12     34s] Solver runtime cpu: 0:00:03.4 real: 0:00:03.4
[05/02 12:32:12     34s] Core Placement runtime cpu: 0:00:03.6 real: 0:00:05.0
[05/02 12:32:12     34s] *** Free Virtual Timing Model ...(mem=986.5M)
[05/02 12:32:12     34s] checkFence: found no fence violation.
[05/02 12:32:12     34s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 12:32:12     34s] Checking routing tracks.....
[05/02 12:32:12     34s] Checking other grids.....
[05/02 12:32:12     34s] Checking FINFET Grid is on Manufacture Grid.....
[05/02 12:32:12     34s] Checking core/die box is on Grid.....
[05/02 12:32:12     34s] Checking snap rule ......
[05/02 12:32:12     34s] Checking Row is on grid......
[05/02 12:32:12     34s] Checking AreaIO row.....
[05/02 12:32:12     34s] Checking row out of die ...
[05/02 12:32:12     34s] Checking routing blockage.....
[05/02 12:32:12     34s] Checking components.....
[05/02 12:32:12     34s] Checking IO Pads out of die...
[05/02 12:32:12     34s] Checking constraints (guide/region/fence).....
[05/02 12:32:12     34s] Checking groups.....
[05/02 12:32:12     34s] 
[05/02 12:32:12     34s] Checking Preroutes.....
[05/02 12:32:12     34s] No. of regular pre-routes not on tracks : 0 
[05/02 12:32:12     34s] 
[05/02 12:32:12     34s] Reporting Utilizations.....
[05/02 12:32:12     34s] 
[05/02 12:32:12     34s] Core utilization  = 69.899579
[05/02 12:32:12     34s] Effective Utilizations
[05/02 12:32:12     34s] All LLGs are deleted
[05/02 12:32:12     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:986.7M
[05/02 12:32:12     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:986.7M
[05/02 12:32:12     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:986.7M
[05/02 12:32:12     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:986.7M
[05/02 12:32:12     34s] Core basic site is TSM13SITE
[05/02 12:32:12     34s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:32:12     34s] SiteArray: use 118,784 bytes
[05/02 12:32:12     34s] SiteArray: current memory after site array memory allocation 986.8M
[05/02 12:32:12     34s] SiteArray: FP blocked sites are writable
[05/02 12:32:12     34s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:32:12     34s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:986.8M
[05/02 12:32:12     34s] Process 0 wires and vias for routing blockage and capacity analysis
[05/02 12:32:12     34s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:986.8M
[05/02 12:32:12     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:986.8M
[05/02 12:32:12     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.065, MEM:986.8M
[05/02 12:32:12     34s] Average module density = 0.699.
[05/02 12:32:12     34s] Density for the design = 0.699.
[05/02 12:32:12     34s]        = stdcell_area 18933 sites (32137 um^2) / alloc_area 27086 sites (45976 um^2).
[05/02 12:32:12     34s] Pin Density = 0.3925.
[05/02 12:32:12     34s]             = total # of pins 10632 / total area 27086.
[05/02 12:32:12     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:986.8M
[05/02 12:32:12     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:986.7M
[05/02 12:32:12     34s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 12:32:12     34s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:32:12     34s] 
[05/02 12:32:17     34s] <CMD> setDrawView place
[05/02 12:32:28     35s] <CMD> saveDesign floorplan.enc
[05/02 12:32:28     35s] #% Begin save design ... (date=05/02 12:32:28, mem=810.1M)
[05/02 12:32:28     35s] % Begin Save ccopt configuration ... (date=05/02 12:32:28, mem=810.1M)
[05/02 12:32:28     35s] % End Save ccopt configuration ... (date=05/02 12:32:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=810.8M, current mem=810.8M)
[05/02 12:32:28     35s] % Begin Save netlist data ... (date=05/02 12:32:28, mem=810.8M)
[05/02 12:32:28     35s] Writing Binary DB to floorplan.enc.dat.tmp/IOTDF.v.bin in single-threaded mode...
[05/02 12:32:28     35s] % End Save netlist data ... (date=05/02 12:32:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=810.8M, current mem=809.7M)
[05/02 12:32:28     35s] Saving congestion map file floorplan.enc.dat.tmp/IOTDF.route.congmap.gz ...
[05/02 12:32:28     35s] % Begin Save AAE data ... (date=05/02 12:32:28, mem=810.2M)
[05/02 12:32:28     35s] Saving AAE Data ...
[05/02 12:32:28     35s] % End Save AAE data ... (date=05/02 12:32:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=810.3M, current mem=810.3M)
[05/02 12:32:28     35s] % Begin Save clock tree data ... (date=05/02 12:32:28, mem=810.7M)
[05/02 12:32:28     35s] % End Save clock tree data ... (date=05/02 12:32:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=810.7M, current mem=810.7M)
[05/02 12:32:28     35s] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[05/02 12:32:28     35s] Saving mode setting ...
[05/02 12:32:28     35s] Saving global file ...
[05/02 12:32:29     35s] % Begin Save floorplan data ... (date=05/02 12:32:29, mem=811.4M)
[05/02 12:32:29     35s] Saving floorplan file ...
[05/02 12:32:29     36s] % End Save floorplan data ... (date=05/02 12:32:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=811.4M, current mem=811.4M)
[05/02 12:32:29     36s] Saving PG file floorplan.enc.dat.tmp/IOTDF.pg.gz
[05/02 12:32:29     36s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=985.5M) ***
[05/02 12:32:29     36s] Saving Drc markers ...
[05/02 12:32:29     36s] ... No Drc file written since there is no markers found.
[05/02 12:32:29     36s] % Begin Save placement data ... (date=05/02 12:32:29, mem=811.5M)
[05/02 12:32:29     36s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/02 12:32:29     36s] Save Adaptive View Pruing View Names to Binary file
[05/02 12:32:29     36s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=985.7M) ***
[05/02 12:32:29     36s] % End Save placement data ... (date=05/02 12:32:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=811.6M, current mem=811.6M)
[05/02 12:32:29     36s] % Begin Save routing data ... (date=05/02 12:32:29, mem=811.6M)
[05/02 12:32:29     36s] Saving route file ...
[05/02 12:32:29     36s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=985.8M) ***
[05/02 12:32:29     36s] % End Save routing data ... (date=05/02 12:32:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=811.8M, current mem=811.8M)
[05/02 12:32:29     36s] Saving property file floorplan.enc.dat.tmp/IOTDF.prop
[05/02 12:32:29     36s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=985.8M) ***
[05/02 12:32:29     36s] % Begin Save power constraints data ... (date=05/02 12:32:29, mem=812.3M)
[05/02 12:32:29     36s] % End Save power constraints data ... (date=05/02 12:32:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=812.4M, current mem=812.4M)
[05/02 12:32:31     37s] Generated self-contained design floorplan.enc.dat.tmp
[05/02 12:32:31     37s] #% End save design ... (date=05/02 12:32:31, total cpu=0:00:02.1, real=0:00:03.0, peak res=814.6M, current mem=814.6M)
[05/02 12:32:31     37s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:32:31     37s] 
[05/02 12:32:37     38s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeRingLayers {}
[05/02 12:32:37     38s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeRingLayers {}
[05/02 12:32:37     38s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeRingLayers {}
[05/02 12:32:37     38s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 12:32:37     38s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 12:32:58     40s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/02 12:32:58     40s] The ring targets are set to core/block ring wires.
[05/02 12:32:58     40s] addRing command will consider rows while creating rings.
[05/02 12:32:58     40s] addRing command will disallow rings to go over rows.
[05/02 12:32:58     40s] addRing command will ignore shorts while creating rings.
[05/02 12:32:58     40s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top METAL5 bottom METAL5 left METAL4 right METAL4} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.24 bottom 0.24 left 0.24 right 0.24} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[05/02 12:32:58     40s] 
[05/02 12:32:58     40s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1025.3M)
[05/02 12:32:58     40s] Ring generation is complete.
[05/02 12:32:58     40s] vias are now being generated.
[05/02 12:32:58     40s] addRing created 8 wires.
[05/02 12:32:58     40s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[05/02 12:32:58     40s] +--------+----------------+----------------+
[05/02 12:32:58     40s] |  Layer |     Created    |     Deleted    |
[05/02 12:32:58     40s] +--------+----------------+----------------+
[05/02 12:32:58     40s] | METAL4 |        4       |       NA       |
[05/02 12:32:58     40s] |  VIA45 |        8       |        0       |
[05/02 12:32:58     40s] | METAL5 |        4       |       NA       |
[05/02 12:32:58     40s] +--------+----------------+----------------+
[05/02 12:33:05     40s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeRingLayers {}
[05/02 12:33:05     40s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeRingLayers {}
[05/02 12:33:05     40s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeRingOffset 1.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeRingThreshold 1.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeRingLayers {}
[05/02 12:33:05     40s] <CMD> set sprCreateIeStripeWidth 10.0
[05/02 12:33:05     40s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/02 12:33:21     42s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METAL8 -stacked_via_bottom_layer METAL1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[05/02 12:33:21     42s] addStripe will allow jog to connect padcore ring and block ring.
[05/02 12:33:21     42s] 
[05/02 12:33:21     42s] Stripes will stop at the boundary of the specified area.
[05/02 12:33:21     42s] When breaking rings, the power planner will consider the existence of blocks.
[05/02 12:33:21     42s] Stripes will not extend to closest target.
[05/02 12:33:21     42s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/02 12:33:21     42s] Stripes will not be created over regions without power planning wires.
[05/02 12:33:21     42s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/02 12:33:21     42s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/02 12:33:21     42s] Offset for stripe breaking is set to 0.
[05/02 12:33:21     42s] <CMD> addStripe -nets {VDD VSS} -layer METAL4 -direction vertical -width 2 -spacing 0.24 -set_to_set_distance 60 -start_from left -start_offset 50 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METAL8 -padcore_ring_bottom_layer_limit METAL1 -block_ring_top_layer_limit METAL8 -block_ring_bottom_layer_limit METAL1 -use_wire_group 0 -snap_wire_center_to_grid None
[05/02 12:33:21     42s] 
[05/02 12:33:21     42s] Initialize fgc environment(mem: 1031.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.6M)
[05/02 12:33:21     42s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.6M)
[05/02 12:33:21     42s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.6M)
[05/02 12:33:21     42s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1031.6M)
[05/02 12:33:21     42s] Starting stripe generation ...
[05/02 12:33:21     42s] Non-Default Mode Option Settings :
[05/02 12:33:21     42s]   NONE
[05/02 12:33:21     42s] Stripe generation is complete.
[05/02 12:33:21     42s] vias are now being generated.
[05/02 12:33:21     42s] addStripe created 6 wires.
[05/02 12:33:21     42s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[05/02 12:33:21     42s] +--------+----------------+----------------+
[05/02 12:33:21     42s] |  Layer |     Created    |     Deleted    |
[05/02 12:33:21     42s] +--------+----------------+----------------+
[05/02 12:33:21     42s] | METAL4 |        6       |       NA       |
[05/02 12:33:21     42s] |  VIA45 |       12       |        0       |
[05/02 12:33:21     42s] +--------+----------------+----------------+
[05/02 12:33:43     43s] <CMD> setSrouteMode -viaConnectToShape { ring }
[05/02 12:33:43     43s] <CMD> sroute -connect { corePin } -layerChangeRange { METAL1(1) METAL8(8) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { METAL1(1) METAL8(8) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { METAL1(1) METAL8(8) }
[05/02 12:33:43     43s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[05/02 12:33:43     43s] *** Begin SPECIAL ROUTE on Mon May  2 12:33:43 2022 ***
[05/02 12:33:43     43s] SPECIAL ROUTE ran on directory: /home/t107360223/Desktop/ic_contest/final/2019_IOTDF/03_APR
[05/02 12:33:43     43s] SPECIAL ROUTE ran on machine: islabx6 (Linux 2.6.32-642.el6.x86_64 Xeon 1.20Ghz)
[05/02 12:33:43     43s] 
[05/02 12:33:43     43s] Begin option processing ...
[05/02 12:33:43     43s] srouteConnectPowerBump set to false
[05/02 12:33:43     43s] routeSelectNet set to "VDD VSS"
[05/02 12:33:43     43s] routeSpecial set to true
[05/02 12:33:43     43s] srouteBottomLayerLimit set to 1
[05/02 12:33:43     43s] srouteBottomTargetLayerLimit set to 1
[05/02 12:33:43     43s] srouteConnectBlockPin set to false
[05/02 12:33:43     43s] srouteConnectConverterPin set to false
[05/02 12:33:43     43s] srouteConnectPadPin set to false
[05/02 12:33:43     43s] srouteConnectStripe set to false
[05/02 12:33:43     43s] srouteCrossoverViaBottomLayer set to 1
[05/02 12:33:43     43s] srouteCrossoverViaTopLayer set to 8
[05/02 12:33:43     43s] srouteFollowCorePinEnd set to 3
[05/02 12:33:43     43s] srouteFollowPadPin set to false
[05/02 12:33:43     43s] srouteJogControl set to "preferWithChanges differentLayer"
[05/02 12:33:43     43s] srouteNoViaOnWireShape set to "padring stripe blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[05/02 12:33:43     43s] sroutePadPinAllPorts set to true
[05/02 12:33:43     43s] sroutePreserveExistingRoutes set to true
[05/02 12:33:43     43s] srouteRoutePowerBarPortOnBothDir set to true
[05/02 12:33:43     43s] srouteStopBlockPin set to "nearestTarget"
[05/02 12:33:43     43s] srouteTopLayerLimit set to 8
[05/02 12:33:43     43s] srouteTopTargetLayerLimit set to 8
[05/02 12:33:43     43s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1922.00 megs.
[05/02 12:33:43     43s] 
[05/02 12:33:43     43s] Reading DB technology information...
[05/02 12:33:43     43s] Finished reading DB technology information.
[05/02 12:33:43     43s] Reading floorplan and netlist information...
[05/02 12:33:43     43s] Finished reading floorplan and netlist information.
[05/02 12:33:43     43s] Read in 16 layers, 8 routing layers, 1 overlap layer
[05/02 12:33:43     43s] Read in 535 macros, 54 used
[05/02 12:33:43     43s] Read in 53 components
[05/02 12:33:43     43s]   53 core components: 53 unplaced, 0 placed, 0 fixed
[05/02 12:33:43     43s] Read in 144 physical pins
[05/02 12:33:43     43s]   144 physical pins: 0 unplaced, 144 placed, 0 fixed
[05/02 12:33:43     43s] Read in 144 nets
[05/02 12:33:43     43s] Read in 2 special nets, 2 routed
[05/02 12:33:43     43s] Read in 250 terminals
[05/02 12:33:43     43s] 2 nets selected.
[05/02 12:33:43     43s] 
[05/02 12:33:43     43s] Begin power routing ...
[05/02 12:33:43     43s] CPU time for FollowPin 0 seconds
[05/02 12:33:43     43s] CPU time for FollowPin 0 seconds
[05/02 12:33:43     43s]   Number of Core ports routed: 118
[05/02 12:33:43     43s]   Number of Followpin connections: 59
[05/02 12:33:43     43s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1925.00 megs.
[05/02 12:33:43     43s] 
[05/02 12:33:43     43s] 
[05/02 12:33:43     43s] 
[05/02 12:33:43     43s]  Begin updating DB with routing results ...
[05/02 12:33:43     43s]  Updating DB with 144 io pins ...
[05/02 12:33:43     43s]  Updating DB with 0 via definition ...
[05/02 12:33:43     43s] sroute created 177 wires.
[05/02 12:33:43     43s] ViaGen created 354 vias, deleted 0 via to avoid violation.
[05/02 12:33:43     43s] +--------+----------------+----------------+
[05/02 12:33:43     43s] |  Layer |     Created    |     Deleted    |
[05/02 12:33:43     43s] +--------+----------------+----------------+
[05/02 12:33:43     43s] | METAL1 |       177      |       NA       |
[05/02 12:33:43     43s] |  VIA12 |       118      |        0       |
[05/02 12:33:43     43s] |  VIA23 |       118      |        0       |
[05/02 12:33:43     43s] |  VIA34 |       118      |        0       |
[05/02 12:33:43     43s] +--------+----------------+----------------+
[05/02 12:33:51     44s] <CMD> saveDesign powerplan.enc
[05/02 12:33:51     44s] #% Begin save design ... (date=05/02 12:33:51, mem=835.6M)
[05/02 12:33:51     44s] % Begin Save ccopt configuration ... (date=05/02 12:33:51, mem=835.6M)
[05/02 12:33:51     44s] % End Save ccopt configuration ... (date=05/02 12:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.8M, current mem=835.8M)
[05/02 12:33:51     44s] % Begin Save netlist data ... (date=05/02 12:33:51, mem=835.8M)
[05/02 12:33:51     44s] Writing Binary DB to powerplan.enc.dat.tmp/IOTDF.v.bin in single-threaded mode...
[05/02 12:33:51     44s] % End Save netlist data ... (date=05/02 12:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.8M, current mem=835.8M)
[05/02 12:33:51     44s] Saving congestion map file powerplan.enc.dat.tmp/IOTDF.route.congmap.gz ...
[05/02 12:33:51     44s] % Begin Save AAE data ... (date=05/02 12:33:51, mem=835.9M)
[05/02 12:33:51     44s] Saving AAE Data ...
[05/02 12:33:51     44s] % End Save AAE data ... (date=05/02 12:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=835.9M, current mem=835.9M)
[05/02 12:33:51     44s] % Begin Save clock tree data ... (date=05/02 12:33:51, mem=836.0M)
[05/02 12:33:51     44s] % End Save clock tree data ... (date=05/02 12:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.0M, current mem=836.0M)
[05/02 12:33:51     44s] Saving preference file powerplan.enc.dat.tmp/gui.pref.tcl ...
[05/02 12:33:51     44s] Saving mode setting ...
[05/02 12:33:51     44s] Saving global file ...
[05/02 12:33:52     44s] % Begin Save floorplan data ... (date=05/02 12:33:52, mem=836.1M)
[05/02 12:33:52     44s] Saving floorplan file ...
[05/02 12:33:52     44s] % End Save floorplan data ... (date=05/02 12:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.2M, current mem=836.2M)
[05/02 12:33:52     44s] Saving PG file powerplan.enc.dat.tmp/IOTDF.pg.gz
[05/02 12:33:52     44s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1041.4M) ***
[05/02 12:33:52     44s] Saving Drc markers ...
[05/02 12:33:52     44s] ... No Drc file written since there is no markers found.
[05/02 12:33:52     44s] % Begin Save placement data ... (date=05/02 12:33:52, mem=836.2M)
[05/02 12:33:52     44s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/02 12:33:52     44s] Save Adaptive View Pruing View Names to Binary file
[05/02 12:33:52     44s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1041.4M) ***
[05/02 12:33:52     44s] % End Save placement data ... (date=05/02 12:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.2M, current mem=836.2M)
[05/02 12:33:52     44s] % Begin Save routing data ... (date=05/02 12:33:52, mem=836.2M)
[05/02 12:33:52     44s] Saving route file ...
[05/02 12:33:52     44s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1041.5M) ***
[05/02 12:33:52     44s] % End Save routing data ... (date=05/02 12:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.2M, current mem=836.2M)
[05/02 12:33:52     44s] Saving property file powerplan.enc.dat.tmp/IOTDF.prop
[05/02 12:33:52     44s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1041.5M) ***
[05/02 12:33:52     44s] % Begin Save power constraints data ... (date=05/02 12:33:52, mem=836.2M)
[05/02 12:33:52     44s] % End Save power constraints data ... (date=05/02 12:33:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=836.2M, current mem=836.2M)
[05/02 12:33:54     46s] Generated self-contained design powerplan.enc.dat.tmp
[05/02 12:33:54     46s] #% End save design ... (date=05/02 12:33:54, total cpu=0:00:02.1, real=0:00:03.0, peak res=836.2M, current mem=835.0M)
[05/02 12:33:54     46s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:33:54     46s] 
[05/02 12:34:08     48s] <CMD> verifyGeometry
[05/02 12:34:08     48s]  *** Starting Verify Geometry (MEM: 1044.5) ***
[05/02 12:34:08     48s] 
[05/02 12:34:08     48s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/02 12:34:08     48s]   VERIFY GEOMETRY ...... Starting Verification
[05/02 12:34:08     48s]   VERIFY GEOMETRY ...... Initializing
[05/02 12:34:08     48s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/02 12:34:08     48s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/02 12:34:08     48s]                   ...... bin size: 8320
[05/02 12:34:08     48s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[05/02 12:34:09     48s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/02 12:34:09     48s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/02 12:34:09     48s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/02 12:34:09     48s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/02 12:34:09     48s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[05/02 12:34:09     48s] VG: elapsed time: 1.00
[05/02 12:34:09     48s] Begin Summary ...
[05/02 12:34:09     48s]   Cells       : 0
[05/02 12:34:09     48s]   SameNet     : 0
[05/02 12:34:09     48s]   Wiring      : 0
[05/02 12:34:09     48s]   Antenna     : 0
[05/02 12:34:09     48s]   Short       : 0
[05/02 12:34:09     48s]   Overlap     : 0
[05/02 12:34:09     48s] End Summary
[05/02 12:34:09     48s] 
[05/02 12:34:09     48s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/02 12:34:09     48s] 
[05/02 12:34:09     48s] **********End: VERIFY GEOMETRY**********
[05/02 12:34:09     48s]  *** verify geometry (CPU: 0:00:00.1  MEM: 1.1M)
[05/02 12:34:09     48s] 
[05/02 12:34:44     52s] <CMD> verifyConnectivity -nets {VDD VSS} -type special -error 1000 -warning 50
[05/02 12:34:44     52s] VERIFY_CONNECTIVITY use new engine.
[05/02 12:34:44     52s] 
[05/02 12:34:44     52s] ******** Start: VERIFY CONNECTIVITY ********
[05/02 12:34:44     52s] Start Time: Mon May  2 12:34:44 2022
[05/02 12:34:44     52s] 
[05/02 12:34:44     52s] Design Name: IOTDF
[05/02 12:34:44     52s] Database Units: 2000
[05/02 12:34:44     52s] Design Boundary: (0.0000, 0.0000) (275.5400, 274.7000)
[05/02 12:34:44     52s] Error Limit = 1000; Warning Limit = 50
[05/02 12:34:44     52s] Check specified nets
[05/02 12:34:44     52s] *** Checking Net VDD
[05/02 12:34:44     52s] *** Checking Net VSS
[05/02 12:34:44     52s] 
[05/02 12:34:44     52s] Begin Summary 
[05/02 12:34:44     52s]   Found no problems or warnings.
[05/02 12:34:44     52s] End Summary
[05/02 12:34:44     52s] 
[05/02 12:34:44     52s] End Time: Mon May  2 12:34:44 2022
[05/02 12:34:44     52s] Time Elapsed: 0:00:00.0
[05/02 12:34:44     52s] 
[05/02 12:34:44     52s] ******** End: VERIFY CONNECTIVITY ********
[05/02 12:34:44     52s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/02 12:34:44     52s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[05/02 12:34:44     52s] 
[05/02 12:34:56     52s] <CMD> setPlaceMode -fp false
[05/02 12:34:56     52s] <CMD> place_design
[05/02 12:34:56     52s] -place_design_floorplan_mode false         # bool, default=false, user setting
[05/02 12:34:56     52s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 400, percentage of missing scan cell = 0.00% (0 / 400)
[05/02 12:34:56     52s] 
[05/02 12:34:56     52s] pdi colorize_geometry "" ""
[05/02 12:34:56     52s] 
[05/02 12:34:56     52s] ### Time Record (colorize_geometry) is installed.
[05/02 12:34:56     52s] #Start colorize_geometry on Mon May  2 12:34:56 2022
[05/02 12:34:56     52s] #
[05/02 12:34:56     52s] ### Time Record (Pre Callback) is installed.
[05/02 12:34:56     52s] ### Time Record (Pre Callback) is uninstalled.
[05/02 12:34:56     52s] ### Time Record (DB Import) is installed.
[05/02 12:34:57     53s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[05/02 12:34:57     53s] ### Time Record (DB Import) is uninstalled.
[05/02 12:34:57     53s] ### Time Record (Post Callback) is installed.
[05/02 12:34:57     53s] ### Time Record (Post Callback) is uninstalled.
[05/02 12:34:57     53s] #Cpu time = 00:00:01
[05/02 12:34:57     53s] #Elapsed time = 00:00:01
[05/02 12:34:57     53s] #Increased memory = 17.27 (MB)
[05/02 12:34:57     53s] #Total memory = 858.30 (MB)
[05/02 12:34:57     53s] #Peak memory = 922.32 (MB)
[05/02 12:34:57     53s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Mon May  2 12:34:57 2022
[05/02 12:34:57     53s] #
[05/02 12:34:57     53s] ### Time Record (colorize_geometry) is uninstalled.
[05/02 12:34:57     53s] ### 
[05/02 12:34:57     53s] ###   Scalability Statistics
[05/02 12:34:57     53s] ### 
[05/02 12:34:57     53s] ### ------------------------+----------------+----------------+----------------+
[05/02 12:34:57     53s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/02 12:34:57     53s] ### ------------------------+----------------+----------------+----------------+
[05/02 12:34:57     53s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/02 12:34:57     53s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/02 12:34:57     53s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[05/02 12:34:57     53s] ###   Entire Command        |        00:00:01|        00:00:01|             1.1|
[05/02 12:34:57     53s] ### ------------------------+----------------+----------------+----------------+
[05/02 12:34:57     53s] ### 
[05/02 12:34:57     53s] *** Starting placeDesign default flow ***
[05/02 12:34:57     53s] ### Creating LA Mngr. totSessionCpu=0:00:53.8 mem=1074.4M
[05/02 12:34:57     53s] ### Creating LA Mngr, finished. totSessionCpu=0:00:53.8 mem=1074.4M
[05/02 12:34:57     53s] *** Start deleteBufferTree ***
[05/02 12:34:57     53s] Info: Detect buffers to remove automatically.
[05/02 12:34:57     53s] Analyzing netlist ...
[05/02 12:34:57     54s] Updating netlist
[05/02 12:34:57     54s] AAE DB initialization (MEM=1118.88 CPU=0:00:00.2 REAL=0:00:00.0) 
[05/02 12:34:58     54s] siFlow : Timing analysis mode is single, using late cdB files
[05/02 12:34:58     54s] Start AAE Lib Loading. (MEM=1118.88)
[05/02 12:34:58     54s] End AAE Lib Loading. (MEM=1138.16 CPU=0:00:00.0 Real=0:00:00.0)
[05/02 12:34:58     54s] 
[05/02 12:34:58     54s] *summary: 106 instances (buffers/inverters) removed
[05/02 12:34:58     54s] *** Finish deleteBufferTree (0:00:01.1) ***
[05/02 12:34:58     55s] **INFO: Enable pre-place timing setting for timing analysis
[05/02 12:34:58     55s] Set Using Default Delay Limit as 101.
[05/02 12:34:58     55s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/02 12:34:58     55s] Set Default Net Delay as 0 ps.
[05/02 12:34:58     55s] Set Default Net Load as 0 pF. 
[05/02 12:34:58     55s] **INFO: Analyzing IO path groups for slack adjustment
[05/02 12:34:58     55s] Effort level <high> specified for reg2reg_tmp.19066 path_group
[05/02 12:34:58     55s] #################################################################################
[05/02 12:34:58     55s] # Design Stage: PreRoute
[05/02 12:34:58     55s] # Design Name: IOTDF
[05/02 12:34:58     55s] # Design Mode: 90nm
[05/02 12:34:58     55s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:34:58     55s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:34:58     55s] # Signoff Settings: SI Off 
[05/02 12:34:58     55s] #################################################################################
[05/02 12:34:58     55s] Calculate delays in Single mode...
[05/02 12:34:58     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 1140.1M, InitMEM = 1139.9M)
[05/02 12:34:58     55s] Start delay calculation (fullDC) (1 T). (MEM=1140.06)
[05/02 12:34:58     55s] End AAE Lib Interpolated Model. (MEM=1156.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:34:58     55s] First Iteration Infinite Tw... 
[05/02 12:34:59     56s] Total number of fetched objects 3243
[05/02 12:34:59     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:34:59     56s] End delay calculation. (MEM=1189.79 CPU=0:00:00.6 REAL=0:00:00.0)
[05/02 12:34:59     56s] End delay calculation (fullDC). (MEM=1172.25 CPU=0:00:00.9 REAL=0:00:01.0)
[05/02 12:34:59     56s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1172.2M) ***
[05/02 12:34:59     56s] **INFO: Disable pre-place timing setting for timing analysis
[05/02 12:34:59     56s] Set Using Default Delay Limit as 1000.
[05/02 12:34:59     56s] Set Default Net Delay as 1000 ps.
[05/02 12:34:59     56s] Set Default Net Load as 0.5 pF. 
[05/02 12:34:59     56s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/02 12:34:59     56s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1147.6M
[05/02 12:34:59     56s] Deleted 0 physical inst  (cell - / prefix -).
[05/02 12:34:59     56s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1147.6M
[05/02 12:34:59     56s] INFO: #ExclusiveGroups=0
[05/02 12:34:59     56s] INFO: There are no Exclusive Groups.
[05/02 12:34:59     56s] *** Starting "NanoPlace(TM) placement v#6 (mem=1147.6M)" ...
[05/02 12:35:01     58s] *** Build Buffered Sizing Timing Model
[05/02 12:35:01     58s] (cpu=0:00:01.9 mem=1162.2M) ***
[05/02 12:35:02     58s] *** Build Virtual Sizing Timing Model
[05/02 12:35:02     58s] (cpu=0:00:02.2 mem=1174.6M) ***
[05/02 12:35:02     58s] No user-set net weight.
[05/02 12:35:02     58s] Net fanout histogram:
[05/02 12:35:02     58s] 2		: 1869 (57.7%) nets
[05/02 12:35:02     58s] 3		: 1048 (32.4%) nets
[05/02 12:35:02     58s] 4     -	14	: 303 (9.4%) nets
[05/02 12:35:02     58s] 15    -	39	: 9 (0.3%) nets
[05/02 12:35:02     58s] 40    -	79	: 1 (0.0%) nets
[05/02 12:35:02     58s] 80    -	159	: 5 (0.2%) nets
[05/02 12:35:02     58s] 160   -	319	: 0 (0.0%) nets
[05/02 12:35:02     58s] 320   -	639	: 2 (0.1%) nets
[05/02 12:35:02     58s] 640   -	1279	: 0 (0.0%) nets
[05/02 12:35:02     58s] 1280  -	2559	: 0 (0.0%) nets
[05/02 12:35:02     58s] 2560  -	5119	: 0 (0.0%) nets
[05/02 12:35:02     58s] 5120+		: 0 (0.0%) nets
[05/02 12:35:02     58s] no activity file in design. spp won't run.
[05/02 12:35:02     58s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/02 12:35:02     58s] Scan chains were not defined.
[05/02 12:35:02     58s] All LLGs are deleted
[05/02 12:35:02     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1180.1M
[05/02 12:35:02     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1180.1M
[05/02 12:35:02     58s] #std cell=2829 (0 fixed + 2829 movable) #buf cell=0 #inv cell=442 #block=0 (0 floating + 0 preplaced)
[05/02 12:35:02     58s] #ioInst=0 #net=3237 #term=10428 #term/net=3.22, #fixedIo=144, #floatIo=0, #fixedPin=0, #floatPin=144
[05/02 12:35:02     58s] stdCell: 2829 single + 0 double + 0 multi
[05/02 12:35:02     58s] Total standard cell length = 8.5477 (mm), area = 0.0315 (mm^2)
[05/02 12:35:02     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1180.2M
[05/02 12:35:02     58s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1180.2M
[05/02 12:35:02     58s] Core basic site is TSM13SITE
[05/02 12:35:02     58s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:35:02     58s] SiteArray: use 118,784 bytes
[05/02 12:35:02     58s] SiteArray: current memory after site array memory allocation 1180.3M
[05/02 12:35:02     58s] SiteArray: FP blocked sites are writable
[05/02 12:35:02     58s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:35:02     58s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1180.3M
[05/02 12:35:02     58s] Process 183 wires and vias for routing blockage and capacity analysis
[05/02 12:35:02     58s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.057, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF: Starting pre-place ADS at level 1, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1180.3M
[05/02 12:35:02     58s] ADSU 0.686 -> 0.694. GS 29.520
[05/02 12:35:02     58s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.006, MEM:1180.3M
[05/02 12:35:02     58s] Average module density = 0.694.
[05/02 12:35:02     58s] Density for the design = 0.694.
[05/02 12:35:02     58s]        = stdcell_area 18582 sites (31541 um^2) / alloc_area 26772 sites (45442 um^2).
[05/02 12:35:02     58s] Pin Density = 0.3850.
[05/02 12:35:02     58s]             = total # of pins 10428 / total area 27086.
[05/02 12:35:02     58s] OPERPROF: Starting spMPad at level 1, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF:   Starting spContextMPad at level 2, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1180.3M
[05/02 12:35:02     58s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1180.3M
[05/02 12:35:02     58s] Initial padding reaches pin density 0.636 for top
[05/02 12:35:02     58s] InitPadU 0.694 -> 0.822 for top
[05/02 12:35:02     58s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1180.4M
[05/02 12:35:02     58s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1180.4M
[05/02 12:35:02     58s] === lastAutoLevel = 7 
[05/02 12:35:02     58s] OPERPROF: Starting spInitNetWt at level 1, MEM:1180.4M
[05/02 12:35:02     58s] 0 delay mode for cte enabled initNetWt.
[05/02 12:35:02     58s] no activity file in design. spp won't run.
[05/02 12:35:02     58s] [spp] 0
[05/02 12:35:02     58s] [adp] 0:1:1:3
[05/02 12:35:02     59s] 0 delay mode for cte disabled initNetWt.
[05/02 12:35:02     59s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.230, REAL:0.226, MEM:1176.4M
[05/02 12:35:02     59s] Clock gating cells determined by native netlist tracing.
[05/02 12:35:02     59s] no activity file in design. spp won't run.
[05/02 12:35:02     59s] no activity file in design. spp won't run.
[05/02 12:35:02     59s] Effort level <high> specified for reg2reg path_group
[05/02 12:35:02     59s] OPERPROF: Starting npMain at level 1, MEM:1190.5M
[05/02 12:35:02     59s] OPERPROF:   Starting npPlace at level 2, MEM:1192.3M
[05/02 12:35:02     59s] Iteration  1: Total net bbox = 4.661e+04 (2.30e+04 2.37e+04)
[05/02 12:35:02     59s]               Est.  stn bbox = 5.038e+04 (2.46e+04 2.57e+04)
[05/02 12:35:02     59s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1195.4M
[05/02 12:35:02     59s] Iteration  2: Total net bbox = 4.661e+04 (2.30e+04 2.37e+04)
[05/02 12:35:02     59s]               Est.  stn bbox = 5.038e+04 (2.46e+04 2.57e+04)
[05/02 12:35:02     59s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1195.4M
[05/02 12:35:03     60s] Iteration  3: Total net bbox = 4.633e+04 (2.23e+04 2.41e+04)
[05/02 12:35:03     60s]               Est.  stn bbox = 5.531e+04 (2.66e+04 2.87e+04)
[05/02 12:35:03     60s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1201.7M
[05/02 12:35:03     60s] Total number of setup views is 1.
[05/02 12:35:03     60s] Total number of active setup views is 1.
[05/02 12:35:03     60s] Active setup views:
[05/02 12:35:03     60s]     av_func_mode
[05/02 12:35:04     61s] Iteration  4: Total net bbox = 4.660e+04 (2.20e+04 2.46e+04)
[05/02 12:35:04     61s]               Est.  stn bbox = 5.641e+04 (2.66e+04 2.98e+04)
[05/02 12:35:04     61s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1201.7M
[05/02 12:35:06     62s] Iteration  5: Total net bbox = 4.550e+04 (2.17e+04 2.38e+04)
[05/02 12:35:06     62s]               Est.  stn bbox = 5.591e+04 (2.65e+04 2.94e+04)
[05/02 12:35:06     62s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1201.9M
[05/02 12:35:06     62s] OPERPROF:   Finished npPlace at level 2, CPU:3.670, REAL:3.653, MEM:1196.3M
[05/02 12:35:06     62s] OPERPROF: Finished npMain at level 1, CPU:3.710, REAL:3.689, MEM:1193.5M
[05/02 12:35:06     62s] OPERPROF: Starting npMain at level 1, MEM:1193.5M
[05/02 12:35:06     62s] OPERPROF:   Starting npPlace at level 2, MEM:1194.8M
[05/02 12:35:07     64s] Iteration  6: Total net bbox = 4.895e+04 (2.38e+04 2.52e+04)
[05/02 12:35:07     64s]               Est.  stn bbox = 5.993e+04 (2.90e+04 3.10e+04)
[05/02 12:35:07     64s]               cpu = 0:00:01.7 real = 0:00:01.0 mem = 1202.2M
[05/02 12:35:07     64s] OPERPROF:   Finished npPlace at level 2, CPU:1.720, REAL:1.708, MEM:1196.7M
[05/02 12:35:07     64s] OPERPROF: Finished npMain at level 1, CPU:1.770, REAL:1.756, MEM:1194.5M
[05/02 12:35:07     64s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1194.5M
[05/02 12:35:07     64s] Starting Early Global Route rough congestion estimation: mem = 1194.5M
[05/02 12:35:07     64s] (I)       Started Loading and Dumping File ( Curr Mem: 1195.56 MB )
[05/02 12:35:07     64s] (I)       Reading DB...
[05/02 12:35:07     64s] (I)       Read data from FE... (mem=1202.1M)
[05/02 12:35:07     64s] (I)       Read nodes and places... (mem=1202.1M)
[05/02 12:35:07     64s] (I)       Done Read nodes and places (cpu=0.010s, mem=1202.1M)
[05/02 12:35:07     64s] (I)       Read nets... (mem=1202.1M)
[05/02 12:35:07     64s] (I)       Done Read nets (cpu=0.010s, mem=1202.1M)
[05/02 12:35:07     64s] (I)       Done Read data from FE (cpu=0.020s, mem=1202.1M)
[05/02 12:35:07     64s] (I)       before initializing RouteDB syMemory usage = 1197.4 MB
[05/02 12:35:07     64s] (I)       Print mode             : 2
[05/02 12:35:07     64s] (I)       Stop if highly congested: false
[05/02 12:35:07     64s] (I)       Honor MSV route constraint: false
[05/02 12:35:07     64s] (I)       Maximum routing layer  : 127
[05/02 12:35:07     64s] (I)       Minimum routing layer  : 2
[05/02 12:35:07     64s] (I)       Supply scale factor H  : 1.00
[05/02 12:35:07     64s] (I)       Supply scale factor V  : 1.00
[05/02 12:35:07     64s] (I)       Tracks used by clock wire: 0
[05/02 12:35:07     64s] (I)       Reverse direction      : 
[05/02 12:35:07     64s] (I)       Honor partition pin guides: true
[05/02 12:35:07     64s] (I)       Route selected nets only: false
[05/02 12:35:07     64s] (I)       Route secondary PG pins: false
[05/02 12:35:07     64s] (I)       Second PG max fanout   : 2147483647
[05/02 12:35:07     64s] (I)       Assign partition pins  : false
[05/02 12:35:07     64s] (I)       Support large GCell    : true
[05/02 12:35:07     64s] (I)       Number of rows per GCell: 4
[05/02 12:35:07     64s] (I)       Max num rows per GCell : 32
[05/02 12:35:07     64s] (I)       Apply function for special wires: true
[05/02 12:35:07     64s] (I)       Layer by layer blockage reading: true
[05/02 12:35:07     64s] (I)       Offset calculation fix : true
[05/02 12:35:07     64s] (I)       Route stripe layer range: 
[05/02 12:35:07     64s] (I)       Honor partition fences : 
[05/02 12:35:07     64s] (I)       Honor partition pin    : 
[05/02 12:35:07     64s] (I)       Honor partition fences with feedthrough: 
[05/02 12:35:07     64s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:35:07     64s] (I)       build grid graph
[05/02 12:35:07     64s] (I)       build grid graph start
[05/02 12:35:07     64s] [NR-eGR] Track table information for default rule: 
[05/02 12:35:07     64s] [NR-eGR] METAL1 has no routable track
[05/02 12:35:07     64s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:35:07     64s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:35:07     64s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:35:07     64s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:35:07     64s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:35:07     64s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:35:07     64s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:35:07     64s] (I)       build grid graph end
[05/02 12:35:07     64s] (I)       ===========================================================================
[05/02 12:35:07     64s] (I)       == Report All Rule Vias ==
[05/02 12:35:07     64s] (I)       ===========================================================================
[05/02 12:35:07     64s] (I)        Via Rule : (Default)
[05/02 12:35:07     64s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:35:07     64s] (I)       ---------------------------------------------------------------------------
[05/02 12:35:07     64s] (I)        1    4 : VIA12_XR                   35 : VIA12_2CUT_E             
[05/02 12:35:07     64s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:35:07     64s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:35:07     64s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:35:07     64s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:35:07     64s] (I)        6   22 : VIA67_V                    55 : VIA67_2CUT_E             
[05/02 12:35:07     64s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:35:07     64s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:35:07     64s] (I)       ===========================================================================
[05/02 12:35:07     64s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1197.38 MB )
[05/02 12:35:07     64s] (I)       Num PG vias on layer 1 : 0
[05/02 12:35:07     64s] (I)       Num PG vias on layer 2 : 0
[05/02 12:35:07     64s] (I)       Num PG vias on layer 3 : 0
[05/02 12:35:07     64s] (I)       Num PG vias on layer 4 : 0
[05/02 12:35:07     64s] (I)       Num PG vias on layer 5 : 0
[05/02 12:35:07     64s] (I)       Num PG vias on layer 6 : 0
[05/02 12:35:07     64s] (I)       Num PG vias on layer 7 : 0
[05/02 12:35:07     64s] (I)       Num PG vias on layer 8 : 0
[05/02 12:35:07     64s] [NR-eGR] Read 644 PG shapes
[05/02 12:35:07     64s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1197.38 MB )
[05/02 12:35:07     64s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:35:07     64s] [NR-eGR] #Instance Blockages : 0
[05/02 12:35:07     64s] [NR-eGR] #PG Blockages       : 644
[05/02 12:35:07     64s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:35:07     64s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:35:07     64s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:35:07     64s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/02 12:35:07     64s] (I)       readDataFromPlaceDB
[05/02 12:35:07     64s] (I)       Read net information..
[05/02 12:35:07     64s] [NR-eGR] Read numTotalNets=3237  numIgnoredNets=0
[05/02 12:35:07     64s] (I)       Read testcase time = 0.000 seconds
[05/02 12:35:07     64s] 
[05/02 12:35:07     64s] (I)       early_global_route_priority property id does not exist.
[05/02 12:35:07     64s] (I)       Start initializing grid graph
[05/02 12:35:07     64s] (I)       End initializing grid graph
[05/02 12:35:07     64s] (I)       Model blockages into capacity
[05/02 12:35:07     64s] (I)       Read Num Blocks=644  Num Prerouted Wires=0  Num CS=0
[05/02 12:35:07     64s] (I)       Started Modeling ( Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Started Modeling Layer 1 ( Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Started Modeling Layer 2 ( Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 0
[05/02 12:35:07     64s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Started Modeling Layer 3 ( Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 0
[05/02 12:35:07     64s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Started Modeling Layer 4 ( Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 0
[05/02 12:35:07     64s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Started Modeling Layer 5 ( Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[05/02 12:35:07     64s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Started Modeling Layer 6 ( Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[05/02 12:35:07     64s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Started Modeling Layer 7 ( Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:35:07     64s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Started Modeling Layer 8 ( Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:35:07     64s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       Number of ignored nets = 0
[05/02 12:35:07     64s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:35:07     64s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:35:07     64s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:35:07     64s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:35:07     64s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:35:07     64s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:35:07     64s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:35:07     64s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:35:07     64s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:35:07     64s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:35:07     64s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1197.9 MB
[05/02 12:35:07     64s] (I)       Ndr track 0 does not exist
[05/02 12:35:07     64s] (I)       Layer1  viaCost=200.00
[05/02 12:35:07     64s] (I)       Layer2  viaCost=200.00
[05/02 12:35:07     64s] (I)       Layer3  viaCost=200.00
[05/02 12:35:07     64s] (I)       Layer4  viaCost=200.00
[05/02 12:35:07     64s] (I)       Layer5  viaCost=200.00
[05/02 12:35:07     64s] (I)       Layer6  viaCost=200.00
[05/02 12:35:07     64s] (I)       Layer7  viaCost=200.00
[05/02 12:35:07     64s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:35:07     64s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:35:07     64s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:35:07     64s] (I)       Site width          :   920  (dbu)
[05/02 12:35:07     64s] (I)       Row height          :  7380  (dbu)
[05/02 12:35:07     64s] (I)       GCell width         : 29520  (dbu)
[05/02 12:35:07     64s] (I)       GCell height        : 29520  (dbu)
[05/02 12:35:07     64s] (I)       Grid                :    19    19     8
[05/02 12:35:07     64s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:35:07     64s] (I)       Vertical capacity   :     0 29520     0 29520     0 29520     0 29520
[05/02 12:35:07     64s] (I)       Horizontal capacity :     0     0 29520     0 29520     0 29520     0
[05/02 12:35:07     64s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:35:07     64s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:35:07     64s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:35:07     64s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:35:07     64s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:35:07     64s] (I)       Num tracks per GCell: 43.41 32.09 36.00 32.09 36.00 32.09 36.00 12.83
[05/02 12:35:07     64s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:35:07     64s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:35:07     64s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:35:07     64s] (I)       --------------------------------------------------------
[05/02 12:35:07     64s] 
[05/02 12:35:07     64s] [NR-eGR] ============ Routing rule table ============
[05/02 12:35:07     64s] [NR-eGR] Rule id: 0  Nets: 3237 
[05/02 12:35:07     64s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:35:07     64s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:35:07     64s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:35:07     64s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:35:07     64s] [NR-eGR] ========================================
[05/02 12:35:07     64s] [NR-eGR] 
[05/02 12:35:07     64s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:35:07     64s] (I)       blocked tracks on layer2 : = 310 / 11381 (2.72%)
[05/02 12:35:07     64s] (I)       blocked tracks on layer3 : = 296 / 12730 (2.33%)
[05/02 12:35:07     64s] (I)       blocked tracks on layer4 : = 936 / 11381 (8.22%)
[05/02 12:35:07     64s] (I)       blocked tracks on layer5 : = 432 / 12730 (3.39%)
[05/02 12:35:07     64s] (I)       blocked tracks on layer6 : = 0 / 11381 (0.00%)
[05/02 12:35:07     64s] (I)       blocked tracks on layer7 : = 0 / 12730 (0.00%)
[05/02 12:35:07     64s] (I)       blocked tracks on layer8 : = 0 / 4541 (0.00%)
[05/02 12:35:07     64s] (I)       After initializing earlyGlobalRoute syMemory usage = 1197.9 MB
[05/02 12:35:07     64s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1197.92 MB )
[05/02 12:35:07     64s] (I)       ============= Initialization =============
[05/02 12:35:07     64s] (I)       numLocalWires=8565  numGlobalNetBranches=2053  numLocalNetBranches=2246
[05/02 12:35:07     64s] (I)       totalPins=10428  totalGlobalPin=4440 (42.58%)
[05/02 12:35:07     64s] (I)       Started Build MST ( Curr Mem: 1196.92 MB )
[05/02 12:35:07     64s] (I)       Generate topology with single threads
[05/02 12:35:07     64s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1196.92 MB )
[05/02 12:35:07     64s] (I)       total 2D Cap : 75377 = (37673 H, 37704 V)
[05/02 12:35:07     64s] (I)       ============  Phase 1a Route ============
[05/02 12:35:07     64s] (I)       Started Phase 1a ( Curr Mem: 1196.92 MB )
[05/02 12:35:07     64s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1196.92 MB )
[05/02 12:35:07     64s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1196.92 MB )
[05/02 12:35:07     64s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/02 12:35:07     64s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1196.92 MB )
[05/02 12:35:07     64s] (I)       Usage: 4361 = (2191 H, 2170 V) = (5.82% H, 5.76% V) = (3.234e+04um H, 3.203e+04um V)
[05/02 12:35:07     64s] (I)       
[05/02 12:35:07     64s] (I)       ============  Phase 1b Route ============
[05/02 12:35:07     64s] (I)       Usage: 4361 = (2191 H, 2170 V) = (5.82% H, 5.76% V) = (3.234e+04um H, 3.203e+04um V)
[05/02 12:35:07     64s] (I)       
[05/02 12:35:07     64s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/02 12:35:07     64s] 
[05/02 12:35:07     64s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:35:07     64s] Finished Early Global Route rough congestion estimation: mem = 1196.9M
[05/02 12:35:07     64s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.037, MEM:1196.4M
[05/02 12:35:07     64s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/02 12:35:07     64s] OPERPROF: Starting CDPad at level 1, MEM:1196.4M
[05/02 12:35:07     64s] CDPadU 0.822 -> 0.822. R=0.694, N=2829, GS=14.760
[05/02 12:35:07     64s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.015, MEM:1197.4M
[05/02 12:35:07     64s] OPERPROF: Starting npMain at level 1, MEM:1197.4M
[05/02 12:35:08     64s] OPERPROF:   Starting npPlace at level 2, MEM:1198.2M
[05/02 12:35:08     64s] OPERPROF:   Finished npPlace at level 2, CPU:0.030, REAL:0.016, MEM:1199.6M
[05/02 12:35:08     64s] OPERPROF: Finished npMain at level 1, CPU:0.060, REAL:0.060, MEM:1197.7M
[05/02 12:35:08     64s] Global placement CDP skipped at cutLevel 7.
[05/02 12:35:08     64s] Iteration  7: Total net bbox = 5.245e+04 (2.66e+04 2.59e+04)
[05/02 12:35:08     64s]               Est.  stn bbox = 6.346e+04 (3.18e+04 3.17e+04)
[05/02 12:35:08     64s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1197.7M
[05/02 12:35:08     65s] nrCritNet: 0.00% ( 0 / 3237 ) cutoffSlk: 214748364.7ps stdDelay: 34.8ps
[05/02 12:35:09     65s] nrCritNet: 0.00% ( 0 / 3237 ) cutoffSlk: 214748364.7ps stdDelay: 34.8ps
[05/02 12:35:09     65s] Iteration  8: Total net bbox = 5.245e+04 (2.66e+04 2.59e+04)
[05/02 12:35:09     65s]               Est.  stn bbox = 6.346e+04 (3.18e+04 3.17e+04)
[05/02 12:35:09     65s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 1217.2M
[05/02 12:35:09     65s] OPERPROF: Starting npMain at level 1, MEM:1217.2M
[05/02 12:35:09     66s] OPERPROF:   Starting npPlace at level 2, MEM:1218.4M
[05/02 12:35:15     72s] Iteration  9: Total net bbox = 5.779e+04 (2.73e+04 3.05e+04)
[05/02 12:35:15     72s]               Est.  stn bbox = 6.886e+04 (3.25e+04 3.64e+04)
[05/02 12:35:15     72s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 1226.5M
[05/02 12:35:15     72s] OPERPROF:   Finished npPlace at level 2, CPU:6.200, REAL:6.194, MEM:1222.8M
[05/02 12:35:15     72s] OPERPROF: Finished npMain at level 1, CPU:6.250, REAL:6.234, MEM:1220.6M
[05/02 12:35:15     72s] Iteration 10: Total net bbox = 6.033e+04 (2.95e+04 3.08e+04)
[05/02 12:35:15     72s]               Est.  stn bbox = 7.141e+04 (3.47e+04 3.67e+04)
[05/02 12:35:15     72s]               cpu = 0:00:06.2 real = 0:00:06.0 mem = 1220.6M
[05/02 12:35:15     72s] [adp] clock
[05/02 12:35:15     72s] [adp] weight, nr nets, wire length
[05/02 12:35:15     72s] [adp]      0        1  480.272500
[05/02 12:35:15     72s] [adp] data
[05/02 12:35:15     72s] [adp] weight, nr nets, wire length
[05/02 12:35:15     72s] [adp]      0     3236  59853.170000
[05/02 12:35:15     72s] [adp] 0.000000|0.000000|0.000000
[05/02 12:35:15     72s] Iteration 11: Total net bbox = 6.033e+04 (2.95e+04 3.08e+04)
[05/02 12:35:15     72s]               Est.  stn bbox = 7.141e+04 (3.47e+04 3.67e+04)
[05/02 12:35:15     72s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1220.6M
[05/02 12:35:15     72s] *** cost = 6.033e+04 (2.95e+04 3.08e+04) (cpu for global=0:00:13.1) real=0:00:13.0***
[05/02 12:35:15     72s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[05/02 12:35:15     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1220.1M
[05/02 12:35:15     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1219.9M
[05/02 12:35:15     72s] Solver runtime cpu: 0:00:11.3 real: 0:00:11.3
[05/02 12:35:15     72s] Core Placement runtime cpu: 0:00:11.8 real: 0:00:12.0
[05/02 12:35:15     72s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/02 12:35:15     72s] Type 'man IMPSP-9025' for more detail.
[05/02 12:35:15     72s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1214.9M
[05/02 12:35:15     72s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1214.9M
[05/02 12:35:15     72s] #spOpts: mergeVia=F 
[05/02 12:35:15     72s] All LLGs are deleted
[05/02 12:35:15     72s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1214.9M
[05/02 12:35:15     72s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1214.9M
[05/02 12:35:15     72s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1214.9M
[05/02 12:35:15     72s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1214.9M
[05/02 12:35:15     72s] Core basic site is TSM13SITE
[05/02 12:35:15     72s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:35:15     72s] SiteArray: use 118,784 bytes
[05/02 12:35:15     72s] SiteArray: current memory after site array memory allocation 1215.1M
[05/02 12:35:15     72s] SiteArray: FP blocked sites are writable
[05/02 12:35:15     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:35:15     72s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1215.1M
[05/02 12:35:15     72s] Process 183 wires and vias for routing blockage and capacity analysis
[05/02 12:35:15     72s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1215.1M
[05/02 12:35:15     72s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.060, REAL:0.063, MEM:1215.1M
[05/02 12:35:15     72s] OPERPROF:       Starting CMU at level 4, MEM:1215.1M
[05/02 12:35:15     72s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1215.1M
[05/02 12:35:15     72s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.065, MEM:1215.1M
[05/02 12:35:15     72s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1215.1MB).
[05/02 12:35:15     72s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.074, MEM:1215.1M
[05/02 12:35:15     72s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.074, MEM:1215.1M
[05/02 12:35:15     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19066.1
[05/02 12:35:15     72s] OPERPROF: Starting RefinePlace at level 1, MEM:1215.1M
[05/02 12:35:15     72s] *** Starting refinePlace (0:01:12 mem=1215.1M) ***
[05/02 12:35:15     72s] Total net bbox length = 6.033e+04 (2.952e+04 3.081e+04) (ext = 1.050e+04)
[05/02 12:35:15     72s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:35:15     72s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1215.2M
[05/02 12:35:15     72s] Starting refinePlace ...
[05/02 12:35:15     72s] ** Cut row section cpu time 0:00:00.0.
[05/02 12:35:15     72s]    Spread Effort: high, standalone mode, useDDP on.
[05/02 12:35:15     72s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1215.8MB) @(0:01:12 - 0:01:12).
[05/02 12:35:15     72s] Move report: preRPlace moves 2829 insts, mean move: 1.07 um, max move: 6.35 um
[05/02 12:35:15     72s] 	Max move on inst (U1750): (236.80, 131.81) --> (235.98, 126.28)
[05/02 12:35:15     72s] 	Length: 7 sites, height: 1 rows, site name: TSM13SITE, cell type: MXI2X1
[05/02 12:35:15     72s] wireLenOptFixPriorityInst 0 inst fixed
[05/02 12:35:15     72s] Placement tweakage begins.
[05/02 12:35:15     72s] wire length = 7.889e+04
[05/02 12:35:15     72s] wire length = 7.496e+04
[05/02 12:35:15     72s] Placement tweakage ends.
[05/02 12:35:15     72s] Move report: tweak moves 583 insts, mean move: 4.17 um, max move: 14.74 um
[05/02 12:35:15     72s] 	Max move on inst (sum_reg[41]): (185.84, 78.31) --> (178.48, 70.93)
[05/02 12:35:15     72s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.4, real=0:00:00.0, mem=1218.4MB) @(0:01:12 - 0:01:13).
[05/02 12:35:15     72s] 
[05/02 12:35:15     72s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/02 12:35:16     72s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:35:16     72s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1218.4MB) @(0:01:13 - 0:01:13).
[05/02 12:35:16     72s] Move report: Detail placement moves 2829 insts, mean move: 1.77 um, max move: 13.42 um
[05/02 12:35:16     72s] 	Max move on inst (sum_reg[41]): (186.16, 76.66) --> (178.48, 70.93)
[05/02 12:35:16     72s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1218.4MB
[05/02 12:35:16     72s] Statistics of distance of Instance movement in refine placement:
[05/02 12:35:16     72s]   maximum (X+Y) =        13.42 um
[05/02 12:35:16     72s]   inst (sum_reg[41]) with max move: (186.165, 76.662) -> (178.48, 70.93)
[05/02 12:35:16     72s]   mean    (X+Y) =         1.77 um
[05/02 12:35:16     72s] Summary Report:
[05/02 12:35:16     72s] Instances move: 2829 (out of 2829 movable)
[05/02 12:35:16     72s] Instances flipped: 0
[05/02 12:35:16     72s] Mean displacement: 1.77 um
[05/02 12:35:16     72s] Max displacement: 13.42 um (Instance: sum_reg[41]) (186.165, 76.662) -> (178.48, 70.93)
[05/02 12:35:16     72s] 	Length: 19 sites, height: 1 rows, site name: TSM13SITE, cell type: DFFRX1
[05/02 12:35:16     72s] Total instances moved : 2829
[05/02 12:35:16     72s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.490, REAL:0.494, MEM:1218.4M
[05/02 12:35:16     72s] Total net bbox length = 5.772e+04 (2.663e+04 3.109e+04) (ext = 1.037e+04)
[05/02 12:35:16     72s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1218.4MB
[05/02 12:35:16     72s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1218.4MB) @(0:01:12 - 0:01:13).
[05/02 12:35:16     72s] *** Finished refinePlace (0:01:13 mem=1218.4M) ***
[05/02 12:35:16     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19066.1
[05/02 12:35:16     72s] OPERPROF: Finished RefinePlace at level 1, CPU:0.500, REAL:0.504, MEM:1218.4M
[05/02 12:35:16     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1218.4M
[05/02 12:35:16     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1218.3M
[05/02 12:35:16     72s] All LLGs are deleted
[05/02 12:35:16     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1215.8M
[05/02 12:35:16     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1215.8M
[05/02 12:35:16     72s] *** End of Placement (cpu=0:00:16.3, real=0:00:17.0, mem=1215.8M) ***
[05/02 12:35:16     72s] #spOpts: mergeVia=F 
[05/02 12:35:16     72s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1215.8M
[05/02 12:35:16     72s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1215.8M
[05/02 12:35:16     72s] Core basic site is TSM13SITE
[05/02 12:35:16     72s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:35:16     72s] SiteArray: use 118,784 bytes
[05/02 12:35:16     72s] SiteArray: current memory after site array memory allocation 1215.9M
[05/02 12:35:16     72s] SiteArray: FP blocked sites are writable
[05/02 12:35:16     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:35:16     72s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1215.9M
[05/02 12:35:16     72s] Process 183 wires and vias for routing blockage and capacity analysis
[05/02 12:35:16     72s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1215.9M
[05/02 12:35:16     72s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:1215.9M
[05/02 12:35:16     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:1215.9M
[05/02 12:35:16     72s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1215.9M
[05/02 12:35:16     72s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.002, MEM:1215.9M
[05/02 12:35:16     72s] default core: bins with density > 0.750 =  2.78 % ( 1 / 36 )
[05/02 12:35:16     72s] Density distribution unevenness ratio = 2.029%
[05/02 12:35:16     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1215.9M
[05/02 12:35:16     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1215.8M
[05/02 12:35:16     72s] All LLGs are deleted
[05/02 12:35:16     72s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1215.8M
[05/02 12:35:16     72s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1215.8M
[05/02 12:35:16     72s] *** Free Virtual Timing Model ...(mem=1191.9M)
[05/02 12:35:16     72s] **INFO: Enable pre-place timing setting for timing analysis
[05/02 12:35:16     72s] Set Using Default Delay Limit as 101.
[05/02 12:35:16     72s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/02 12:35:16     72s] Set Default Net Delay as 0 ps.
[05/02 12:35:16     72s] Set Default Net Load as 0 pF. 
[05/02 12:35:16     72s] **INFO: Analyzing IO path groups for slack adjustment
[05/02 12:35:16     73s] Effort level <high> specified for reg2reg_tmp.19066 path_group
[05/02 12:35:16     73s] #################################################################################
[05/02 12:35:16     73s] # Design Stage: PreRoute
[05/02 12:35:16     73s] # Design Name: IOTDF
[05/02 12:35:16     73s] # Design Mode: 90nm
[05/02 12:35:16     73s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:35:16     73s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:35:16     73s] # Signoff Settings: SI Off 
[05/02 12:35:16     73s] #################################################################################
[05/02 12:35:16     73s] Calculate delays in Single mode...
[05/02 12:35:16     73s] Topological Sorting (REAL = 0:00:00.0, MEM = 1169.8M, InitMEM = 1169.8M)
[05/02 12:35:16     73s] Start delay calculation (fullDC) (1 T). (MEM=1169.77)
[05/02 12:35:16     73s] End AAE Lib Interpolated Model. (MEM=1185.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:35:17     74s] Total number of fetched objects 3243
[05/02 12:35:17     74s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:35:17     74s] End delay calculation. (MEM=1191.04 CPU=0:00:00.6 REAL=0:00:01.0)
[05/02 12:35:17     74s] End delay calculation (fullDC). (MEM=1191.04 CPU=0:00:00.9 REAL=0:00:01.0)
[05/02 12:35:17     74s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1191.0M) ***
[05/02 12:35:17     74s] **INFO: Disable pre-place timing setting for timing analysis
[05/02 12:35:17     74s] Set Using Default Delay Limit as 1000.
[05/02 12:35:17     74s] Set Default Net Delay as 1000 ps.
[05/02 12:35:17     74s] Set Default Net Load as 0.5 pF. 
[05/02 12:35:17     74s] 
[05/02 12:35:17     74s] Starting congRepair ...
[05/02 12:35:17     74s] User Input Parameters:
[05/02 12:35:17     74s] - Congestion Driven    : On
[05/02 12:35:17     74s] - Timing Driven        : Off
[05/02 12:35:17     74s] - Area-Violation Based : On
[05/02 12:35:17     74s] - Start Rollback Level : -5
[05/02 12:35:17     74s] - Legalized            : On
[05/02 12:35:17     74s] - Window Based         : Off
[05/02 12:35:17     74s] - eDen incr mode       : Off
[05/02 12:35:17     74s] 
[05/02 12:35:17     74s] Collecting buffer chain nets ...
[05/02 12:35:17     74s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1161.5M
[05/02 12:35:17     74s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.006, MEM:1161.5M
[05/02 12:35:17     74s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1161.5M
[05/02 12:35:17     74s] Starting Early Global Route congestion estimation: mem = 1161.5M
[05/02 12:35:17     74s] (I)       Started Loading and Dumping File ( Curr Mem: 1161.51 MB )
[05/02 12:35:17     74s] (I)       Reading DB...
[05/02 12:35:17     74s] (I)       Read data from FE... (mem=1200.8M)
[05/02 12:35:17     74s] (I)       Read nodes and places... (mem=1200.8M)
[05/02 12:35:17     74s] (I)       Done Read nodes and places (cpu=0.000s, mem=1200.8M)
[05/02 12:35:17     74s] (I)       Read nets... (mem=1200.8M)
[05/02 12:35:17     74s] (I)       Done Read nets (cpu=0.010s, mem=1200.8M)
[05/02 12:35:17     74s] (I)       Done Read data from FE (cpu=0.010s, mem=1200.8M)
[05/02 12:35:17     74s] (I)       before initializing RouteDB syMemory usage = 1163.3 MB
[05/02 12:35:17     74s] (I)       Honor MSV route constraint: false
[05/02 12:35:17     74s] (I)       Maximum routing layer  : 127
[05/02 12:35:17     74s] (I)       Minimum routing layer  : 2
[05/02 12:35:17     74s] (I)       Supply scale factor H  : 1.00
[05/02 12:35:17     74s] (I)       Supply scale factor V  : 1.00
[05/02 12:35:17     74s] (I)       Tracks used by clock wire: 0
[05/02 12:35:17     74s] (I)       Reverse direction      : 
[05/02 12:35:17     74s] (I)       Honor partition pin guides: true
[05/02 12:35:17     74s] (I)       Route selected nets only: false
[05/02 12:35:17     74s] (I)       Route secondary PG pins: false
[05/02 12:35:17     74s] (I)       Second PG max fanout   : 2147483647
[05/02 12:35:17     74s] (I)       Apply function for special wires: true
[05/02 12:35:17     74s] (I)       Layer by layer blockage reading: true
[05/02 12:35:17     74s] (I)       Offset calculation fix : true
[05/02 12:35:17     74s] (I)       Route stripe layer range: 
[05/02 12:35:17     74s] (I)       Honor partition fences : 
[05/02 12:35:17     74s] (I)       Honor partition pin    : 
[05/02 12:35:17     74s] (I)       Honor partition fences with feedthrough: 
[05/02 12:35:17     74s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:35:17     74s] (I)       build grid graph
[05/02 12:35:17     74s] (I)       build grid graph start
[05/02 12:35:17     74s] [NR-eGR] Track table information for default rule: 
[05/02 12:35:17     74s] [NR-eGR] METAL1 has no routable track
[05/02 12:35:17     74s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:35:17     74s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:35:17     74s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:35:17     74s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:35:17     74s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:35:17     74s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:35:17     74s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:35:17     74s] (I)       build grid graph end
[05/02 12:35:17     74s] (I)       ===========================================================================
[05/02 12:35:17     74s] (I)       == Report All Rule Vias ==
[05/02 12:35:17     74s] (I)       ===========================================================================
[05/02 12:35:17     74s] (I)        Via Rule : (Default)
[05/02 12:35:17     74s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:35:17     74s] (I)       ---------------------------------------------------------------------------
[05/02 12:35:17     74s] (I)        1    4 : VIA12_XR                   35 : VIA12_2CUT_E             
[05/02 12:35:17     74s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:35:17     74s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:35:17     74s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:35:17     74s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:35:17     74s] (I)        6   22 : VIA67_V                    55 : VIA67_2CUT_E             
[05/02 12:35:17     74s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:35:17     74s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:35:17     74s] (I)       ===========================================================================
[05/02 12:35:17     74s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1163.33 MB )
[05/02 12:35:17     74s] (I)       Num PG vias on layer 1 : 0
[05/02 12:35:17     74s] (I)       Num PG vias on layer 2 : 0
[05/02 12:35:17     74s] (I)       Num PG vias on layer 3 : 0
[05/02 12:35:17     74s] (I)       Num PG vias on layer 4 : 0
[05/02 12:35:17     74s] (I)       Num PG vias on layer 5 : 0
[05/02 12:35:17     74s] (I)       Num PG vias on layer 6 : 0
[05/02 12:35:17     74s] (I)       Num PG vias on layer 7 : 0
[05/02 12:35:17     74s] (I)       Num PG vias on layer 8 : 0
[05/02 12:35:17     74s] [NR-eGR] Read 644 PG shapes
[05/02 12:35:17     74s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.33 MB )
[05/02 12:35:17     74s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:35:17     74s] [NR-eGR] #Instance Blockages : 0
[05/02 12:35:17     74s] [NR-eGR] #PG Blockages       : 644
[05/02 12:35:17     74s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:35:17     74s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:35:17     74s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:35:17     74s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/02 12:35:17     74s] (I)       readDataFromPlaceDB
[05/02 12:35:17     74s] (I)       Read net information..
[05/02 12:35:17     74s] [NR-eGR] Read numTotalNets=3237  numIgnoredNets=0
[05/02 12:35:17     74s] (I)       Read testcase time = 0.000 seconds
[05/02 12:35:17     74s] 
[05/02 12:35:17     74s] (I)       early_global_route_priority property id does not exist.
[05/02 12:35:17     74s] (I)       Start initializing grid graph
[05/02 12:35:17     74s] (I)       End initializing grid graph
[05/02 12:35:17     74s] (I)       Model blockages into capacity
[05/02 12:35:17     74s] (I)       Read Num Blocks=644  Num Prerouted Wires=0  Num CS=0
[05/02 12:35:17     74s] (I)       Started Modeling ( Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Started Modeling Layer 1 ( Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Started Modeling Layer 2 ( Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 0
[05/02 12:35:17     74s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Started Modeling Layer 3 ( Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 0
[05/02 12:35:17     74s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Started Modeling Layer 4 ( Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 0
[05/02 12:35:17     74s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Started Modeling Layer 5 ( Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[05/02 12:35:17     74s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Started Modeling Layer 6 ( Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[05/02 12:35:17     74s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Started Modeling Layer 7 ( Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:35:17     74s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Started Modeling Layer 8 ( Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:35:17     74s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1163.88 MB )
[05/02 12:35:17     74s] (I)       Number of ignored nets = 0
[05/02 12:35:17     74s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:35:17     74s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:35:17     74s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:35:17     74s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:35:17     74s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:35:17     74s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:35:17     74s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:35:17     74s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:35:17     74s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:35:17     74s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:35:17     74s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1163.9 MB
[05/02 12:35:17     74s] (I)       Ndr track 0 does not exist
[05/02 12:35:17     74s] (I)       Layer1  viaCost=200.00
[05/02 12:35:17     74s] (I)       Layer2  viaCost=200.00
[05/02 12:35:17     74s] (I)       Layer3  viaCost=200.00
[05/02 12:35:17     74s] (I)       Layer4  viaCost=200.00
[05/02 12:35:17     74s] (I)       Layer5  viaCost=200.00
[05/02 12:35:17     74s] (I)       Layer6  viaCost=200.00
[05/02 12:35:17     74s] (I)       Layer7  viaCost=200.00
[05/02 12:35:17     74s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:35:17     74s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:35:17     74s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:35:17     74s] (I)       Site width          :   920  (dbu)
[05/02 12:35:17     74s] (I)       Row height          :  7380  (dbu)
[05/02 12:35:17     74s] (I)       GCell width         :  7380  (dbu)
[05/02 12:35:17     74s] (I)       GCell height        :  7380  (dbu)
[05/02 12:35:17     74s] (I)       Grid                :    75    75     8
[05/02 12:35:17     74s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:35:17     74s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/02 12:35:17     74s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/02 12:35:17     74s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:35:17     74s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:35:17     74s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:35:17     74s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:35:17     74s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:35:17     74s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/02 12:35:17     74s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:35:17     74s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:35:17     74s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:35:17     74s] (I)       --------------------------------------------------------
[05/02 12:35:17     74s] 
[05/02 12:35:17     74s] [NR-eGR] ============ Routing rule table ============
[05/02 12:35:17     74s] [NR-eGR] Rule id: 0  Nets: 3237 
[05/02 12:35:17     74s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:35:17     74s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:35:17     74s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:35:17     74s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:35:17     74s] [NR-eGR] ========================================
[05/02 12:35:17     74s] [NR-eGR] 
[05/02 12:35:17     74s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:35:17     74s] (I)       blocked tracks on layer2 : = 1180 / 44925 (2.63%)
[05/02 12:35:17     74s] (I)       blocked tracks on layer3 : = 356 / 50250 (0.71%)
[05/02 12:35:17     74s] (I)       blocked tracks on layer4 : = 3536 / 44925 (7.87%)
[05/02 12:35:17     74s] (I)       blocked tracks on layer5 : = 1632 / 50250 (3.25%)
[05/02 12:35:17     74s] (I)       blocked tracks on layer6 : = 0 / 44925 (0.00%)
[05/02 12:35:17     74s] (I)       blocked tracks on layer7 : = 0 / 50250 (0.00%)
[05/02 12:35:17     74s] (I)       blocked tracks on layer8 : = 0 / 17925 (0.00%)
[05/02 12:35:17     74s] (I)       After initializing earlyGlobalRoute syMemory usage = 1164.2 MB
[05/02 12:35:17     74s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1164.15 MB )
[05/02 12:35:17     74s] (I)       Started Global Routing ( Curr Mem: 1162.81 MB )
[05/02 12:35:17     74s] (I)       ============= Initialization =============
[05/02 12:35:17     74s] (I)       totalPins=10428  totalGlobalPin=9880 (94.74%)
[05/02 12:35:17     74s] (I)       Started Build MST ( Curr Mem: 1162.81 MB )
[05/02 12:35:17     74s] (I)       Generate topology with single threads
[05/02 12:35:17     74s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1162.93 MB )
[05/02 12:35:17     74s] (I)       total 2D Cap : 297422 = (148770 H, 148652 V)
[05/02 12:35:17     74s] [NR-eGR] Layer group 1: route 3237 net(s) in layer range [2, 8]
[05/02 12:35:17     74s] (I)       ============  Phase 1a Route ============
[05/02 12:35:17     74s] (I)       Started Phase 1a ( Curr Mem: 1163.32 MB )
[05/02 12:35:17     74s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.32 MB )
[05/02 12:35:17     74s] (I)       Usage: 19469 = (9271 H, 10198 V) = (6.23% H, 6.86% V) = (3.421e+04um H, 3.763e+04um V)
[05/02 12:35:17     74s] (I)       
[05/02 12:35:17     74s] (I)       ============  Phase 1b Route ============
[05/02 12:35:17     74s] (I)       Usage: 19469 = (9271 H, 10198 V) = (6.23% H, 6.86% V) = (3.421e+04um H, 3.763e+04um V)
[05/02 12:35:17     74s] (I)       
[05/02 12:35:17     74s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.184061e+04um
[05/02 12:35:17     74s] (I)       ============  Phase 1c Route ============
[05/02 12:35:17     74s] (I)       Usage: 19469 = (9271 H, 10198 V) = (6.23% H, 6.86% V) = (3.421e+04um H, 3.763e+04um V)
[05/02 12:35:17     74s] (I)       
[05/02 12:35:17     74s] (I)       ============  Phase 1d Route ============
[05/02 12:35:17     74s] (I)       Usage: 19469 = (9271 H, 10198 V) = (6.23% H, 6.86% V) = (3.421e+04um H, 3.763e+04um V)
[05/02 12:35:17     74s] (I)       
[05/02 12:35:17     74s] (I)       ============  Phase 1e Route ============
[05/02 12:35:17     74s] (I)       Started Phase 1e ( Curr Mem: 1163.32 MB )
[05/02 12:35:17     74s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1163.32 MB )
[05/02 12:35:17     74s] (I)       Usage: 19469 = (9271 H, 10198 V) = (6.23% H, 6.86% V) = (3.421e+04um H, 3.763e+04um V)
[05/02 12:35:17     74s] (I)       
[05/02 12:35:17     74s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.184061e+04um
[05/02 12:35:17     74s] [NR-eGR] 
[05/02 12:35:17     74s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1163.64 MB )
[05/02 12:35:17     74s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:35:17     74s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1173.64 MB )
[05/02 12:35:17     74s] (I)       ============  Phase 1l Route ============
[05/02 12:35:17     74s] (I)       
[05/02 12:35:17     74s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/02 12:35:17     74s] [NR-eGR]                        OverCon            
[05/02 12:35:17     74s] [NR-eGR]                         #Gcell     %Gcell
[05/02 12:35:17     74s] [NR-eGR]       Layer                (0)    OverCon 
[05/02 12:35:17     74s] [NR-eGR] ----------------------------------------------
[05/02 12:35:17     74s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/02 12:35:17     74s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[05/02 12:35:17     74s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/02 12:35:17     74s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/02 12:35:17     74s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/02 12:35:17     74s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[05/02 12:35:17     74s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[05/02 12:35:17     74s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[05/02 12:35:17     74s] [NR-eGR] ----------------------------------------------
[05/02 12:35:17     74s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/02 12:35:17     74s] [NR-eGR] 
[05/02 12:35:17     74s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1173.64 MB )
[05/02 12:35:17     74s] (I)       total 2D Cap : 297618 = (148832 H, 148786 V)
[05/02 12:35:17     74s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:35:17     74s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/02 12:35:17     74s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1173.7M
[05/02 12:35:17     74s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.055, MEM:1173.7M
[05/02 12:35:17     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:1173.7M
[05/02 12:35:17     74s] [hotspot] +------------+---------------+---------------+
[05/02 12:35:17     74s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:35:17     74s] [hotspot] +------------+---------------+---------------+
[05/02 12:35:17     74s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:35:17     74s] [hotspot] +------------+---------------+---------------+
[05/02 12:35:17     74s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:35:17     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:35:17     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1173.7M
[05/02 12:35:17     74s] Skipped repairing congestion.
[05/02 12:35:17     74s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1173.7M
[05/02 12:35:17     74s] Starting Early Global Route wiring: mem = 1173.7M
[05/02 12:35:17     74s] (I)       ============= track Assignment ============
[05/02 12:35:17     74s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1173.73 MB )
[05/02 12:35:17     74s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1173.47 MB )
[05/02 12:35:17     74s] (I)       Started Greedy Track Assignment ( Curr Mem: 1173.47 MB )
[05/02 12:35:17     74s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/02 12:35:17     74s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1173.55 MB )
[05/02 12:35:17     74s] (I)       Run Multi-thread track assignment
[05/02 12:35:17     74s] (I)       Finished Greedy Track Assignment ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1174.26 MB )
[05/02 12:35:17     74s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:35:17     74s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 10284
[05/02 12:35:17     74s] [NR-eGR] METAL2  (2V) length: 3.013772e+04um, number of vias: 14197
[05/02 12:35:17     74s] [NR-eGR] METAL3  (3H) length: 3.436658e+04um, number of vias: 894
[05/02 12:35:17     74s] [NR-eGR] METAL4  (4V) length: 9.384695e+03um, number of vias: 49
[05/02 12:35:17     74s] [NR-eGR] METAL5  (5H) length: 8.950800e+02um, number of vias: 20
[05/02 12:35:17     74s] [NR-eGR] METAL6  (6V) length: 4.083600e+02um, number of vias: 2
[05/02 12:35:17     74s] [NR-eGR] METAL7  (7H) length: 6.992000e+01um, number of vias: 0
[05/02 12:35:17     74s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/02 12:35:17     74s] [NR-eGR] Total length: 7.526235e+04um, number of vias: 25446
[05/02 12:35:17     74s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:35:17     74s] [NR-eGR] Total eGR-routed clock nets wire length: 3.286875e+03um 
[05/02 12:35:17     74s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:35:17     74s] Early Global Route wiring runtime: 0.07 seconds, mem = 1174.3M
[05/02 12:35:17     74s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.070, MEM:1174.3M
[05/02 12:35:17     74s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[05/02 12:35:17     74s] *** Finishing placeDesign default flow ***
[05/02 12:35:17     74s] **placeDesign ... cpu = 0: 0:22, real = 0: 0:21, mem = 1173.7M **
[05/02 12:35:17     74s] Tdgp not successfully inited but do clear!
[05/02 12:35:17     74s] 0 delay mode for cte disabled.
[05/02 12:35:17     74s] SKP cleared!
[05/02 12:35:17     74s] 
[05/02 12:35:17     74s] *** Summary of all messages that are not suppressed in this session:
[05/02 12:35:17     74s] Severity  ID               Count  Summary                                  
[05/02 12:35:17     74s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/02 12:35:17     74s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/02 12:35:17     74s] *** Message Summary: 3 warning(s), 0 error(s)
[05/02 12:35:17     74s] 
[05/02 12:35:43     77s] <CMD> createBasicPathGroups -expanded
[05/02 12:35:43     77s] Created reg2reg path group
[05/02 12:35:43     77s] Effort level <high> specified for reg2reg path_group
[05/02 12:35:49     78s] <CMD> timeDesign -preCTS
[05/02 12:35:49     78s] AAE DB initialization (MEM=1191.73 CPU=0:00:00.3 REAL=0:00:00.0) 
[05/02 12:35:49     78s] #optDebug: fT-S <1 1 0 0 0>
[05/02 12:35:49     78s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/02 12:35:49     78s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/02 12:35:49     78s] All LLGs are deleted
[05/02 12:35:49     78s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1179.7M
[05/02 12:35:49     78s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1179.7M
[05/02 12:35:49     78s] Start to check current routing status for nets...
[05/02 12:35:49     78s] All nets are already routed correctly.
[05/02 12:35:49     78s] End to check current routing status for nets (mem=1179.7M)
[05/02 12:35:49     78s] Extraction called for design 'IOTDF' of instances=2829 and nets=3250 using extraction engine 'preRoute' .
[05/02 12:35:49     78s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:35:49     78s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:35:49     78s] PreRoute RC Extraction called for design IOTDF.
[05/02 12:35:49     78s] RC Extraction called in multi-corner(1) mode.
[05/02 12:35:49     78s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:35:49     78s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:35:49     78s] RCMode: PreRoute
[05/02 12:35:49     78s]       RC Corner Indexes            0   
[05/02 12:35:49     78s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:35:49     78s] Resistance Scaling Factor    : 1.00000 
[05/02 12:35:49     78s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:35:49     78s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:35:49     78s] Shrink Factor                : 1.00000
[05/02 12:35:49     78s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:35:49     78s] LayerId::1 widthSet size::1
[05/02 12:35:49     78s] LayerId::2 widthSet size::1
[05/02 12:35:49     78s] LayerId::3 widthSet size::1
[05/02 12:35:49     78s] LayerId::4 widthSet size::1
[05/02 12:35:49     78s] LayerId::5 widthSet size::1
[05/02 12:35:49     78s] LayerId::6 widthSet size::1
[05/02 12:35:49     78s] LayerId::7 widthSet size::1
[05/02 12:35:49     78s] LayerId::8 widthSet size::1
[05/02 12:35:49     78s] Updating RC grid for preRoute extraction ...
[05/02 12:35:49     78s] Initializing multi-corner resistance tables ...
[05/02 12:35:49     78s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1179.656M)
[05/02 12:35:49     78s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1180.1M
[05/02 12:35:49     78s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1180.1M
[05/02 12:35:49     79s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1180.2M
[05/02 12:35:49     79s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1180.2M
[05/02 12:35:49     79s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:1180.2M
[05/02 12:35:49     79s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.055, MEM:1180.2M
[05/02 12:35:49     79s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1180.2M
[05/02 12:35:49     79s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1180.1M
[05/02 12:35:49     79s] Starting delay calculation for Setup views
[05/02 12:35:49     79s] #################################################################################
[05/02 12:35:49     79s] # Design Stage: PreRoute
[05/02 12:35:49     79s] # Design Name: IOTDF
[05/02 12:35:49     79s] # Design Mode: 90nm
[05/02 12:35:49     79s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:35:49     79s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:35:49     79s] # Signoff Settings: SI Off 
[05/02 12:35:49     79s] #################################################################################
[05/02 12:35:49     79s] Calculate delays in Single mode...
[05/02 12:35:49     79s] Topological Sorting (REAL = 0:00:00.0, MEM = 1185.1M, InitMEM = 1185.1M)
[05/02 12:35:49     79s] Start delay calculation (fullDC) (1 T). (MEM=1185.11)
[05/02 12:35:50     79s] siFlow : Timing analysis mode is single, using late cdB files
[05/02 12:35:50     79s] Start AAE Lib Loading. (MEM=1201.32)
[05/02 12:35:50     79s] End AAE Lib Loading. (MEM=1210.86 CPU=0:00:00.0 Real=0:00:00.0)
[05/02 12:35:50     79s] End AAE Lib Interpolated Model. (MEM=1210.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:35:50     79s] First Iteration Infinite Tw... 
[05/02 12:35:50     80s] Total number of fetched objects 3243
[05/02 12:35:50     80s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:35:50     80s] End delay calculation. (MEM=1207.32 CPU=0:00:00.7 REAL=0:00:00.0)
[05/02 12:35:50     80s] End delay calculation (fullDC). (MEM=1189.78 CPU=0:00:01.1 REAL=0:00:01.0)
[05/02 12:35:50     80s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 1189.8M) ***
[05/02 12:35:51     80s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:01:20 mem=1190.4M)
[05/02 12:35:52     81s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -7.319  | -7.319  | -3.076  |  8.131  |   N/A   |  0.000  |
|           TNS (ns):|-801.299 |-801.299 |-292.638 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   147   |   147   |   99    |    0    |   N/A   |    0    |
|          All Paths:|   930   |   400   |   662   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -1.835   |      8 (8)       |
|   max_tran     |    99 (1300)     |   -9.458   |    99 (1300)     |
|   max_fanout   |      8 (8)       |     -6     |      9 (9)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.604%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/02 12:35:52     81s] Total CPU time: 2.58 sec
[05/02 12:35:52     81s] Total Real time: 3.0 sec
[05/02 12:35:52     81s] Total Memory Usage: 1208.167969 Mbytes
[05/02 12:35:52     81s] 
[05/02 12:35:52     81s] =============================================================================================
[05/02 12:35:52     81s]  Final TAT Report for timeDesign
[05/02 12:35:52     81s] =============================================================================================
[05/02 12:35:52     81s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/02 12:35:52     81s] ---------------------------------------------------------------------------------------------
[05/02 12:35:52     81s] [ TimingUpdate           ]      1   0:00:00.1  (   3.4 % )     0:00:01.4 /  0:00:01.4    1.0
[05/02 12:35:52     81s] [ FullDelayCalc          ]      1   0:00:01.3  (  37.4 % )     0:00:01.3 /  0:00:01.3    1.0
[05/02 12:35:52     81s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/02 12:35:52     81s] [ TimingReport           ]      2   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/02 12:35:52     81s] [ DrvReport              ]      1   0:00:01.5  (  43.4 % )     0:00:01.5 /  0:00:00.3    0.2
[05/02 12:35:52     81s] [ MISC                   ]          0:00:00.5  (  14.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/02 12:35:52     81s] ---------------------------------------------------------------------------------------------
[05/02 12:35:52     81s]  timeDesign TOTAL                   0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:02.2    0.6
[05/02 12:35:52     81s] ---------------------------------------------------------------------------------------------
[05/02 12:35:52     81s] 
[05/02 12:35:52     81s] Info: pop threads available for lower-level modules during optimization.
[05/02 12:36:02     81s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[05/02 12:36:02     81s] <CMD> optDesign -preCTS
[05/02 12:36:02     81s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 953.0M, totSessionCpu=0:01:22 **
[05/02 12:36:02     81s] Executing: place_opt_design -opt
[05/02 12:36:02     81s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/02 12:36:02     81s] *** Starting GigaPlace ***
[05/02 12:36:02     81s] **INFO: user set placement options
[05/02 12:36:02     81s] setPlaceMode -MXPBoundaryLevel 7 -MXPConstraintFile {} -MXPControlSetting 0 -MXPLogicHierAware 0 -MXPPreplaceSetting 5 -MXPRefineSetting 17 -place_design_floorplan_mode false -place_global_place_io_pins false -timingDriven true
[05/02 12:36:02     81s] **INFO: user set opt options
[05/02 12:36:02     81s] setOptMode -fixCap true -fixFanoutLoad true -fixTran true
[05/02 12:36:02     81s] #optDebug: fT-E <X 2 3 1 0>
[05/02 12:36:02     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:1209.0M
[05/02 12:36:02     81s] #spOpts: mergeVia=F 
[05/02 12:36:02     81s] All LLGs are deleted
[05/02 12:36:02     81s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1209.0M
[05/02 12:36:02     81s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1209.0M
[05/02 12:36:02     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1209.1M
[05/02 12:36:02     81s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1209.1M
[05/02 12:36:02     81s] Core basic site is TSM13SITE
[05/02 12:36:02     81s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:36:02     81s] SiteArray: use 118,784 bytes
[05/02 12:36:02     81s] SiteArray: current memory after site array memory allocation 1209.2M
[05/02 12:36:02     81s] SiteArray: FP blocked sites are writable
[05/02 12:36:02     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:36:02     81s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1209.2M
[05/02 12:36:02     81s] Process 183 wires and vias for routing blockage and capacity analysis
[05/02 12:36:02     81s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1209.2M
[05/02 12:36:02     81s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.064, MEM:1209.2M
[05/02 12:36:02     81s] OPERPROF:     Starting CMU at level 3, MEM:1209.2M
[05/02 12:36:02     81s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:1209.2M
[05/02 12:36:02     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.066, MEM:1209.2M
[05/02 12:36:02     81s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1209.2MB).
[05/02 12:36:02     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.075, MEM:1209.2M
[05/02 12:36:02     81s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1209.2M
[05/02 12:36:02     81s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1209.1M
[05/02 12:36:02     81s] All LLGs are deleted
[05/02 12:36:02     81s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1209.1M
[05/02 12:36:02     81s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1209.1M
[05/02 12:36:02     81s] VSMManager cleared!
[05/02 12:36:02     81s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 953.2M, totSessionCpu=0:01:22 **
[05/02 12:36:02     81s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/02 12:36:02     81s] GigaOpt running with 1 threads.
[05/02 12:36:02     81s] Info: 1 threads available for lower-level modules during optimization.
[05/02 12:36:02     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:1209.1M
[05/02 12:36:02     81s] #spOpts: minPadR=1.1 mergeVia=F 
[05/02 12:36:02     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1209.1M
[05/02 12:36:02     81s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1209.1M
[05/02 12:36:02     81s] Core basic site is TSM13SITE
[05/02 12:36:02     81s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:36:02     81s] SiteArray: use 118,784 bytes
[05/02 12:36:02     81s] SiteArray: current memory after site array memory allocation 1209.2M
[05/02 12:36:02     81s] SiteArray: FP blocked sites are writable
[05/02 12:36:02     81s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:36:02     81s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1209.2M
[05/02 12:36:02     81s] Process 183 wires and vias for routing blockage and capacity analysis
[05/02 12:36:02     81s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1209.2M
[05/02 12:36:02     81s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.064, MEM:1209.2M
[05/02 12:36:02     81s] OPERPROF:     Starting CMU at level 3, MEM:1209.2M
[05/02 12:36:02     81s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1209.2M
[05/02 12:36:02     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.066, MEM:1209.2M
[05/02 12:36:02     81s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1209.2MB).
[05/02 12:36:02     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.074, MEM:1209.2M
[05/02 12:36:02     81s] 
[05/02 12:36:02     81s] Creating Lib Analyzer ...
[05/02 12:36:02     81s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/02 12:36:02     81s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:36:02     81s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[05/02 12:36:02     81s] 
[05/02 12:36:03     83s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:23 mem=1231.6M
[05/02 12:36:03     83s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:23 mem=1231.6M
[05/02 12:36:03     83s] Creating Lib Analyzer, finished. 
[05/02 12:36:03     83s] #optDebug: fT-S <1 2 3 1 0>
[05/02 12:36:03     83s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 959.4M, totSessionCpu=0:01:23 **
[05/02 12:36:03     83s] *** optDesign -preCTS ***
[05/02 12:36:03     83s] DRC Margin: user margin 0.0; extra margin 0.2
[05/02 12:36:03     83s] Setup Target Slack: user slack 0; extra slack 0.0
[05/02 12:36:03     83s] Hold Target Slack: user slack 0
[05/02 12:36:03     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1237.6M
[05/02 12:36:03     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:1237.6M
[05/02 12:36:03     83s] Deleting Cell Server ...
[05/02 12:36:03     83s] Deleting Lib Analyzer.
[05/02 12:36:03     83s] Multi-VT timing optimization disabled based on library information.
[05/02 12:36:03     83s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/02 12:36:03     83s] Creating Cell Server ...(0, 0, 0, 0)
[05/02 12:36:04     83s] Summary for sequential cells identification: 
[05/02 12:36:04     83s]   Identified SBFF number: 112
[05/02 12:36:04     83s]   Identified MBFF number: 0
[05/02 12:36:04     83s]   Identified SB Latch number: 0
[05/02 12:36:04     83s]   Identified MB Latch number: 0
[05/02 12:36:04     83s]   Not identified SBFF number: 8
[05/02 12:36:04     83s]   Not identified MBFF number: 0
[05/02 12:36:04     83s]   Not identified SB Latch number: 0
[05/02 12:36:04     83s]   Not identified MB Latch number: 0
[05/02 12:36:04     83s]   Number of sequential cells which are not FFs: 34
[05/02 12:36:04     83s]  Visiting view : av_func_mode
[05/02 12:36:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[05/02 12:36:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[05/02 12:36:04     83s]  Visiting view : av_func_mode
[05/02 12:36:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[05/02 12:36:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[05/02 12:36:04     83s]  Setting StdDelay to 34.80
[05/02 12:36:04     83s] Creating Cell Server, finished. 
[05/02 12:36:04     83s] 
[05/02 12:36:04     83s] Deleting Cell Server ...
[05/02 12:36:04     83s] 
[05/02 12:36:04     83s] Creating Lib Analyzer ...
[05/02 12:36:04     83s] Creating Cell Server ...(0, 0, 0, 0)
[05/02 12:36:04     83s] Summary for sequential cells identification: 
[05/02 12:36:04     83s]   Identified SBFF number: 112
[05/02 12:36:04     83s]   Identified MBFF number: 0
[05/02 12:36:04     83s]   Identified SB Latch number: 0
[05/02 12:36:04     83s]   Identified MB Latch number: 0
[05/02 12:36:04     83s]   Not identified SBFF number: 8
[05/02 12:36:04     83s]   Not identified MBFF number: 0
[05/02 12:36:04     83s]   Not identified SB Latch number: 0
[05/02 12:36:04     83s]   Not identified MB Latch number: 0
[05/02 12:36:04     83s]   Number of sequential cells which are not FFs: 34
[05/02 12:36:04     83s]  Visiting view : av_func_mode
[05/02 12:36:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[05/02 12:36:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[05/02 12:36:04     83s]  Visiting view : av_func_mode
[05/02 12:36:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[05/02 12:36:04     83s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[05/02 12:36:04     83s]  Setting StdDelay to 34.80
[05/02 12:36:04     83s] Creating Cell Server, finished. 
[05/02 12:36:04     83s] 
[05/02 12:36:04     83s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/02 12:36:04     83s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:36:04     83s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[05/02 12:36:04     83s] 
[05/02 12:36:05     84s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:24 mem=1234.9M
[05/02 12:36:05     84s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:24 mem=1234.9M
[05/02 12:36:05     84s] Creating Lib Analyzer, finished. 
[05/02 12:36:05     84s] All LLGs are deleted
[05/02 12:36:05     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1234.9M
[05/02 12:36:05     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1234.8M
[05/02 12:36:05     84s] ### Creating LA Mngr. totSessionCpu=0:01:25 mem=1234.8M
[05/02 12:36:05     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:25 mem=1234.8M
[05/02 12:36:05     84s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1234.83 MB )
[05/02 12:36:05     84s] (I)       Started Loading and Dumping File ( Curr Mem: 1234.83 MB )
[05/02 12:36:05     84s] (I)       Reading DB...
[05/02 12:36:05     84s] (I)       Read data from FE... (mem=1253.5M)
[05/02 12:36:05     84s] (I)       Read nodes and places... (mem=1253.5M)
[05/02 12:36:05     84s] (I)       Number of ignored instance 0
[05/02 12:36:05     84s] (I)       Number of inbound cells 0
[05/02 12:36:05     84s] (I)       numMoveCells=2829, numMacros=0  numPads=144  numMultiRowHeightInsts=0
[05/02 12:36:05     84s] (I)       cell height: 7380, count: 2829
[05/02 12:36:05     84s] (I)       Done Read nodes and places (cpu=0.000s, mem=1254.5M)
[05/02 12:36:05     84s] (I)       Read nets... (mem=1254.5M)
[05/02 12:36:05     84s] (I)       numNets=3237  ignoredNets=0
[05/02 12:36:05     84s] (I)       Done Read nets (cpu=0.010s, mem=1255.5M)
[05/02 12:36:05     84s] (I)       Read rows... (mem=1255.5M)
[05/02 12:36:05     84s] (I)       Done Read rows (cpu=0.000s, mem=1255.5M)
[05/02 12:36:05     84s] (I)       Identified Clock instances: Flop 400, Clock buffer/inverter 0, Gate 0, Logic 0
[05/02 12:36:05     84s] (I)       Read module constraints... (mem=1255.5M)
[05/02 12:36:05     84s] (I)       Done Read module constraints (cpu=0.000s, mem=1255.5M)
[05/02 12:36:05     84s] (I)       Done Read data from FE (cpu=0.010s, mem=1255.5M)
[05/02 12:36:05     84s] (I)       before initializing RouteDB syMemory usage = 1236.8 MB
[05/02 12:36:05     84s] (I)       Honor MSV route constraint: false
[05/02 12:36:05     84s] (I)       Maximum routing layer  : 127
[05/02 12:36:05     84s] (I)       Minimum routing layer  : 2
[05/02 12:36:05     84s] (I)       Supply scale factor H  : 1.00
[05/02 12:36:05     84s] (I)       Supply scale factor V  : 1.00
[05/02 12:36:05     84s] (I)       Tracks used by clock wire: 0
[05/02 12:36:05     84s] (I)       Reverse direction      : 
[05/02 12:36:05     84s] (I)       Honor partition pin guides: true
[05/02 12:36:05     84s] (I)       Route selected nets only: false
[05/02 12:36:05     84s] (I)       Route secondary PG pins: false
[05/02 12:36:05     84s] (I)       Second PG max fanout   : 2147483647
[05/02 12:36:05     84s] (I)       Buffering-aware routing: true
[05/02 12:36:05     84s] (I)       Spread congestion away from blockages: true
[05/02 12:36:05     84s] (I)       Overflow penalty cost  : 10
[05/02 12:36:05     84s] (I)       punchThroughDistance   : 4901.17
[05/02 12:36:05     84s] (I)       source-to-sink ratio   : 0.30
[05/02 12:36:05     84s] (I)       Apply function for special wires: true
[05/02 12:36:05     84s] (I)       Layer by layer blockage reading: true
[05/02 12:36:05     84s] (I)       Offset calculation fix : true
[05/02 12:36:05     84s] (I)       Route stripe layer range: 
[05/02 12:36:05     84s] (I)       Honor partition fences : 
[05/02 12:36:05     84s] (I)       Honor partition pin    : 
[05/02 12:36:05     84s] (I)       Honor partition fences with feedthrough: 
[05/02 12:36:05     84s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:36:05     84s] (I)       build grid graph
[05/02 12:36:05     84s] (I)       build grid graph start
[05/02 12:36:05     84s] [NR-eGR] Track table information for default rule: 
[05/02 12:36:05     84s] [NR-eGR] METAL1 has no routable track
[05/02 12:36:05     84s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:36:05     84s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:36:05     84s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:36:05     84s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:36:05     84s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:36:05     84s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:36:05     84s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:36:05     84s] (I)       build grid graph end
[05/02 12:36:05     84s] (I)       ===========================================================================
[05/02 12:36:05     84s] (I)       == Report All Rule Vias ==
[05/02 12:36:05     84s] (I)       ===========================================================================
[05/02 12:36:05     84s] (I)        Via Rule : (Default)
[05/02 12:36:05     84s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:36:05     84s] (I)       ---------------------------------------------------------------------------
[05/02 12:36:05     84s] (I)        1    4 : VIA12_XR                   35 : VIA12_2CUT_E             
[05/02 12:36:05     84s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:36:05     84s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:36:05     84s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:36:05     84s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:36:05     84s] (I)        6   22 : VIA67_V                    55 : VIA67_2CUT_E             
[05/02 12:36:05     84s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:36:05     84s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:36:05     84s] (I)       ===========================================================================
[05/02 12:36:05     84s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1236.78 MB )
[05/02 12:36:05     84s] (I)       Num PG vias on layer 1 : 0
[05/02 12:36:05     84s] (I)       Num PG vias on layer 2 : 0
[05/02 12:36:05     84s] (I)       Num PG vias on layer 3 : 0
[05/02 12:36:05     84s] (I)       Num PG vias on layer 4 : 0
[05/02 12:36:05     84s] (I)       Num PG vias on layer 5 : 0
[05/02 12:36:05     84s] (I)       Num PG vias on layer 6 : 0
[05/02 12:36:05     84s] (I)       Num PG vias on layer 7 : 0
[05/02 12:36:05     84s] (I)       Num PG vias on layer 8 : 0
[05/02 12:36:05     84s] [NR-eGR] Read 644 PG shapes
[05/02 12:36:05     84s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1236.78 MB )
[05/02 12:36:05     84s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:36:05     84s] [NR-eGR] #Instance Blockages : 0
[05/02 12:36:05     84s] [NR-eGR] #PG Blockages       : 644
[05/02 12:36:05     84s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:36:05     84s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:36:05     84s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:36:05     84s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/02 12:36:05     84s] (I)       readDataFromPlaceDB
[05/02 12:36:05     84s] (I)       Read net information..
[05/02 12:36:05     84s] [NR-eGR] Read numTotalNets=3237  numIgnoredNets=0
[05/02 12:36:05     84s] (I)       Read testcase time = 0.010 seconds
[05/02 12:36:05     84s] 
[05/02 12:36:05     84s] (I)       early_global_route_priority property id does not exist.
[05/02 12:36:05     84s] (I)       Start initializing grid graph
[05/02 12:36:05     84s] (I)       End initializing grid graph
[05/02 12:36:05     84s] (I)       Model blockages into capacity
[05/02 12:36:05     84s] (I)       Read Num Blocks=644  Num Prerouted Wires=0  Num CS=0
[05/02 12:36:05     84s] (I)       Started Modeling ( Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Started Modeling Layer 1 ( Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Started Modeling Layer 2 ( Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 0
[05/02 12:36:05     84s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Started Modeling Layer 3 ( Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 0
[05/02 12:36:05     84s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Started Modeling Layer 4 ( Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 0
[05/02 12:36:05     84s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Started Modeling Layer 5 ( Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[05/02 12:36:05     84s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Started Modeling Layer 6 ( Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[05/02 12:36:05     84s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Started Modeling Layer 7 ( Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:36:05     84s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Started Modeling Layer 8 ( Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:36:05     84s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1237.33 MB )
[05/02 12:36:05     84s] (I)       Number of ignored nets = 0
[05/02 12:36:05     84s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:36:05     84s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:36:05     84s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:36:05     84s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:36:05     84s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:36:05     84s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:36:05     84s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:36:05     84s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:36:05     84s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:36:05     84s] (I)       Constructing bin map
[05/02 12:36:05     84s] (I)       Initialize bin information with width=14760 height=14760
[05/02 12:36:05     84s] (I)       Done constructing bin map
[05/02 12:36:05     84s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:36:05     84s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1237.3 MB
[05/02 12:36:05     84s] (I)       Ndr track 0 does not exist
[05/02 12:36:05     84s] (I)       Layer1  viaCost=200.00
[05/02 12:36:05     84s] (I)       Layer2  viaCost=200.00
[05/02 12:36:05     84s] (I)       Layer3  viaCost=200.00
[05/02 12:36:05     84s] (I)       Layer4  viaCost=200.00
[05/02 12:36:05     84s] (I)       Layer5  viaCost=200.00
[05/02 12:36:05     84s] (I)       Layer6  viaCost=200.00
[05/02 12:36:05     84s] (I)       Layer7  viaCost=200.00
[05/02 12:36:05     84s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:36:05     84s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:36:05     84s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:36:05     84s] (I)       Site width          :   920  (dbu)
[05/02 12:36:05     84s] (I)       Row height          :  7380  (dbu)
[05/02 12:36:05     84s] (I)       GCell width         :  7380  (dbu)
[05/02 12:36:05     84s] (I)       GCell height        :  7380  (dbu)
[05/02 12:36:05     84s] (I)       Grid                :    75    75     8
[05/02 12:36:05     84s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:36:05     84s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/02 12:36:05     84s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/02 12:36:05     84s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:36:05     84s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:36:05     84s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:36:05     84s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:36:05     84s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:36:05     84s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/02 12:36:05     84s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:36:05     84s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:36:05     84s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:36:05     84s] (I)       --------------------------------------------------------
[05/02 12:36:05     84s] 
[05/02 12:36:05     84s] [NR-eGR] ============ Routing rule table ============
[05/02 12:36:05     84s] [NR-eGR] Rule id: 0  Nets: 3237 
[05/02 12:36:05     84s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:36:05     84s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:36:05     84s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:36:05     84s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:36:05     84s] [NR-eGR] ========================================
[05/02 12:36:05     84s] [NR-eGR] 
[05/02 12:36:05     84s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:36:05     84s] (I)       blocked tracks on layer2 : = 1180 / 44925 (2.63%)
[05/02 12:36:05     84s] (I)       blocked tracks on layer3 : = 356 / 50250 (0.71%)
[05/02 12:36:05     84s] (I)       blocked tracks on layer4 : = 3536 / 44925 (7.87%)
[05/02 12:36:05     84s] (I)       blocked tracks on layer5 : = 1632 / 50250 (3.25%)
[05/02 12:36:05     84s] (I)       blocked tracks on layer6 : = 0 / 44925 (0.00%)
[05/02 12:36:05     84s] (I)       blocked tracks on layer7 : = 0 / 50250 (0.00%)
[05/02 12:36:05     84s] (I)       blocked tracks on layer8 : = 0 / 17925 (0.00%)
[05/02 12:36:05     84s] (I)       After initializing earlyGlobalRoute syMemory usage = 1237.7 MB
[05/02 12:36:05     84s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1237.70 MB )
[05/02 12:36:05     84s] (I)       Started Global Routing ( Curr Mem: 1236.35 MB )
[05/02 12:36:05     84s] (I)       ============= Initialization =============
[05/02 12:36:05     84s] (I)       totalPins=10428  totalGlobalPin=9880 (94.74%)
[05/02 12:36:05     84s] (I)       Started Build MST ( Curr Mem: 1236.35 MB )
[05/02 12:36:05     84s] (I)       Generate topology with single threads
[05/02 12:36:05     84s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1236.46 MB )
[05/02 12:36:05     84s] (I)       total 2D Cap : 297422 = (148770 H, 148652 V)
[05/02 12:36:05     84s] (I)       #blocked areas for congestion spreading : 0
[05/02 12:36:05     84s] [NR-eGR] Layer group 1: route 3237 net(s) in layer range [2, 8]
[05/02 12:36:05     84s] (I)       ============  Phase 1a Route ============
[05/02 12:36:05     84s] (I)       Started Phase 1a ( Curr Mem: 1236.77 MB )
[05/02 12:36:05     84s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1236.77 MB )
[05/02 12:36:05     84s] (I)       Usage: 19800 = (9329 H, 10471 V) = (6.27% H, 7.04% V) = (3.442e+04um H, 3.864e+04um V)
[05/02 12:36:05     84s] (I)       
[05/02 12:36:05     84s] (I)       ============  Phase 1b Route ============
[05/02 12:36:05     84s] (I)       Usage: 19800 = (9329 H, 10471 V) = (6.27% H, 7.04% V) = (3.442e+04um H, 3.864e+04um V)
[05/02 12:36:05     84s] (I)       
[05/02 12:36:05     84s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.306200e+04um
[05/02 12:36:05     84s] (I)       ============  Phase 1c Route ============
[05/02 12:36:05     84s] (I)       Usage: 19800 = (9329 H, 10471 V) = (6.27% H, 7.04% V) = (3.442e+04um H, 3.864e+04um V)
[05/02 12:36:05     84s] (I)       
[05/02 12:36:05     84s] (I)       ============  Phase 1d Route ============
[05/02 12:36:05     84s] (I)       Usage: 19800 = (9329 H, 10471 V) = (6.27% H, 7.04% V) = (3.442e+04um H, 3.864e+04um V)
[05/02 12:36:05     84s] (I)       
[05/02 12:36:05     84s] (I)       ============  Phase 1e Route ============
[05/02 12:36:05     84s] (I)       Started Phase 1e ( Curr Mem: 1236.77 MB )
[05/02 12:36:05     84s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1236.77 MB )
[05/02 12:36:05     84s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1236.77 MB )
[05/02 12:36:05     84s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1236.77 MB )
[05/02 12:36:05     84s] (I)       Usage: 19800 = (9329 H, 10471 V) = (6.27% H, 7.04% V) = (3.442e+04um H, 3.864e+04um V)
[05/02 12:36:05     84s] (I)       
[05/02 12:36:05     84s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.306200e+04um
[05/02 12:36:05     84s] [NR-eGR] 
[05/02 12:36:05     84s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1237.08 MB )
[05/02 12:36:05     84s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:36:05     84s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1237.08 MB )
[05/02 12:36:05     84s] (I)       ============  Phase 1l Route ============
[05/02 12:36:05     84s] (I)       
[05/02 12:36:05     84s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/02 12:36:05     84s] [NR-eGR]                        OverCon            
[05/02 12:36:05     84s] [NR-eGR]                         #Gcell     %Gcell
[05/02 12:36:05     84s] [NR-eGR]       Layer                (1)    OverCon 
[05/02 12:36:05     84s] [NR-eGR] ----------------------------------------------
[05/02 12:36:05     84s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:05     84s] [NR-eGR]  METAL2  (2)         1( 0.02%)   ( 0.02%) 
[05/02 12:36:05     84s] [NR-eGR]  METAL3  (3)         2( 0.04%)   ( 0.04%) 
[05/02 12:36:05     84s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:05     84s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:05     84s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:05     84s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:05     84s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:05     84s] [NR-eGR] ----------------------------------------------
[05/02 12:36:05     84s] [NR-eGR] Total                3( 0.01%)   ( 0.01%) 
[05/02 12:36:05     84s] [NR-eGR] 
[05/02 12:36:05     84s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1237.08 MB )
[05/02 12:36:05     84s] (I)       total 2D Cap : 297618 = (148832 H, 148786 V)
[05/02 12:36:05     84s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:36:05     84s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/02 12:36:05     84s] (I)       ============= track Assignment ============
[05/02 12:36:05     84s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1237.16 MB )
[05/02 12:36:05     84s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1236.89 MB )
[05/02 12:36:05     84s] (I)       Started Greedy Track Assignment ( Curr Mem: 1236.89 MB )
[05/02 12:36:05     84s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/02 12:36:05     84s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1236.97 MB )
[05/02 12:36:05     84s] (I)       Run Multi-thread track assignment
[05/02 12:36:05     84s] (I)       Finished Greedy Track Assignment ( CPU: 0.06 sec, Real: 0.05 sec, Curr Mem: 1237.83 MB )
[05/02 12:36:05     84s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:36:05     84s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 10284
[05/02 12:36:05     84s] [NR-eGR] METAL2  (2V) length: 3.017630e+04um, number of vias: 14103
[05/02 12:36:05     84s] [NR-eGR] METAL3  (3H) length: 3.472952e+04um, number of vias: 971
[05/02 12:36:05     84s] [NR-eGR] METAL4  (4V) length: 1.041072e+04um, number of vias: 52
[05/02 12:36:05     84s] [NR-eGR] METAL5  (5H) length: 7.339700e+02um, number of vias: 18
[05/02 12:36:05     84s] [NR-eGR] METAL6  (6V) length: 3.868350e+02um, number of vias: 2
[05/02 12:36:05     84s] [NR-eGR] METAL7  (7H) length: 6.992000e+01um, number of vias: 0
[05/02 12:36:05     84s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/02 12:36:05     84s] [NR-eGR] Total length: 7.650726e+04um, number of vias: 25430
[05/02 12:36:05     84s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:36:05     84s] [NR-eGR] Total eGR-routed clock nets wire length: 3.507835e+03um 
[05/02 12:36:05     84s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:36:05     84s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 1205.42 MB )
[05/02 12:36:05     84s] Extraction called for design 'IOTDF' of instances=2829 and nets=3250 using extraction engine 'preRoute' .
[05/02 12:36:05     84s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:36:05     84s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:36:05     84s] PreRoute RC Extraction called for design IOTDF.
[05/02 12:36:05     84s] RC Extraction called in multi-corner(1) mode.
[05/02 12:36:05     84s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:36:05     84s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:36:05     84s] RCMode: PreRoute
[05/02 12:36:05     84s]       RC Corner Indexes            0   
[05/02 12:36:05     84s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:36:05     84s] Resistance Scaling Factor    : 1.00000 
[05/02 12:36:05     84s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:36:05     84s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:36:05     84s] Shrink Factor                : 1.00000
[05/02 12:36:05     84s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:36:05     84s] LayerId::1 widthSet size::1
[05/02 12:36:05     84s] LayerId::2 widthSet size::1
[05/02 12:36:05     84s] LayerId::3 widthSet size::1
[05/02 12:36:05     84s] LayerId::4 widthSet size::1
[05/02 12:36:05     84s] LayerId::5 widthSet size::1
[05/02 12:36:05     84s] LayerId::6 widthSet size::1
[05/02 12:36:05     84s] LayerId::7 widthSet size::1
[05/02 12:36:05     84s] LayerId::8 widthSet size::1
[05/02 12:36:05     84s] Updating RC grid for preRoute extraction ...
[05/02 12:36:05     84s] Initializing multi-corner resistance tables ...
[05/02 12:36:05     84s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1205.453M)
[05/02 12:36:05     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1207.1M
[05/02 12:36:05     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1207.1M
[05/02 12:36:05     84s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1207.3M
[05/02 12:36:05     84s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1207.3M
[05/02 12:36:05     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1207.3M
[05/02 12:36:05     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.054, MEM:1207.3M
[05/02 12:36:05     84s] Starting delay calculation for Setup views
[05/02 12:36:05     84s] #################################################################################
[05/02 12:36:05     84s] # Design Stage: PreRoute
[05/02 12:36:05     84s] # Design Name: IOTDF
[05/02 12:36:05     84s] # Design Mode: 90nm
[05/02 12:36:05     84s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:36:05     84s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:36:05     84s] # Signoff Settings: SI Off 
[05/02 12:36:05     84s] #################################################################################
[05/02 12:36:05     84s] Calculate delays in Single mode...
[05/02 12:36:05     84s] Topological Sorting (REAL = 0:00:00.0, MEM = 1212.4M, InitMEM = 1212.4M)
[05/02 12:36:05     84s] Start delay calculation (fullDC) (1 T). (MEM=1212.4)
[05/02 12:36:05     85s] End AAE Lib Interpolated Model. (MEM=1228.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:36:06     85s] Total number of fetched objects 3243
[05/02 12:36:06     85s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:36:06     85s] End delay calculation. (MEM=1204.9 CPU=0:00:00.6 REAL=0:00:00.0)
[05/02 12:36:06     85s] End delay calculation (fullDC). (MEM=1204.9 CPU=0:00:01.1 REAL=0:00:01.0)
[05/02 12:36:06     85s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1204.9M) ***
[05/02 12:36:06     86s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:01:26 mem=1206.1M)
[05/02 12:36:06     86s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.414  |
|           TNS (ns):|-811.962 |
|    Violating Paths:|   147   |
|          All Paths:|   930   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -1.861   |      8 (8)       |
|   max_tran     |    112 (1334)    |   -9.659   |    112 (1334)    |
|   max_fanout   |      8 (8)       |     -6     |      9 (9)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.604%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 968.6M, totSessionCpu=0:01:26 **
[05/02 12:36:06     86s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/02 12:36:06     86s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/02 12:36:06     86s] ### Creating PhyDesignMc. totSessionCpu=0:01:26 mem=1221.4M
[05/02 12:36:06     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:1221.4M
[05/02 12:36:06     86s] #spOpts: minPadR=1.1 mergeVia=F 
[05/02 12:36:06     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1223.3M
[05/02 12:36:07     86s] OPERPROF:     Starting CMU at level 3, MEM:1223.3M
[05/02 12:36:07     86s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1223.3M
[05/02 12:36:07     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1223.3M
[05/02 12:36:07     86s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1223.3MB).
[05/02 12:36:07     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1223.3M
[05/02 12:36:07     86s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=1223.8M
[05/02 12:36:07     86s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/02 12:36:07     86s] ### Creating PhyDesignMc. totSessionCpu=0:01:26 mem=1223.8M
[05/02 12:36:07     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:1223.8M
[05/02 12:36:07     86s] #spOpts: minPadR=1.1 mergeVia=F 
[05/02 12:36:07     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1223.8M
[05/02 12:36:07     86s] OPERPROF:     Starting CMU at level 3, MEM:1223.8M
[05/02 12:36:07     86s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1223.8M
[05/02 12:36:07     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.052, MEM:1223.8M
[05/02 12:36:07     86s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1223.8MB).
[05/02 12:36:07     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:1223.8M
[05/02 12:36:07     86s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=1223.8M
[05/02 12:36:07     86s] *** Starting optimizing excluded clock nets MEM= 1223.8M) ***
[05/02 12:36:07     86s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1224.0M) ***
[05/02 12:36:07     86s] The useful skew maximum allowed delay is: 0.3
[05/02 12:36:07     86s] Deleting Lib Analyzer.
[05/02 12:36:07     86s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:36:07     86s] ### Creating LA Mngr. totSessionCpu=0:01:27 mem=1219.3M
[05/02 12:36:07     86s] ### Creating LA Mngr, finished. totSessionCpu=0:01:27 mem=1219.3M
[05/02 12:36:07     86s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/02 12:36:07     86s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:26.6/0:06:39.7 (0.2), mem = 1219.3M
[05/02 12:36:07     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19066.1
[05/02 12:36:07     86s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/02 12:36:07     86s] ### Creating PhyDesignMc. totSessionCpu=0:01:27 mem=1219.3M
[05/02 12:36:07     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:1219.3M
[05/02 12:36:07     86s] #spOpts: minPadR=1.1 mergeVia=F 
[05/02 12:36:07     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1219.5M
[05/02 12:36:07     86s] OPERPROF:     Starting CMU at level 3, MEM:1219.5M
[05/02 12:36:07     86s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1219.5M
[05/02 12:36:07     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1219.5M
[05/02 12:36:07     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1219.5MB).
[05/02 12:36:07     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.059, MEM:1219.5M
[05/02 12:36:07     86s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:27 mem=1219.5M
[05/02 12:36:07     86s] 
[05/02 12:36:07     86s] Footprint cell information for calculating maxBufDist
[05/02 12:36:07     86s] *info: There are 16 candidate Buffer cells
[05/02 12:36:07     86s] *info: There are 19 candidate Inverter cells
[05/02 12:36:07     86s] 
[05/02 12:36:08     87s] 
[05/02 12:36:08     87s] Creating Lib Analyzer ...
[05/02 12:36:08     87s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/02 12:36:08     87s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:36:08     87s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[05/02 12:36:08     87s] 
[05/02 12:36:09     88s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:28 mem=1303.2M
[05/02 12:36:09     88s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:28 mem=1303.6M
[05/02 12:36:09     88s] Creating Lib Analyzer, finished. 
[05/02 12:36:09     88s] 
[05/02 12:36:09     88s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[05/02 12:36:10     89s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1324.0M
[05/02 12:36:10     89s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1324.1M
[05/02 12:36:10     89s] 
[05/02 12:36:10     89s] Netlist preparation processing... 
[05/02 12:36:10     89s] Removed 0 instance
[05/02 12:36:10     89s] *info: Marking 0 isolation instances dont touch
[05/02 12:36:10     89s] *info: Marking 0 level shifter instances dont touch
[05/02 12:36:10     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19066.1
[05/02 12:36:10     89s] *** AreaOpt [finish] : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:01:29.6/0:06:42.6 (0.2), mem = 1305.8M
[05/02 12:36:10     89s] Deleting Lib Analyzer.
[05/02 12:36:10     89s] Begin: GigaOpt high fanout net optimization
[05/02 12:36:10     89s] GigaOpt HFN: use maxLocalDensity 1.2
[05/02 12:36:10     89s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/02 12:36:10     89s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:36:10     89s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:29.7/0:06:42.7 (0.2), mem = 1299.5M
[05/02 12:36:10     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19066.2
[05/02 12:36:10     89s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/02 12:36:10     89s] ### Creating PhyDesignMc. totSessionCpu=0:01:30 mem=1299.5M
[05/02 12:36:10     89s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/02 12:36:10     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:1299.5M
[05/02 12:36:10     89s] #spOpts: minPadR=1.1 mergeVia=F 
[05/02 12:36:10     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1299.6M
[05/02 12:36:10     89s] OPERPROF:     Starting CMU at level 3, MEM:1299.6M
[05/02 12:36:10     89s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1299.6M
[05/02 12:36:10     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:1299.6M
[05/02 12:36:10     89s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1299.6MB).
[05/02 12:36:10     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1299.6M
[05/02 12:36:10     89s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:30 mem=1299.6M
[05/02 12:36:10     89s] 
[05/02 12:36:10     89s] Creating Lib Analyzer ...
[05/02 12:36:10     89s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/02 12:36:10     89s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:36:10     89s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[05/02 12:36:10     89s] 
[05/02 12:36:11     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=1303.7M
[05/02 12:36:11     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=1303.7M
[05/02 12:36:11     90s] Creating Lib Analyzer, finished. 
[05/02 12:36:11     90s] 
[05/02 12:36:11     90s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[05/02 12:36:14     93s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:36:14     93s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19066.2
[05/02 12:36:14     93s] *** DrvOpt [finish] : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:01:33.4/0:06:46.4 (0.2), mem = 1305.7M
[05/02 12:36:14     93s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/02 12:36:14     93s] End: GigaOpt high fanout net optimization
[05/02 12:36:14     93s] Begin: GigaOpt DRV Optimization
[05/02 12:36:14     93s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/02 12:36:14     93s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:36:14     93s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:33.4/0:06:46.4 (0.2), mem = 1305.7M
[05/02 12:36:14     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19066.3
[05/02 12:36:14     93s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/02 12:36:14     93s] ### Creating PhyDesignMc. totSessionCpu=0:01:33 mem=1305.7M
[05/02 12:36:14     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:1305.7M
[05/02 12:36:14     93s] #spOpts: minPadR=1.1 mergeVia=F 
[05/02 12:36:14     93s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1305.7M
[05/02 12:36:14     93s] OPERPROF:     Starting CMU at level 3, MEM:1305.7M
[05/02 12:36:14     93s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1305.7M
[05/02 12:36:14     93s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1305.7M
[05/02 12:36:14     93s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1305.7MB).
[05/02 12:36:14     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.059, MEM:1305.7M
[05/02 12:36:14     93s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=1305.7M
[05/02 12:36:14     93s] 
[05/02 12:36:14     93s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[05/02 12:36:16     95s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1325.1M
[05/02 12:36:16     95s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1325.1M
[05/02 12:36:16     95s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:36:16     95s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/02 12:36:16     95s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:36:16     95s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/02 12:36:16     95s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:36:16     96s] Info: violation cost 8064.877930 (cap = 40.045254, tran = 8016.033203, len = 0.000000, fanout load = 4.800000, fanout count = 4.000000, glitch 0.000000)
[05/02 12:36:16     96s] |   120|  1399|    -9.96|    12|    12|    -1.91|     8|     8|     0|     0|    -7.41|  -811.96|       0|       0|       0|  68.60|          |         |
[05/02 12:36:17     97s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:36:17     97s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.07|  -277.38|      20|       0|      20|  69.14| 0:00:01.0|  1379.0M|
[05/02 12:36:17     97s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:36:17     97s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.07|  -277.38|       0|       0|       0|  69.14| 0:00:00.0|  1379.0M|
[05/02 12:36:17     97s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:36:17     97s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:36:17     97s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:36:17     97s] **** End NDR-Layer Usage Statistics ****
[05/02 12:36:17     97s] 
[05/02 12:36:17     97s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1379.0M) ***
[05/02 12:36:17     97s] 
[05/02 12:36:17     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19066.3
[05/02 12:36:17     97s] *** DrvOpt [finish] : cpu/real = 0:00:03.6/0:00:03.6 (1.0), totSession cpu/real = 0:01:37.0/0:06:50.1 (0.2), mem = 1319.0M
[05/02 12:36:17     97s] End: GigaOpt DRV Optimization
[05/02 12:36:17     97s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/02 12:36:17     97s] **optDesign ... cpu = 0:00:15, real = 0:00:15, mem = 1046.7M, totSessionCpu=0:01:37 **
[05/02 12:36:17     97s] 
[05/02 12:36:17     97s] Active setup views:
[05/02 12:36:17     97s]  av_func_mode
[05/02 12:36:17     97s]   Dominating endpoints: 0
[05/02 12:36:17     97s]   Dominating TNS: -0.000
[05/02 12:36:17     97s] 
[05/02 12:36:17     97s] Deleting Lib Analyzer.
[05/02 12:36:17     97s] Begin: GigaOpt Global Optimization
[05/02 12:36:17     97s] *info: use new DP (enabled)
[05/02 12:36:17     97s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/02 12:36:17     97s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:36:17     97s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:37.1/0:06:50.1 (0.2), mem = 1314.1M
[05/02 12:36:17     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19066.4
[05/02 12:36:17     97s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/02 12:36:17     97s] ### Creating PhyDesignMc. totSessionCpu=0:01:37 mem=1314.1M
[05/02 12:36:17     97s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/02 12:36:17     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:1314.1M
[05/02 12:36:17     97s] #spOpts: minPadR=1.1 mergeVia=F 
[05/02 12:36:17     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1314.1M
[05/02 12:36:17     97s] OPERPROF:     Starting CMU at level 3, MEM:1314.1M
[05/02 12:36:17     97s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1314.1M
[05/02 12:36:17     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.066, MEM:1314.1M
[05/02 12:36:17     97s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1314.1MB).
[05/02 12:36:17     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:1314.1M
[05/02 12:36:17     97s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=1314.1M
[05/02 12:36:17     97s] 
[05/02 12:36:17     97s] Creating Lib Analyzer ...
[05/02 12:36:17     97s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/02 12:36:17     97s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:36:17     97s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[05/02 12:36:17     97s] 
[05/02 12:36:19     98s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:38 mem=1318.3M
[05/02 12:36:19     98s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:38 mem=1318.3M
[05/02 12:36:19     98s] Creating Lib Analyzer, finished. 
[05/02 12:36:19     98s] 
[05/02 12:36:19     98s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[05/02 12:36:24    104s] *info: 1 clock net excluded
[05/02 12:36:24    104s] *info: 2 special nets excluded.
[05/02 12:36:24    104s] *info: 13 no-driver nets excluded.
[05/02 12:36:26    105s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1345.7M
[05/02 12:36:26    105s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1345.8M
[05/02 12:36:26    106s] ** GigaOpt Global Opt WNS Slack -3.067  TNS Slack -277.375 
[05/02 12:36:26    106s] +--------+--------+----------+------------+--------+------------+---------+--------------------------+
[05/02 12:36:26    106s] |  WNS   |  TNS   | Density  |    Real    |  Mem   | Worst View |Pathgroup|        End Point         |
[05/02 12:36:26    106s] +--------+--------+----------+------------+--------+------------+---------+--------------------------+
[05/02 12:36:26    106s] |  -3.067|-277.375|    69.14%|   0:00:00.0| 1347.0M|av_func_mode|  default| sum_reg[130]/D           |
[05/02 12:36:27    106s] |  -2.630|-202.961|    70.03%|   0:00:01.0| 1392.5M|av_func_mode|  default| sum_reg[130]/D           |
[05/02 12:36:27    107s] |  -2.630|-197.468|    70.07%|   0:00:00.0| 1394.2M|av_func_mode|  default| sum_reg[130]/D           |
[05/02 12:36:28    107s] |  -2.630|-197.468|    70.07%|   0:00:01.0| 1394.3M|av_func_mode|  default| sum_reg[130]/D           |
[05/02 12:36:28    107s] |  -1.770| -22.905|    70.24%|   0:00:00.0| 1394.3M|av_func_mode|  default| iot_out_reg[127]/D       |
[05/02 12:36:28    108s] |  -1.504| -17.343|    70.36%|   0:00:00.0| 1396.2M|av_func_mode|  default| iot_out_reg[127]/D       |
[05/02 12:36:28    108s] |  -1.504| -17.343|    70.36%|   0:00:00.0| 1396.3M|av_func_mode|  default| iot_out_reg[127]/D       |
[05/02 12:36:28    108s] |  -1.504| -17.343|    70.36%|   0:00:00.0| 1396.3M|av_func_mode|  default| iot_out_reg[127]/D       |
[05/02 12:36:29    108s] |  -0.168|  -0.299|    70.36%|   0:00:01.0| 1396.3M|av_func_mode|  default| iot_out_reg[127]/D       |
[05/02 12:36:29    108s] |  -0.122|  -0.174|    70.38%|   0:00:00.0| 1396.3M|av_func_mode|  default| iot_out_reg[127]/D       |
[05/02 12:36:29    108s] |  -0.122|  -0.174|    70.38%|   0:00:00.0| 1396.3M|av_func_mode|  default| iot_out_reg[127]/D       |
[05/02 12:36:29    108s] |  -0.122|  -0.174|    70.38%|   0:00:00.0| 1396.3M|av_func_mode|  default| iot_out_reg[127]/D       |
[05/02 12:36:29    108s] |   0.000|   0.000|    70.38%|   0:00:00.0| 1396.3M|          NA|       NA| NA                       |
[05/02 12:36:29    108s] +--------+--------+----------+------------+--------+------------+---------+--------------------------+
[05/02 12:36:29    108s] 
[05/02 12:36:29    108s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=1395.5M) ***
[05/02 12:36:29    108s] 
[05/02 12:36:29    108s] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=1395.5M) ***
[05/02 12:36:29    108s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:36:29    108s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:36:29    108s] **** End NDR-Layer Usage Statistics ****
[05/02 12:36:29    108s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/02 12:36:29    108s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19066.4
[05/02 12:36:29    108s] *** SetupOpt [finish] : cpu/real = 0:00:11.5/0:00:11.5 (1.0), totSession cpu/real = 0:01:48.6/0:07:01.6 (0.3), mem = 1325.4M
[05/02 12:36:29    108s] End: GigaOpt Global Optimization
[05/02 12:36:29    108s] *** Timing Is met
[05/02 12:36:29    108s] *** Check timing (0:00:00.0)
[05/02 12:36:29    108s] Deleting Lib Analyzer.
[05/02 12:36:29    108s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/02 12:36:29    108s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:36:29    108s] ### Creating LA Mngr. totSessionCpu=0:01:49 mem=1317.8M
[05/02 12:36:29    108s] ### Creating LA Mngr, finished. totSessionCpu=0:01:49 mem=1317.8M
[05/02 12:36:29    108s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/02 12:36:29    108s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1317.9M
[05/02 12:36:29    108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.065, MEM:1317.9M
[05/02 12:36:29    108s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/02 12:36:29    108s] ### Creating PhyDesignMc. totSessionCpu=0:01:49 mem=1337.0M
[05/02 12:36:29    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:1337.0M
[05/02 12:36:29    108s] #spOpts: minPadR=1.1 mergeVia=F 
[05/02 12:36:29    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1337.0M
[05/02 12:36:29    108s] OPERPROF:     Starting CMU at level 3, MEM:1337.0M
[05/02 12:36:29    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1337.0M
[05/02 12:36:29    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:1337.0M
[05/02 12:36:29    108s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1337.0MB).
[05/02 12:36:29    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:1337.0M
[05/02 12:36:29    108s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:49 mem=1337.0M
[05/02 12:36:29    108s] Begin: Area Reclaim Optimization
[05/02 12:36:29    108s] 
[05/02 12:36:29    108s] Creating Lib Analyzer ...
[05/02 12:36:29    108s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/02 12:36:29    108s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:36:29    108s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[05/02 12:36:29    108s] 
[05/02 12:36:30    110s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:50 mem=1341.2M
[05/02 12:36:30    110s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:50 mem=1341.2M
[05/02 12:36:30    110s] Creating Lib Analyzer, finished. 
[05/02 12:36:30    110s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:50.0/0:07:03.1 (0.3), mem = 1341.2M
[05/02 12:36:30    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19066.5
[05/02 12:36:30    110s] 
[05/02 12:36:30    110s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[05/02 12:36:31    110s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1341.2M
[05/02 12:36:31    110s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1341.2M
[05/02 12:36:31    110s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.38
[05/02 12:36:31    110s] +----------+---------+--------+--------+------------+--------+
[05/02 12:36:31    110s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/02 12:36:31    110s] +----------+---------+--------+--------+------------+--------+
[05/02 12:36:31    110s] |    70.38%|        -|   0.000|   0.000|   0:00:00.0| 1341.2M|
[05/02 12:36:31    110s] #optDebug: <stH: 3.6900 MiSeL: 72.9435>
[05/02 12:36:31    111s] |    70.38%|        0|   0.000|   0.000|   0:00:00.0| 1342.1M|
[05/02 12:36:32    111s] |    69.62%|       41|   0.000|   0.000|   0:00:01.0| 1380.5M|
[05/02 12:36:33    112s] |    69.29%|       68|   0.000|   0.000|   0:00:01.0| 1380.6M|
[05/02 12:36:33    112s] |    69.28%|        1|   0.000|   0.000|   0:00:00.0| 1380.6M|
[05/02 12:36:33    112s] |    69.28%|        0|   0.000|   0.000|   0:00:00.0| 1380.6M|
[05/02 12:36:33    112s] #optDebug: <stH: 3.6900 MiSeL: 72.9435>
[05/02 12:36:33    112s] |    69.28%|        0|   0.000|   0.000|   0:00:00.0| 1380.6M|
[05/02 12:36:33    112s] +----------+---------+--------+--------+------------+--------+
[05/02 12:36:33    112s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.28
[05/02 12:36:33    112s] 
[05/02 12:36:33    112s] ** Summary: Restruct = 0 Buffer Deletion = 36 Declone = 5 Resize = 69 **
[05/02 12:36:33    112s] --------------------------------------------------------------
[05/02 12:36:33    112s] |                                   | Total     | Sequential |
[05/02 12:36:33    112s] --------------------------------------------------------------
[05/02 12:36:33    112s] | Num insts resized                 |      69  |       1    |
[05/02 12:36:33    112s] | Num insts undone                  |       0  |       0    |
[05/02 12:36:33    112s] | Num insts Downsized               |      69  |       1    |
[05/02 12:36:33    112s] | Num insts Samesized               |       0  |       0    |
[05/02 12:36:33    112s] | Num insts Upsized                 |       0  |       0    |
[05/02 12:36:33    112s] | Num multiple commits+uncommits    |       0  |       -    |
[05/02 12:36:33    112s] --------------------------------------------------------------
[05/02 12:36:33    112s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:36:33    112s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:36:33    112s] **** End NDR-Layer Usage Statistics ****
[05/02 12:36:33    112s] End: Core Area Reclaim Optimization (cpu = 0:00:03.8) (real = 0:00:04.0) **
[05/02 12:36:33    112s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19066.5
[05/02 12:36:33    112s] *** AreaOpt [finish] : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:01:52.6/0:07:05.6 (0.3), mem = 1379.8M
[05/02 12:36:33    112s] Executing incremental physical updates
[05/02 12:36:33    112s] Executing incremental physical updates
[05/02 12:36:33    112s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1322.44M, totSessionCpu=0:01:53).
[05/02 12:36:33    112s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1322.4M
[05/02 12:36:33    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.065, MEM:1322.4M
[05/02 12:36:33    112s] **INFO: Flow update: Design is easy to close.
[05/02 12:36:33    112s] 
[05/02 12:36:33    112s] *** Start incrementalPlace ***
[05/02 12:36:33    112s] User Input Parameters:
[05/02 12:36:33    112s] - Congestion Driven    : On
[05/02 12:36:33    112s] - Timing Driven        : On
[05/02 12:36:33    112s] - Area-Violation Based : On
[05/02 12:36:33    112s] - Start Rollback Level : -5
[05/02 12:36:33    112s] - Legalized            : On
[05/02 12:36:33    112s] - Window Based         : Off
[05/02 12:36:33    112s] - eDen incr mode       : Off
[05/02 12:36:33    112s] 
[05/02 12:36:33    112s] no activity file in design. spp won't run.
[05/02 12:36:33    112s] Collecting buffer chain nets ...
[05/02 12:36:33    112s] No Views given, use default active views for adaptive view pruning
[05/02 12:36:33    112s] SKP will enable view:
[05/02 12:36:33    112s]   av_func_mode
[05/02 12:36:33    112s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1321.8M
[05/02 12:36:33    112s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.004, MEM:1321.8M
[05/02 12:36:33    112s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1321.8M
[05/02 12:36:33    112s] Starting Early Global Route congestion estimation: mem = 1321.8M
[05/02 12:36:33    112s] (I)       Started Loading and Dumping File ( Curr Mem: 1321.75 MB )
[05/02 12:36:33    112s] (I)       Reading DB...
[05/02 12:36:33    112s] (I)       Read data from FE... (mem=1348.2M)
[05/02 12:36:33    112s] (I)       Read nodes and places... (mem=1348.2M)
[05/02 12:36:33    112s] (I)       Done Read nodes and places (cpu=0.010s, mem=1348.2M)
[05/02 12:36:33    112s] (I)       Read nets... (mem=1348.2M)
[05/02 12:36:33    112s] (I)       Done Read nets (cpu=0.010s, mem=1348.2M)
[05/02 12:36:33    112s] (I)       Done Read data from FE (cpu=0.020s, mem=1348.2M)
[05/02 12:36:33    112s] (I)       before initializing RouteDB syMemory usage = 1323.5 MB
[05/02 12:36:33    112s] (I)       Honor MSV route constraint: false
[05/02 12:36:33    112s] (I)       Maximum routing layer  : 127
[05/02 12:36:33    112s] (I)       Minimum routing layer  : 2
[05/02 12:36:33    112s] (I)       Supply scale factor H  : 1.00
[05/02 12:36:33    112s] (I)       Supply scale factor V  : 1.00
[05/02 12:36:33    112s] (I)       Tracks used by clock wire: 0
[05/02 12:36:33    112s] (I)       Reverse direction      : 
[05/02 12:36:33    112s] (I)       Honor partition pin guides: true
[05/02 12:36:33    112s] (I)       Route selected nets only: false
[05/02 12:36:33    112s] (I)       Route secondary PG pins: false
[05/02 12:36:33    112s] (I)       Second PG max fanout   : 2147483647
[05/02 12:36:33    112s] (I)       Apply function for special wires: true
[05/02 12:36:33    112s] (I)       Layer by layer blockage reading: true
[05/02 12:36:33    112s] (I)       Offset calculation fix : true
[05/02 12:36:33    112s] (I)       Route stripe layer range: 
[05/02 12:36:33    112s] (I)       Honor partition fences : 
[05/02 12:36:33    112s] (I)       Honor partition pin    : 
[05/02 12:36:33    112s] (I)       Honor partition fences with feedthrough: 
[05/02 12:36:33    112s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:36:33    112s] (I)       build grid graph
[05/02 12:36:33    112s] (I)       build grid graph start
[05/02 12:36:33    112s] [NR-eGR] Track table information for default rule: 
[05/02 12:36:33    112s] [NR-eGR] METAL1 has no routable track
[05/02 12:36:33    112s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:36:33    112s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:36:33    112s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:36:33    112s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:36:33    112s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:36:33    112s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:36:33    112s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:36:33    112s] (I)       build grid graph end
[05/02 12:36:33    112s] (I)       ===========================================================================
[05/02 12:36:33    112s] (I)       == Report All Rule Vias ==
[05/02 12:36:33    112s] (I)       ===========================================================================
[05/02 12:36:33    112s] (I)        Via Rule : (Default)
[05/02 12:36:33    112s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:36:33    112s] (I)       ---------------------------------------------------------------------------
[05/02 12:36:33    112s] (I)        1    4 : VIA12_XR                   35 : VIA12_2CUT_E             
[05/02 12:36:33    112s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:36:33    112s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:36:33    112s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:36:33    112s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:36:33    112s] (I)        6   22 : VIA67_V                    55 : VIA67_2CUT_E             
[05/02 12:36:33    112s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:36:33    112s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:36:33    112s] (I)       ===========================================================================
[05/02 12:36:33    112s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1323.54 MB )
[05/02 12:36:33    112s] (I)       Num PG vias on layer 1 : 0
[05/02 12:36:33    112s] (I)       Num PG vias on layer 2 : 0
[05/02 12:36:33    112s] (I)       Num PG vias on layer 3 : 0
[05/02 12:36:33    112s] (I)       Num PG vias on layer 4 : 0
[05/02 12:36:33    112s] (I)       Num PG vias on layer 5 : 0
[05/02 12:36:33    112s] (I)       Num PG vias on layer 6 : 0
[05/02 12:36:33    112s] (I)       Num PG vias on layer 7 : 0
[05/02 12:36:33    112s] (I)       Num PG vias on layer 8 : 0
[05/02 12:36:33    112s] [NR-eGR] Read 644 PG shapes
[05/02 12:36:33    112s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.54 MB )
[05/02 12:36:33    112s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:36:33    112s] [NR-eGR] #Instance Blockages : 0
[05/02 12:36:33    112s] [NR-eGR] #PG Blockages       : 644
[05/02 12:36:33    112s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:36:33    112s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:36:33    112s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:36:33    112s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/02 12:36:33    112s] (I)       readDataFromPlaceDB
[05/02 12:36:33    112s] (I)       Read net information..
[05/02 12:36:33    112s] [NR-eGR] Read numTotalNets=3256  numIgnoredNets=0
[05/02 12:36:33    112s] (I)       Read testcase time = 0.000 seconds
[05/02 12:36:33    112s] 
[05/02 12:36:33    112s] (I)       early_global_route_priority property id does not exist.
[05/02 12:36:33    112s] (I)       Start initializing grid graph
[05/02 12:36:33    112s] (I)       End initializing grid graph
[05/02 12:36:33    112s] (I)       Model blockages into capacity
[05/02 12:36:33    112s] (I)       Read Num Blocks=644  Num Prerouted Wires=0  Num CS=0
[05/02 12:36:33    112s] (I)       Started Modeling ( Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Started Modeling Layer 1 ( Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Started Modeling Layer 2 ( Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 0
[05/02 12:36:33    112s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Started Modeling Layer 3 ( Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 0
[05/02 12:36:33    112s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Started Modeling Layer 4 ( Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 0
[05/02 12:36:33    112s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Started Modeling Layer 5 ( Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[05/02 12:36:33    112s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Started Modeling Layer 6 ( Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[05/02 12:36:33    112s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Started Modeling Layer 7 ( Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:36:33    112s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Started Modeling Layer 8 ( Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:36:33    112s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1324.08 MB )
[05/02 12:36:33    112s] (I)       Number of ignored nets = 0
[05/02 12:36:33    112s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:36:33    112s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:36:33    112s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:36:33    112s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:36:33    112s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:36:33    112s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:36:33    112s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:36:33    112s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:36:33    112s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:36:33    112s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:36:33    112s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1324.1 MB
[05/02 12:36:33    112s] (I)       Ndr track 0 does not exist
[05/02 12:36:33    112s] (I)       Layer1  viaCost=200.00
[05/02 12:36:33    112s] (I)       Layer2  viaCost=200.00
[05/02 12:36:33    112s] (I)       Layer3  viaCost=200.00
[05/02 12:36:33    112s] (I)       Layer4  viaCost=200.00
[05/02 12:36:33    112s] (I)       Layer5  viaCost=200.00
[05/02 12:36:33    112s] (I)       Layer6  viaCost=200.00
[05/02 12:36:33    112s] (I)       Layer7  viaCost=200.00
[05/02 12:36:33    112s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:36:33    112s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:36:33    112s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:36:33    112s] (I)       Site width          :   920  (dbu)
[05/02 12:36:33    112s] (I)       Row height          :  7380  (dbu)
[05/02 12:36:33    112s] (I)       GCell width         :  7380  (dbu)
[05/02 12:36:33    112s] (I)       GCell height        :  7380  (dbu)
[05/02 12:36:33    112s] (I)       Grid                :    75    75     8
[05/02 12:36:33    112s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:36:33    112s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/02 12:36:33    112s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/02 12:36:33    112s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:36:33    112s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:36:33    112s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:36:33    112s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:36:33    112s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:36:33    112s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/02 12:36:33    112s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:36:33    112s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:36:33    112s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:36:33    112s] (I)       --------------------------------------------------------
[05/02 12:36:33    112s] 
[05/02 12:36:33    112s] [NR-eGR] ============ Routing rule table ============
[05/02 12:36:33    112s] [NR-eGR] Rule id: 0  Nets: 3256 
[05/02 12:36:33    112s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:36:33    112s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:36:33    112s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:36:33    112s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:36:33    112s] [NR-eGR] ========================================
[05/02 12:36:33    112s] [NR-eGR] 
[05/02 12:36:33    112s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:36:33    112s] (I)       blocked tracks on layer2 : = 1180 / 44925 (2.63%)
[05/02 12:36:33    112s] (I)       blocked tracks on layer3 : = 356 / 50250 (0.71%)
[05/02 12:36:33    112s] (I)       blocked tracks on layer4 : = 3536 / 44925 (7.87%)
[05/02 12:36:33    112s] (I)       blocked tracks on layer5 : = 1632 / 50250 (3.25%)
[05/02 12:36:33    112s] (I)       blocked tracks on layer6 : = 0 / 44925 (0.00%)
[05/02 12:36:33    112s] (I)       blocked tracks on layer7 : = 0 / 50250 (0.00%)
[05/02 12:36:33    112s] (I)       blocked tracks on layer8 : = 0 / 17925 (0.00%)
[05/02 12:36:33    112s] (I)       After initializing earlyGlobalRoute syMemory usage = 1324.4 MB
[05/02 12:36:33    112s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1324.45 MB )
[05/02 12:36:33    112s] (I)       Started Global Routing ( Curr Mem: 1323.11 MB )
[05/02 12:36:33    112s] (I)       ============= Initialization =============
[05/02 12:36:33    112s] (I)       totalPins=10452  totalGlobalPin=9883 (94.56%)
[05/02 12:36:33    112s] (I)       Started Build MST ( Curr Mem: 1323.11 MB )
[05/02 12:36:33    112s] (I)       Generate topology with single threads
[05/02 12:36:33    112s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1323.14 MB )
[05/02 12:36:33    112s] (I)       total 2D Cap : 297422 = (148770 H, 148652 V)
[05/02 12:36:33    112s] [NR-eGR] Layer group 1: route 3256 net(s) in layer range [2, 8]
[05/02 12:36:33    112s] (I)       ============  Phase 1a Route ============
[05/02 12:36:33    112s] (I)       Started Phase 1a ( Curr Mem: 1323.44 MB )
[05/02 12:36:33    112s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.44 MB )
[05/02 12:36:33    112s] (I)       Usage: 19525 = (9254 H, 10271 V) = (6.22% H, 6.91% V) = (3.415e+04um H, 3.790e+04um V)
[05/02 12:36:33    112s] (I)       
[05/02 12:36:33    112s] (I)       ============  Phase 1b Route ============
[05/02 12:36:33    112s] (I)       Usage: 19525 = (9254 H, 10271 V) = (6.22% H, 6.91% V) = (3.415e+04um H, 3.790e+04um V)
[05/02 12:36:33    112s] (I)       
[05/02 12:36:33    112s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.204725e+04um
[05/02 12:36:33    112s] (I)       ============  Phase 1c Route ============
[05/02 12:36:33    112s] (I)       Usage: 19525 = (9254 H, 10271 V) = (6.22% H, 6.91% V) = (3.415e+04um H, 3.790e+04um V)
[05/02 12:36:33    112s] (I)       
[05/02 12:36:33    112s] (I)       ============  Phase 1d Route ============
[05/02 12:36:33    112s] (I)       Usage: 19525 = (9254 H, 10271 V) = (6.22% H, 6.91% V) = (3.415e+04um H, 3.790e+04um V)
[05/02 12:36:33    112s] (I)       
[05/02 12:36:33    112s] (I)       ============  Phase 1e Route ============
[05/02 12:36:33    112s] (I)       Started Phase 1e ( Curr Mem: 1323.44 MB )
[05/02 12:36:33    112s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1323.44 MB )
[05/02 12:36:33    112s] (I)       Usage: 19525 = (9254 H, 10271 V) = (6.22% H, 6.91% V) = (3.415e+04um H, 3.790e+04um V)
[05/02 12:36:33    112s] (I)       
[05/02 12:36:33    112s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.204725e+04um
[05/02 12:36:33    112s] [NR-eGR] 
[05/02 12:36:33    112s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1323.71 MB )
[05/02 12:36:33    112s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:36:33    112s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1323.71 MB )
[05/02 12:36:33    112s] (I)       ============  Phase 1l Route ============
[05/02 12:36:33    112s] (I)       
[05/02 12:36:33    112s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/02 12:36:33    112s] [NR-eGR]                        OverCon            
[05/02 12:36:33    112s] [NR-eGR]                         #Gcell     %Gcell
[05/02 12:36:33    112s] [NR-eGR]       Layer                (1)    OverCon 
[05/02 12:36:33    112s] [NR-eGR] ----------------------------------------------
[05/02 12:36:33    112s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:33    112s] [NR-eGR]  METAL2  (2)         1( 0.02%)   ( 0.02%) 
[05/02 12:36:33    112s] [NR-eGR]  METAL3  (3)         1( 0.02%)   ( 0.02%) 
[05/02 12:36:33    112s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:33    112s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:33    112s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:33    112s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:33    112s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:33    112s] [NR-eGR] ----------------------------------------------
[05/02 12:36:33    112s] [NR-eGR] Total                2( 0.01%)   ( 0.01%) 
[05/02 12:36:33    112s] [NR-eGR] 
[05/02 12:36:33    112s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1323.71 MB )
[05/02 12:36:33    112s] (I)       total 2D Cap : 297618 = (148832 H, 148786 V)
[05/02 12:36:33    112s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:36:33    112s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/02 12:36:33    112s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1323.8M
[05/02 12:36:33    112s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.061, MEM:1323.8M
[05/02 12:36:33    112s] OPERPROF: Starting HotSpotCal at level 1, MEM:1323.8M
[05/02 12:36:33    112s] [hotspot] +------------+---------------+---------------+
[05/02 12:36:33    112s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:36:33    112s] [hotspot] +------------+---------------+---------------+
[05/02 12:36:33    112s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:36:33    112s] [hotspot] +------------+---------------+---------------+
[05/02 12:36:33    112s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:36:33    112s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:36:33    112s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.001, MEM:1323.8M
[05/02 12:36:33    112s] 
[05/02 12:36:33    112s] === incrementalPlace Internal Loop 1 ===
[05/02 12:36:33    112s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/02 12:36:33    112s] OPERPROF: Starting IPInitSPData at level 1, MEM:1323.8M
[05/02 12:36:33    112s] #spOpts: minPadR=1.1 
[05/02 12:36:33    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1323.8M
[05/02 12:36:33    113s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:1323.8M
[05/02 12:36:33    113s] OPERPROF:   Starting post-place ADS at level 2, MEM:1323.8M
[05/02 12:36:33    113s] ADSU 0.693 -> 0.693. GS 29.520
[05/02 12:36:33    113s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.010, REAL:0.007, MEM:1323.8M
[05/02 12:36:33    113s] OPERPROF:   Starting spMPad at level 2, MEM:1323.8M
[05/02 12:36:33    113s] OPERPROF:     Starting spContextMPad at level 3, MEM:1323.8M
[05/02 12:36:33    113s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1323.8M
[05/02 12:36:33    113s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.001, MEM:1323.8M
[05/02 12:36:33    113s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1323.8M
[05/02 12:36:33    113s] no activity file in design. spp won't run.
[05/02 12:36:33    113s] [spp] 0
[05/02 12:36:33    113s] [adp] 0:1:1:3
[05/02 12:36:33    113s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.001, MEM:1323.8M
[05/02 12:36:33    113s] SP #FI/SF FL/PI 0/0 2848/0
[05/02 12:36:33    113s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.070, REAL:0.073, MEM:1323.8M
[05/02 12:36:33    113s] PP off. flexM 0
[05/02 12:36:33    113s] OPERPROF: Starting CDPad at level 1, MEM:1323.8M
[05/02 12:36:33    113s] 3DP is on.
[05/02 12:36:33    113s] 3DP OF M2 0.000, M4 0.000. Diff 0
[05/02 12:36:33    113s] design sh 0.135.
[05/02 12:36:33    113s] design sh 0.135.
[05/02 12:36:33    113s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/02 12:36:33    113s] design sh 0.135.
[05/02 12:36:33    113s] CDPadU 0.897 -> 0.770. R=0.693, N=2848, GS=3.690
[05/02 12:36:33    113s] OPERPROF: Finished CDPad at level 1, CPU:0.030, REAL:0.032, MEM:1324.7M
[05/02 12:36:33    113s] OPERPROF: Starting InitSKP at level 1, MEM:1324.7M
[05/02 12:36:33    113s] no activity file in design. spp won't run.
[05/02 12:36:34    113s] no activity file in design. spp won't run.
[05/02 12:36:34    113s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:01.0)***
[05/02 12:36:34    113s] OPERPROF: Finished InitSKP at level 1, CPU:0.500, REAL:0.502, MEM:1331.4M
[05/02 12:36:34    113s] NP #FI/FS/SF FL/PI: 0/0/0 2848/0
[05/02 12:36:34    113s] no activity file in design. spp won't run.
[05/02 12:36:34    113s] 
[05/02 12:36:34    113s] AB Est...
[05/02 12:36:34    113s] OPERPROF: Starting npPlace at level 1, MEM:1333.0M
[05/02 12:36:34    113s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.011, MEM:1336.0M
[05/02 12:36:34    113s] Iteration  4: Skipped, with CDP Off
[05/02 12:36:34    113s] OPERPROF: Starting npPlace at level 1, MEM:1336.2M
[05/02 12:36:34    113s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[05/02 12:36:34    113s] No instances found in the vector
[05/02 12:36:34    113s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1336.5M, DRC: 0)
[05/02 12:36:34    113s] 0 (out of 0) MH cells were successfully legalized.
[05/02 12:36:35    114s] Iteration  5: Total net bbox = 4.708e+04 (2.26e+04 2.45e+04)
[05/02 12:36:35    114s]               Est.  stn bbox = 5.884e+04 (2.84e+04 3.04e+04)
[05/02 12:36:35    114s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1315.2M
[05/02 12:36:35    114s] OPERPROF: Finished npPlace at level 1, CPU:1.370, REAL:1.364, MEM:1309.6M
[05/02 12:36:35    115s] no activity file in design. spp won't run.
[05/02 12:36:35    115s] NP #FI/FS/SF FL/PI: 0/0/0 2848/0
[05/02 12:36:35    115s] no activity file in design. spp won't run.
[05/02 12:36:35    115s] OPERPROF: Starting npPlace at level 1, MEM:1307.4M
[05/02 12:36:35    115s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[05/02 12:36:35    115s] No instances found in the vector
[05/02 12:36:35    115s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1308.0M, DRC: 0)
[05/02 12:36:35    115s] 0 (out of 0) MH cells were successfully legalized.
[05/02 12:36:37    116s] Iteration  6: Total net bbox = 4.943e+04 (2.41e+04 2.54e+04)
[05/02 12:36:37    116s]               Est.  stn bbox = 6.179e+04 (3.02e+04 3.16e+04)
[05/02 12:36:37    116s]               cpu = 0:00:01.6 real = 0:00:02.0 mem = 1315.2M
[05/02 12:36:37    116s] OPERPROF: Finished npPlace at level 1, CPU:1.570, REAL:1.558, MEM:1309.6M
[05/02 12:36:37    116s] no activity file in design. spp won't run.
[05/02 12:36:37    116s] NP #FI/FS/SF FL/PI: 0/0/0 2848/0
[05/02 12:36:37    116s] no activity file in design. spp won't run.
[05/02 12:36:37    116s] OPERPROF: Starting npPlace at level 1, MEM:1309.7M
[05/02 12:36:37    116s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/02 12:36:37    116s] No instances found in the vector
[05/02 12:36:37    116s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1309.7M, DRC: 0)
[05/02 12:36:37    116s] 0 (out of 0) MH cells were successfully legalized.
[05/02 12:36:39    118s] Iteration  7: Total net bbox = 5.008e+04 (2.44e+04 2.57e+04)
[05/02 12:36:39    118s]               Est.  stn bbox = 6.245e+04 (3.06e+04 3.19e+04)
[05/02 12:36:39    118s]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 1314.5M
[05/02 12:36:39    118s] OPERPROF: Finished npPlace at level 1, CPU:1.750, REAL:1.744, MEM:1310.8M
[05/02 12:36:39    118s] no activity file in design. spp won't run.
[05/02 12:36:39    118s] NP #FI/FS/SF FL/PI: 0/0/0 2848/0
[05/02 12:36:39    118s] no activity file in design. spp won't run.
[05/02 12:36:39    118s] OPERPROF: Starting npPlace at level 1, MEM:1310.9M
[05/02 12:36:39    118s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/02 12:36:39    118s] No instances found in the vector
[05/02 12:36:39    118s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1310.9M, DRC: 0)
[05/02 12:36:39    118s] 0 (out of 0) MH cells were successfully legalized.
[05/02 12:36:42    121s] Iteration  8: Total net bbox = 5.515e+04 (2.70e+04 2.82e+04)
[05/02 12:36:42    121s]               Est.  stn bbox = 6.762e+04 (3.32e+04 3.44e+04)
[05/02 12:36:42    121s]               cpu = 0:00:03.2 real = 0:00:03.0 mem = 1314.2M
[05/02 12:36:42    121s] OPERPROF: Finished npPlace at level 1, CPU:3.160, REAL:3.145, MEM:1311.8M
[05/02 12:36:42    121s] no activity file in design. spp won't run.
[05/02 12:36:42    121s] NP #FI/FS/SF FL/PI: 0/0/0 2848/0
[05/02 12:36:42    121s] no activity file in design. spp won't run.
[05/02 12:36:42    121s] OPERPROF: Starting npPlace at level 1, MEM:1311.9M
[05/02 12:36:42    121s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/02 12:36:42    121s] No instances found in the vector
[05/02 12:36:42    121s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1311.9M, DRC: 0)
[05/02 12:36:42    121s] 0 (out of 0) MH cells were successfully legalized.
[05/02 12:36:45    124s] Iteration  9: Total net bbox = 5.877e+04 (2.77e+04 3.10e+04)
[05/02 12:36:45    124s]               Est.  stn bbox = 7.123e+04 (3.40e+04 3.72e+04)
[05/02 12:36:45    124s]               cpu = 0:00:03.0 real = 0:00:03.0 mem = 1315.4M
[05/02 12:36:45    124s] OPERPROF: Finished npPlace at level 1, CPU:2.950, REAL:2.953, MEM:1313.0M
[05/02 12:36:45    124s] Move report: Timing Driven Placement moves 2848 insts, mean move: 8.93 um, max move: 56.19 um
[05/02 12:36:45    124s] 	Max move on inst (r415/FE_OFC110_n437): (138.92, 74.62) --> (88.47, 68.88)
[05/02 12:36:45    124s] no activity file in design. spp won't run.
[05/02 12:36:45    124s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1312.7M
[05/02 12:36:45    124s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1312.7M
[05/02 12:36:45    124s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.001, MEM:1312.7M
[05/02 12:36:45    124s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1312.7M
[05/02 12:36:45    124s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1312.6M
[05/02 12:36:45    124s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.005, MEM:1309.7M
[05/02 12:36:45    124s] 
[05/02 12:36:45    124s] Finished Incremental Placement (cpu=0:00:11.7, real=0:00:12.0, mem=1308.4M)
[05/02 12:36:45    124s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/02 12:36:45    124s] Type 'man IMPSP-9025' for more detail.
[05/02 12:36:45    124s] CongRepair sets shifter mode to gplace
[05/02 12:36:45    124s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1308.4M
[05/02 12:36:45    124s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1308.4M
[05/02 12:36:45    124s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1308.4M
[05/02 12:36:45    124s] #spOpts: minPadR=1.1 mergeVia=F 
[05/02 12:36:45    124s] All LLGs are deleted
[05/02 12:36:45    124s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1308.4M
[05/02 12:36:45    124s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1308.4M
[05/02 12:36:45    124s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1308.4M
[05/02 12:36:45    124s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1308.4M
[05/02 12:36:45    124s] Core basic site is TSM13SITE
[05/02 12:36:45    124s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:36:45    124s] SiteArray: use 118,784 bytes
[05/02 12:36:45    124s] SiteArray: current memory after site array memory allocation 1308.5M
[05/02 12:36:45    124s] SiteArray: FP blocked sites are writable
[05/02 12:36:45    124s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:36:45    124s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1308.5M
[05/02 12:36:45    124s] Process 183 wires and vias for routing blockage and capacity analysis
[05/02 12:36:45    124s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.000, REAL:0.000, MEM:1308.5M
[05/02 12:36:45    124s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.060, REAL:0.064, MEM:1308.5M
[05/02 12:36:45    124s] OPERPROF:         Starting CMU at level 5, MEM:1308.5M
[05/02 12:36:45    124s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:1308.5M
[05/02 12:36:45    124s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.070, REAL:0.066, MEM:1308.5M
[05/02 12:36:45    124s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1308.5MB).
[05/02 12:36:45    124s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.080, REAL:0.073, MEM:1308.5M
[05/02 12:36:45    124s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.080, REAL:0.074, MEM:1308.5M
[05/02 12:36:45    124s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19066.2
[05/02 12:36:45    124s] OPERPROF:   Starting RefinePlace at level 2, MEM:1308.5M
[05/02 12:36:45    124s] *** Starting refinePlace (0:02:05 mem=1308.5M) ***
[05/02 12:36:45    124s] Total net bbox length = 6.149e+04 (3.007e+04 3.142e+04) (ext = 1.083e+04)
[05/02 12:36:45    124s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:36:45    124s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1308.6M
[05/02 12:36:45    124s] Starting refinePlace ...
[05/02 12:36:45    124s] ** Cut row section cpu time 0:00:00.0.
[05/02 12:36:45    124s]    Spread Effort: high, pre-route mode, useDDP on.
[05/02 12:36:45    124s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1309.1MB) @(0:02:05 - 0:02:05).
[05/02 12:36:45    124s] Move report: preRPlace moves 2848 insts, mean move: 1.16 um, max move: 5.01 um
[05/02 12:36:45    124s] 	Max move on inst (U2196): (223.17, 83.83) --> (226.32, 85.69)
[05/02 12:36:45    124s] 	Length: 8 sites, height: 1 rows, site name: TSM13SITE, cell type: OAI222XL
[05/02 12:36:45    124s] wireLenOptFixPriorityInst 0 inst fixed
[05/02 12:36:45    124s] Placement tweakage begins.
[05/02 12:36:45    124s] wire length = 7.800e+04
[05/02 12:36:45    125s] wire length = 7.414e+04
[05/02 12:36:45    125s] Placement tweakage ends.
[05/02 12:36:45    125s] Move report: tweak moves 538 insts, mean move: 2.90 um, max move: 14.72 um
[05/02 12:36:45    125s] 	Max move on inst (U2002): (44.62, 96.76) --> (59.34, 96.76)
[05/02 12:36:45    125s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.3, real=0:00:00.0, mem=1310.4MB) @(0:02:05 - 0:02:05).
[05/02 12:36:45    125s] 
[05/02 12:36:45    125s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/02 12:36:45    125s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:36:45    125s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1310.4MB) @(0:02:05 - 0:02:05).
[05/02 12:36:45    125s] Move report: Detail placement moves 2848 insts, mean move: 1.61 um, max move: 15.26 um
[05/02 12:36:45    125s] 	Max move on inst (U2002): (44.85, 95.99) --> (59.34, 96.76)
[05/02 12:36:45    125s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1310.4MB
[05/02 12:36:45    125s] Statistics of distance of Instance movement in refine placement:
[05/02 12:36:45    125s]   maximum (X+Y) =        15.26 um
[05/02 12:36:45    125s]   inst (U2002) with max move: (44.8485, 95.9915) -> (59.34, 96.76)
[05/02 12:36:45    125s]   mean    (X+Y) =         1.61 um
[05/02 12:36:45    125s] Summary Report:
[05/02 12:36:45    125s] Instances move: 2848 (out of 2848 movable)
[05/02 12:36:45    125s] Instances flipped: 0
[05/02 12:36:45    125s] Mean displacement: 1.61 um
[05/02 12:36:45    125s] Max displacement: 15.26 um (Instance: U2002) (44.8485, 95.9915) -> (59.34, 96.76)
[05/02 12:36:45    125s] 	Length: 2 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKINVX1
[05/02 12:36:45    125s] Total instances moved : 2848
[05/02 12:36:45    125s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.440, REAL:0.438, MEM:1310.4M
[05/02 12:36:45    125s] Total net bbox length = 5.882e+04 (2.696e+04 3.186e+04) (ext = 1.073e+04)
[05/02 12:36:45    125s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1310.4MB
[05/02 12:36:45    125s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1310.4MB) @(0:02:05 - 0:02:05).
[05/02 12:36:45    125s] *** Finished refinePlace (0:02:05 mem=1310.4M) ***
[05/02 12:36:45    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19066.2
[05/02 12:36:45    125s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.440, REAL:0.448, MEM:1310.4M
[05/02 12:36:45    125s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.530, REAL:0.528, MEM:1307.7M
[05/02 12:36:45    125s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1307.7M
[05/02 12:36:45    125s] Starting Early Global Route congestion estimation: mem = 1307.7M
[05/02 12:36:45    125s] (I)       Started Loading and Dumping File ( Curr Mem: 1307.67 MB )
[05/02 12:36:45    125s] (I)       Reading DB...
[05/02 12:36:45    125s] (I)       Read data from FE... (mem=1334.9M)
[05/02 12:36:45    125s] (I)       Read nodes and places... (mem=1334.9M)
[05/02 12:36:45    125s] (I)       Done Read nodes and places (cpu=0.000s, mem=1334.9M)
[05/02 12:36:45    125s] (I)       Read nets... (mem=1334.9M)
[05/02 12:36:45    125s] (I)       Done Read nets (cpu=0.010s, mem=1334.9M)
[05/02 12:36:45    125s] (I)       Done Read data from FE (cpu=0.010s, mem=1334.9M)
[05/02 12:36:45    125s] (I)       before initializing RouteDB syMemory usage = 1309.4 MB
[05/02 12:36:45    125s] (I)       Honor MSV route constraint: false
[05/02 12:36:45    125s] (I)       Maximum routing layer  : 127
[05/02 12:36:45    125s] (I)       Minimum routing layer  : 2
[05/02 12:36:45    125s] (I)       Supply scale factor H  : 1.00
[05/02 12:36:45    125s] (I)       Supply scale factor V  : 1.00
[05/02 12:36:45    125s] (I)       Tracks used by clock wire: 0
[05/02 12:36:45    125s] (I)       Reverse direction      : 
[05/02 12:36:45    125s] (I)       Honor partition pin guides: true
[05/02 12:36:45    125s] (I)       Route selected nets only: false
[05/02 12:36:45    125s] (I)       Route secondary PG pins: false
[05/02 12:36:45    125s] (I)       Second PG max fanout   : 2147483647
[05/02 12:36:45    125s] (I)       Apply function for special wires: true
[05/02 12:36:45    125s] (I)       Layer by layer blockage reading: true
[05/02 12:36:45    125s] (I)       Offset calculation fix : true
[05/02 12:36:45    125s] (I)       Route stripe layer range: 
[05/02 12:36:45    125s] (I)       Honor partition fences : 
[05/02 12:36:45    125s] (I)       Honor partition pin    : 
[05/02 12:36:45    125s] (I)       Honor partition fences with feedthrough: 
[05/02 12:36:45    125s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:36:45    125s] (I)       build grid graph
[05/02 12:36:45    125s] (I)       build grid graph start
[05/02 12:36:45    125s] [NR-eGR] Track table information for default rule: 
[05/02 12:36:45    125s] [NR-eGR] METAL1 has no routable track
[05/02 12:36:45    125s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:36:45    125s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:36:45    125s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:36:45    125s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:36:45    125s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:36:45    125s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:36:45    125s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:36:45    125s] (I)       build grid graph end
[05/02 12:36:45    125s] (I)       ===========================================================================
[05/02 12:36:45    125s] (I)       == Report All Rule Vias ==
[05/02 12:36:45    125s] (I)       ===========================================================================
[05/02 12:36:45    125s] (I)        Via Rule : (Default)
[05/02 12:36:45    125s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:36:45    125s] (I)       ---------------------------------------------------------------------------
[05/02 12:36:45    125s] (I)        1    4 : VIA12_XR                   35 : VIA12_2CUT_E             
[05/02 12:36:45    125s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:36:45    125s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:36:45    125s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:36:45    125s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:36:45    125s] (I)        6   22 : VIA67_V                    55 : VIA67_2CUT_E             
[05/02 12:36:45    125s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:36:45    125s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:36:45    125s] (I)       ===========================================================================
[05/02 12:36:45    125s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1308.90 MB )
[05/02 12:36:45    125s] (I)       Num PG vias on layer 1 : 0
[05/02 12:36:45    125s] (I)       Num PG vias on layer 2 : 0
[05/02 12:36:45    125s] (I)       Num PG vias on layer 3 : 0
[05/02 12:36:45    125s] (I)       Num PG vias on layer 4 : 0
[05/02 12:36:45    125s] (I)       Num PG vias on layer 5 : 0
[05/02 12:36:45    125s] (I)       Num PG vias on layer 6 : 0
[05/02 12:36:45    125s] (I)       Num PG vias on layer 7 : 0
[05/02 12:36:45    125s] (I)       Num PG vias on layer 8 : 0
[05/02 12:36:45    125s] [NR-eGR] Read 644 PG shapes
[05/02 12:36:45    125s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.90 MB )
[05/02 12:36:45    125s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:36:45    125s] [NR-eGR] #Instance Blockages : 0
[05/02 12:36:45    125s] [NR-eGR] #PG Blockages       : 644
[05/02 12:36:45    125s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:36:45    125s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:36:45    125s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:36:45    125s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/02 12:36:45    125s] (I)       readDataFromPlaceDB
[05/02 12:36:45    125s] (I)       Read net information..
[05/02 12:36:45    125s] [NR-eGR] Read numTotalNets=3256  numIgnoredNets=0
[05/02 12:36:45    125s] (I)       Read testcase time = 0.000 seconds
[05/02 12:36:45    125s] 
[05/02 12:36:45    125s] (I)       early_global_route_priority property id does not exist.
[05/02 12:36:45    125s] (I)       Start initializing grid graph
[05/02 12:36:45    125s] (I)       End initializing grid graph
[05/02 12:36:45    125s] (I)       Model blockages into capacity
[05/02 12:36:45    125s] (I)       Read Num Blocks=644  Num Prerouted Wires=0  Num CS=0
[05/02 12:36:45    125s] (I)       Started Modeling ( Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Started Modeling Layer 1 ( Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Started Modeling Layer 2 ( Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 0
[05/02 12:36:45    125s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Started Modeling Layer 3 ( Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 0
[05/02 12:36:45    125s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Started Modeling Layer 4 ( Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 0
[05/02 12:36:45    125s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Started Modeling Layer 5 ( Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[05/02 12:36:45    125s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Started Modeling Layer 6 ( Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[05/02 12:36:45    125s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Started Modeling Layer 7 ( Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:36:45    125s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Started Modeling Layer 8 ( Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:36:45    125s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1309.45 MB )
[05/02 12:36:45    125s] (I)       Number of ignored nets = 0
[05/02 12:36:45    125s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:36:45    125s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:36:45    125s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:36:45    125s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:36:45    125s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:36:45    125s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:36:45    125s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:36:45    125s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:36:45    125s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:36:45    125s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:36:45    125s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1309.4 MB
[05/02 12:36:45    125s] (I)       Ndr track 0 does not exist
[05/02 12:36:45    125s] (I)       Layer1  viaCost=200.00
[05/02 12:36:45    125s] (I)       Layer2  viaCost=200.00
[05/02 12:36:45    125s] (I)       Layer3  viaCost=200.00
[05/02 12:36:45    125s] (I)       Layer4  viaCost=200.00
[05/02 12:36:45    125s] (I)       Layer5  viaCost=200.00
[05/02 12:36:45    125s] (I)       Layer6  viaCost=200.00
[05/02 12:36:45    125s] (I)       Layer7  viaCost=200.00
[05/02 12:36:45    125s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:36:45    125s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:36:45    125s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:36:45    125s] (I)       Site width          :   920  (dbu)
[05/02 12:36:45    125s] (I)       Row height          :  7380  (dbu)
[05/02 12:36:45    125s] (I)       GCell width         :  7380  (dbu)
[05/02 12:36:45    125s] (I)       GCell height        :  7380  (dbu)
[05/02 12:36:45    125s] (I)       Grid                :    75    75     8
[05/02 12:36:45    125s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:36:45    125s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/02 12:36:45    125s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/02 12:36:45    125s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:36:45    125s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:36:45    125s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:36:45    125s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:36:45    125s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:36:45    125s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/02 12:36:45    125s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:36:45    125s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:36:45    125s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:36:45    125s] (I)       --------------------------------------------------------
[05/02 12:36:45    125s] 
[05/02 12:36:45    125s] [NR-eGR] ============ Routing rule table ============
[05/02 12:36:45    125s] [NR-eGR] Rule id: 0  Nets: 3256 
[05/02 12:36:45    125s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:36:45    125s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:36:45    125s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:36:45    125s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:36:45    125s] [NR-eGR] ========================================
[05/02 12:36:45    125s] [NR-eGR] 
[05/02 12:36:45    125s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:36:45    125s] (I)       blocked tracks on layer2 : = 1180 / 44925 (2.63%)
[05/02 12:36:45    125s] (I)       blocked tracks on layer3 : = 356 / 50250 (0.71%)
[05/02 12:36:45    125s] (I)       blocked tracks on layer4 : = 3536 / 44925 (7.87%)
[05/02 12:36:45    125s] (I)       blocked tracks on layer5 : = 1632 / 50250 (3.25%)
[05/02 12:36:45    125s] (I)       blocked tracks on layer6 : = 0 / 44925 (0.00%)
[05/02 12:36:45    125s] (I)       blocked tracks on layer7 : = 0 / 50250 (0.00%)
[05/02 12:36:45    125s] (I)       blocked tracks on layer8 : = 0 / 17925 (0.00%)
[05/02 12:36:45    125s] (I)       After initializing earlyGlobalRoute syMemory usage = 1309.4 MB
[05/02 12:36:45    125s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1309.40 MB )
[05/02 12:36:45    125s] (I)       Started Global Routing ( Curr Mem: 1308.06 MB )
[05/02 12:36:45    125s] (I)       ============= Initialization =============
[05/02 12:36:45    125s] (I)       totalPins=10452  totalGlobalPin=9787 (93.64%)
[05/02 12:36:45    125s] (I)       Started Build MST ( Curr Mem: 1308.06 MB )
[05/02 12:36:45    125s] (I)       Generate topology with single threads
[05/02 12:36:45    125s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.07 MB )
[05/02 12:36:45    125s] (I)       total 2D Cap : 297422 = (148770 H, 148652 V)
[05/02 12:36:45    125s] [NR-eGR] Layer group 1: route 3256 net(s) in layer range [2, 8]
[05/02 12:36:45    125s] (I)       ============  Phase 1a Route ============
[05/02 12:36:45    125s] (I)       Started Phase 1a ( Curr Mem: 1308.38 MB )
[05/02 12:36:45    125s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1308.38 MB )
[05/02 12:36:45    125s] (I)       Usage: 19269 = (8907 H, 10362 V) = (5.99% H, 6.97% V) = (3.287e+04um H, 3.824e+04um V)
[05/02 12:36:45    125s] (I)       
[05/02 12:36:45    125s] (I)       ============  Phase 1b Route ============
[05/02 12:36:45    125s] (I)       Usage: 19269 = (8907 H, 10362 V) = (5.99% H, 6.97% V) = (3.287e+04um H, 3.824e+04um V)
[05/02 12:36:45    125s] (I)       
[05/02 12:36:45    125s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.110261e+04um
[05/02 12:36:45    125s] (I)       ============  Phase 1c Route ============
[05/02 12:36:45    125s] (I)       Usage: 19269 = (8907 H, 10362 V) = (5.99% H, 6.97% V) = (3.287e+04um H, 3.824e+04um V)
[05/02 12:36:45    125s] (I)       
[05/02 12:36:45    125s] (I)       ============  Phase 1d Route ============
[05/02 12:36:45    125s] (I)       Usage: 19269 = (8907 H, 10362 V) = (5.99% H, 6.97% V) = (3.287e+04um H, 3.824e+04um V)
[05/02 12:36:45    125s] (I)       
[05/02 12:36:45    125s] (I)       ============  Phase 1e Route ============
[05/02 12:36:45    125s] (I)       Started Phase 1e ( Curr Mem: 1308.38 MB )
[05/02 12:36:45    125s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.38 MB )
[05/02 12:36:45    125s] (I)       Usage: 19269 = (8907 H, 10362 V) = (5.99% H, 6.97% V) = (3.287e+04um H, 3.824e+04um V)
[05/02 12:36:45    125s] (I)       
[05/02 12:36:45    125s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.110261e+04um
[05/02 12:36:45    125s] [NR-eGR] 
[05/02 12:36:45    125s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.65 MB )
[05/02 12:36:45    125s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:36:45    125s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1308.65 MB )
[05/02 12:36:45    125s] (I)       ============  Phase 1l Route ============
[05/02 12:36:45    125s] (I)       
[05/02 12:36:45    125s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/02 12:36:45    125s] [NR-eGR]                        OverCon            
[05/02 12:36:45    125s] [NR-eGR]                         #Gcell     %Gcell
[05/02 12:36:45    125s] [NR-eGR]       Layer                (1)    OverCon 
[05/02 12:36:45    125s] [NR-eGR] ----------------------------------------------
[05/02 12:36:45    125s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:45    125s] [NR-eGR]  METAL2  (2)         1( 0.02%)   ( 0.02%) 
[05/02 12:36:45    125s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:45    125s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:45    125s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:45    125s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:45    125s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:45    125s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[05/02 12:36:45    125s] [NR-eGR] ----------------------------------------------
[05/02 12:36:45    125s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[05/02 12:36:45    125s] [NR-eGR] 
[05/02 12:36:45    125s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1308.65 MB )
[05/02 12:36:45    125s] (I)       total 2D Cap : 297618 = (148832 H, 148786 V)
[05/02 12:36:45    125s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:36:45    125s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/02 12:36:45    125s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1308.7M
[05/02 12:36:45    125s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.058, MEM:1308.7M
[05/02 12:36:45    125s] OPERPROF: Starting HotSpotCal at level 1, MEM:1308.7M
[05/02 12:36:45    125s] [hotspot] +------------+---------------+---------------+
[05/02 12:36:45    125s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:36:45    125s] [hotspot] +------------+---------------+---------------+
[05/02 12:36:45    125s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:36:45    125s] [hotspot] +------------+---------------+---------------+
[05/02 12:36:45    125s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:36:45    125s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:36:45    125s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1308.7M
[05/02 12:36:45    125s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1308.8M
[05/02 12:36:45    125s] Starting Early Global Route wiring: mem = 1308.8M
[05/02 12:36:45    125s] (I)       ============= track Assignment ============
[05/02 12:36:45    125s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1308.85 MB )
[05/02 12:36:45    125s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.62 MB )
[05/02 12:36:45    125s] (I)       Started Greedy Track Assignment ( Curr Mem: 1308.62 MB )
[05/02 12:36:45    125s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/02 12:36:45    125s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1308.70 MB )
[05/02 12:36:45    125s] (I)       Run Multi-thread track assignment
[05/02 12:36:45    125s] (I)       Finished Greedy Track Assignment ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1308.74 MB )
[05/02 12:36:46    125s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:36:46    125s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 10308
[05/02 12:36:46    125s] [NR-eGR] METAL2  (2V) length: 3.072026e+04um, number of vias: 14354
[05/02 12:36:46    125s] [NR-eGR] METAL3  (3H) length: 3.349051e+04um, number of vias: 983
[05/02 12:36:46    125s] [NR-eGR] METAL4  (4V) length: 9.202860e+03um, number of vias: 39
[05/02 12:36:46    125s] [NR-eGR] METAL5  (5H) length: 6.155500e+02um, number of vias: 22
[05/02 12:36:46    125s] [NR-eGR] METAL6  (6V) length: 5.535000e+02um, number of vias: 0
[05/02 12:36:46    125s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[05/02 12:36:46    125s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/02 12:36:46    125s] [NR-eGR] Total length: 7.458268e+04um, number of vias: 25706
[05/02 12:36:46    125s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:36:46    125s] [NR-eGR] Total eGR-routed clock nets wire length: 3.373585e+03um 
[05/02 12:36:46    125s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:36:46    125s] Early Global Route wiring runtime: 0.07 seconds, mem = 1308.7M
[05/02 12:36:46    125s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.070, REAL:0.075, MEM:1308.7M
[05/02 12:36:46    125s] 0 delay mode for cte disabled.
[05/02 12:36:46    125s] SKP cleared!
[05/02 12:36:46    125s] 
[05/02 12:36:46    125s] *** Finished incrementalPlace (cpu=0:00:12.5, real=0:00:13.0)***
[05/02 12:36:46    125s] All LLGs are deleted
[05/02 12:36:46    125s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1297.1M
[05/02 12:36:46    125s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.002, MEM:1297.0M
[05/02 12:36:46    125s] Start to check current routing status for nets...
[05/02 12:36:46    125s] All nets are already routed correctly.
[05/02 12:36:46    125s] End to check current routing status for nets (mem=1297.0M)
[05/02 12:36:46    125s] Extraction called for design 'IOTDF' of instances=2848 and nets=3269 using extraction engine 'preRoute' .
[05/02 12:36:46    125s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:36:46    125s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:36:46    125s] PreRoute RC Extraction called for design IOTDF.
[05/02 12:36:46    125s] RC Extraction called in multi-corner(1) mode.
[05/02 12:36:46    125s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:36:46    125s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:36:46    125s] RCMode: PreRoute
[05/02 12:36:46    125s]       RC Corner Indexes            0   
[05/02 12:36:46    125s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:36:46    125s] Resistance Scaling Factor    : 1.00000 
[05/02 12:36:46    125s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:36:46    125s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:36:46    125s] Shrink Factor                : 1.00000
[05/02 12:36:46    125s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:36:46    125s] LayerId::1 widthSet size::1
[05/02 12:36:46    125s] LayerId::2 widthSet size::1
[05/02 12:36:46    125s] LayerId::3 widthSet size::1
[05/02 12:36:46    125s] LayerId::4 widthSet size::1
[05/02 12:36:46    125s] LayerId::5 widthSet size::1
[05/02 12:36:46    125s] LayerId::6 widthSet size::1
[05/02 12:36:46    125s] LayerId::7 widthSet size::1
[05/02 12:36:46    125s] LayerId::8 widthSet size::1
[05/02 12:36:46    125s] Updating RC grid for preRoute extraction ...
[05/02 12:36:46    125s] Initializing multi-corner resistance tables ...
[05/02 12:36:46    125s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1296.953M)
[05/02 12:36:46    125s] Compute RC Scale Done ...
[05/02 12:36:46    125s] **optDesign ... cpu = 0:00:44, real = 0:00:44, mem = 1029.5M, totSessionCpu=0:02:06 **
[05/02 12:36:46    125s] #################################################################################
[05/02 12:36:46    125s] # Design Stage: PreRoute
[05/02 12:36:46    125s] # Design Name: IOTDF
[05/02 12:36:46    125s] # Design Mode: 90nm
[05/02 12:36:46    125s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:36:46    125s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:36:46    125s] # Signoff Settings: SI Off 
[05/02 12:36:46    125s] #################################################################################
[05/02 12:36:46    125s] Calculate delays in Single mode...
[05/02 12:36:46    125s] Topological Sorting (REAL = 0:00:00.0, MEM = 1297.5M, InitMEM = 1297.5M)
[05/02 12:36:46    125s] Start delay calculation (fullDC) (1 T). (MEM=1297.53)
[05/02 12:36:46    125s] End AAE Lib Interpolated Model. (MEM=1313.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:36:47    126s] Total number of fetched objects 3262
[05/02 12:36:47    126s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:36:47    126s] End delay calculation. (MEM=1290.09 CPU=0:00:00.7 REAL=0:00:01.0)
[05/02 12:36:47    126s] End delay calculation (fullDC). (MEM=1290.09 CPU=0:00:01.1 REAL=0:00:01.0)
[05/02 12:36:47    126s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1290.1M) ***
[05/02 12:36:47    127s] *** Timing NOT met, worst failing slack is -0.093
[05/02 12:36:47    127s] *** Check timing (0:00:00.0)
[05/02 12:36:47    127s] Deleting Lib Analyzer.
[05/02 12:36:47    127s] Begin: GigaOpt Optimization in WNS mode
[05/02 12:36:47    127s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/02 12:36:47    127s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:36:47    127s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:07.2/0:07:20.2 (0.3), mem = 1300.8M
[05/02 12:36:47    127s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19066.6
[05/02 12:36:47    127s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/02 12:36:47    127s] ### Creating PhyDesignMc. totSessionCpu=0:02:07 mem=1300.8M
[05/02 12:36:47    127s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/02 12:36:47    127s] OPERPROF: Starting DPlace-Init at level 1, MEM:1300.8M
[05/02 12:36:47    127s] #spOpts: minPadR=1.1 
[05/02 12:36:47    127s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1300.9M
[05/02 12:36:47    127s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1300.9M
[05/02 12:36:47    127s] Core basic site is TSM13SITE
[05/02 12:36:47    127s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:36:47    127s] SiteArray: use 118,784 bytes
[05/02 12:36:47    127s] SiteArray: current memory after site array memory allocation 1301.0M
[05/02 12:36:47    127s] SiteArray: FP blocked sites are writable
[05/02 12:36:47    127s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:36:47    127s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1301.0M
[05/02 12:36:47    127s] Process 183 wires and vias for routing blockage and capacity analysis
[05/02 12:36:47    127s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1301.0M
[05/02 12:36:47    127s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.053, MEM:1301.0M
[05/02 12:36:47    127s] OPERPROF:     Starting CMU at level 3, MEM:1301.0M
[05/02 12:36:47    127s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1301.0M
[05/02 12:36:47    127s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:1301.0M
[05/02 12:36:47    127s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1301.0MB).
[05/02 12:36:47    127s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1301.0M
[05/02 12:36:47    127s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:07 mem=1301.0M
[05/02 12:36:47    127s] 
[05/02 12:36:47    127s] Creating Lib Analyzer ...
[05/02 12:36:48    127s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/02 12:36:48    127s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:36:48    127s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[05/02 12:36:48    127s] 
[05/02 12:36:49    128s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:09 mem=1305.2M
[05/02 12:36:49    128s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:09 mem=1305.2M
[05/02 12:36:49    128s] Creating Lib Analyzer, finished. 
[05/02 12:36:49    128s] 
[05/02 12:36:49    128s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.8500} {8, 0.071, 0.8500} 
[05/02 12:36:49    128s] ### Creating LA Mngr. totSessionCpu=0:02:09 mem=1305.2M
[05/02 12:36:49    128s] ### Creating LA Mngr, finished. totSessionCpu=0:02:09 mem=1305.2M
[05/02 12:36:55    134s] *info: 1 clock net excluded
[05/02 12:36:55    134s] *info: 2 special nets excluded.
[05/02 12:36:55    134s] *info: 13 no-driver nets excluded.
[05/02 12:36:56    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.19066.1
[05/02 12:36:57    136s] PathGroup :  in2out  TargetSlack : 0.0348 
[05/02 12:36:57    136s] PathGroup :  in2reg  TargetSlack : 0.0348 
[05/02 12:36:57    136s] PathGroup :  reg2out  TargetSlack : 0.0348 
[05/02 12:36:57    136s] PathGroup :  reg2reg  TargetSlack : 0.0348 
[05/02 12:36:57    136s] ** GigaOpt Optimizer WNS Slack -0.092 TNS Slack -5.346 Density 69.28
[05/02 12:36:57    136s] Optimizer WNS Pass 0
[05/02 12:36:57    136s] OptDebug: Start of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 5.414 TNS 0.000; reg2reg* WNS -0.092 TNS -5.346; HEPG WNS -0.092 TNS -5.346; all paths WNS -0.092 TNS -5.346
[05/02 12:36:57    136s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1334.2M
[05/02 12:36:57    136s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1334.2M
[05/02 12:36:57    136s] Active Path Group: reg2reg  
[05/02 12:36:57    136s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+--------------------------+
[05/02 12:36:57    136s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   | Worst View |Pathgroup|        End Point         |
[05/02 12:36:57    136s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+--------------------------+
[05/02 12:36:57    136s] |  -0.092|   -0.092|  -5.346|   -5.346|    69.28%|   0:00:00.0| 1351.4M|av_func_mode|  reg2reg| iot_out_reg[35]/D        |
[05/02 12:36:57    136s] |   0.052|    0.075|   0.000|    0.000|    69.30%|   0:00:00.0| 1391.6M|          NA|       NA| NA                       |
[05/02 12:36:57    136s] |   0.052|    0.074|   0.000|    0.000|    69.30%|   0:00:00.0| 1390.8M|av_func_mode|       NA| NA                       |
[05/02 12:36:57    136s] +--------+---------+--------+---------+----------+------------+--------+------------+---------+--------------------------+
[05/02 12:36:57    136s] 
[05/02 12:36:57    136s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1390.8M) ***
[05/02 12:36:57    136s] 
[05/02 12:36:57    136s] *** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=1390.8M) ***
[05/02 12:36:57    136s] OptDebug: End of Optimizer WNS Pass 0: in2out in2reg reg2out default* WNS 5.414 TNS 0.000; reg2reg* WNS 0.074 TNS 0.000; HEPG WNS 0.074 TNS 0.000; all paths WNS 0.074 TNS 0.000
[05/02 12:36:57    136s] ** GigaOpt Optimizer WNS Slack 0.052 TNS Slack 0.000 Density 69.30
[05/02 12:36:57    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.19066.1
[05/02 12:36:57    136s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1391.6M
[05/02 12:36:57    136s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1391.6M
[05/02 12:36:57    136s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1391.6M
[05/02 12:36:57    136s] OPERPROF:       Starting CMU at level 4, MEM:1391.6M
[05/02 12:36:57    136s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1391.6M
[05/02 12:36:57    136s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.053, MEM:1391.6M
[05/02 12:36:57    136s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.059, MEM:1391.6M
[05/02 12:36:57    136s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.059, MEM:1391.6M
[05/02 12:36:57    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19066.3
[05/02 12:36:57    136s] OPERPROF: Starting RefinePlace at level 1, MEM:1391.6M
[05/02 12:36:57    136s] *** Starting refinePlace (0:02:17 mem=1391.6M) ***
[05/02 12:36:57    136s] Total net bbox length = 5.882e+04 (2.696e+04 3.186e+04) (ext = 1.073e+04)
[05/02 12:36:57    136s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:36:57    136s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1391.6M
[05/02 12:36:57    136s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1391.6M
[05/02 12:36:57    136s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.002, MEM:1391.6M
[05/02 12:36:57    136s] default core: bins with density > 0.750 = 16.67 % ( 6 / 36 )
[05/02 12:36:57    136s] Density distribution unevenness ratio = 3.993%
[05/02 12:36:57    136s] RPlace IncrNP Skipped
[05/02 12:36:57    136s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1391.6MB) @(0:02:17 - 0:02:17).
[05/02 12:36:57    136s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.003, MEM:1391.6M
[05/02 12:36:57    136s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1391.6M
[05/02 12:36:57    136s] Starting refinePlace ...
[05/02 12:36:57    136s]   Spread Effort: high, pre-route mode, useDDP on.
[05/02 12:36:57    136s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1392.2MB) @(0:02:17 - 0:02:17).
[05/02 12:36:57    136s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:36:57    136s] wireLenOptFixPriorityInst 0 inst fixed
[05/02 12:36:57    136s] 
[05/02 12:36:57    136s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/02 12:36:57    136s] Move report: legalization moves 1 insts, mean move: 0.92 um, max move: 0.92 um
[05/02 12:36:57    136s] 	Max move on inst (U1842): (156.40, 181.63) --> (157.32, 181.63)
[05/02 12:36:57    136s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1392.5MB) @(0:02:17 - 0:02:17).
[05/02 12:36:57    136s] Move report: Detail placement moves 1 insts, mean move: 0.92 um, max move: 0.92 um
[05/02 12:36:57    136s] 	Max move on inst (U1842): (156.40, 181.63) --> (157.32, 181.63)
[05/02 12:36:57    136s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1392.5MB
[05/02 12:36:57    136s] Statistics of distance of Instance movement in refine placement:
[05/02 12:36:57    136s]   maximum (X+Y) =         0.92 um
[05/02 12:36:57    136s]   inst (U1842) with max move: (156.4, 181.63) -> (157.32, 181.63)
[05/02 12:36:57    136s]   mean    (X+Y) =         0.92 um
[05/02 12:36:57    136s] Summary Report:
[05/02 12:36:57    136s] Instances move: 1 (out of 2848 movable)
[05/02 12:36:57    136s] Instances flipped: 0
[05/02 12:36:57    136s] Mean displacement: 0.92 um
[05/02 12:36:57    136s] Max displacement: 0.92 um (Instance: U1842) (156.4, 181.63) -> (157.32, 181.63)
[05/02 12:36:57    136s] 	Length: 7 sites, height: 1 rows, site name: TSM13SITE, cell type: MXI2X1
[05/02 12:36:57    136s] Total instances moved : 1
[05/02 12:36:57    136s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.062, MEM:1392.5M
[05/02 12:36:57    136s] Total net bbox length = 5.882e+04 (2.696e+04 3.186e+04) (ext = 1.073e+04)
[05/02 12:36:57    136s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1392.5MB
[05/02 12:36:57    136s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1392.5MB) @(0:02:17 - 0:02:17).
[05/02 12:36:57    136s] *** Finished refinePlace (0:02:17 mem=1392.5M) ***
[05/02 12:36:57    136s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19066.3
[05/02 12:36:57    136s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.073, MEM:1392.5M
[05/02 12:36:57    136s] *** maximum move = 0.92 um ***
[05/02 12:36:57    136s] *** Finished re-routing un-routed nets (1391.5M) ***
[05/02 12:36:57    136s] OPERPROF: Starting DPlace-Init at level 1, MEM:1391.5M
[05/02 12:36:57    136s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1391.5M
[05/02 12:36:57    137s] OPERPROF:     Starting CMU at level 3, MEM:1391.5M
[05/02 12:36:57    137s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1391.5M
[05/02 12:36:57    137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:1391.5M
[05/02 12:36:57    137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1391.5M
[05/02 12:36:57    137s] 
[05/02 12:36:57    137s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1391.5M) ***
[05/02 12:36:57    137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.19066.1
[05/02 12:36:57    137s] ** GigaOpt Optimizer WNS Slack 0.052 TNS Slack 0.000 Density 69.30
[05/02 12:36:57    137s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:36:57    137s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:36:57    137s] **** End NDR-Layer Usage Statistics ****
[05/02 12:36:57    137s] 
[05/02 12:36:57    137s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1390.7M) ***
[05/02 12:36:57    137s] 
[05/02 12:36:57    137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.19066.1
[05/02 12:36:57    137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19066.6
[05/02 12:36:57    137s] *** SetupOpt [finish] : cpu/real = 0:00:09.9/0:00:09.9 (1.0), totSession cpu/real = 0:02:17.1/0:07:30.1 (0.3), mem = 1323.6M
[05/02 12:36:57    137s] End: GigaOpt Optimization in WNS mode
[05/02 12:36:57    137s] *** Timing Is met
[05/02 12:36:57    137s] *** Check timing (0:00:00.0)
[05/02 12:36:57    137s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/02 12:36:57    137s] Info: 1 clock net  excluded from IPO operation.
[05/02 12:36:57    137s] ### Creating LA Mngr. totSessionCpu=0:02:17 mem=1323.6M
[05/02 12:36:57    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:17 mem=1323.6M
[05/02 12:36:57    137s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/02 12:36:57    137s] ### Creating PhyDesignMc. totSessionCpu=0:02:17 mem=1342.7M
[05/02 12:36:57    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:1342.7M
[05/02 12:36:57    137s] #spOpts: minPadR=1.1 mergeVia=F 
[05/02 12:36:57    137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1342.7M
[05/02 12:36:57    137s] OPERPROF:     Starting CMU at level 3, MEM:1342.7M
[05/02 12:36:57    137s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1342.7M
[05/02 12:36:57    137s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1342.7M
[05/02 12:36:57    137s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1342.7MB).
[05/02 12:36:57    137s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1342.7M
[05/02 12:36:57    137s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:17 mem=1342.7M
[05/02 12:36:57    137s] Begin: Area Reclaim Optimization
[05/02 12:36:57    137s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:17.3/0:07:30.3 (0.3), mem = 1342.7M
[05/02 12:36:57    137s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19066.7
[05/02 12:36:57    137s] 
[05/02 12:36:57    137s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[05/02 12:36:57    137s] ### Creating LA Mngr. totSessionCpu=0:02:17 mem=1342.7M
[05/02 12:36:57    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:17 mem=1342.7M
[05/02 12:36:58    138s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1342.7M
[05/02 12:36:58    138s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1342.7M
[05/02 12:36:58    138s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.30
[05/02 12:36:58    138s] +----------+---------+--------+--------+------------+--------+
[05/02 12:36:58    138s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/02 12:36:58    138s] +----------+---------+--------+--------+------------+--------+
[05/02 12:36:58    138s] |    69.30%|        -|   0.000|   0.000|   0:00:00.0| 1342.7M|
[05/02 12:36:58    138s] #optDebug: <stH: 3.6900 MiSeL: 72.9435>
[05/02 12:36:58    138s] |    69.30%|        0|   0.000|   0.000|   0:00:00.0| 1343.5M|
[05/02 12:36:59    138s] |    69.28%|        1|   0.000|   0.000|   0:00:01.0| 1381.8M|
[05/02 12:36:59    138s] |    69.24%|        8|   0.000|   0.000|   0:00:00.0| 1382.1M|
[05/02 12:36:59    139s] |    69.23%|        1|   0.000|   0.000|   0:00:00.0| 1382.1M|
[05/02 12:36:59    139s] |    69.23%|        0|   0.000|   0.000|   0:00:00.0| 1382.1M|
[05/02 12:36:59    139s] #optDebug: <stH: 3.6900 MiSeL: 72.9435>
[05/02 12:36:59    139s] |    69.23%|        0|   0.000|   0.000|   0:00:00.0| 1382.1M|
[05/02 12:36:59    139s] +----------+---------+--------+--------+------------+--------+
[05/02 12:36:59    139s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.23
[05/02 12:36:59    139s] 
[05/02 12:36:59    139s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 8 **
[05/02 12:36:59    139s] --------------------------------------------------------------
[05/02 12:36:59    139s] |                                   | Total     | Sequential |
[05/02 12:36:59    139s] --------------------------------------------------------------
[05/02 12:36:59    139s] | Num insts resized                 |       8  |       0    |
[05/02 12:36:59    139s] | Num insts undone                  |       1  |       0    |
[05/02 12:36:59    139s] | Num insts Downsized               |       8  |       0    |
[05/02 12:36:59    139s] | Num insts Samesized               |       0  |       0    |
[05/02 12:36:59    139s] | Num insts Upsized                 |       0  |       0    |
[05/02 12:36:59    139s] | Num multiple commits+uncommits    |       0  |       -    |
[05/02 12:36:59    139s] --------------------------------------------------------------
[05/02 12:36:59    139s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:36:59    139s] 0 Ndr or Layer constraints added by optimization 
[05/02 12:36:59    139s] **** End NDR-Layer Usage Statistics ****
[05/02 12:36:59    139s] End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
[05/02 12:36:59    139s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1382.1M
[05/02 12:36:59    139s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1382.1M
[05/02 12:36:59    139s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1382.1M
[05/02 12:36:59    139s] OPERPROF:       Starting CMU at level 4, MEM:1382.1M
[05/02 12:36:59    139s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1382.1M
[05/02 12:36:59    139s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.065, MEM:1382.1M
[05/02 12:36:59    139s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1382.1M
[05/02 12:36:59    139s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1382.1M
[05/02 12:36:59    139s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.072, MEM:1382.1M
[05/02 12:36:59    139s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.072, MEM:1382.1M
[05/02 12:36:59    139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19066.4
[05/02 12:36:59    139s] OPERPROF: Starting RefinePlace at level 1, MEM:1382.1M
[05/02 12:36:59    139s] *** Starting refinePlace (0:02:19 mem=1382.1M) ***
[05/02 12:36:59    139s] Total net bbox length = 5.882e+04 (2.695e+04 3.186e+04) (ext = 1.073e+04)
[05/02 12:36:59    139s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:36:59    139s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1382.2M
[05/02 12:36:59    139s] Starting refinePlace ...
[05/02 12:36:59    139s] 
[05/02 12:36:59    139s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/02 12:36:59    139s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:36:59    139s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1382.3MB) @(0:02:19 - 0:02:19).
[05/02 12:36:59    139s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:36:59    139s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1382.3MB
[05/02 12:36:59    139s] Statistics of distance of Instance movement in refine placement:
[05/02 12:36:59    139s]   maximum (X+Y) =         0.00 um
[05/02 12:36:59    139s]   mean    (X+Y) =         0.00 um
[05/02 12:36:59    139s] Summary Report:
[05/02 12:36:59    139s] Instances move: 0 (out of 2847 movable)
[05/02 12:36:59    139s] Instances flipped: 0
[05/02 12:36:59    139s] Mean displacement: 0.00 um
[05/02 12:36:59    139s] Max displacement: 0.00 um 
[05/02 12:36:59    139s] Total instances moved : 0
[05/02 12:36:59    139s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.063, MEM:1382.3M
[05/02 12:36:59    139s] Total net bbox length = 5.882e+04 (2.695e+04 3.186e+04) (ext = 1.073e+04)
[05/02 12:36:59    139s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1382.3MB
[05/02 12:36:59    139s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1382.3MB) @(0:02:19 - 0:02:19).
[05/02 12:36:59    139s] *** Finished refinePlace (0:02:19 mem=1382.3M) ***
[05/02 12:36:59    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19066.4
[05/02 12:36:59    139s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.073, MEM:1382.3M
[05/02 12:36:59    139s] *** maximum move = 0.00 um ***
[05/02 12:36:59    139s] *** Finished re-routing un-routed nets (1382.3M) ***
[05/02 12:36:59    139s] OPERPROF: Starting DPlace-Init at level 1, MEM:1382.3M
[05/02 12:36:59    139s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1382.3M
[05/02 12:37:00    139s] OPERPROF:     Starting CMU at level 3, MEM:1382.3M
[05/02 12:37:00    139s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1382.3M
[05/02 12:37:00    139s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:1382.3M
[05/02 12:37:00    139s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1382.3M
[05/02 12:37:00    139s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1382.3M
[05/02 12:37:00    139s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.072, MEM:1382.3M
[05/02 12:37:00    139s] 
[05/02 12:37:00    139s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1382.3M) ***
[05/02 12:37:00    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19066.7
[05/02 12:37:00    139s] *** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:02:19.4/0:07:32.4 (0.3), mem = 1381.5M
[05/02 12:37:00    139s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1323.93M, totSessionCpu=0:02:19).
[05/02 12:37:00    139s] **INFO: Flow update: Design timing is met.
[05/02 12:37:00    139s] 
[05/02 12:37:00    139s] Active setup views:
[05/02 12:37:00    139s]  av_func_mode
[05/02 12:37:00    139s]   Dominating endpoints: 0
[05/02 12:37:00    139s]   Dominating TNS: -0.000
[05/02 12:37:00    139s] 
[05/02 12:37:00    139s] Extraction called for design 'IOTDF' of instances=2847 and nets=3268 using extraction engine 'preRoute' .
[05/02 12:37:00    139s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:37:00    139s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:37:00    139s] PreRoute RC Extraction called for design IOTDF.
[05/02 12:37:00    139s] RC Extraction called in multi-corner(1) mode.
[05/02 12:37:00    139s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:37:00    139s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:37:00    139s] RCMode: PreRoute
[05/02 12:37:00    139s]       RC Corner Indexes            0   
[05/02 12:37:00    139s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:37:00    139s] Resistance Scaling Factor    : 1.00000 
[05/02 12:37:00    139s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:37:00    139s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:37:00    139s] Shrink Factor                : 1.00000
[05/02 12:37:00    139s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:37:00    139s] RC Grid backup saved.
[05/02 12:37:00    139s] LayerId::1 widthSet size::1
[05/02 12:37:00    139s] LayerId::2 widthSet size::1
[05/02 12:37:00    139s] LayerId::3 widthSet size::1
[05/02 12:37:00    139s] LayerId::4 widthSet size::1
[05/02 12:37:00    139s] LayerId::5 widthSet size::1
[05/02 12:37:00    139s] LayerId::6 widthSet size::1
[05/02 12:37:00    139s] LayerId::7 widthSet size::1
[05/02 12:37:00    139s] LayerId::8 widthSet size::1
[05/02 12:37:00    139s] Skipped RC grid update for preRoute extraction.
[05/02 12:37:00    139s] Initializing multi-corner resistance tables ...
[05/02 12:37:00    139s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1291.309M)
[05/02 12:37:00    139s] Skewing Data Summary (End_of_FINAL)
[05/02 12:37:00    139s] --------------------------------------------------
[05/02 12:37:00    139s]  Total skewed count:0
[05/02 12:37:00    139s] --------------------------------------------------
[05/02 12:37:00    139s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1303.93 MB )
[05/02 12:37:00    139s] (I)       Started Loading and Dumping File ( Curr Mem: 1303.93 MB )
[05/02 12:37:00    139s] (I)       Reading DB...
[05/02 12:37:00    139s] (I)       Read data from FE... (mem=1329.2M)
[05/02 12:37:00    139s] (I)       Read nodes and places... (mem=1329.2M)
[05/02 12:37:00    139s] (I)       Done Read nodes and places (cpu=0.000s, mem=1329.2M)
[05/02 12:37:00    139s] (I)       Read nets... (mem=1329.2M)
[05/02 12:37:00    139s] (I)       Done Read nets (cpu=0.010s, mem=1329.2M)
[05/02 12:37:00    139s] (I)       Done Read data from FE (cpu=0.010s, mem=1329.2M)
[05/02 12:37:00    139s] (I)       before initializing RouteDB syMemory usage = 1305.6 MB
[05/02 12:37:00    139s] (I)       Build term to term wires: false
[05/02 12:37:00    139s] (I)       Honor MSV route constraint: false
[05/02 12:37:00    139s] (I)       Maximum routing layer  : 127
[05/02 12:37:00    139s] (I)       Minimum routing layer  : 2
[05/02 12:37:00    139s] (I)       Supply scale factor H  : 1.00
[05/02 12:37:00    139s] (I)       Supply scale factor V  : 1.00
[05/02 12:37:00    139s] (I)       Tracks used by clock wire: 0
[05/02 12:37:00    139s] (I)       Reverse direction      : 
[05/02 12:37:00    139s] (I)       Honor partition pin guides: true
[05/02 12:37:00    139s] (I)       Route selected nets only: false
[05/02 12:37:00    139s] (I)       Route secondary PG pins: false
[05/02 12:37:00    139s] (I)       Second PG max fanout   : 2147483647
[05/02 12:37:00    139s] (I)       Apply function for special wires: true
[05/02 12:37:00    139s] (I)       Layer by layer blockage reading: true
[05/02 12:37:00    139s] (I)       Offset calculation fix : true
[05/02 12:37:00    139s] (I)       Route stripe layer range: 
[05/02 12:37:00    139s] (I)       Honor partition fences : 
[05/02 12:37:00    139s] (I)       Honor partition pin    : 
[05/02 12:37:00    139s] (I)       Honor partition fences with feedthrough: 
[05/02 12:37:00    139s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:37:00    139s] (I)       build grid graph
[05/02 12:37:00    139s] (I)       build grid graph start
[05/02 12:37:00    139s] [NR-eGR] Track table information for default rule: 
[05/02 12:37:00    139s] [NR-eGR] METAL1 has no routable track
[05/02 12:37:00    139s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:37:00    139s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:37:00    139s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:37:00    139s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:37:00    139s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:37:00    139s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:37:00    139s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:37:00    139s] (I)       build grid graph end
[05/02 12:37:00    139s] (I)       ===========================================================================
[05/02 12:37:00    139s] (I)       == Report All Rule Vias ==
[05/02 12:37:00    139s] (I)       ===========================================================================
[05/02 12:37:00    139s] (I)        Via Rule : (Default)
[05/02 12:37:00    139s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:37:00    139s] (I)       ---------------------------------------------------------------------------
[05/02 12:37:00    139s] (I)        1    4 : VIA12_XR                   35 : VIA12_2CUT_E             
[05/02 12:37:00    139s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:37:00    139s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:37:00    139s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:37:00    139s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:37:00    139s] (I)        6   22 : VIA67_V                    55 : VIA67_2CUT_E             
[05/02 12:37:00    139s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:37:00    139s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:37:00    139s] (I)       ===========================================================================
[05/02 12:37:00    139s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1305.64 MB )
[05/02 12:37:00    139s] (I)       Num PG vias on layer 1 : 0
[05/02 12:37:00    139s] (I)       Num PG vias on layer 2 : 0
[05/02 12:37:00    139s] (I)       Num PG vias on layer 3 : 0
[05/02 12:37:00    139s] (I)       Num PG vias on layer 4 : 0
[05/02 12:37:00    139s] (I)       Num PG vias on layer 5 : 0
[05/02 12:37:00    139s] (I)       Num PG vias on layer 6 : 0
[05/02 12:37:00    139s] (I)       Num PG vias on layer 7 : 0
[05/02 12:37:00    139s] (I)       Num PG vias on layer 8 : 0
[05/02 12:37:00    139s] [NR-eGR] Read 644 PG shapes
[05/02 12:37:00    139s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1305.64 MB )
[05/02 12:37:00    139s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:37:00    139s] [NR-eGR] #Instance Blockages : 0
[05/02 12:37:00    139s] [NR-eGR] #PG Blockages       : 644
[05/02 12:37:00    139s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:37:00    139s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:37:00    139s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:37:00    139s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/02 12:37:00    139s] (I)       readDataFromPlaceDB
[05/02 12:37:00    139s] (I)       Read net information..
[05/02 12:37:00    139s] [NR-eGR] Read numTotalNets=3255  numIgnoredNets=0
[05/02 12:37:00    139s] (I)       Read testcase time = 0.000 seconds
[05/02 12:37:00    139s] 
[05/02 12:37:00    139s] (I)       early_global_route_priority property id does not exist.
[05/02 12:37:00    139s] (I)       Start initializing grid graph
[05/02 12:37:00    139s] (I)       End initializing grid graph
[05/02 12:37:00    139s] (I)       Model blockages into capacity
[05/02 12:37:00    139s] (I)       Read Num Blocks=644  Num Prerouted Wires=0  Num CS=0
[05/02 12:37:00    139s] (I)       Started Modeling ( Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Started Modeling Layer 1 ( Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Started Modeling Layer 2 ( Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 0
[05/02 12:37:00    139s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Started Modeling Layer 3 ( Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 0
[05/02 12:37:00    139s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Started Modeling Layer 4 ( Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 0
[05/02 12:37:00    139s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Started Modeling Layer 5 ( Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[05/02 12:37:00    139s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Started Modeling Layer 6 ( Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[05/02 12:37:00    139s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Started Modeling Layer 7 ( Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:37:00    139s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Started Modeling Layer 8 ( Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:37:00    139s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1306.18 MB )
[05/02 12:37:00    139s] (I)       Number of ignored nets = 0
[05/02 12:37:00    139s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:37:00    139s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:37:00    139s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:37:00    139s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:37:00    139s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:37:00    139s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:37:00    139s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:37:00    139s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:37:00    139s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:37:00    139s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:37:00    139s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1306.2 MB
[05/02 12:37:00    139s] (I)       Ndr track 0 does not exist
[05/02 12:37:00    139s] (I)       Layer1  viaCost=200.00
[05/02 12:37:00    139s] (I)       Layer2  viaCost=200.00
[05/02 12:37:00    139s] (I)       Layer3  viaCost=200.00
[05/02 12:37:00    139s] (I)       Layer4  viaCost=200.00
[05/02 12:37:00    139s] (I)       Layer5  viaCost=200.00
[05/02 12:37:00    139s] (I)       Layer6  viaCost=200.00
[05/02 12:37:00    139s] (I)       Layer7  viaCost=200.00
[05/02 12:37:00    139s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:37:00    139s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:37:00    139s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:37:00    139s] (I)       Site width          :   920  (dbu)
[05/02 12:37:00    139s] (I)       Row height          :  7380  (dbu)
[05/02 12:37:00    139s] (I)       GCell width         :  7380  (dbu)
[05/02 12:37:00    139s] (I)       GCell height        :  7380  (dbu)
[05/02 12:37:00    139s] (I)       Grid                :    75    75     8
[05/02 12:37:00    139s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:37:00    139s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/02 12:37:00    139s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/02 12:37:00    139s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:37:00    139s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:37:00    139s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:37:00    139s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:37:00    139s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:37:00    139s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/02 12:37:00    139s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:37:00    139s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:37:00    139s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:37:00    139s] (I)       --------------------------------------------------------
[05/02 12:37:00    139s] 
[05/02 12:37:00    139s] [NR-eGR] ============ Routing rule table ============
[05/02 12:37:00    139s] [NR-eGR] Rule id: 0  Nets: 3255 
[05/02 12:37:00    139s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:37:00    139s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:37:00    139s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:37:00    139s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:37:00    139s] [NR-eGR] ========================================
[05/02 12:37:00    139s] [NR-eGR] 
[05/02 12:37:00    139s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:37:00    139s] (I)       blocked tracks on layer2 : = 1180 / 44925 (2.63%)
[05/02 12:37:00    139s] (I)       blocked tracks on layer3 : = 356 / 50250 (0.71%)
[05/02 12:37:00    139s] (I)       blocked tracks on layer4 : = 3536 / 44925 (7.87%)
[05/02 12:37:00    139s] (I)       blocked tracks on layer5 : = 1632 / 50250 (3.25%)
[05/02 12:37:00    139s] (I)       blocked tracks on layer6 : = 0 / 44925 (0.00%)
[05/02 12:37:00    139s] (I)       blocked tracks on layer7 : = 0 / 50250 (0.00%)
[05/02 12:37:00    139s] (I)       blocked tracks on layer8 : = 0 / 17925 (0.00%)
[05/02 12:37:00    139s] (I)       After initializing earlyGlobalRoute syMemory usage = 1306.4 MB
[05/02 12:37:00    139s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1306.41 MB )
[05/02 12:37:00    139s] (I)       Started Global Routing ( Curr Mem: 1305.07 MB )
[05/02 12:37:00    139s] (I)       ============= Initialization =============
[05/02 12:37:00    139s] (I)       totalPins=10450  totalGlobalPin=9785 (93.64%)
[05/02 12:37:00    139s] (I)       Started Build MST ( Curr Mem: 1305.07 MB )
[05/02 12:37:00    139s] (I)       Generate topology with single threads
[05/02 12:37:00    139s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1305.08 MB )
[05/02 12:37:00    139s] (I)       total 2D Cap : 297422 = (148770 H, 148652 V)
[05/02 12:37:00    139s] [NR-eGR] Layer group 1: route 3255 net(s) in layer range [2, 8]
[05/02 12:37:00    139s] (I)       ============  Phase 1a Route ============
[05/02 12:37:00    139s] (I)       Started Phase 1a ( Curr Mem: 1305.39 MB )
[05/02 12:37:00    139s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1305.39 MB )
[05/02 12:37:00    139s] (I)       Usage: 19269 = (8901 H, 10368 V) = (5.98% H, 6.97% V) = (3.284e+04um H, 3.826e+04um V)
[05/02 12:37:00    139s] (I)       
[05/02 12:37:00    139s] (I)       ============  Phase 1b Route ============
[05/02 12:37:00    139s] (I)       Usage: 19269 = (8901 H, 10368 V) = (5.98% H, 6.97% V) = (3.284e+04um H, 3.826e+04um V)
[05/02 12:37:00    139s] (I)       
[05/02 12:37:00    139s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.110261e+04um
[05/02 12:37:00    139s] (I)       ============  Phase 1c Route ============
[05/02 12:37:00    139s] (I)       Usage: 19269 = (8901 H, 10368 V) = (5.98% H, 6.97% V) = (3.284e+04um H, 3.826e+04um V)
[05/02 12:37:00    139s] (I)       
[05/02 12:37:00    139s] (I)       ============  Phase 1d Route ============
[05/02 12:37:00    139s] (I)       Usage: 19269 = (8901 H, 10368 V) = (5.98% H, 6.97% V) = (3.284e+04um H, 3.826e+04um V)
[05/02 12:37:00    139s] (I)       
[05/02 12:37:00    139s] (I)       ============  Phase 1e Route ============
[05/02 12:37:00    139s] (I)       Started Phase 1e ( Curr Mem: 1305.39 MB )
[05/02 12:37:00    139s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1305.39 MB )
[05/02 12:37:00    139s] (I)       Usage: 19269 = (8901 H, 10368 V) = (5.98% H, 6.97% V) = (3.284e+04um H, 3.826e+04um V)
[05/02 12:37:00    139s] (I)       
[05/02 12:37:00    139s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.110261e+04um
[05/02 12:37:00    139s] [NR-eGR] 
[05/02 12:37:00    139s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1305.66 MB )
[05/02 12:37:00    139s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:37:00    139s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1305.66 MB )
[05/02 12:37:00    139s] (I)       ============  Phase 1l Route ============
[05/02 12:37:00    139s] (I)       
[05/02 12:37:00    139s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/02 12:37:00    139s] [NR-eGR]                        OverCon            
[05/02 12:37:00    139s] [NR-eGR]                         #Gcell     %Gcell
[05/02 12:37:00    139s] [NR-eGR]       Layer                (1)    OverCon 
[05/02 12:37:00    139s] [NR-eGR] ----------------------------------------------
[05/02 12:37:00    139s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/02 12:37:00    139s] [NR-eGR]  METAL2  (2)         1( 0.02%)   ( 0.02%) 
[05/02 12:37:00    139s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/02 12:37:00    139s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/02 12:37:00    139s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/02 12:37:00    139s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[05/02 12:37:00    139s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[05/02 12:37:00    139s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[05/02 12:37:00    139s] [NR-eGR] ----------------------------------------------
[05/02 12:37:00    139s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[05/02 12:37:00    139s] [NR-eGR] 
[05/02 12:37:00    139s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1305.66 MB )
[05/02 12:37:00    139s] (I)       total 2D Cap : 297618 = (148832 H, 148786 V)
[05/02 12:37:00    139s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:37:00    139s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/02 12:37:00    139s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1302.25 MB )
[05/02 12:37:00    139s] OPERPROF: Starting HotSpotCal at level 1, MEM:1302.3M
[05/02 12:37:00    139s] [hotspot] +------------+---------------+---------------+
[05/02 12:37:00    139s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:37:00    139s] [hotspot] +------------+---------------+---------------+
[05/02 12:37:00    139s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:37:00    139s] [hotspot] +------------+---------------+---------------+
[05/02 12:37:00    139s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:37:00    139s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:37:00    139s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1302.3M
[05/02 12:37:00    139s] Starting delay calculation for Setup views
[05/02 12:37:00    139s] #################################################################################
[05/02 12:37:00    139s] # Design Stage: PreRoute
[05/02 12:37:00    139s] # Design Name: IOTDF
[05/02 12:37:00    139s] # Design Mode: 90nm
[05/02 12:37:00    139s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:37:00    139s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:37:00    139s] # Signoff Settings: SI Off 
[05/02 12:37:00    139s] #################################################################################
[05/02 12:37:00    139s] Calculate delays in Single mode...
[05/02 12:37:00    139s] Topological Sorting (REAL = 0:00:00.0, MEM = 1298.3M, InitMEM = 1298.3M)
[05/02 12:37:00    139s] Start delay calculation (fullDC) (1 T). (MEM=1298.25)
[05/02 12:37:00    140s] End AAE Lib Interpolated Model. (MEM=1314.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:37:01    140s] Total number of fetched objects 3261
[05/02 12:37:01    140s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:37:01    140s] End delay calculation. (MEM=1290.07 CPU=0:00:00.7 REAL=0:00:01.0)
[05/02 12:37:01    140s] End delay calculation (fullDC). (MEM=1290.07 CPU=0:00:01.1 REAL=0:00:01.0)
[05/02 12:37:01    140s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1290.1M) ***
[05/02 12:37:01    141s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:02:21 mem=1290.6M)
[05/02 12:37:01    141s] Reported timing to dir ./timingReports
[05/02 12:37:01    141s] **optDesign ... cpu = 0:00:59, real = 0:00:59, mem = 1062.4M, totSessionCpu=0:02:21 **
[05/02 12:37:01    141s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1290.7M
[05/02 12:37:01    141s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.052, MEM:1290.7M
[05/02 12:37:03    141s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.012  |  0.012  |  5.414  |  8.119  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   930   |   400   |   662   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.228%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:01:01, mem = 1063.1M, totSessionCpu=0:02:22 **
[05/02 12:37:03    141s] *** Finished optDesign ***
[05/02 12:37:03    141s] 
[05/02 12:37:03    141s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:03 real=  0:01:05)
[05/02 12:37:03    141s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[05/02 12:37:03    141s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.5 real=0:00:11.5)
[05/02 12:37:03    141s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:06.2 real=0:00:06.2)
[05/02 12:37:03    141s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:12.8 real=0:00:12.8)
[05/02 12:37:03    141s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:10.0 real=0:00:09.9)
[05/02 12:37:03    141s] Info: pop threads available for lower-level modules during optimization.
[05/02 12:37:03    141s] Deleting Lib Analyzer.
[05/02 12:37:03    141s] clean pInstBBox. size 0
[05/02 12:37:03    141s] All LLGs are deleted
[05/02 12:37:03    141s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1237.9M
[05/02 12:37:03    141s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1237.8M
[05/02 12:37:03    141s] #optDebug: fT-D <X 1 0 0 0>
[05/02 12:37:03    141s] VSMManager cleared!
[05/02 12:37:03    141s] **place_opt_design ... cpu = 0:01:00, real = 0:01:01, mem = 1237.8M **
[05/02 12:37:03    141s] *** Finished GigaPlace ***
[05/02 12:37:03    141s] 
[05/02 12:37:03    141s] *** Summary of all messages that are not suppressed in this session:
[05/02 12:37:03    141s] Severity  ID               Count  Summary                                  
[05/02 12:37:03    141s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[05/02 12:37:03    141s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/02 12:37:03    141s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/02 12:37:03    141s] *** Message Summary: 7 warning(s), 0 error(s)
[05/02 12:37:03    141s] 
[05/02 12:37:17    143s] <CMD> saveDesign placement.enc
[05/02 12:37:17    143s] #% Begin save design ... (date=05/02 12:37:17, mem=995.2M)
[05/02 12:37:17    143s] % Begin Save ccopt configuration ... (date=05/02 12:37:17, mem=995.2M)
[05/02 12:37:17    143s] % End Save ccopt configuration ... (date=05/02 12:37:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=995.3M, current mem=995.3M)
[05/02 12:37:17    143s] % Begin Save netlist data ... (date=05/02 12:37:17, mem=995.3M)
[05/02 12:37:17    143s] Writing Binary DB to placement.enc.dat.tmp/IOTDF.v.bin in single-threaded mode...
[05/02 12:37:17    143s] % End Save netlist data ... (date=05/02 12:37:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=995.3M, current mem=995.3M)
[05/02 12:37:18    143s] Saving congestion map file placement.enc.dat.tmp/IOTDF.route.congmap.gz ...
[05/02 12:37:18    143s] % Begin Save AAE data ... (date=05/02 12:37:18, mem=995.8M)
[05/02 12:37:18    143s] Saving AAE Data ...
[05/02 12:37:18    143s] % End Save AAE data ... (date=05/02 12:37:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=995.8M, current mem=995.8M)
[05/02 12:37:18    143s] % Begin Save clock tree data ... (date=05/02 12:37:18, mem=996.1M)
[05/02 12:37:18    143s] % End Save clock tree data ... (date=05/02 12:37:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=996.1M, current mem=996.1M)
[05/02 12:37:18    143s] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[05/02 12:37:18    143s] Saving mode setting ...
[05/02 12:37:18    143s] Saving global file ...
[05/02 12:37:18    143s] % Begin Save floorplan data ... (date=05/02 12:37:18, mem=996.2M)
[05/02 12:37:18    143s] Saving floorplan file ...
[05/02 12:37:18    143s] % End Save floorplan data ... (date=05/02 12:37:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=996.2M, current mem=996.2M)
[05/02 12:37:18    143s] Saving PG file placement.enc.dat.tmp/IOTDF.pg.gz
[05/02 12:37:18    143s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1238.8M) ***
[05/02 12:37:18    143s] Saving Drc markers ...
[05/02 12:37:18    143s] ... No Drc file written since there is no markers found.
[05/02 12:37:19    143s] % Begin Save placement data ... (date=05/02 12:37:18, mem=996.3M)
[05/02 12:37:19    143s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/02 12:37:19    143s] Save Adaptive View Pruing View Names to Binary file
[05/02 12:37:19    143s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1238.8M) ***
[05/02 12:37:19    143s] % End Save placement data ... (date=05/02 12:37:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=996.3M, current mem=996.3M)
[05/02 12:37:19    143s] % Begin Save routing data ... (date=05/02 12:37:19, mem=996.3M)
[05/02 12:37:19    143s] Saving route file ...
[05/02 12:37:19    143s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1238.9M) ***
[05/02 12:37:19    143s] % End Save routing data ... (date=05/02 12:37:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=996.4M, current mem=996.4M)
[05/02 12:37:19    143s] Saving property file placement.enc.dat.tmp/IOTDF.prop
[05/02 12:37:19    143s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1238.9M) ***
[05/02 12:37:19    143s] Saving rc congestion map placement.enc.dat.tmp/IOTDF.congmap.gz ...
[05/02 12:37:19    143s] % Begin Save power constraints data ... (date=05/02 12:37:19, mem=996.4M)
[05/02 12:37:19    143s] % End Save power constraints data ... (date=05/02 12:37:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=996.4M, current mem=996.4M)
[05/02 12:37:21    145s] Generated self-contained design placement.enc.dat.tmp
[05/02 12:37:21    145s] #% End save design ... (date=05/02 12:37:21, total cpu=0:00:02.2, real=0:00:04.0, peak res=996.9M, current mem=996.9M)
[05/02 12:37:21    145s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:37:21    145s] 
[05/02 12:37:44    148s] <CMD> set_ccopt_property update_io_latency false
[05/02 12:38:01    150s] <CMD> create_ccopt_clock_tree_spec -file ccopt.spec
[05/02 12:38:01    150s] Creating clock tree spec for modes (timing configs): func_mode
[05/02 12:38:01    150s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[05/02 12:38:01    150s] Reset timing graph...
[05/02 12:38:01    150s] Ignoring AAE DB Resetting ...
[05/02 12:38:01    150s] Reset timing graph done.
[05/02 12:38:01    150s] Ignoring AAE DB Resetting ...
[05/02 12:38:01    151s] Analyzing clock structure...
[05/02 12:38:01    151s] Analyzing clock structure done.
[05/02 12:38:01    151s] Reset timing graph...
[05/02 12:38:01    151s] Ignoring AAE DB Resetting ...
[05/02 12:38:01    151s] Reset timing graph done.
[05/02 12:38:01    151s] Wrote: ccopt.spec
[05/02 12:38:03    151s] <CMD> get_ccopt_clock_trees
[05/02 12:38:03    151s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[05/02 12:38:03    151s] <CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
[05/02 12:38:03    151s] Extracting original clock gating for clk...
[05/02 12:38:03    151s]   clock_tree clk contains 400 sinks and 0 clock gates.
[05/02 12:38:03    151s]   Extraction for clk complete.
[05/02 12:38:03    151s] Extracting original clock gating for clk done.
[05/02 12:38:03    151s] <CMD> set_ccopt_property clock_period -pin clk 10
[05/02 12:38:03    151s] <CMD> create_ccopt_skew_group -name clk/func_mode -sources clk -auto_sinks
[05/02 12:38:03    151s] The skew group clk/func_mode was created. It contains 400 sinks and 1 sources.
[05/02 12:38:03    151s] <CMD> set_ccopt_property include_source_latency -skew_group clk/func_mode true
[05/02 12:38:03    151s] <CMD> set_ccopt_property target_insertion_delay -skew_group clk/func_mode 1.000
[05/02 12:38:03    151s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/func_mode clk
[05/02 12:38:03    151s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/func_mode func_mode
[05/02 12:38:03    151s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/func_mode {DC_max DC_max}
[05/02 12:38:03    151s] <CMD> check_ccopt_clock_tree_convergence
[05/02 12:38:03    151s] Checking clock tree convergence...
[05/02 12:38:03    151s] Checking clock tree convergence done.
[05/02 12:38:03    151s] <CMD> get_ccopt_property auto_design_state_for_ilms
[05/02 12:38:08    152s] <CMD> ccopt_design
[05/02 12:38:08    152s] #% Begin ccopt_design (date=05/02 12:38:08, mem=967.7M)
[05/02 12:38:08    152s] Setting ::DelayCal::PrerouteDcFastMode 0
[05/02 12:38:08    152s] Runtime...
[05/02 12:38:08    152s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[05/02 12:38:08    152s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[05/02 12:38:08    152s] Set place::cacheFPlanSiteMark to 1
[05/02 12:38:08    152s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[05/02 12:38:08    152s] Using CCOpt effort standard.
[05/02 12:38:08    152s] CCOpt::Phase::Initialization...
[05/02 12:38:08    152s] Check Prerequisites...
[05/02 12:38:08    152s] Leaving CCOpt scope - CheckPlace...
[05/02 12:38:08    152s] OPERPROF: Starting checkPlace at level 1, MEM:1216.1M
[05/02 12:38:08    152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1216.1M
[05/02 12:38:08    152s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1216.1M
[05/02 12:38:08    152s] Core basic site is TSM13SITE
[05/02 12:38:08    152s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:38:08    152s] SiteArray: use 118,784 bytes
[05/02 12:38:08    152s] SiteArray: current memory after site array memory allocation 1216.2M
[05/02 12:38:08    152s] SiteArray: FP blocked sites are writable
[05/02 12:38:08    152s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:1216.2M
[05/02 12:38:08    152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.002, MEM:1216.2M
[05/02 12:38:08    152s] Begin checking placement ... (start mem=1216.1M, init mem=1216.2M)
[05/02 12:38:08    152s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1216.2M
[05/02 12:38:08    152s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1216.2M
[05/02 12:38:08    152s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1216.2M
[05/02 12:38:08    152s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.000, MEM:1216.2M
[05/02 12:38:08    152s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1216.2M
[05/02 12:38:08    152s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.015, MEM:1216.2M
[05/02 12:38:08    152s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1216.2M
[05/02 12:38:08    152s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1216.2M
[05/02 12:38:08    152s] *info: Placed = 2847          
[05/02 12:38:08    152s] *info: Unplaced = 0           
[05/02 12:38:08    152s] Placement Density:69.23%(31828/45976)
[05/02 12:38:08    152s] Placement Density (including fixed std cells):69.23%(31828/45976)
[05/02 12:38:08    152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1216.2M
[05/02 12:38:08    152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1216.1M
[05/02 12:38:08    152s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1216.1M)
[05/02 12:38:08    152s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.036, MEM:1216.1M
[05/02 12:38:08    152s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:08    152s] Validating CTS configuration...
[05/02 12:38:08    152s] Checking module port directions...
[05/02 12:38:08    152s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:08    152s] Non-default CCOpt properties:
[05/02 12:38:08    152s] route_type is set for at least one key
[05/02 12:38:08    152s] target_insertion_delay is set for at least one key
[05/02 12:38:08    152s] update_io_latency: 0 (default: true)
[05/02 12:38:08    152s] Using cell based legalization.
[05/02 12:38:08    152s] OPERPROF: Starting DPlace-Init at level 1, MEM:1216.1M
[05/02 12:38:08    152s] All LLGs are deleted
[05/02 12:38:08    152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1216.1M
[05/02 12:38:08    152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1216.1M
[05/02 12:38:08    152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1216.1M
[05/02 12:38:08    152s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1216.1M
[05/02 12:38:08    152s] Core basic site is TSM13SITE
[05/02 12:38:08    152s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:38:08    152s] SiteArray: use 118,784 bytes
[05/02 12:38:08    152s] SiteArray: current memory after site array memory allocation 1216.2M
[05/02 12:38:08    152s] SiteArray: FP blocked sites are writable
[05/02 12:38:08    152s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:38:08    152s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1216.2M
[05/02 12:38:08    152s] Process 183 wires and vias for routing blockage and capacity analysis
[05/02 12:38:08    152s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1216.2M
[05/02 12:38:08    152s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.066, MEM:1216.2M
[05/02 12:38:08    152s] OPERPROF:     Starting CMU at level 3, MEM:1216.2M
[05/02 12:38:08    152s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1216.2M
[05/02 12:38:08    152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.068, MEM:1216.2M
[05/02 12:38:08    152s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1216.2MB).
[05/02 12:38:08    152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.076, MEM:1216.2M
[05/02 12:38:08    152s] (I)       Load db... (mem=1254.4M)
[05/02 12:38:08    152s] (I)       Read data from FE... (mem=1254.4M)
[05/02 12:38:08    152s] (I)       Read nodes and places... (mem=1254.4M)
[05/02 12:38:08    152s] (I)       Number of ignored instance 0
[05/02 12:38:08    152s] (I)       Number of inbound cells 0
[05/02 12:38:08    152s] (I)       numMoveCells=2847, numMacros=0  numPads=144  numMultiRowHeightInsts=0
[05/02 12:38:08    152s] (I)       cell height: 7380, count: 2847
[05/02 12:38:08    152s] (I)       Done Read nodes and places (cpu=0.000s, mem=1254.4M)
[05/02 12:38:08    152s] (I)       Read rows... (mem=1254.4M)
[05/02 12:38:08    152s] (I)       Done Read rows (cpu=0.000s, mem=1254.4M)
[05/02 12:38:08    152s] (I)       Done Read data from FE (cpu=0.000s, mem=1254.4M)
[05/02 12:38:08    152s] (I)       Done Load db (cpu=0.000s, mem=1254.4M)
[05/02 12:38:08    152s] (I)       Constructing placeable region... (mem=1254.4M)
[05/02 12:38:08    152s] (I)       Constructing bin map
[05/02 12:38:08    152s] (I)       Initialize bin information with width=73800 height=73800
[05/02 12:38:08    152s] (I)       Done constructing bin map
[05/02 12:38:08    152s] (I)       Removing 0 blocked bin with high fixed inst density
[05/02 12:38:08    152s] (I)       Compute region effective width... (mem=1254.4M)
[05/02 12:38:08    152s] (I)       Done Compute region effective width (cpu=0.000s, mem=1254.4M)
[05/02 12:38:08    152s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1254.4M)
[05/02 12:38:08    152s] Route type trimming info:
[05/02 12:38:08    152s]   No route type modifications were made.
[05/02 12:38:08    152s] Accumulated time to calculate placeable region: 0
[05/02 12:38:08    152s] (I)       Initializing Steiner engine. 
[05/02 12:38:08    152s] End AAE Lib Interpolated Model. (MEM=1217.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:08    152s] Library trimming buffers in power domain auto-default and half-corner DC_max:setup.late removed 0 of 8 cells
[05/02 12:38:08    152s] Original list had 8 cells:
[05/02 12:38:08    152s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/02 12:38:08    152s] Library trimming was not able to trim any cells:
[05/02 12:38:08    152s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/02 12:38:08    152s] Accumulated time to calculate placeable region: 0
[05/02 12:38:08    152s] Library trimming inverters in power domain auto-default and half-corner DC_max:setup.late removed 1 of 8 cells
[05/02 12:38:08    152s] Original list had 8 cells:
[05/02 12:38:08    152s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX2 CLKINVX1 
[05/02 12:38:08    152s] New trimmed list has 7 cells:
[05/02 12:38:08    152s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1 
[05/02 12:38:08    152s] Accumulated time to calculate placeable region: 0
[05/02 12:38:08    152s] Accumulated time to calculate placeable region: 0
[05/02 12:38:10    154s] Clock tree balancer configuration for clock_tree clk:
[05/02 12:38:10    154s] Non-default CCOpt properties:
[05/02 12:38:10    154s]   route_type (leaf): default_route_type_leaf (default: default)
[05/02 12:38:10    154s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/02 12:38:10    154s]   route_type (top): default_route_type_nonleaf (default: default)
[05/02 12:38:10    154s] For power domain auto-default:
[05/02 12:38:10    154s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/02 12:38:10    154s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1}
[05/02 12:38:10    154s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[05/02 12:38:10    154s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[05/02 12:38:10    154s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 45975.776um^2
[05/02 12:38:10    154s] Top Routing info:
[05/02 12:38:10    154s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/02 12:38:10    154s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/02 12:38:10    154s] Trunk Routing info:
[05/02 12:38:10    154s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/02 12:38:10    154s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/02 12:38:10    154s] Leaf Routing info:
[05/02 12:38:10    154s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/02 12:38:10    154s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/02 12:38:10    154s] For timing_corner DC_max:setup, late and power domain auto-default:
[05/02 12:38:10    154s]   Slew time target (leaf):    0.234ns
[05/02 12:38:10    154s]   Slew time target (trunk):   0.234ns
[05/02 12:38:10    154s]   Slew time target (top):     0.235ns (Note: no nets are considered top nets in this clock tree)
[05/02 12:38:10    154s]   Buffer unit delay: 0.141ns
[05/02 12:38:10    154s]   Buffer max distance: 1710.811um
[05/02 12:38:10    154s] Fastest wire driving cells and distances:
[05/02 12:38:10    154s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1710.811um, saturatedSlew=0.207ns, speed=6557.344um per ns, cellArea=28.773um^2 per 1000um}
[05/02 12:38:10    154s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1408.143um, saturatedSlew=0.204ns, speed=8191.641um per ns, cellArea=22.903um^2 per 1000um}
[05/02 12:38:10    154s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1778.667um, saturatedSlew=0.205ns, speed=3561.608um per ns, cellArea=41.990um^2 per 1000um}
[05/02 12:38:10    154s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1753.067um, saturatedSlew=0.205ns, speed=3514.569um per ns, cellArea=38.730um^2 per 1000um}
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] Logic Sizing Table:
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] ----------------------------------------------------------
[05/02 12:38:10    154s] Cell    Instance count    Source    Eligible library cells
[05/02 12:38:10    154s] ----------------------------------------------------------
[05/02 12:38:10    154s]   (empty table)
[05/02 12:38:10    154s] ----------------------------------------------------------
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[05/02 12:38:10    154s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:10    154s] Clock tree balancer configuration for skew_group clk/func_mode:
[05/02 12:38:10    154s]   Sources:                     pin clk
[05/02 12:38:10    154s]   Total number of sinks:       400
[05/02 12:38:10    154s]   Delay constrained sinks:     400
[05/02 12:38:10    154s]   Non-leaf sinks:              0
[05/02 12:38:10    154s]   Ignore pins:                 0
[05/02 12:38:10    154s]  Timing corner DC_max:setup.late:
[05/02 12:38:10    154s]   Skew target:                 0.141ns
[05/02 12:38:10    154s]   Insertion delay target:      1.000ns
[05/02 12:38:10    154s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/02 12:38:10    154s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/02 12:38:10    154s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/02 12:38:10    154s] Primary reporting skew groups are:
[05/02 12:38:10    154s] skew_group clk/func_mode with 400 clock sinks
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] Via Selection for Estimated Routes (rule default):
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] -----------------------------------------------------------------------
[05/02 12:38:10    154s] Layer            Via Cell       Res.     Cap.     RC       Top of Stack
[05/02 12:38:10    154s] Range                           (Ohm)    (fF)     (fs)     Only
[05/02 12:38:10    154s] -----------------------------------------------------------------------
[05/02 12:38:10    154s] METAL1-METAL2    VIA12_XR       1.020    0.000    0.000    false
[05/02 12:38:10    154s] METAL2-METAL3    VIA23_V        1.020    0.000    0.000    false
[05/02 12:38:10    154s] METAL2-METAL3    VIA23_TOS      1.020    0.000    0.000    true
[05/02 12:38:10    154s] METAL3-METAL4    VIA34_H        1.020    0.000    0.000    false
[05/02 12:38:10    154s] METAL3-METAL4    VIA34_TOS_E    1.020    0.000    0.000    true
[05/02 12:38:10    154s] METAL4-METAL5    VIA45_V        1.020    0.000    0.000    false
[05/02 12:38:10    154s] METAL4-METAL5    VIA45_TOS      1.020    0.000    0.000    true
[05/02 12:38:10    154s] METAL5-METAL6    VIA56_H        1.020    0.000    0.000    false
[05/02 12:38:10    154s] METAL5-METAL6    VIA56_TOS_E    1.020    0.000    0.000    true
[05/02 12:38:10    154s] METAL6-METAL7    VIA67_V        1.020    0.000    0.000    false
[05/02 12:38:10    154s] METAL6-METAL7    VIA67_TOS      1.020    0.000    0.000    true
[05/02 12:38:10    154s] METAL7-METAL8    VIA78_V        0.630    0.000    0.000    false
[05/02 12:38:10    154s] -----------------------------------------------------------------------
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] No ideal or dont_touch nets found in the clock tree
[05/02 12:38:10    154s] No dont_touch hnets found in the clock tree
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] Filtering reasons for cell type: buffer
[05/02 12:38:10    154s] =======================================
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] --------------------------------------------------------------------------------------------------------------------
[05/02 12:38:10    154s] Clock trees    Power domain    Reason                         Library cells
[05/02 12:38:10    154s] --------------------------------------------------------------------------------------------------------------------
[05/02 12:38:10    154s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[05/02 12:38:10    154s] --------------------------------------------------------------------------------------------------------------------
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] Filtering reasons for cell type: inverter
[05/02 12:38:10    154s] =========================================
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] -----------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:10    154s] Clock trees    Power domain    Reason                         Library cells
[05/02 12:38:10    154s] -----------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:10    154s] all            auto-default    Library trimming               { CLKINVX2 }
[05/02 12:38:10    154s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX4 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL }
[05/02 12:38:10    154s] -----------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.3)
[05/02 12:38:10    154s] CCOpt configuration status: all checks passed.
[05/02 12:38:10    154s] External - Set all clocks to propagated mode...
[05/02 12:38:10    154s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[05/02 12:38:10    154s]  * CCOpt property update_io_latency is false
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:10    154s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] Check Prerequisites done. (took cpu=0:00:02.3 real=0:00:02.3)
[05/02 12:38:10    154s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.3 real=0:00:02.3)
[05/02 12:38:10    154s] Executing ccopt post-processing.
[05/02 12:38:10    154s] Synthesizing clock trees with CCOpt...
[05/02 12:38:10    154s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 12:38:10    154s] CCOpt::Phase::PreparingToBalance...
[05/02 12:38:10    154s] Leaving CCOpt scope - Initializing power interface...
[05/02 12:38:10    154s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] Positive (advancing) pin insertion delays
[05/02 12:38:10    154s] =========================================
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] Found 0 pin insertion delay advances (0 of 400 clock tree sinks)
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] Negative (delaying) pin insertion delays
[05/02 12:38:10    154s] ========================================
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] Found 0 pin insertion delay delays (0 of 400 clock tree sinks)
[05/02 12:38:10    154s] Notify start of optimization...
[05/02 12:38:10    154s] Notify start of optimization done.
[05/02 12:38:10    154s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[05/02 12:38:10    154s] All LLGs are deleted
[05/02 12:38:10    154s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1216.6M
[05/02 12:38:10    154s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1216.5M
[05/02 12:38:10    154s] ### Creating LA Mngr. totSessionCpu=0:02:34 mem=1213.2M
[05/02 12:38:10    154s] ### Creating LA Mngr, finished. totSessionCpu=0:02:34 mem=1213.2M
[05/02 12:38:10    154s] (I)       Started Loading and Dumping File ( Curr Mem: 1213.21 MB )
[05/02 12:38:10    154s] (I)       Reading DB...
[05/02 12:38:10    154s] (I)       Read data from FE... (mem=1254.5M)
[05/02 12:38:10    154s] (I)       Read nodes and places... (mem=1254.5M)
[05/02 12:38:10    154s] (I)       Done Read nodes and places (cpu=0.000s, mem=1254.5M)
[05/02 12:38:10    154s] (I)       Read nets... (mem=1254.5M)
[05/02 12:38:10    154s] (I)       Done Read nets (cpu=0.010s, mem=1254.5M)
[05/02 12:38:10    154s] (I)       Done Read data from FE (cpu=0.010s, mem=1254.5M)
[05/02 12:38:10    154s] (I)       before initializing RouteDB syMemory usage = 1215.0 MB
[05/02 12:38:10    154s] (I)       Honor MSV route constraint: false
[05/02 12:38:10    154s] (I)       Maximum routing layer  : 127
[05/02 12:38:10    154s] (I)       Minimum routing layer  : 2
[05/02 12:38:10    154s] (I)       Supply scale factor H  : 1.00
[05/02 12:38:10    154s] (I)       Supply scale factor V  : 1.00
[05/02 12:38:10    154s] (I)       Tracks used by clock wire: 0
[05/02 12:38:10    154s] (I)       Reverse direction      : 
[05/02 12:38:10    154s] (I)       Honor partition pin guides: true
[05/02 12:38:10    154s] (I)       Route selected nets only: false
[05/02 12:38:10    154s] (I)       Route secondary PG pins: false
[05/02 12:38:10    154s] (I)       Second PG max fanout   : 2147483647
[05/02 12:38:10    154s] (I)       Apply function for special wires: true
[05/02 12:38:10    154s] (I)       Layer by layer blockage reading: true
[05/02 12:38:10    154s] (I)       Offset calculation fix : true
[05/02 12:38:10    154s] (I)       Route stripe layer range: 
[05/02 12:38:10    154s] (I)       Honor partition fences : 
[05/02 12:38:10    154s] (I)       Honor partition pin    : 
[05/02 12:38:10    154s] (I)       Honor partition fences with feedthrough: 
[05/02 12:38:10    154s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:38:10    154s] (I)       build grid graph
[05/02 12:38:10    154s] (I)       build grid graph start
[05/02 12:38:10    154s] [NR-eGR] Track table information for default rule: 
[05/02 12:38:10    154s] [NR-eGR] METAL1 has no routable track
[05/02 12:38:10    154s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:38:10    154s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:38:10    154s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:38:10    154s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:38:10    154s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:38:10    154s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:38:10    154s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:38:10    154s] (I)       build grid graph end
[05/02 12:38:10    154s] (I)       ===========================================================================
[05/02 12:38:10    154s] (I)       == Report All Rule Vias ==
[05/02 12:38:10    154s] (I)       ===========================================================================
[05/02 12:38:10    154s] (I)        Via Rule : (Default)
[05/02 12:38:10    154s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:38:10    154s] (I)       ---------------------------------------------------------------------------
[05/02 12:38:10    154s] (I)        1    4 : VIA12_XR                   35 : VIA12_2CUT_E             
[05/02 12:38:10    154s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:38:10    154s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:38:10    154s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:38:10    154s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:38:10    154s] (I)        6   22 : VIA67_V                    55 : VIA67_2CUT_E             
[05/02 12:38:10    154s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:38:10    154s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:38:10    154s] (I)       ===========================================================================
[05/02 12:38:10    154s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1215.01 MB )
[05/02 12:38:10    154s] (I)       Num PG vias on layer 1 : 0
[05/02 12:38:10    154s] (I)       Num PG vias on layer 2 : 0
[05/02 12:38:10    154s] (I)       Num PG vias on layer 3 : 0
[05/02 12:38:10    154s] (I)       Num PG vias on layer 4 : 0
[05/02 12:38:10    154s] (I)       Num PG vias on layer 5 : 0
[05/02 12:38:10    154s] (I)       Num PG vias on layer 6 : 0
[05/02 12:38:10    154s] (I)       Num PG vias on layer 7 : 0
[05/02 12:38:10    154s] (I)       Num PG vias on layer 8 : 0
[05/02 12:38:10    154s] [NR-eGR] Read 644 PG shapes
[05/02 12:38:10    154s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.01 MB )
[05/02 12:38:10    154s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:38:10    154s] [NR-eGR] #Instance Blockages : 0
[05/02 12:38:10    154s] [NR-eGR] #PG Blockages       : 644
[05/02 12:38:10    154s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:38:10    154s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:38:10    154s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:38:10    154s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/02 12:38:10    154s] (I)       readDataFromPlaceDB
[05/02 12:38:10    154s] (I)       Read net information..
[05/02 12:38:10    154s] [NR-eGR] Read numTotalNets=3255  numIgnoredNets=0
[05/02 12:38:10    154s] (I)       Read testcase time = 0.000 seconds
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] (I)       early_global_route_priority property id does not exist.
[05/02 12:38:10    154s] (I)       Start initializing grid graph
[05/02 12:38:10    154s] (I)       End initializing grid graph
[05/02 12:38:10    154s] (I)       Model blockages into capacity
[05/02 12:38:10    154s] (I)       Read Num Blocks=644  Num Prerouted Wires=0  Num CS=0
[05/02 12:38:10    154s] (I)       Started Modeling ( Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Started Modeling Layer 1 ( Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Started Modeling Layer 2 ( Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 0
[05/02 12:38:10    154s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Started Modeling Layer 3 ( Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 0
[05/02 12:38:10    154s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Started Modeling Layer 4 ( Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 0
[05/02 12:38:10    154s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Started Modeling Layer 5 ( Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[05/02 12:38:10    154s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Started Modeling Layer 6 ( Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:10    154s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Started Modeling Layer 7 ( Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:38:10    154s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Started Modeling Layer 8 ( Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:10    154s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1215.55 MB )
[05/02 12:38:10    154s] (I)       Number of ignored nets = 0
[05/02 12:38:10    154s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:38:10    154s] (I)       Number of clock nets = 1.  Ignored: No
[05/02 12:38:10    154s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:38:10    154s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:38:10    154s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:38:10    154s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:38:10    154s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:38:10    154s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:38:10    154s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:38:10    154s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/02 12:38:10    154s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1215.6 MB
[05/02 12:38:10    154s] (I)       Ndr track 0 does not exist
[05/02 12:38:10    154s] (I)       Layer1  viaCost=200.00
[05/02 12:38:10    154s] (I)       Layer2  viaCost=200.00
[05/02 12:38:10    154s] (I)       Layer3  viaCost=200.00
[05/02 12:38:10    154s] (I)       Layer4  viaCost=200.00
[05/02 12:38:10    154s] (I)       Layer5  viaCost=200.00
[05/02 12:38:10    154s] (I)       Layer6  viaCost=200.00
[05/02 12:38:10    154s] (I)       Layer7  viaCost=200.00
[05/02 12:38:10    154s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:38:10    154s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:38:10    154s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:38:10    154s] (I)       Site width          :   920  (dbu)
[05/02 12:38:10    154s] (I)       Row height          :  7380  (dbu)
[05/02 12:38:10    154s] (I)       GCell width         :  7380  (dbu)
[05/02 12:38:10    154s] (I)       GCell height        :  7380  (dbu)
[05/02 12:38:10    154s] (I)       Grid                :    75    75     8
[05/02 12:38:10    154s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:38:10    154s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/02 12:38:10    154s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/02 12:38:10    154s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:38:10    154s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:38:10    154s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:38:10    154s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:38:10    154s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:38:10    154s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/02 12:38:10    154s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:38:10    154s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:38:10    154s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:38:10    154s] (I)       --------------------------------------------------------
[05/02 12:38:10    154s] 
[05/02 12:38:10    154s] [NR-eGR] ============ Routing rule table ============
[05/02 12:38:10    154s] [NR-eGR] Rule id: 0  Nets: 3255 
[05/02 12:38:10    154s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:38:10    154s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:38:10    154s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:10    154s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:10    154s] [NR-eGR] ========================================
[05/02 12:38:10    154s] [NR-eGR] 
[05/02 12:38:10    154s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:38:10    154s] (I)       blocked tracks on layer2 : = 1180 / 44925 (2.63%)
[05/02 12:38:10    154s] (I)       blocked tracks on layer3 : = 356 / 50250 (0.71%)
[05/02 12:38:10    154s] (I)       blocked tracks on layer4 : = 3536 / 44925 (7.87%)
[05/02 12:38:10    154s] (I)       blocked tracks on layer5 : = 1632 / 50250 (3.25%)
[05/02 12:38:10    154s] (I)       blocked tracks on layer6 : = 0 / 44925 (0.00%)
[05/02 12:38:10    154s] (I)       blocked tracks on layer7 : = 0 / 50250 (0.00%)
[05/02 12:38:10    154s] (I)       blocked tracks on layer8 : = 0 / 17925 (0.00%)
[05/02 12:38:10    154s] (I)       After initializing earlyGlobalRoute syMemory usage = 1215.8 MB
[05/02 12:38:10    154s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1215.78 MB )
[05/02 12:38:10    154s] (I)       Started Global Routing ( Curr Mem: 1214.44 MB )
[05/02 12:38:10    154s] (I)       ============= Initialization =============
[05/02 12:38:10    154s] (I)       totalPins=10450  totalGlobalPin=9785 (93.64%)
[05/02 12:38:10    154s] (I)       Started Build MST ( Curr Mem: 1214.44 MB )
[05/02 12:38:10    154s] (I)       Generate topology with single threads
[05/02 12:38:10    154s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1214.45 MB )
[05/02 12:38:10    154s] (I)       total 2D Cap : 297422 = (148770 H, 148652 V)
[05/02 12:38:10    154s] [NR-eGR] Layer group 1: route 3255 net(s) in layer range [2, 8]
[05/02 12:38:10    154s] (I)       ============  Phase 1a Route ============
[05/02 12:38:10    154s] (I)       Started Phase 1a ( Curr Mem: 1214.71 MB )
[05/02 12:38:10    154s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1214.71 MB )
[05/02 12:38:10    154s] (I)       Usage: 19269 = (8901 H, 10368 V) = (5.98% H, 6.97% V) = (3.284e+04um H, 3.826e+04um V)
[05/02 12:38:10    154s] (I)       
[05/02 12:38:10    154s] (I)       ============  Phase 1b Route ============
[05/02 12:38:10    154s] (I)       Usage: 19269 = (8901 H, 10368 V) = (5.98% H, 6.97% V) = (3.284e+04um H, 3.826e+04um V)
[05/02 12:38:10    154s] (I)       
[05/02 12:38:10    154s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.110261e+04um
[05/02 12:38:10    154s] (I)       ============  Phase 1c Route ============
[05/02 12:38:10    154s] (I)       Usage: 19269 = (8901 H, 10368 V) = (5.98% H, 6.97% V) = (3.284e+04um H, 3.826e+04um V)
[05/02 12:38:10    154s] (I)       
[05/02 12:38:10    154s] (I)       ============  Phase 1d Route ============
[05/02 12:38:10    154s] (I)       Usage: 19269 = (8901 H, 10368 V) = (5.98% H, 6.97% V) = (3.284e+04um H, 3.826e+04um V)
[05/02 12:38:10    154s] (I)       
[05/02 12:38:10    154s] (I)       ============  Phase 1e Route ============
[05/02 12:38:10    154s] (I)       Started Phase 1e ( Curr Mem: 1214.71 MB )
[05/02 12:38:10    154s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1214.71 MB )
[05/02 12:38:10    154s] (I)       Usage: 19269 = (8901 H, 10368 V) = (5.98% H, 6.97% V) = (3.284e+04um H, 3.826e+04um V)
[05/02 12:38:10    154s] (I)       
[05/02 12:38:10    154s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.110261e+04um
[05/02 12:38:10    154s] [NR-eGR] 
[05/02 12:38:10    154s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1214.98 MB )
[05/02 12:38:10    154s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:10    154s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1214.97 MB )
[05/02 12:38:10    154s] (I)       ============  Phase 1l Route ============
[05/02 12:38:10    154s] (I)       
[05/02 12:38:10    154s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/02 12:38:10    154s] [NR-eGR]                        OverCon            
[05/02 12:38:10    154s] [NR-eGR]                         #Gcell     %Gcell
[05/02 12:38:10    154s] [NR-eGR]       Layer                (1)    OverCon 
[05/02 12:38:10    154s] [NR-eGR] ----------------------------------------------
[05/02 12:38:10    154s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:10    154s] [NR-eGR]  METAL2  (2)         1( 0.02%)   ( 0.02%) 
[05/02 12:38:10    154s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:10    154s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:10    154s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:10    154s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:10    154s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:10    154s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:10    154s] [NR-eGR] ----------------------------------------------
[05/02 12:38:10    154s] [NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[05/02 12:38:10    154s] [NR-eGR] 
[05/02 12:38:10    154s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1214.97 MB )
[05/02 12:38:10    154s] (I)       total 2D Cap : 297618 = (148832 H, 148786 V)
[05/02 12:38:10    154s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:38:10    154s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/02 12:38:10    154s] (I)       ============= track Assignment ============
[05/02 12:38:10    154s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1215.05 MB )
[05/02 12:38:10    154s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1214.83 MB )
[05/02 12:38:10    154s] (I)       Started Greedy Track Assignment ( Curr Mem: 1214.83 MB )
[05/02 12:38:10    154s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/02 12:38:10    154s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1214.91 MB )
[05/02 12:38:10    154s] (I)       Run Multi-thread track assignment
[05/02 12:38:10    154s] (I)       Finished Greedy Track Assignment ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1215.04 MB )
[05/02 12:38:10    154s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:10    154s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 10306
[05/02 12:38:10    154s] [NR-eGR] METAL2  (2V) length: 3.057277e+04um, number of vias: 14364
[05/02 12:38:10    154s] [NR-eGR] METAL3  (3H) length: 3.341921e+04um, number of vias: 976
[05/02 12:38:10    154s] [NR-eGR] METAL4  (4V) length: 9.351485e+03um, number of vias: 41
[05/02 12:38:10    154s] [NR-eGR] METAL5  (5H) length: 6.583300e+02um, number of vias: 22
[05/02 12:38:10    154s] [NR-eGR] METAL6  (6V) length: 5.535000e+02um, number of vias: 0
[05/02 12:38:10    154s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:10    154s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:10    154s] [NR-eGR] Total length: 7.455529e+04um, number of vias: 25709
[05/02 12:38:10    154s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:10    154s] [NR-eGR] Total eGR-routed clock nets wire length: 3.379045e+03um 
[05/02 12:38:10    154s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:10    154s] Saved RC grid cleaned up.
[05/02 12:38:10    154s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1214.49 MB )
[05/02 12:38:10    154s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:10    154s] Rebuilding timing graph...
[05/02 12:38:10    154s] Rebuilding timing graph done.
[05/02 12:38:10    154s] Legalization setup...
[05/02 12:38:10    154s] Using cell based legalization.
[05/02 12:38:10    154s] OPERPROF: Starting DPlace-Init at level 1, MEM:1227.1M
[05/02 12:38:10    154s] #spOpts: mergeVia=F 
[05/02 12:38:10    154s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1227.1M
[05/02 12:38:10    154s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1227.1M
[05/02 12:38:10    154s] Core basic site is TSM13SITE
[05/02 12:38:10    154s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:38:10    154s] SiteArray: use 118,784 bytes
[05/02 12:38:10    154s] SiteArray: current memory after site array memory allocation 1227.2M
[05/02 12:38:10    154s] SiteArray: FP blocked sites are writable
[05/02 12:38:10    154s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:38:10    154s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1227.2M
[05/02 12:38:10    154s] Process 183 wires and vias for routing blockage and capacity analysis
[05/02 12:38:10    154s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1227.2M
[05/02 12:38:10    154s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:1227.2M
[05/02 12:38:10    154s] OPERPROF:     Starting CMU at level 3, MEM:1227.2M
[05/02 12:38:10    154s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1227.2M
[05/02 12:38:10    154s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:1227.2M
[05/02 12:38:10    154s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1227.2MB).
[05/02 12:38:10    154s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1227.2M
[05/02 12:38:10    154s] (I)       Load db... (mem=1258.6M)
[05/02 12:38:10    154s] (I)       Read data from FE... (mem=1258.6M)
[05/02 12:38:10    154s] (I)       Read nodes and places... (mem=1258.6M)
[05/02 12:38:10    154s] (I)       Number of ignored instance 0
[05/02 12:38:10    154s] (I)       Number of inbound cells 0
[05/02 12:38:10    154s] (I)       numMoveCells=2847, numMacros=0  numPads=144  numMultiRowHeightInsts=0
[05/02 12:38:10    154s] (I)       cell height: 7380, count: 2847
[05/02 12:38:10    154s] (I)       Done Read nodes and places (cpu=0.010s, mem=1258.6M)
[05/02 12:38:10    154s] (I)       Read rows... (mem=1258.6M)
[05/02 12:38:10    154s] (I)       Done Read rows (cpu=0.000s, mem=1258.6M)
[05/02 12:38:10    154s] (I)       Done Read data from FE (cpu=0.010s, mem=1258.6M)
[05/02 12:38:10    154s] (I)       Done Load db (cpu=0.010s, mem=1258.6M)
[05/02 12:38:10    154s] (I)       Constructing placeable region... (mem=1258.6M)
[05/02 12:38:10    154s] (I)       Constructing bin map
[05/02 12:38:10    154s] (I)       Initialize bin information with width=73800 height=73800
[05/02 12:38:10    154s] (I)       Done constructing bin map
[05/02 12:38:10    154s] (I)       Removing 0 blocked bin with high fixed inst density
[05/02 12:38:10    154s] (I)       Compute region effective width... (mem=1258.6M)
[05/02 12:38:10    154s] (I)       Done Compute region effective width (cpu=0.000s, mem=1258.6M)
[05/02 12:38:10    154s] (I)       Done Constructing placeable region (cpu=0.010s, mem=1258.6M)
[05/02 12:38:10    154s] Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:10    154s] Validating CTS configuration...
[05/02 12:38:10    154s] Checking module port directions...
[05/02 12:38:10    154s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:10    154s] Non-default CCOpt properties:
[05/02 12:38:10    154s] cts_merge_clock_gates is set for at least one key
[05/02 12:38:10    154s] cts_merge_clock_logic is set for at least one key
[05/02 12:38:10    154s] route_type is set for at least one key
[05/02 12:38:10    154s] target_insertion_delay is set for at least one key
[05/02 12:38:10    154s] update_io_latency: 0 (default: true)
[05/02 12:38:10    154s] Route type trimming info:
[05/02 12:38:10    154s]   No route type modifications were made.
[05/02 12:38:10    154s] Accumulated time to calculate placeable region: 0
[05/02 12:38:10    154s] (I)       Initializing Steiner engine. 
[05/02 12:38:10    154s] LayerId::1 widthSet size::1
[05/02 12:38:10    154s] LayerId::2 widthSet size::1
[05/02 12:38:10    154s] LayerId::3 widthSet size::1
[05/02 12:38:10    154s] LayerId::4 widthSet size::1
[05/02 12:38:10    154s] LayerId::5 widthSet size::1
[05/02 12:38:10    154s] LayerId::6 widthSet size::1
[05/02 12:38:10    154s] LayerId::7 widthSet size::1
[05/02 12:38:10    154s] LayerId::8 widthSet size::1
[05/02 12:38:10    154s] Updating RC grid for preRoute extraction ...
[05/02 12:38:10    154s] Initializing multi-corner resistance tables ...
[05/02 12:38:10    154s] End AAE Lib Interpolated Model. (MEM=1228.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:11    154s] Library trimming buffers in power domain auto-default and half-corner DC_max:setup.late removed 0 of 8 cells
[05/02 12:38:11    154s] Original list had 8 cells:
[05/02 12:38:11    154s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/02 12:38:11    154s] Library trimming was not able to trim any cells:
[05/02 12:38:11    154s] CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/02 12:38:11    154s] Accumulated time to calculate placeable region: 0
[05/02 12:38:11    154s] Library trimming inverters in power domain auto-default and half-corner DC_max:setup.late removed 1 of 8 cells
[05/02 12:38:11    154s] Original list had 8 cells:
[05/02 12:38:11    154s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX2 CLKINVX1 
[05/02 12:38:11    154s] New trimmed list has 7 cells:
[05/02 12:38:11    154s] CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1 
[05/02 12:38:11    154s] Accumulated time to calculate placeable region: 0
[05/02 12:38:11    154s] Accumulated time to calculate placeable region: 0
[05/02 12:38:12    156s] Clock tree balancer configuration for clock_tree clk:
[05/02 12:38:12    156s] Non-default CCOpt properties:
[05/02 12:38:12    156s]   cts_merge_clock_gates: true (default: false)
[05/02 12:38:12    156s]   cts_merge_clock_logic: true (default: false)
[05/02 12:38:12    156s]   route_type (leaf): default_route_type_leaf (default: default)
[05/02 12:38:12    156s]   route_type (trunk): default_route_type_nonleaf (default: default)
[05/02 12:38:12    156s]   route_type (top): default_route_type_nonleaf (default: default)
[05/02 12:38:12    156s] For power domain auto-default:
[05/02 12:38:12    156s]   Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
[05/02 12:38:12    156s]   Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX3 CLKINVX1}
[05/02 12:38:12    156s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[05/02 12:38:12    156s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[05/02 12:38:12    156s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 45975.776um^2
[05/02 12:38:12    156s] Top Routing info:
[05/02 12:38:12    156s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/02 12:38:12    156s]   Unshielded; Mask Constraint: 0; Source: route_type.
[05/02 12:38:12    156s] Trunk Routing info:
[05/02 12:38:12    156s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/02 12:38:12    156s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/02 12:38:12    156s] Leaf Routing info:
[05/02 12:38:12    156s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: METAL4/METAL3; 
[05/02 12:38:12    156s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[05/02 12:38:12    156s] For timing_corner DC_max:setup, late and power domain auto-default:
[05/02 12:38:12    156s]   Slew time target (leaf):    0.234ns
[05/02 12:38:12    156s]   Slew time target (trunk):   0.234ns
[05/02 12:38:12    156s]   Slew time target (top):     0.235ns (Note: no nets are considered top nets in this clock tree)
[05/02 12:38:12    156s]   Buffer unit delay: 0.141ns
[05/02 12:38:12    156s]   Buffer max distance: 1710.811um
[05/02 12:38:12    156s] Fastest wire driving cells and distances:
[05/02 12:38:12    156s]   Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1710.811um, saturatedSlew=0.207ns, speed=6557.344um per ns, cellArea=28.773um^2 per 1000um}
[05/02 12:38:12    156s]   Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1408.143um, saturatedSlew=0.204ns, speed=8191.641um per ns, cellArea=22.903um^2 per 1000um}
[05/02 12:38:12    156s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1778.667um, saturatedSlew=0.205ns, speed=3561.608um per ns, cellArea=41.990um^2 per 1000um}
[05/02 12:38:12    156s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DC_max:setup.late, optimalDrivingDistance=1753.067um, saturatedSlew=0.205ns, speed=3514.569um per ns, cellArea=38.730um^2 per 1000um}
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] Logic Sizing Table:
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] ----------------------------------------------------------
[05/02 12:38:12    156s] Cell    Instance count    Source    Eligible library cells
[05/02 12:38:12    156s] ----------------------------------------------------------
[05/02 12:38:12    156s]   (empty table)
[05/02 12:38:12    156s] ----------------------------------------------------------
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] Clock tree timing engine global stage delay update for DC_max:setup.late...
[05/02 12:38:12    156s] Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:12    156s] Clock tree balancer configuration for skew_group clk/func_mode:
[05/02 12:38:12    156s]   Sources:                     pin clk
[05/02 12:38:12    156s]   Total number of sinks:       400
[05/02 12:38:12    156s]   Delay constrained sinks:     400
[05/02 12:38:12    156s]   Non-leaf sinks:              0
[05/02 12:38:12    156s]   Ignore pins:                 0
[05/02 12:38:12    156s]  Timing corner DC_max:setup.late:
[05/02 12:38:12    156s]   Skew target:                 0.141ns
[05/02 12:38:12    156s]   Insertion delay target:      1.000ns
[05/02 12:38:12    156s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/02 12:38:12    156s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/02 12:38:12    156s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers METAL3-METAL4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[05/02 12:38:12    156s] Primary reporting skew groups are:
[05/02 12:38:12    156s] skew_group clk/func_mode with 400 clock sinks
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] Via Selection for Estimated Routes (rule default):
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] -----------------------------------------------------------------------
[05/02 12:38:12    156s] Layer            Via Cell       Res.     Cap.     RC       Top of Stack
[05/02 12:38:12    156s] Range                           (Ohm)    (fF)     (fs)     Only
[05/02 12:38:12    156s] -----------------------------------------------------------------------
[05/02 12:38:12    156s] METAL1-METAL2    VIA12_XR       1.020    0.000    0.000    false
[05/02 12:38:12    156s] METAL2-METAL3    VIA23_V        1.020    0.000    0.000    false
[05/02 12:38:12    156s] METAL2-METAL3    VIA23_TOS      1.020    0.000    0.000    true
[05/02 12:38:12    156s] METAL3-METAL4    VIA34_H        1.020    0.000    0.000    false
[05/02 12:38:12    156s] METAL3-METAL4    VIA34_TOS_E    1.020    0.000    0.000    true
[05/02 12:38:12    156s] METAL4-METAL5    VIA45_V        1.020    0.000    0.000    false
[05/02 12:38:12    156s] METAL4-METAL5    VIA45_TOS      1.020    0.000    0.000    true
[05/02 12:38:12    156s] METAL5-METAL6    VIA56_H        1.020    0.000    0.000    false
[05/02 12:38:12    156s] METAL5-METAL6    VIA56_TOS_E    1.020    0.000    0.000    true
[05/02 12:38:12    156s] METAL6-METAL7    VIA67_V        1.020    0.000    0.000    false
[05/02 12:38:12    156s] METAL6-METAL7    VIA67_TOS      1.020    0.000    0.000    true
[05/02 12:38:12    156s] METAL7-METAL8    VIA78_V        0.630    0.000    0.000    false
[05/02 12:38:12    156s] -----------------------------------------------------------------------
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] No ideal or dont_touch nets found in the clock tree
[05/02 12:38:12    156s] No dont_touch hnets found in the clock tree
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] Filtering reasons for cell type: buffer
[05/02 12:38:12    156s] =======================================
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] --------------------------------------------------------------------------------------------------------------------
[05/02 12:38:12    156s] Clock trees    Power domain    Reason                         Library cells
[05/02 12:38:12    156s] --------------------------------------------------------------------------------------------------------------------
[05/02 12:38:12    156s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 }
[05/02 12:38:12    156s] --------------------------------------------------------------------------------------------------------------------
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] Filtering reasons for cell type: inverter
[05/02 12:38:12    156s] =========================================
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] -----------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:12    156s] Clock trees    Power domain    Reason                         Library cells
[05/02 12:38:12    156s] -----------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:12    156s] all            auto-default    Library trimming               { CLKINVX2 }
[05/02 12:38:12    156s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX4 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL }
[05/02 12:38:12    156s] -----------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] 
[05/02 12:38:12    156s] Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
[05/02 12:38:12    156s] CCOpt configuration status: all checks passed.
[05/02 12:38:12    156s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[05/02 12:38:12    156s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[05/02 12:38:12    156s]   No exclusion drivers are needed.
[05/02 12:38:12    156s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[05/02 12:38:12    156s] Antenna diode management...
[05/02 12:38:12    156s]   Found 0 antenna diodes in the clock trees.
[05/02 12:38:12    156s]   
[05/02 12:38:12    156s] Antenna diode management done.
[05/02 12:38:12    156s] Adding driver cells for primary IOs...
[05/02 12:38:12    156s]   
[05/02 12:38:12    156s]   ----------------------------------------------------------------------------------------------
[05/02 12:38:12    156s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[05/02 12:38:12    156s]   ----------------------------------------------------------------------------------------------
[05/02 12:38:12    156s]     (empty table)
[05/02 12:38:12    156s]   ----------------------------------------------------------------------------------------------
[05/02 12:38:12    156s]   
[05/02 12:38:12    156s]   
[05/02 12:38:12    156s] Adding driver cells for primary IOs done.
[05/02 12:38:12    156s] Adding driver cell for primary IO roots...
[05/02 12:38:12    156s] Adding driver cell for primary IO roots done.
[05/02 12:38:12    156s] Maximizing clock DAG abstraction...
[05/02 12:38:12    156s] Maximizing clock DAG abstraction done.
[05/02 12:38:12    156s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.3 real=0:00:02.3)
[05/02 12:38:12    156s] Synthesizing clock trees...
[05/02 12:38:12    156s]   Preparing To Balance...
[05/02 12:38:12    156s] OPERPROF: Starting DPlace-Init at level 1, MEM:1275.9M
[05/02 12:38:12    156s] #spOpts: mergeVia=F 
[05/02 12:38:12    156s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1275.9M
[05/02 12:38:12    156s] OPERPROF:     Starting CMU at level 3, MEM:1275.9M
[05/02 12:38:12    156s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1275.9M
[05/02 12:38:12    156s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:1275.9M
[05/02 12:38:12    156s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1275.9MB).
[05/02 12:38:12    156s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1275.9M
[05/02 12:38:12    156s]   Checking for inverting clock gates...
[05/02 12:38:12    156s]   Checking for inverting clock gates done.
[05/02 12:38:12    156s]   Merging duplicate siblings in DAG...
[05/02 12:38:12    156s]     Clock DAG stats before merging:
[05/02 12:38:12    156s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/02 12:38:12    156s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/02 12:38:12    156s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/02 12:38:12    156s]     Resynthesising clock tree into netlist...
[05/02 12:38:12    156s]       Reset timing graph...
[05/02 12:38:12    156s] Ignoring AAE DB Resetting ...
[05/02 12:38:12    156s]       Reset timing graph done.
[05/02 12:38:12    156s]     Resynthesising clock tree into netlist done.
[05/02 12:38:12    156s]     
[05/02 12:38:12    156s]     Disconnecting clock tree from netlist...
[05/02 12:38:12    156s]     Disconnecting clock tree from netlist done.
[05/02 12:38:12    156s]   Merging duplicate siblings in DAG done.
[05/02 12:38:12    156s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:12    156s]   CCOpt::Phase::Construction...
[05/02 12:38:12    156s]   Stage::Clustering...
[05/02 12:38:12    156s]   Clustering...
[05/02 12:38:12    156s]     Initialize for clustering...
[05/02 12:38:12    156s]     Clock DAG stats before clustering:
[05/02 12:38:12    156s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[05/02 12:38:12    156s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[05/02 12:38:12    156s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[05/02 12:38:12    156s]     Computing max distances from locked parents...
[05/02 12:38:12    156s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[05/02 12:38:12    156s]     Computing max distances from locked parents done.
[05/02 12:38:12    156s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:12    156s]     Bottom-up phase...
[05/02 12:38:12    156s]     Clustering clock_tree clk...
[05/02 12:38:13    156s] End AAE Lib Interpolated Model. (MEM=1215.73 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:13    157s] Accumulated time to calculate placeable region: 0
[05/02 12:38:13    157s]     Clustering clock_tree clk done.
[05/02 12:38:13    157s]     Clock DAG stats after bottom-up phase:
[05/02 12:38:13    157s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
[05/02 12:38:13    157s]       cell areas       : b=151.069um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=151.069um^2
[05/02 12:38:13    157s]       hp wire lengths  : top=0.000um, trunk=29.020um, leaf=829.110um, total=858.130um
[05/02 12:38:13    157s]     Clock DAG library cell distribution after bottom-up phase {count}:
[05/02 12:38:13    157s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
[05/02 12:38:13    157s]     Bottom-up phase done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/02 12:38:13    157s]     Legalizing clock trees...
[05/02 12:38:13    157s]     Resynthesising clock tree into netlist...
[05/02 12:38:13    157s]       Reset timing graph...
[05/02 12:38:13    157s] Ignoring AAE DB Resetting ...
[05/02 12:38:13    157s]       Reset timing graph done.
[05/02 12:38:13    157s]     Resynthesising clock tree into netlist done.
[05/02 12:38:13    157s]     Commiting net attributes....
[05/02 12:38:13    157s]     Commiting net attributes. done.
[05/02 12:38:13    157s]     Leaving CCOpt scope - ClockRefiner...
[05/02 12:38:13    157s] Assigned high priority to 405 cells.
[05/02 12:38:13    157s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[05/02 12:38:13    157s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[05/02 12:38:13    157s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1216.0M
[05/02 12:38:13    157s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1216.0M
[05/02 12:38:13    157s] #spOpts: mergeVia=F 
[05/02 12:38:13    157s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1216.0M
[05/02 12:38:13    157s] OPERPROF:       Starting CMU at level 4, MEM:1216.0M
[05/02 12:38:13    157s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:1216.0M
[05/02 12:38:13    157s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.054, MEM:1216.0M
[05/02 12:38:13    157s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1216.0MB).
[05/02 12:38:13    157s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.060, MEM:1216.0M
[05/02 12:38:13    157s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.061, MEM:1216.0M
[05/02 12:38:13    157s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19066.5
[05/02 12:38:13    157s] OPERPROF: Starting RefinePlace at level 1, MEM:1216.0M
[05/02 12:38:13    157s] *** Starting refinePlace (0:02:37 mem=1216.0M) ***
[05/02 12:38:13    157s] Total net bbox length = 5.946e+04 (2.728e+04 3.219e+04) (ext = 1.092e+04)
[05/02 12:38:13    157s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:38:13    157s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1216.0M
[05/02 12:38:13    157s] Starting refinePlace ...
[05/02 12:38:13    157s]   Spread Effort: high, standalone mode, useDDP on.
[05/02 12:38:13    157s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1221.5MB) @(0:02:37 - 0:02:37).
[05/02 12:38:13    157s] Move report: preRPlace moves 2 insts, mean move: 5.53 um, max move: 7.38 um
[05/02 12:38:13    157s] 	Max move on inst (CTS_ccl_a_buf_00010): (132.48, 144.73) --> (132.48, 152.11)
[05/02 12:38:13    157s] 	Length: 15 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKBUFX12
[05/02 12:38:13    157s] wireLenOptFixPriorityInst 400 inst fixed
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/02 12:38:13    157s] Move report: legalization moves 32 insts, mean move: 3.12 um, max move: 5.98 um
[05/02 12:38:13    157s] 	Max move on inst (r415/U1361): (151.34, 133.66) --> (145.36, 133.66)
[05/02 12:38:13    157s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1221.6MB) @(0:02:37 - 0:02:37).
[05/02 12:38:13    157s] Move report: Detail placement moves 34 insts, mean move: 3.27 um, max move: 7.38 um
[05/02 12:38:13    157s] 	Max move on inst (CTS_ccl_a_buf_00010): (132.48, 144.73) --> (132.48, 152.11)
[05/02 12:38:13    157s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1221.6MB
[05/02 12:38:13    157s] Statistics of distance of Instance movement in refine placement:
[05/02 12:38:13    157s]   maximum (X+Y) =         7.38 um
[05/02 12:38:13    157s]   inst (CTS_ccl_a_buf_00010) with max move: (132.48, 144.73) -> (132.48, 152.11)
[05/02 12:38:13    157s]   mean    (X+Y) =         3.27 um
[05/02 12:38:13    157s] Summary Report:
[05/02 12:38:13    157s] Instances move: 34 (out of 2852 movable)
[05/02 12:38:13    157s] Instances flipped: 0
[05/02 12:38:13    157s] Mean displacement: 3.27 um
[05/02 12:38:13    157s] Max displacement: 7.38 um (Instance: CTS_ccl_a_buf_00010) (132.48, 144.73) -> (132.48, 152.11)
[05/02 12:38:13    157s] 	Length: 15 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKBUFX12
[05/02 12:38:13    157s] Total instances moved : 34
[05/02 12:38:13    157s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.070, REAL:0.068, MEM:1221.6M
[05/02 12:38:13    157s] Total net bbox length = 5.953e+04 (2.730e+04 3.223e+04) (ext = 1.092e+04)
[05/02 12:38:13    157s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1221.6MB
[05/02 12:38:13    157s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1221.6MB) @(0:02:37 - 0:02:37).
[05/02 12:38:13    157s] *** Finished refinePlace (0:02:37 mem=1221.6M) ***
[05/02 12:38:13    157s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19066.5
[05/02 12:38:13    157s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.076, MEM:1221.6M
[05/02 12:38:13    157s]     Moved 7, flipped 4 and cell swapped 0 of 405 clock instance(s) during refinement.
[05/02 12:38:13    157s]     The largest move was 7.38 microns for CTS_ccl_a_buf_00010.
[05/02 12:38:13    157s] Moved 2 and flipped 0 of 5 clock instances (excluding sinks) during refinement
[05/02 12:38:13    157s] The largest move for clock insts (excluding sinks) was 7.38 microns. The inst with this movement was CTS_ccl_a_buf_00010
[05/02 12:38:13    157s] Moved 5 and flipped 4 of 400 clock sinks during refinement.
[05/02 12:38:13    157s] The largest move for clock sinks was 3.69 microns. The inst with this movement was cnt_reg[0]
[05/02 12:38:13    157s] Revert refine place priority changes on 0 cells.
[05/02 12:38:13    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:1216.2M
[05/02 12:38:13    157s] #spOpts: mergeVia=F 
[05/02 12:38:13    157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1216.2M
[05/02 12:38:13    157s] OPERPROF:     Starting CMU at level 3, MEM:1216.2M
[05/02 12:38:13    157s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1216.2M
[05/02 12:38:13    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:1216.2M
[05/02 12:38:13    157s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1216.2MB).
[05/02 12:38:13    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1216.2M
[05/02 12:38:13    157s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/02 12:38:13    157s]     Disconnecting clock tree from netlist...
[05/02 12:38:13    157s]     Disconnecting clock tree from netlist done.
[05/02 12:38:13    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:1216.2M
[05/02 12:38:13    157s] #spOpts: mergeVia=F 
[05/02 12:38:13    157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1216.2M
[05/02 12:38:13    157s] OPERPROF:     Starting CMU at level 3, MEM:1216.2M
[05/02 12:38:13    157s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1216.2M
[05/02 12:38:13    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.055, MEM:1216.2M
[05/02 12:38:13    157s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1216.2MB).
[05/02 12:38:13    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1216.2M
[05/02 12:38:13    157s]     Clock tree timing engine global stage delay update for DC_max:setup.late...
[05/02 12:38:13    157s] End AAE Lib Interpolated Model. (MEM=1216.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:13    157s]     Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:13    157s]     
[05/02 12:38:13    157s]     Clock tree legalization - Histogram:
[05/02 12:38:13    157s]     ====================================
[05/02 12:38:13    157s]     
[05/02 12:38:13    157s]     --------------------------------
[05/02 12:38:13    157s]     Movement (um)    Number of cells
[05/02 12:38:13    157s]     --------------------------------
[05/02 12:38:13    157s]     [3.68,4.05)             1
[05/02 12:38:13    157s]     [4.05,4.42)             0
[05/02 12:38:13    157s]     [4.42,4.79)             0
[05/02 12:38:13    157s]     [4.79,5.16)             0
[05/02 12:38:13    157s]     [5.16,5.53)             0
[05/02 12:38:13    157s]     [5.53,5.9)              0
[05/02 12:38:13    157s]     [5.9,6.27)              0
[05/02 12:38:13    157s]     [6.27,6.64)             0
[05/02 12:38:13    157s]     [6.64,7.01)             0
[05/02 12:38:13    157s]     [7.01,7.38)             1
[05/02 12:38:13    157s]     --------------------------------
[05/02 12:38:13    157s]     
[05/02 12:38:13    157s]     
[05/02 12:38:13    157s]     Clock tree legalization - Top 10 Movements:
[05/02 12:38:13    157s]     ===========================================
[05/02 12:38:13    157s]     
[05/02 12:38:13    157s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:13    157s]     Movement (um)    Desired              Achieved             Node
[05/02 12:38:13    157s]                      location             location             
[05/02 12:38:13    157s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:13    157s]         7.38         (132.480,144.730)    (132.480,152.110)    ccl_a clock buffer, uid:A422f (a lib_cell CLKBUFX12) at (132.480,152.110), in power domain auto-default
[05/02 12:38:13    157s]         3.68         (146.740,144.730)    (150.420,144.730)    ccl_a clock buffer, uid:A4230 (a lib_cell CLKBUFX12) at (150.420,144.730), in power domain auto-default
[05/02 12:38:13    157s]         0            (154.532,146.015)    (154.532,146.015)    ccl_a clock buffer, uid:A4230 (a lib_cell CLKBUFX12) at (150.420,144.730), in power domain auto-default
[05/02 12:38:13    157s]         0            (136.593,138.635)    (136.593,138.635)    ccl_a clock buffer, uid:A422e (a lib_cell CLKBUFX12) at (132.480,137.350), in power domain auto-default
[05/02 12:38:13    157s]         0            (147.632,131.255)    (147.632,131.255)    ccl_a clock buffer, uid:A422d (a lib_cell CLKBUFX12) at (143.520,129.970), in power domain auto-default
[05/02 12:38:13    157s]         0            (136.593,153.395)    (136.593,153.395)    ccl_a clock buffer, uid:A422f (a lib_cell CLKBUFX12) at (132.480,152.110), in power domain auto-default
[05/02 12:38:13    157s]         0            (140.275,145.940)    (140.275,145.940)    ccl_a clock buffer, uid:A4232 (a lib_cell CLKBUFX20) at (132.480,144.730), in power domain auto-default
[05/02 12:38:13    157s]     ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:13    157s]     
[05/02 12:38:13    157s]     Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/02 12:38:13    157s]     Clock DAG stats after 'Clustering':
[05/02 12:38:13    157s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
[05/02 12:38:13    157s]       cell areas       : b=151.069um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=151.069um^2
[05/02 12:38:13    157s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/02 12:38:13    157s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:13    157s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.407pF, total=0.444pF
[05/02 12:38:13    157s]       wire lengths     : top=0.000um, trunk=315.370um, leaf=3442.802um, total=3758.172um
[05/02 12:38:13    157s]       hp wire lengths  : top=0.000um, trunk=40.080um, leaf=831.980um, total=872.060um
[05/02 12:38:13    157s]     Clock DAG net violations after 'Clustering': none
[05/02 12:38:13    157s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[05/02 12:38:13    157s]       Trunk : target=0.234ns count=2 avg=0.030ns sd=0.027ns min=0.011ns max=0.049ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:13    157s]       Leaf  : target=0.234ns count=4 avg=0.171ns sd=0.001ns min=0.170ns max=0.172ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:13    157s]     Clock DAG library cell distribution after 'Clustering' {count}:
[05/02 12:38:13    157s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
[05/02 12:38:13    157s]     Primary reporting skew groups after 'Clustering':
[05/02 12:38:13    157s]       skew_group clk/func_mode: insertion delay [min=0.280, max=0.287, avg=0.285, sd=0.001], skew [0.007 vs 0.141], 100% {0.280, 0.287} (wid=0.011 ws=0.006) (gid=0.277 gs=0.002)
[05/02 12:38:13    157s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:13    157s]       max path sink: iot_out_reg[72]/CK
[05/02 12:38:13    157s]     Skew group summary after 'Clustering':
[05/02 12:38:13    157s]       skew_group clk/func_mode: insertion delay [min=0.280, max=0.287, avg=0.285, sd=0.001], skew [0.007 vs 0.141], 100% {0.280, 0.287} (wid=0.011 ws=0.006) (gid=0.277 gs=0.002)
[05/02 12:38:13    157s]     Legalizer API calls during this step: 61 succeeded with high effort: 61 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:13    157s]   Clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] Post-Clustering Statistics Report
[05/02 12:38:13    157s] =================================
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] Fanout Statistics:
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] ---------------------------------------------------------------------------------
[05/02 12:38:13    157s] Net Type    Count    Mean       Min.      Max.      Std. Dev.    Fanout
[05/02 12:38:13    157s]                      Fanout     Fanout    Fanout    Fanout       Distribution
[05/02 12:38:13    157s] ---------------------------------------------------------------------------------
[05/02 12:38:13    157s] Trunk         3        2.000       1         4        1.732      {2 <= 1, 1 <= 4}
[05/02 12:38:13    157s] Leaf          4      100.000     100       100        0.000      {4 <= 100}
[05/02 12:38:13    157s] ---------------------------------------------------------------------------------
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] Clustering Failure Statistics:
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] --------------------------------
[05/02 12:38:13    157s] Net Type    Clusters    Clusters
[05/02 12:38:13    157s]             Tried       Failed
[05/02 12:38:13    157s] --------------------------------
[05/02 12:38:13    157s] Trunk          1           0
[05/02 12:38:13    157s] Leaf           4           0
[05/02 12:38:13    157s] --------------------------------
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] Clustering Partition Statistics:
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] -------------------------------------------------------------------------------------
[05/02 12:38:13    157s] Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[05/02 12:38:13    157s]             Fraction    Fraction    Count        Size       Size    Size    Size
[05/02 12:38:13    157s] -------------------------------------------------------------------------------------
[05/02 12:38:13    157s] Trunk        0.000       1.000          1          4.000      4       4       0.000
[05/02 12:38:13    157s] Leaf         0.000       1.000          1        400.000    400     400       0.000
[05/02 12:38:13    157s] -------------------------------------------------------------------------------------
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s]   Looking for fanout violations...
[05/02 12:38:13    157s]   Looking for fanout violations done.
[05/02 12:38:13    157s]   CongRepair After Initial Clustering...
[05/02 12:38:13    157s]   Reset timing graph...
[05/02 12:38:13    157s] Ignoring AAE DB Resetting ...
[05/02 12:38:13    157s]   Reset timing graph done.
[05/02 12:38:13    157s]   Leaving CCOpt scope - Early Global Route...
[05/02 12:38:13    157s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1216.2M
[05/02 12:38:13    157s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1216.1M
[05/02 12:38:13    157s] All LLGs are deleted
[05/02 12:38:13    157s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1216.1M
[05/02 12:38:13    157s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1216.1M
[05/02 12:38:13    157s]   Clock implementation routing...
[05/02 12:38:13    157s] Net route status summary:
[05/02 12:38:13    157s]   Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:13    157s]   Non-clock:  3267 (unrouted=13, trialRouted=3254, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=13, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:13    157s]     Routing using eGR only...
[05/02 12:38:13    157s]       Early Global Route - eGR->NR step...
[05/02 12:38:13    157s] (ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
[05/02 12:38:13    157s] (ccopt eGR): Start to route 6 all nets
[05/02 12:38:13    157s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1216.14 MB )
[05/02 12:38:13    157s] (I)       Started Loading and Dumping File ( Curr Mem: 1216.14 MB )
[05/02 12:38:13    157s] (I)       Reading DB...
[05/02 12:38:13    157s] (I)       Read data from FE... (mem=1255.0M)
[05/02 12:38:13    157s] (I)       Read nodes and places... (mem=1255.0M)
[05/02 12:38:13    157s] (I)       Done Read nodes and places (cpu=0.000s, mem=1255.0M)
[05/02 12:38:13    157s] (I)       Read nets... (mem=1255.0M)
[05/02 12:38:13    157s] (I)       Done Read nets (cpu=0.010s, mem=1255.0M)
[05/02 12:38:13    157s] (I)       Done Read data from FE (cpu=0.010s, mem=1255.0M)
[05/02 12:38:13    157s] (I)       before initializing RouteDB syMemory usage = 1217.5 MB
[05/02 12:38:13    157s] (I)       Clean congestion better: true
[05/02 12:38:13    157s] (I)       Estimate vias on DPT layer: true
[05/02 12:38:13    157s] (I)       Clean congestion LA rounds: 5
[05/02 12:38:13    157s] (I)       Layer constraints as soft constraints: true
[05/02 12:38:13    157s] (I)       Soft top layer         : true
[05/02 12:38:13    157s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/02 12:38:13    157s] (I)       Better NDR handling    : true
[05/02 12:38:13    157s] (I)       Routing cost fix for NDR handling: true
[05/02 12:38:13    157s] (I)       Update initial WL after Phase 1a: true
[05/02 12:38:13    157s] (I)       Block tracks for preroutes: true
[05/02 12:38:13    157s] (I)       Assign IRoute by net group key: true
[05/02 12:38:13    157s] (I)       Block unroutable channels: true
[05/02 12:38:13    157s] (I)       Block unroutable channel fix: true
[05/02 12:38:13    157s] (I)       Block unroutable channels 3D: true
[05/02 12:38:13    157s] (I)       Check blockage within NDR space in TA: true
[05/02 12:38:13    157s] (I)       Handle EOL spacing     : true
[05/02 12:38:13    157s] (I)       Honor MSV route constraint: false
[05/02 12:38:13    157s] (I)       Maximum routing layer  : 127
[05/02 12:38:13    157s] (I)       Minimum routing layer  : 2
[05/02 12:38:13    157s] (I)       Supply scale factor H  : 1.00
[05/02 12:38:13    157s] (I)       Supply scale factor V  : 1.00
[05/02 12:38:13    157s] (I)       Tracks used by clock wire: 0
[05/02 12:38:13    157s] (I)       Reverse direction      : 
[05/02 12:38:13    157s] (I)       Honor partition pin guides: true
[05/02 12:38:13    157s] (I)       Route selected nets only: true
[05/02 12:38:13    157s] (I)       Route secondary PG pins: false
[05/02 12:38:13    157s] (I)       Second PG max fanout   : 2147483647
[05/02 12:38:13    157s] (I)       Refine MST             : true
[05/02 12:38:13    157s] (I)       Honor PRL              : true
[05/02 12:38:13    157s] (I)       Strong congestion aware: true
[05/02 12:38:13    157s] (I)       Improved initial location for IRoutes: true
[05/02 12:38:13    157s] (I)       Multi panel TA         : true
[05/02 12:38:13    157s] (I)       Penalize wire overlap  : true
[05/02 12:38:13    157s] (I)       Expand small instance blockage: true
[05/02 12:38:13    157s] (I)       Reduce via in TA       : true
[05/02 12:38:13    157s] (I)       SS-aware routing       : true
[05/02 12:38:13    157s] (I)       Improve tree edge sharing: true
[05/02 12:38:13    157s] (I)       Improve 2D via estimation: true
[05/02 12:38:13    157s] (I)       Refine Steiner tree    : true
[05/02 12:38:13    157s] (I)       Build spine tree       : true
[05/02 12:38:13    157s] (I)       Model pass through capacity: true
[05/02 12:38:13    157s] (I)       Extend blockages by a half GCell: true
[05/02 12:38:13    157s] (I)       Partial layer blockage modeling: true
[05/02 12:38:13    157s] (I)       Consider pin shapes    : true
[05/02 12:38:13    157s] (I)       Consider pin shapes for all nodes: true
[05/02 12:38:13    157s] (I)       Consider NR APA        : true
[05/02 12:38:13    157s] (I)       Consider IO pin shape  : true
[05/02 12:38:13    157s] (I)       Fix pin connection bug : true
[05/02 12:38:13    157s] (I)       Consider layer RC for local wires: true
[05/02 12:38:13    157s] (I)       LA-aware pin escape length: 2
[05/02 12:38:13    157s] (I)       Split for must join    : true
[05/02 12:38:13    157s] (I)       Route guide main branches file: /tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/.rgf9p0fKE.trunk.1
[05/02 12:38:13    157s] (I)       Route guide min downstream WL type: SUBTREE
[05/02 12:38:13    157s] (I)       Routing effort level   : 10000
[05/02 12:38:13    157s] (I)       Special modeling for N7: 0
[05/02 12:38:13    157s] (I)       Special modeling for N6: 0
[05/02 12:38:13    157s] (I)       N3 special modeling    : 0
[05/02 12:38:13    157s] (I)       Special modeling for N5 v6: 0
[05/02 12:38:13    157s] (I)       Special settings for S4 designs: 0
[05/02 12:38:13    157s] (I)       Special settings for S5 designs v2: 0
[05/02 12:38:13    157s] (I)       Special settings for S7 designs: 0
[05/02 12:38:13    157s] (I)       Special settings for S8 designs: 0
[05/02 12:38:13    157s] (I)       Prefer layer length threshold: 8
[05/02 12:38:13    157s] (I)       Overflow penalty cost  : 10
[05/02 12:38:13    157s] (I)       A-star cost            : 0.30
[05/02 12:38:13    157s] (I)       Misalignment cost      : 10.00
[05/02 12:38:13    157s] (I)       Threshold for short IRoute: 6
[05/02 12:38:13    157s] (I)       Via cost during post routing: 1.00
[05/02 12:38:13    157s] (I)       Layer congestion ratio : 1.00
[05/02 12:38:13    157s] (I)       source-to-sink ratio   : 0.30
[05/02 12:38:13    157s] (I)       Scenic ratio bound     : 3.00
[05/02 12:38:13    157s] (I)       Segment layer relax scenic ratio: 1.25
[05/02 12:38:13    157s] (I)       Source-sink aware LA ratio: 0.50
[05/02 12:38:13    157s] (I)       PG-aware similar topology routing: true
[05/02 12:38:13    157s] (I)       Maze routing via cost fix: true
[05/02 12:38:13    157s] (I)       Apply PRL on PG terms  : true
[05/02 12:38:13    157s] (I)       Apply PRL on obs objects: true
[05/02 12:38:13    157s] (I)       Handle range-type spacing rules: true
[05/02 12:38:13    157s] (I)       Apply function for special wires: true
[05/02 12:38:13    157s] (I)       Layer by layer blockage reading: true
[05/02 12:38:13    157s] (I)       Offset calculation fix : true
[05/02 12:38:13    157s] (I)       Parallel spacing query fix: true
[05/02 12:38:13    157s] (I)       Force source to root IR: true
[05/02 12:38:13    157s] (I)       Layer Weights          : L2:4 L3:2.5
[05/02 12:38:13    157s] (I)       Route stripe layer range: 
[05/02 12:38:13    157s] (I)       Honor partition fences : 
[05/02 12:38:13    157s] (I)       Honor partition pin    : 
[05/02 12:38:13    157s] (I)       Honor partition fences with feedthrough: 
[05/02 12:38:13    157s] (I)       Do not relax to DPT layer: true
[05/02 12:38:13    157s] (I)       Pass through capacity modeling: true
[05/02 12:38:13    157s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:38:13    157s] (I)       build grid graph
[05/02 12:38:13    157s] (I)       build grid graph start
[05/02 12:38:13    157s] [NR-eGR] Track table information for default rule: 
[05/02 12:38:13    157s] [NR-eGR] METAL1 has no routable track
[05/02 12:38:13    157s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:38:13    157s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:38:13    157s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:38:13    157s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:38:13    157s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:38:13    157s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:38:13    157s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:38:13    157s] (I)       build grid graph end
[05/02 12:38:13    157s] (I)       ===========================================================================
[05/02 12:38:13    157s] (I)       == Report All Rule Vias ==
[05/02 12:38:13    157s] (I)       ===========================================================================
[05/02 12:38:13    157s] (I)        Via Rule : (Default)
[05/02 12:38:13    157s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:38:13    157s] (I)       ---------------------------------------------------------------------------
[05/02 12:38:13    157s] (I)        1    4 : VIA12_XR                   35 : VIA12_2CUT_E             
[05/02 12:38:13    157s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:38:13    157s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:38:13    157s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:38:13    157s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:38:13    157s] (I)        6   22 : VIA67_V                    55 : VIA67_2CUT_E             
[05/02 12:38:13    157s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:38:13    157s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:38:13    157s] (I)       ===========================================================================
[05/02 12:38:13    157s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Num PG vias on layer 1 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 2 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 3 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 4 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 5 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 6 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 7 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 8 : 0
[05/02 12:38:13    157s] [NR-eGR] Read 644 PG shapes
[05/02 12:38:13    157s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:38:13    157s] [NR-eGR] #Instance Blockages : 0
[05/02 12:38:13    157s] [NR-eGR] #PG Blockages       : 644
[05/02 12:38:13    157s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:38:13    157s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:38:13    157s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:38:13    157s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/02 12:38:13    157s] (I)       readDataFromPlaceDB
[05/02 12:38:13    157s] (I)       Read net information..
[05/02 12:38:13    157s] [NR-eGR] Read numTotalNets=3260  numIgnoredNets=3254
[05/02 12:38:13    157s] (I)       Read testcase time = 0.000 seconds
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] [NR-eGR] Connected 0 must-join pins/ports
[05/02 12:38:13    157s] (I)       early_global_route_priority property id does not exist.
[05/02 12:38:13    157s] (I)       Start initializing grid graph
[05/02 12:38:13    157s] (I)       End initializing grid graph
[05/02 12:38:13    157s] (I)       Model blockages into capacity
[05/02 12:38:13    157s] (I)       Read Num Blocks=644  Num Prerouted Wires=0  Num CS=0
[05/02 12:38:13    157s] (I)       Started Modeling ( Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 1 ( Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 2 ( Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 0
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 3 ( Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 0
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 4 ( Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 0
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 5 ( Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 6 ( Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 7 ( Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 8 ( Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1217.50 MB )
[05/02 12:38:13    157s] (I)       Moved 0 terms for better access 
[05/02 12:38:13    157s] (I)       Number of ignored nets = 0
[05/02 12:38:13    157s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:38:13    157s] (I)       Number of clock nets = 6.  Ignored: No
[05/02 12:38:13    157s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:38:13    157s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:38:13    157s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:38:13    157s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:38:13    157s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:38:13    157s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:38:13    157s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:38:13    157s] [NR-eGR] There are 6 clock nets ( 6 with NDR ).
[05/02 12:38:13    157s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1217.5 MB
[05/02 12:38:13    157s] (I)       Ndr track 0 does not exist
[05/02 12:38:13    157s] (I)       Ndr track 0 does not exist
[05/02 12:38:13    157s] (I)       Layer1  viaCost=200.00
[05/02 12:38:13    157s] (I)       Layer2  viaCost=200.00
[05/02 12:38:13    157s] (I)       Layer3  viaCost=200.00
[05/02 12:38:13    157s] (I)       Layer4  viaCost=200.00
[05/02 12:38:13    157s] (I)       Layer5  viaCost=200.00
[05/02 12:38:13    157s] (I)       Layer6  viaCost=200.00
[05/02 12:38:13    157s] (I)       Layer7  viaCost=200.00
[05/02 12:38:13    157s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:38:13    157s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:38:13    157s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:38:13    157s] (I)       Site width          :   920  (dbu)
[05/02 12:38:13    157s] (I)       Row height          :  7380  (dbu)
[05/02 12:38:13    157s] (I)       GCell width         :  7380  (dbu)
[05/02 12:38:13    157s] (I)       GCell height        :  7380  (dbu)
[05/02 12:38:13    157s] (I)       Grid                :    75    75     8
[05/02 12:38:13    157s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:38:13    157s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/02 12:38:13    157s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/02 12:38:13    157s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:38:13    157s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:38:13    157s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:38:13    157s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:38:13    157s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:38:13    157s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/02 12:38:13    157s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:38:13    157s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:38:13    157s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:38:13    157s] (I)       --------------------------------------------------------
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] [NR-eGR] ============ Routing rule table ============
[05/02 12:38:13    157s] [NR-eGR] Rule id: 0  Nets: 6 
[05/02 12:38:13    157s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/02 12:38:13    157s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[05/02 12:38:13    157s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[05/02 12:38:13    157s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:13    157s] [NR-eGR] Rule id: 1  Nets: 0 
[05/02 12:38:13    157s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:38:13    157s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:38:13    157s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:13    157s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:13    157s] [NR-eGR] ========================================
[05/02 12:38:13    157s] [NR-eGR] 
[05/02 12:38:13    157s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer2 : = 1180 / 44925 (2.63%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer3 : = 356 / 50250 (0.71%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer4 : = 3604 / 44925 (8.02%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer5 : = 1632 / 50250 (3.25%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer6 : = 0 / 44925 (0.00%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer7 : = 0 / 50250 (0.00%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer8 : = 0 / 17925 (0.00%)
[05/02 12:38:13    157s] (I)       After initializing earlyGlobalRoute syMemory usage = 1217.7 MB
[05/02 12:38:13    157s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1217.73 MB )
[05/02 12:38:13    157s] (I)       Started Global Routing ( Curr Mem: 1216.38 MB )
[05/02 12:38:13    157s] (I)       ============= Initialization =============
[05/02 12:38:13    157s] (I)       totalPins=411  totalGlobalPin=410 (99.76%)
[05/02 12:38:13    157s] (I)       Started Build MST ( Curr Mem: 1216.38 MB )
[05/02 12:38:13    157s] (I)       Generate topology with single threads
[05/02 12:38:13    157s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       total 2D Cap : 91237 = (49894 H, 41343 V)
[05/02 12:38:13    157s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[05/02 12:38:13    157s] (I)       ============  Phase 1a Route ============
[05/02 12:38:13    157s] (I)       Started Phase 1a ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/02 12:38:13    157s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 989 = (454 H, 535 V) = (0.91% H, 1.29% V) = (1.675e+03um H, 1.974e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1b Route ============
[05/02 12:38:13    157s] (I)       Started Phase 1b ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 989 = (454 H, 535 V) = (0.91% H, 1.29% V) = (1.675e+03um H, 1.974e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 3.649410e+03um
[05/02 12:38:13    157s] (I)       ============  Phase 1c Route ============
[05/02 12:38:13    157s] (I)       Started Phase 1c ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Level2 Grid: 15 x 15
[05/02 12:38:13    157s] (I)       Started Two Level Routing ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 989 = (454 H, 535 V) = (0.91% H, 1.29% V) = (1.675e+03um H, 1.974e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1d Route ============
[05/02 12:38:13    157s] (I)       Started Phase 1d ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 990 = (455 H, 535 V) = (0.91% H, 1.29% V) = (1.679e+03um H, 1.974e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1e Route ============
[05/02 12:38:13    157s] (I)       Started Phase 1e ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 990 = (455 H, 535 V) = (0.91% H, 1.29% V) = (1.679e+03um H, 1.974e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.653100e+03um
[05/02 12:38:13    157s] [NR-eGR] 
[05/02 12:38:13    157s] (I)       ============  Phase 1f Route ============
[05/02 12:38:13    157s] (I)       Usage: 990 = (455 H, 535 V) = (0.91% H, 1.29% V) = (1.679e+03um H, 1.974e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1g Route ============
[05/02 12:38:13    157s] (I)       Started Post Routing ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 985 = (454 H, 531 V) = (0.91% H, 1.28% V) = (1.675e+03um H, 1.959e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       numNets=6  numFullyRipUpNets=4  numPartialRipUpNets=4 routedWL=84
[05/02 12:38:13    157s] [NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[05/02 12:38:13    157s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:13    157s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Started Build MST ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Generate topology with single threads
[05/02 12:38:13    157s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       total 2D Cap : 184788 = (98520 H, 86268 V)
[05/02 12:38:13    157s] [NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[05/02 12:38:13    157s] (I)       ============  Phase 1a Route ============
[05/02 12:38:13    157s] (I)       Started Phase 1a ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 1887 = (865 H, 1022 V) = (0.88% H, 1.18% V) = (3.192e+03um H, 3.771e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1b Route ============
[05/02 12:38:13    157s] (I)       Usage: 1887 = (865 H, 1022 V) = (0.88% H, 1.18% V) = (3.192e+03um H, 3.771e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.963030e+03um
[05/02 12:38:13    157s] (I)       ============  Phase 1c Route ============
[05/02 12:38:13    157s] (I)       Usage: 1887 = (865 H, 1022 V) = (0.88% H, 1.18% V) = (3.192e+03um H, 3.771e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1d Route ============
[05/02 12:38:13    157s] (I)       Usage: 1887 = (865 H, 1022 V) = (0.88% H, 1.18% V) = (3.192e+03um H, 3.771e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1e Route ============
[05/02 12:38:13    157s] (I)       Started Phase 1e ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 1887 = (865 H, 1022 V) = (0.88% H, 1.18% V) = (3.192e+03um H, 3.771e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.963030e+03um
[05/02 12:38:13    157s] [NR-eGR] 
[05/02 12:38:13    157s] (I)       ============  Phase 1f Route ============
[05/02 12:38:13    157s] (I)       Usage: 1887 = (865 H, 1022 V) = (0.88% H, 1.18% V) = (3.192e+03um H, 3.771e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1g Route ============
[05/02 12:38:13    157s] (I)       Started Post Routing ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 1883 = (862 H, 1021 V) = (0.87% H, 1.18% V) = (3.181e+03um H, 3.767e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       numNets=4  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=225
[05/02 12:38:13    157s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[05/02 12:38:13    157s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:13    157s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Started Build MST ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Generate topology with single threads
[05/02 12:38:13    157s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       total 2D Cap : 252963 = (148770 H, 104193 V)
[05/02 12:38:13    157s] [NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[05/02 12:38:13    157s] (I)       ============  Phase 1a Route ============
[05/02 12:38:13    157s] (I)       Started Phase 1a ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 2558 = (1168 H, 1390 V) = (0.79% H, 1.33% V) = (4.310e+03um H, 5.129e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1b Route ============
[05/02 12:38:13    157s] (I)       Usage: 2558 = (1168 H, 1390 V) = (0.79% H, 1.33% V) = (4.310e+03um H, 5.129e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.439020e+03um
[05/02 12:38:13    157s] (I)       ============  Phase 1c Route ============
[05/02 12:38:13    157s] (I)       Usage: 2558 = (1168 H, 1390 V) = (0.79% H, 1.33% V) = (4.310e+03um H, 5.129e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1d Route ============
[05/02 12:38:13    157s] (I)       Usage: 2558 = (1168 H, 1390 V) = (0.79% H, 1.33% V) = (4.310e+03um H, 5.129e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1e Route ============
[05/02 12:38:13    157s] (I)       Started Phase 1e ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 2558 = (1168 H, 1390 V) = (0.79% H, 1.33% V) = (4.310e+03um H, 5.129e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.439020e+03um
[05/02 12:38:13    157s] [NR-eGR] 
[05/02 12:38:13    157s] (I)       ============  Phase 1f Route ============
[05/02 12:38:13    157s] (I)       Usage: 2558 = (1168 H, 1390 V) = (0.79% H, 1.33% V) = (4.310e+03um H, 5.129e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1g Route ============
[05/02 12:38:13    157s] (I)       Started Post Routing ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 2556 = (1166 H, 1390 V) = (0.78% H, 1.33% V) = (4.303e+03um H, 5.129e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=2 routedWL=226
[05/02 12:38:13    157s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 8]
[05/02 12:38:13    157s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:13    157s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Started Build MST ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Generate topology with single threads
[05/02 12:38:13    157s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       total 2D Cap : 297367 = (148770 H, 148597 V)
[05/02 12:38:13    157s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [2, 8]
[05/02 12:38:13    157s] (I)       ============  Phase 1a Route ============
[05/02 12:38:13    157s] (I)       Started Phase 1a ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 3445 = (1560 H, 1885 V) = (1.05% H, 1.27% V) = (5.756e+03um H, 6.956e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1b Route ============
[05/02 12:38:13    157s] (I)       Usage: 3445 = (1560 H, 1885 V) = (1.05% H, 1.27% V) = (5.756e+03um H, 6.956e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.271205e+04um
[05/02 12:38:13    157s] (I)       ============  Phase 1c Route ============
[05/02 12:38:13    157s] (I)       Usage: 3445 = (1560 H, 1885 V) = (1.05% H, 1.27% V) = (5.756e+03um H, 6.956e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1d Route ============
[05/02 12:38:13    157s] (I)       Usage: 3445 = (1560 H, 1885 V) = (1.05% H, 1.27% V) = (5.756e+03um H, 6.956e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1e Route ============
[05/02 12:38:13    157s] (I)       Started Phase 1e ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 3445 = (1560 H, 1885 V) = (1.05% H, 1.27% V) = (5.756e+03um H, 6.956e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.271205e+04um
[05/02 12:38:13    157s] [NR-eGR] 
[05/02 12:38:13    157s] (I)       ============  Phase 1f Route ============
[05/02 12:38:13    157s] (I)       Usage: 3445 = (1560 H, 1885 V) = (1.05% H, 1.27% V) = (5.756e+03um H, 6.956e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1g Route ============
[05/02 12:38:13    157s] (I)       Started Post Routing ( Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Usage: 3444 = (1558 H, 1886 V) = (1.05% H, 1.27% V) = (5.749e+03um H, 6.959e+03um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:13    157s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/02 12:38:13    157s] [NR-eGR]                        OverCon            
[05/02 12:38:13    157s] [NR-eGR]                         #Gcell     %Gcell
[05/02 12:38:13    157s] [NR-eGR]       Layer                (1)    OverCon 
[05/02 12:38:13    157s] [NR-eGR] ----------------------------------------------
[05/02 12:38:13    157s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR] ----------------------------------------------
[05/02 12:38:13    157s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR] 
[05/02 12:38:13    157s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1216.40 MB )
[05/02 12:38:13    157s] (I)       total 2D Cap : 297561 = (148830 H, 148731 V)
[05/02 12:38:13    157s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:38:13    157s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/02 12:38:13    157s] (I)       ============= track Assignment ============
[05/02 12:38:13    157s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1216.48 MB )
[05/02 12:38:13    157s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1216.48 MB )
[05/02 12:38:13    157s] (I)       Started Greedy Track Assignment ( Curr Mem: 1216.48 MB )
[05/02 12:38:13    157s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/02 12:38:13    157s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.55 MB )
[05/02 12:38:13    157s] (I)       Run single-thread track assignment
[05/02 12:38:13    157s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1216.56 MB )
[05/02 12:38:13    157s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:13    157s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 10316
[05/02 12:38:13    157s] [NR-eGR] METAL2  (2V) length: 2.981776e+04um, number of vias: 14044
[05/02 12:38:13    157s] [NR-eGR] METAL3  (3H) length: 3.344795e+04um, number of vias: 1173
[05/02 12:38:13    157s] [NR-eGR] METAL4  (4V) length: 1.038448e+04um, number of vias: 53
[05/02 12:38:13    157s] [NR-eGR] METAL5  (5H) length: 6.820300e+02um, number of vias: 25
[05/02 12:38:13    157s] [NR-eGR] METAL6  (6V) length: 5.629300e+02um, number of vias: 0
[05/02 12:38:13    157s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:13    157s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:13    157s] [NR-eGR] Total length: 7.489514e+04um, number of vias: 25611
[05/02 12:38:13    157s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:13    157s] [NR-eGR] Total eGR-routed clock nets wire length: 3.718895e+03um 
[05/02 12:38:13    157s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:13    157s] [NR-eGR] Report for selected net(s) only.
[05/02 12:38:13    157s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 410
[05/02 12:38:13    157s] [NR-eGR] METAL2  (2V) length: 9.548900e+02um, number of vias: 466
[05/02 12:38:13    157s] [NR-eGR] METAL3  (3H) length: 1.696240e+03um, number of vias: 203
[05/02 12:38:13    157s] [NR-eGR] METAL4  (4V) length: 1.034635e+03um, number of vias: 12
[05/02 12:38:13    157s] [NR-eGR] METAL5  (5H) length: 2.370000e+01um, number of vias: 3
[05/02 12:38:13    157s] [NR-eGR] METAL6  (6V) length: 9.430000e+00um, number of vias: 0
[05/02 12:38:13    157s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:13    157s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:13    157s] [NR-eGR] Total length: 3.718895e+03um, number of vias: 1094
[05/02 12:38:13    157s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:13    157s] [NR-eGR] Total routed clock nets wire length: 3.718895e+03um, number of vias: 1094
[05/02 12:38:13    157s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:13    157s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1216.56 MB )
[05/02 12:38:13    157s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/.rgf9p0fKE
[05/02 12:38:13    157s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:13    157s]     Routing using eGR only done.
[05/02 12:38:13    157s] Net route status summary:
[05/02 12:38:13    157s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:13    157s]   Non-clock:  3267 (unrouted=13, trialRouted=3254, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=13, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] CCOPT: Done with clock implementation routing.
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s]   Clock implementation routing done.
[05/02 12:38:13    157s] Fixed 6 wires.
[05/02 12:38:13    157s]   CCOpt: Starting congestion repair using flow wrapper...
[05/02 12:38:13    157s]     Congestion Repair...
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] Starting congRepair ...
[05/02 12:38:13    157s] User Input Parameters:
[05/02 12:38:13    157s] - Congestion Driven    : On
[05/02 12:38:13    157s] - Timing Driven        : Off
[05/02 12:38:13    157s] - Area-Violation Based : On
[05/02 12:38:13    157s] - Start Rollback Level : -5
[05/02 12:38:13    157s] - Legalized            : On
[05/02 12:38:13    157s] - Window Based         : Off
[05/02 12:38:13    157s] - eDen incr mode       : Off
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] Collecting buffer chain nets ...
[05/02 12:38:13    157s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1216.6M
[05/02 12:38:13    157s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.003, MEM:1216.6M
[05/02 12:38:13    157s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1216.6M
[05/02 12:38:13    157s] Starting Early Global Route congestion estimation: mem = 1216.6M
[05/02 12:38:13    157s] (I)       Started Loading and Dumping File ( Curr Mem: 1216.60 MB )
[05/02 12:38:13    157s] (I)       Reading DB...
[05/02 12:38:13    157s] (I)       Read data from FE... (mem=1255.0M)
[05/02 12:38:13    157s] (I)       Read nodes and places... (mem=1255.0M)
[05/02 12:38:13    157s] (I)       Done Read nodes and places (cpu=0.000s, mem=1255.0M)
[05/02 12:38:13    157s] (I)       Read nets... (mem=1255.0M)
[05/02 12:38:13    157s] (I)       Done Read nets (cpu=0.010s, mem=1255.0M)
[05/02 12:38:13    157s] (I)       Done Read data from FE (cpu=0.010s, mem=1255.0M)
[05/02 12:38:13    157s] (I)       before initializing RouteDB syMemory usage = 1218.0 MB
[05/02 12:38:13    157s] (I)       Honor MSV route constraint: false
[05/02 12:38:13    157s] (I)       Maximum routing layer  : 127
[05/02 12:38:13    157s] (I)       Minimum routing layer  : 2
[05/02 12:38:13    157s] (I)       Supply scale factor H  : 1.00
[05/02 12:38:13    157s] (I)       Supply scale factor V  : 1.00
[05/02 12:38:13    157s] (I)       Tracks used by clock wire: 0
[05/02 12:38:13    157s] (I)       Reverse direction      : 
[05/02 12:38:13    157s] (I)       Honor partition pin guides: true
[05/02 12:38:13    157s] (I)       Route selected nets only: false
[05/02 12:38:13    157s] (I)       Route secondary PG pins: false
[05/02 12:38:13    157s] (I)       Second PG max fanout   : 2147483647
[05/02 12:38:13    157s] (I)       Apply function for special wires: true
[05/02 12:38:13    157s] (I)       Layer by layer blockage reading: true
[05/02 12:38:13    157s] (I)       Offset calculation fix : true
[05/02 12:38:13    157s] (I)       Route stripe layer range: 
[05/02 12:38:13    157s] (I)       Honor partition fences : 
[05/02 12:38:13    157s] (I)       Honor partition pin    : 
[05/02 12:38:13    157s] (I)       Honor partition fences with feedthrough: 
[05/02 12:38:13    157s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:38:13    157s] (I)       build grid graph
[05/02 12:38:13    157s] (I)       build grid graph start
[05/02 12:38:13    157s] [NR-eGR] Track table information for default rule: 
[05/02 12:38:13    157s] [NR-eGR] METAL1 has no routable track
[05/02 12:38:13    157s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:38:13    157s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:38:13    157s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:38:13    157s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:38:13    157s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:38:13    157s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:38:13    157s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:38:13    157s] (I)       build grid graph end
[05/02 12:38:13    157s] (I)       ===========================================================================
[05/02 12:38:13    157s] (I)       == Report All Rule Vias ==
[05/02 12:38:13    157s] (I)       ===========================================================================
[05/02 12:38:13    157s] (I)        Via Rule : (Default)
[05/02 12:38:13    157s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:38:13    157s] (I)       ---------------------------------------------------------------------------
[05/02 12:38:13    157s] (I)        1    4 : VIA12_XR                   35 : VIA12_2CUT_E             
[05/02 12:38:13    157s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:38:13    157s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:38:13    157s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:38:13    157s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:38:13    157s] (I)        6   22 : VIA67_V                    55 : VIA67_2CUT_E             
[05/02 12:38:13    157s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:38:13    157s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:38:13    157s] (I)       ===========================================================================
[05/02 12:38:13    157s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1217.96 MB )
[05/02 12:38:13    157s] (I)       Num PG vias on layer 1 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 2 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 3 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 4 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 5 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 6 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 7 : 0
[05/02 12:38:13    157s] (I)       Num PG vias on layer 8 : 0
[05/02 12:38:13    157s] [NR-eGR] Read 644 PG shapes
[05/02 12:38:13    157s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.96 MB )
[05/02 12:38:13    157s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:38:13    157s] [NR-eGR] #Instance Blockages : 0
[05/02 12:38:13    157s] [NR-eGR] #PG Blockages       : 644
[05/02 12:38:13    157s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:38:13    157s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:38:13    157s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:38:13    157s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 1054
[05/02 12:38:13    157s] (I)       readDataFromPlaceDB
[05/02 12:38:13    157s] (I)       Read net information..
[05/02 12:38:13    157s] [NR-eGR] Read numTotalNets=3260  numIgnoredNets=6
[05/02 12:38:13    157s] (I)       Read testcase time = 0.000 seconds
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] (I)       early_global_route_priority property id does not exist.
[05/02 12:38:13    157s] (I)       Start initializing grid graph
[05/02 12:38:13    157s] (I)       End initializing grid graph
[05/02 12:38:13    157s] (I)       Model blockages into capacity
[05/02 12:38:13    157s] (I)       Read Num Blocks=644  Num Prerouted Wires=1054  Num CS=0
[05/02 12:38:13    157s] (I)       Started Modeling ( Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 1 ( Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 2 ( Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 580
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 3 ( Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 390
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 4 ( Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 74
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 5 ( Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 9
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 6 ( Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 1
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 7 ( Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Started Modeling Layer 8 ( Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:13    157s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Number of ignored nets = 6
[05/02 12:38:13    157s] (I)       Number of fixed nets = 6.  Ignored: Yes
[05/02 12:38:13    157s] (I)       Number of clock nets = 6.  Ignored: No
[05/02 12:38:13    157s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:38:13    157s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:38:13    157s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:38:13    157s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:38:13    157s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:38:13    157s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:38:13    157s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:38:13    157s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1218.5 MB
[05/02 12:38:13    157s] (I)       Ndr track 0 does not exist
[05/02 12:38:13    157s] (I)       Ndr track 0 does not exist
[05/02 12:38:13    157s] (I)       Layer1  viaCost=200.00
[05/02 12:38:13    157s] (I)       Layer2  viaCost=200.00
[05/02 12:38:13    157s] (I)       Layer3  viaCost=200.00
[05/02 12:38:13    157s] (I)       Layer4  viaCost=200.00
[05/02 12:38:13    157s] (I)       Layer5  viaCost=200.00
[05/02 12:38:13    157s] (I)       Layer6  viaCost=200.00
[05/02 12:38:13    157s] (I)       Layer7  viaCost=200.00
[05/02 12:38:13    157s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:38:13    157s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:38:13    157s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:38:13    157s] (I)       Site width          :   920  (dbu)
[05/02 12:38:13    157s] (I)       Row height          :  7380  (dbu)
[05/02 12:38:13    157s] (I)       GCell width         :  7380  (dbu)
[05/02 12:38:13    157s] (I)       GCell height        :  7380  (dbu)
[05/02 12:38:13    157s] (I)       Grid                :    75    75     8
[05/02 12:38:13    157s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:38:13    157s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/02 12:38:13    157s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/02 12:38:13    157s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:38:13    157s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:38:13    157s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:38:13    157s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:38:13    157s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:38:13    157s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/02 12:38:13    157s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:38:13    157s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:38:13    157s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:38:13    157s] (I)       --------------------------------------------------------
[05/02 12:38:13    157s] 
[05/02 12:38:13    157s] [NR-eGR] ============ Routing rule table ============
[05/02 12:38:13    157s] [NR-eGR] Rule id: 0  Nets: 0 
[05/02 12:38:13    157s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/02 12:38:13    157s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[05/02 12:38:13    157s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[05/02 12:38:13    157s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:13    157s] [NR-eGR] Rule id: 1  Nets: 3254 
[05/02 12:38:13    157s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:38:13    157s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:38:13    157s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:13    157s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:13    157s] [NR-eGR] ========================================
[05/02 12:38:13    157s] [NR-eGR] 
[05/02 12:38:13    157s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer2 : = 1180 / 44925 (2.63%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer3 : = 356 / 50250 (0.71%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer4 : = 3536 / 44925 (7.87%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer5 : = 1632 / 50250 (3.25%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer6 : = 0 / 44925 (0.00%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer7 : = 0 / 50250 (0.00%)
[05/02 12:38:13    157s] (I)       blocked tracks on layer8 : = 0 / 17925 (0.00%)
[05/02 12:38:13    157s] (I)       After initializing earlyGlobalRoute syMemory usage = 1218.5 MB
[05/02 12:38:13    157s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1218.51 MB )
[05/02 12:38:13    157s] (I)       Started Global Routing ( Curr Mem: 1217.16 MB )
[05/02 12:38:13    157s] (I)       ============= Initialization =============
[05/02 12:38:13    157s] (I)       totalPins=10049  totalGlobalPin=9383 (93.37%)
[05/02 12:38:13    157s] (I)       Started Build MST ( Curr Mem: 1217.16 MB )
[05/02 12:38:13    157s] (I)       Generate topology with single threads
[05/02 12:38:13    157s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.16 MB )
[05/02 12:38:13    157s] (I)       total 2D Cap : 297422 = (148770 H, 148652 V)
[05/02 12:38:13    157s] [NR-eGR] Layer group 1: route 3254 net(s) in layer range [2, 8]
[05/02 12:38:13    157s] (I)       ============  Phase 1a Route ============
[05/02 12:38:13    157s] (I)       Started Phase 1a ( Curr Mem: 1217.16 MB )
[05/02 12:38:13    157s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1217.16 MB )
[05/02 12:38:13    157s] (I)       Usage: 18422 = (8493 H, 9929 V) = (5.71% H, 6.68% V) = (3.134e+04um H, 3.664e+04um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1b Route ============
[05/02 12:38:13    157s] (I)       Usage: 18422 = (8493 H, 9929 V) = (5.71% H, 6.68% V) = (3.134e+04um H, 3.664e+04um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.797718e+04um
[05/02 12:38:13    157s] (I)       ============  Phase 1c Route ============
[05/02 12:38:13    157s] (I)       Usage: 18422 = (8493 H, 9929 V) = (5.71% H, 6.68% V) = (3.134e+04um H, 3.664e+04um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1d Route ============
[05/02 12:38:13    157s] (I)       Usage: 18422 = (8493 H, 9929 V) = (5.71% H, 6.68% V) = (3.134e+04um H, 3.664e+04um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] (I)       ============  Phase 1e Route ============
[05/02 12:38:13    157s] (I)       Started Phase 1e ( Curr Mem: 1217.16 MB )
[05/02 12:38:13    157s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.16 MB )
[05/02 12:38:13    157s] (I)       Usage: 18422 = (8493 H, 9929 V) = (5.71% H, 6.68% V) = (3.134e+04um H, 3.664e+04um V)
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.797718e+04um
[05/02 12:38:13    157s] [NR-eGR] 
[05/02 12:38:13    157s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.44 MB )
[05/02 12:38:13    157s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:13    157s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1217.44 MB )
[05/02 12:38:13    157s] (I)       ============  Phase 1l Route ============
[05/02 12:38:13    157s] (I)       
[05/02 12:38:13    157s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/02 12:38:13    157s] [NR-eGR]                        OverCon           OverCon            
[05/02 12:38:13    157s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/02 12:38:13    157s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/02 12:38:13    157s] [NR-eGR] ---------------------------------------------------------------
[05/02 12:38:13    157s] [NR-eGR]  METAL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL2  (2)         4( 0.07%)         0( 0.00%)   ( 0.07%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL4  (4)         1( 0.02%)         0( 0.00%)   ( 0.02%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR]  METAL8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:13    157s] [NR-eGR] ---------------------------------------------------------------
[05/02 12:38:13    157s] [NR-eGR] Total                5( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/02 12:38:13    157s] [NR-eGR] 
[05/02 12:38:13    157s] (I)       Finished Global Routing ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1217.44 MB )
[05/02 12:38:13    157s] (I)       total 2D Cap : 297618 = (148832 H, 148786 V)
[05/02 12:38:13    157s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:38:13    157s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/02 12:38:13    157s] Early Global Route congestion estimation runtime: 0.06 seconds, mem = 1217.4M
[05/02 12:38:13    157s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.060, REAL:0.060, MEM:1217.4M
[05/02 12:38:13    157s] OPERPROF: Starting HotSpotCal at level 1, MEM:1217.4M
[05/02 12:38:13    157s] [hotspot] +------------+---------------+---------------+
[05/02 12:38:13    157s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:38:13    157s] [hotspot] +------------+---------------+---------------+
[05/02 12:38:13    157s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:38:13    157s] [hotspot] +------------+---------------+---------------+
[05/02 12:38:13    157s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:38:13    157s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:38:13    157s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:1217.4M
[05/02 12:38:13    157s] Skipped repairing congestion.
[05/02 12:38:13    157s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1217.4M
[05/02 12:38:13    157s] Starting Early Global Route wiring: mem = 1217.4M
[05/02 12:38:13    157s] (I)       ============= track Assignment ============
[05/02 12:38:13    157s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1217.44 MB )
[05/02 12:38:13    157s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.21 MB )
[05/02 12:38:13    157s] (I)       Started Greedy Track Assignment ( Curr Mem: 1217.21 MB )
[05/02 12:38:13    157s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/02 12:38:13    157s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.29 MB )
[05/02 12:38:13    157s] (I)       Run Multi-thread track assignment
[05/02 12:38:13    157s] (I)       Finished Greedy Track Assignment ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1217.95 MB )
[05/02 12:38:13    157s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:13    157s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 10316
[05/02 12:38:13    157s] [NR-eGR] METAL2  (2V) length: 2.911699e+04um, number of vias: 13822
[05/02 12:38:13    157s] [NR-eGR] METAL3  (3H) length: 3.272025e+04um, number of vias: 1343
[05/02 12:38:13    157s] [NR-eGR] METAL4  (4V) length: 1.097959e+04um, number of vias: 122
[05/02 12:38:13    157s] [NR-eGR] METAL5  (5H) length: 1.400650e+03um, number of vias: 30
[05/02 12:38:13    157s] [NR-eGR] METAL6  (6V) length: 6.547700e+02um, number of vias: 0
[05/02 12:38:13    157s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:13    157s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:13    157s] [NR-eGR] Total length: 7.487226e+04um, number of vias: 25633
[05/02 12:38:13    157s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:13    157s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/02 12:38:13    157s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:13    157s] Early Global Route wiring runtime: 0.08 seconds, mem = 1218.0M
[05/02 12:38:13    157s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.080, REAL:0.077, MEM:1218.0M
[05/02 12:38:13    157s] End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
[05/02 12:38:13    157s]     Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/02 12:38:13    157s]   CCOpt: Starting congestion repair using flow wrapper done.
[05/02 12:38:14    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:1214.8M
[05/02 12:38:14    157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1214.8M
[05/02 12:38:14    157s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1214.8M
[05/02 12:38:14    157s] Core basic site is TSM13SITE
[05/02 12:38:14    157s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:38:14    157s] SiteArray: use 118,784 bytes
[05/02 12:38:14    157s] SiteArray: current memory after site array memory allocation 1214.9M
[05/02 12:38:14    157s] SiteArray: FP blocked sites are writable
[05/02 12:38:14    157s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:38:14    157s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1214.9M
[05/02 12:38:14    157s] Process 183 wires and vias for routing blockage and capacity analysis
[05/02 12:38:14    157s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1214.9M
[05/02 12:38:14    157s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:1214.9M
[05/02 12:38:14    157s] OPERPROF:     Starting CMU at level 3, MEM:1214.9M
[05/02 12:38:14    157s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1214.9M
[05/02 12:38:14    157s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:1214.9M
[05/02 12:38:14    157s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1214.9MB).
[05/02 12:38:14    157s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.063, MEM:1214.9M
[05/02 12:38:14    157s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/02 12:38:14    157s]   Leaving CCOpt scope - extractRC...
[05/02 12:38:14    157s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/02 12:38:14    157s] Extraction called for design 'IOTDF' of instances=2852 and nets=3273 using extraction engine 'preRoute' .
[05/02 12:38:14    157s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:38:14    157s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:38:14    157s] PreRoute RC Extraction called for design IOTDF.
[05/02 12:38:14    157s] RC Extraction called in multi-corner(1) mode.
[05/02 12:38:14    157s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:38:14    157s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:38:14    157s] RCMode: PreRoute
[05/02 12:38:14    157s]       RC Corner Indexes            0   
[05/02 12:38:14    157s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:38:14    157s] Resistance Scaling Factor    : 1.00000 
[05/02 12:38:14    157s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:38:14    157s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:38:14    157s] Shrink Factor                : 1.00000
[05/02 12:38:14    157s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:38:14    157s] LayerId::1 widthSet size::1
[05/02 12:38:14    157s] LayerId::2 widthSet size::1
[05/02 12:38:14    157s] LayerId::3 widthSet size::1
[05/02 12:38:14    157s] LayerId::4 widthSet size::1
[05/02 12:38:14    157s] LayerId::5 widthSet size::1
[05/02 12:38:14    157s] LayerId::6 widthSet size::1
[05/02 12:38:14    157s] LayerId::7 widthSet size::1
[05/02 12:38:14    157s] LayerId::8 widthSet size::1
[05/02 12:38:14    157s] Updating RC grid for preRoute extraction ...
[05/02 12:38:14    157s] Initializing multi-corner resistance tables ...
[05/02 12:38:14    158s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1214.934M)
[05/02 12:38:14    158s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/02 12:38:14    158s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:14    158s] Not writing Steiner routes to the DB after clustering cong repair call.
[05/02 12:38:14    158s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[05/02 12:38:14    158s] End AAE Lib Interpolated Model. (MEM=1214.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:14    158s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:14    158s]   Clock DAG stats after clustering cong repair call:
[05/02 12:38:14    158s]     cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
[05/02 12:38:14    158s]     cell areas       : b=151.069um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=151.069um^2
[05/02 12:38:14    158s]     cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/02 12:38:14    158s]     sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:14    158s]     wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.408pF, total=0.444pF
[05/02 12:38:14    158s]     wire lengths     : top=0.000um, trunk=315.370um, leaf=3442.802um, total=3758.172um
[05/02 12:38:14    158s]     hp wire lengths  : top=0.000um, trunk=40.080um, leaf=831.980um, total=872.060um
[05/02 12:38:14    158s]   Clock DAG net violations after clustering cong repair call: none
[05/02 12:38:14    158s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[05/02 12:38:14    158s]     Trunk : target=0.234ns count=2 avg=0.030ns sd=0.027ns min=0.011ns max=0.049ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]     Leaf  : target=0.234ns count=4 avg=0.171ns sd=0.001ns min=0.170ns max=0.172ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[05/02 12:38:14    158s]      Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
[05/02 12:38:14    158s]   Primary reporting skew groups after clustering cong repair call:
[05/02 12:38:14    158s]     skew_group clk/func_mode: insertion delay [min=0.280, max=0.288, avg=0.285, sd=0.001], skew [0.007 vs 0.141], 100% {0.280, 0.288} (wid=0.011 ws=0.006) (gid=0.277 gs=0.002)
[05/02 12:38:14    158s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:14    158s]       max path sink: iot_out_reg[72]/CK
[05/02 12:38:14    158s]   Skew group summary after clustering cong repair call:
[05/02 12:38:14    158s]     skew_group clk/func_mode: insertion delay [min=0.280, max=0.288, avg=0.285, sd=0.001], skew [0.007 vs 0.141], 100% {0.280, 0.288} (wid=0.011 ws=0.006) (gid=0.277 gs=0.002)
[05/02 12:38:14    158s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/02 12:38:14    158s]   Stage::Clustering done. (took cpu=0:00:01.2 real=0:00:01.2)
[05/02 12:38:14    158s]   Stage::DRV Fixing...
[05/02 12:38:14    158s]   Fixing clock tree slew time and max cap violations...
[05/02 12:38:14    158s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/02 12:38:14    158s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[05/02 12:38:14    158s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
[05/02 12:38:14    158s]       cell areas       : b=151.069um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=151.069um^2
[05/02 12:38:14    158s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/02 12:38:14    158s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:14    158s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.408pF, total=0.444pF
[05/02 12:38:14    158s]       wire lengths     : top=0.000um, trunk=315.370um, leaf=3442.802um, total=3758.172um
[05/02 12:38:14    158s]       hp wire lengths  : top=0.000um, trunk=40.080um, leaf=831.980um, total=872.060um
[05/02 12:38:14    158s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[05/02 12:38:14    158s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[05/02 12:38:14    158s]       Trunk : target=0.234ns count=2 avg=0.030ns sd=0.027ns min=0.011ns max=0.049ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]       Leaf  : target=0.234ns count=4 avg=0.171ns sd=0.001ns min=0.170ns max=0.172ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[05/02 12:38:14    158s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
[05/02 12:38:14    158s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.280, max=0.288], skew [0.007 vs 0.141]
[05/02 12:38:14    158s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:14    158s]       max path sink: iot_out_reg[72]/CK
[05/02 12:38:14    158s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.280, max=0.288], skew [0.007 vs 0.141]
[05/02 12:38:14    158s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:14    158s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:14    158s]   Fixing clock tree slew time and max cap violations - detailed pass...
[05/02 12:38:14    158s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/02 12:38:14    158s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/02 12:38:14    158s]       cell counts      : b=5, i=0, icg=0, nicg=0, l=0, total=5
[05/02 12:38:14    158s]       cell areas       : b=151.069um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=151.069um^2
[05/02 12:38:14    158s]       cell capacitance : b=0.070pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.070pF
[05/02 12:38:14    158s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:14    158s]       wire capacitance : top=0.000pF, trunk=0.037pF, leaf=0.408pF, total=0.444pF
[05/02 12:38:14    158s]       wire lengths     : top=0.000um, trunk=315.370um, leaf=3442.802um, total=3758.172um
[05/02 12:38:14    158s]       hp wire lengths  : top=0.000um, trunk=40.080um, leaf=831.980um, total=872.060um
[05/02 12:38:14    158s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[05/02 12:38:14    158s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/02 12:38:14    158s]       Trunk : target=0.234ns count=2 avg=0.030ns sd=0.027ns min=0.011ns max=0.049ns {2 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]       Leaf  : target=0.234ns count=4 avg=0.171ns sd=0.001ns min=0.170ns max=0.172ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[05/02 12:38:14    158s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 4 
[05/02 12:38:14    158s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.280, max=0.288, avg=0.285, sd=0.001], skew [0.007 vs 0.141], 100% {0.280, 0.288} (wid=0.011 ws=0.006) (gid=0.277 gs=0.002)
[05/02 12:38:14    158s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:14    158s]       max path sink: iot_out_reg[72]/CK
[05/02 12:38:14    158s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.280, max=0.288, avg=0.285, sd=0.001], skew [0.007 vs 0.141], 100% {0.280, 0.288} (wid=0.011 ws=0.006) (gid=0.277 gs=0.002)
[05/02 12:38:14    158s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:14    158s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:14    158s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:14    158s]   Stage::Insertion Delay Reduction...
[05/02 12:38:14    158s]   Removing unnecessary root buffering...
[05/02 12:38:14    158s] Accumulated time to calculate placeable region: 0
[05/02 12:38:14    158s]     Clock DAG stats after 'Removing unnecessary root buffering':
[05/02 12:38:14    158s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[05/02 12:38:14    158s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:14    158s]       cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
[05/02 12:38:14    158s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:14    158s]       wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.446pF, total=0.474pF
[05/02 12:38:14    158s]       wire lengths     : top=0.000um, trunk=239.850um, leaf=3763.123um, total=4002.973um
[05/02 12:38:14    158s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1130.790um, total=1130.790um
[05/02 12:38:14    158s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[05/02 12:38:14    158s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[05/02 12:38:14    158s]       Trunk : target=0.234ns count=1 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {1 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]       Leaf  : target=0.234ns count=4 avg=0.167ns sd=0.037ns min=0.113ns max=0.198ns {1 <= 0.140ns, 2 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[05/02 12:38:14    158s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 3 
[05/02 12:38:14    158s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.146, max=0.189], skew [0.043 vs 0.141]
[05/02 12:38:14    158s]       min path sink: input_data_reg[1][2]/CK
[05/02 12:38:14    158s]       max path sink: iot_out_reg[36]/CK
[05/02 12:38:14    158s]     Skew group summary after 'Removing unnecessary root buffering':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.146, max=0.189], skew [0.043 vs 0.141]
[05/02 12:38:14    158s]     Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:14    158s]   Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/02 12:38:14    158s]   Removing unconstrained drivers...
[05/02 12:38:14    158s]     Clock DAG stats after 'Removing unconstrained drivers':
[05/02 12:38:14    158s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[05/02 12:38:14    158s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:14    158s]       cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
[05/02 12:38:14    158s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:14    158s]       wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.446pF, total=0.474pF
[05/02 12:38:14    158s]       wire lengths     : top=0.000um, trunk=239.850um, leaf=3763.123um, total=4002.973um
[05/02 12:38:14    158s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1130.790um, total=1130.790um
[05/02 12:38:14    158s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[05/02 12:38:14    158s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[05/02 12:38:14    158s]       Trunk : target=0.234ns count=1 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {1 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]       Leaf  : target=0.234ns count=4 avg=0.167ns sd=0.037ns min=0.113ns max=0.198ns {1 <= 0.140ns, 2 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[05/02 12:38:14    158s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 3 
[05/02 12:38:14    158s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.146, max=0.189], skew [0.043 vs 0.141]
[05/02 12:38:14    158s]       min path sink: input_data_reg[1][2]/CK
[05/02 12:38:14    158s]       max path sink: iot_out_reg[36]/CK
[05/02 12:38:14    158s]     Skew group summary after 'Removing unconstrained drivers':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.146, max=0.189], skew [0.043 vs 0.141]
[05/02 12:38:14    158s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:14    158s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:14    158s]   Checking for inverting clock gates...
[05/02 12:38:14    158s]   Checking for inverting clock gates done.
[05/02 12:38:14    158s]   Reducing insertion delay 1...
[05/02 12:38:14    158s] Accumulated time to calculate placeable region: 0
[05/02 12:38:14    158s] Accumulated time to calculate placeable region: 0
[05/02 12:38:14    158s] Accumulated time to calculate placeable region: 0
[05/02 12:38:14    158s] Accumulated time to calculate placeable region: 0
[05/02 12:38:14    158s] Accumulated time to calculate placeable region: 0
[05/02 12:38:14    158s]     Clock DAG stats after 'Reducing insertion delay 1':
[05/02 12:38:14    158s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[05/02 12:38:14    158s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:14    158s]       cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
[05/02 12:38:14    158s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:14    158s]       wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.446pF, total=0.474pF
[05/02 12:38:14    158s]       wire lengths     : top=0.000um, trunk=239.850um, leaf=3763.123um, total=4002.973um
[05/02 12:38:14    158s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1130.790um, total=1130.790um
[05/02 12:38:14    158s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[05/02 12:38:14    158s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[05/02 12:38:14    158s]       Trunk : target=0.234ns count=1 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {1 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]       Leaf  : target=0.234ns count=4 avg=0.167ns sd=0.037ns min=0.113ns max=0.198ns {1 <= 0.140ns, 2 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[05/02 12:38:14    158s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 3 
[05/02 12:38:14    158s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.146, max=0.189], skew [0.043 vs 0.141]
[05/02 12:38:14    158s]       min path sink: input_data_reg[1][2]/CK
[05/02 12:38:14    158s]       max path sink: iot_out_reg[36]/CK
[05/02 12:38:14    158s]     Skew group summary after 'Reducing insertion delay 1':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.146, max=0.189], skew [0.043 vs 0.141]
[05/02 12:38:14    158s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:14    158s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:14    158s]   Removing longest path buffering...
[05/02 12:38:14    158s]     Clock DAG stats after 'Removing longest path buffering':
[05/02 12:38:14    158s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[05/02 12:38:14    158s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:14    158s]       cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
[05/02 12:38:14    158s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:14    158s]       wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.446pF, total=0.474pF
[05/02 12:38:14    158s]       wire lengths     : top=0.000um, trunk=239.850um, leaf=3763.123um, total=4002.973um
[05/02 12:38:14    158s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1130.790um, total=1130.790um
[05/02 12:38:14    158s]     Clock DAG net violations after 'Removing longest path buffering': none
[05/02 12:38:14    158s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[05/02 12:38:14    158s]       Trunk : target=0.234ns count=1 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {1 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]       Leaf  : target=0.234ns count=4 avg=0.167ns sd=0.037ns min=0.113ns max=0.198ns {1 <= 0.140ns, 2 <= 0.187ns, 1 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[05/02 12:38:14    158s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 3 
[05/02 12:38:14    158s]     Primary reporting skew groups after 'Removing longest path buffering':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.146, max=0.189], skew [0.043 vs 0.141]
[05/02 12:38:14    158s]       min path sink: input_data_reg[1][2]/CK
[05/02 12:38:14    158s]       max path sink: iot_out_reg[36]/CK
[05/02 12:38:14    158s]     Skew group summary after 'Removing longest path buffering':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.146, max=0.189], skew [0.043 vs 0.141]
[05/02 12:38:14    158s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:14    158s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:14    158s]   Reducing insertion delay 2...
[05/02 12:38:14    158s] Path optimization required 168 stage delay updates 
[05/02 12:38:14    158s]     Clock DAG stats after 'Reducing insertion delay 2':
[05/02 12:38:14    158s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[05/02 12:38:14    158s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:14    158s]       cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
[05/02 12:38:14    158s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:14    158s]       wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.428pF, total=0.456pF
[05/02 12:38:14    158s]       wire lengths     : top=0.000um, trunk=238.525um, leaf=3610.473um, total=3848.998um
[05/02 12:38:14    158s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=979.260um, total=979.260um
[05/02 12:38:14    158s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[05/02 12:38:14    158s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[05/02 12:38:14    158s]       Trunk : target=0.234ns count=1 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {1 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]       Leaf  : target=0.234ns count=4 avg=0.161ns sd=0.032ns min=0.113ns max=0.182ns {1 <= 0.140ns, 3 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[05/02 12:38:14    158s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 3 
[05/02 12:38:14    158s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.146, max=0.182, avg=0.171, sd=0.013], skew [0.036 vs 0.141], 100% {0.146, 0.182} (wid=0.017 ws=0.013) (gid=0.170 gs=0.032)
[05/02 12:38:14    158s]       min path sink: input_data_reg[1][2]/CK
[05/02 12:38:14    158s]       max path sink: iot_out_reg[36]/CK
[05/02 12:38:14    158s]     Skew group summary after 'Reducing insertion delay 2':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.146, max=0.182, avg=0.171, sd=0.013], skew [0.036 vs 0.141], 100% {0.146, 0.182} (wid=0.017 ws=0.013) (gid=0.170 gs=0.032)
[05/02 12:38:14    158s]     Legalizer API calls during this step: 78 succeeded with high effort: 78 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:14    158s]   Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
[05/02 12:38:14    158s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.8 real=0:00:00.8)
[05/02 12:38:14    158s]   CCOpt::Phase::Construction done. (took cpu=0:00:02.0 real=0:00:02.0)
[05/02 12:38:14    158s]   CCOpt::Phase::Implementation...
[05/02 12:38:14    158s]   Stage::Reducing Power...
[05/02 12:38:14    158s]   Improving clock tree routing...
[05/02 12:38:14    158s]     Iteration 1...
[05/02 12:38:14    158s]     Iteration 1 done.
[05/02 12:38:14    158s]     Clock DAG stats after 'Improving clock tree routing':
[05/02 12:38:14    158s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[05/02 12:38:14    158s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:14    158s]       cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
[05/02 12:38:14    158s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:14    158s]       wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.428pF, total=0.456pF
[05/02 12:38:14    158s]       wire lengths     : top=0.000um, trunk=238.525um, leaf=3610.473um, total=3848.998um
[05/02 12:38:14    158s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=979.260um, total=979.260um
[05/02 12:38:14    158s]     Clock DAG net violations after 'Improving clock tree routing': none
[05/02 12:38:14    158s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[05/02 12:38:14    158s]       Trunk : target=0.234ns count=1 avg=0.018ns sd=0.000ns min=0.018ns max=0.018ns {1 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]       Leaf  : target=0.234ns count=4 avg=0.161ns sd=0.032ns min=0.113ns max=0.182ns {1 <= 0.140ns, 3 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[05/02 12:38:14    158s]        Bufs: CLKBUFX20: 1 CLKBUFX12: 3 
[05/02 12:38:14    158s]     Primary reporting skew groups after 'Improving clock tree routing':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.146, max=0.182], skew [0.036 vs 0.141]
[05/02 12:38:14    158s]       min path sink: input_data_reg[1][2]/CK
[05/02 12:38:14    158s]       max path sink: iot_out_reg[36]/CK
[05/02 12:38:14    158s]     Skew group summary after 'Improving clock tree routing':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.146, max=0.182], skew [0.036 vs 0.141]
[05/02 12:38:14    158s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:14    158s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:14    158s]   Reducing clock tree power 1...
[05/02 12:38:14    158s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/02 12:38:14    158s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:14    158s]     100% 
[05/02 12:38:14    158s]     Clock DAG stats after 'Reducing clock tree power 1':
[05/02 12:38:14    158s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[05/02 12:38:14    158s]       cell areas       : b=101.844um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=101.844um^2
[05/02 12:38:14    158s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/02 12:38:14    158s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:14    158s]       wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.428pF, total=0.456pF
[05/02 12:38:14    158s]       wire lengths     : top=0.000um, trunk=238.065um, leaf=3611.083um, total=3849.148um
[05/02 12:38:14    158s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=979.260um, total=979.260um
[05/02 12:38:14    158s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[05/02 12:38:14    158s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[05/02 12:38:14    158s]       Trunk : target=0.234ns count=1 avg=0.016ns sd=0.000ns min=0.016ns max=0.016ns {1 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]       Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:14    158s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[05/02 12:38:14    158s]        Bufs: CLKBUFX12: 4 
[05/02 12:38:14    158s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.174, max=0.182], skew [0.007 vs 0.141]
[05/02 12:38:14    158s]       min path sink: input_data_reg[6][4]/CK
[05/02 12:38:14    158s]       max path sink: input_data_reg[8][3]/CK
[05/02 12:38:14    158s]     Skew group summary after 'Reducing clock tree power 1':
[05/02 12:38:14    158s]       skew_group clk/func_mode: insertion delay [min=0.174, max=0.182], skew [0.007 vs 0.141]
[05/02 12:38:14    158s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:14    158s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:14    158s]   Reducing clock tree power 2...
[05/02 12:38:14    158s] Path optimization required 0 stage delay updates 
[05/02 12:38:15    158s]     Clock DAG stats after 'Reducing clock tree power 2':
[05/02 12:38:15    158s]       cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[05/02 12:38:15    158s]       cell areas       : b=101.844um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=101.844um^2
[05/02 12:38:15    158s]       cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/02 12:38:15    158s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    158s]       wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.428pF, total=0.456pF
[05/02 12:38:15    158s]       wire lengths     : top=0.000um, trunk=238.065um, leaf=3611.083um, total=3849.148um
[05/02 12:38:15    158s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=979.260um, total=979.260um
[05/02 12:38:15    158s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[05/02 12:38:15    158s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[05/02 12:38:15    158s]       Trunk : target=0.234ns count=1 avg=0.016ns sd=0.000ns min=0.016ns max=0.016ns {1 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    158s]       Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    158s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[05/02 12:38:15    158s]        Bufs: CLKBUFX12: 4 
[05/02 12:38:15    158s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[05/02 12:38:15    158s]       skew_group clk/func_mode: insertion delay [min=0.174, max=0.182, avg=0.178, sd=0.002], skew [0.007 vs 0.141], 100% {0.174, 0.182} (wid=0.017 ws=0.013) (gid=0.170 gs=0.005)
[05/02 12:38:15    158s]       min path sink: input_data_reg[6][4]/CK
[05/02 12:38:15    158s]       max path sink: input_data_reg[8][3]/CK
[05/02 12:38:15    158s]     Skew group summary after 'Reducing clock tree power 2':
[05/02 12:38:15    158s]       skew_group clk/func_mode: insertion delay [min=0.174, max=0.182, avg=0.178, sd=0.002], skew [0.007 vs 0.141], 100% {0.174, 0.182} (wid=0.017 ws=0.013) (gid=0.170 gs=0.005)
[05/02 12:38:15    158s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    158s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    158s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:15    158s]   Stage::Balancing...
[05/02 12:38:15    158s]   Approximately balancing fragments step...
[05/02 12:38:15    158s]     Resolve constraints - Approximately balancing fragments...
[05/02 12:38:15    158s]     Resolving skew group constraints...
[05/02 12:38:15    158s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[05/02 12:38:15    158s]     Resolving skew group constraints done.
[05/02 12:38:15    158s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:15    158s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[05/02 12:38:15    158s]     Trial balancer estimated the amount of delay to be added in balancing: 0.755ns
[05/02 12:38:15    158s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    158s]     Approximately balancing fragments...
[05/02 12:38:15    158s]       Moving gates to improve sub-tree skew...
[05/02 12:38:15    159s]         Tried: 6 Succeeded: 0
[05/02 12:38:15    159s]         Topology Tried: 0 Succeeded: 0
[05/02 12:38:15    159s]         0 Succeeded with SS ratio
[05/02 12:38:15    159s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[05/02 12:38:15    159s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[05/02 12:38:15    159s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[05/02 12:38:15    159s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[05/02 12:38:15    159s]           cell areas       : b=101.844um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=101.844um^2
[05/02 12:38:15    159s]           cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/02 12:38:15    159s]           sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]           wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.428pF, total=0.456pF
[05/02 12:38:15    159s]           wire lengths     : top=0.000um, trunk=238.065um, leaf=3611.083um, total=3849.148um
[05/02 12:38:15    159s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=979.260um, total=979.260um
[05/02 12:38:15    159s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[05/02 12:38:15    159s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[05/02 12:38:15    159s]           Trunk : target=0.234ns count=1 avg=0.016ns sd=0.000ns min=0.016ns max=0.016ns {1 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]           Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[05/02 12:38:15    159s]            Bufs: CLKBUFX12: 4 
[05/02 12:38:15    159s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    159s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]       Approximately balancing fragments bottom up...
[05/02 12:38:15    159s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[05/02 12:38:15    159s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[05/02 12:38:15    159s]           cell counts      : b=4, i=0, icg=0, nicg=0, l=0, total=4
[05/02 12:38:15    159s]           cell areas       : b=101.844um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=101.844um^2
[05/02 12:38:15    159s]           cell capacitance : b=0.049pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.049pF
[05/02 12:38:15    159s]           sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]           wire capacitance : top=0.000pF, trunk=0.028pF, leaf=0.428pF, total=0.456pF
[05/02 12:38:15    159s]           wire lengths     : top=0.000um, trunk=238.065um, leaf=3611.083um, total=3849.148um
[05/02 12:38:15    159s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=979.260um, total=979.260um
[05/02 12:38:15    159s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[05/02 12:38:15    159s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[05/02 12:38:15    159s]           Trunk : target=0.234ns count=1 avg=0.016ns sd=0.000ns min=0.016ns max=0.016ns {1 <= 0.140ns, 0 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]           Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[05/02 12:38:15    159s]            Bufs: CLKBUFX12: 4 
[05/02 12:38:15    159s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    159s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]       Approximately balancing fragments, wire and cell delays...
[05/02 12:38:15    159s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[05/02 12:38:15    159s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/02 12:38:15    159s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:15    159s]           cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:15    159s]           cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:15    159s]           sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]           wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.428pF, total=0.532pF
[05/02 12:38:15    159s]           wire lengths     : top=0.000um, trunk=896.285um, leaf=3611.083um, total=4507.368um
[05/02 12:38:15    159s]           hp wire lengths  : top=0.000um, trunk=664.690um, leaf=979.260um, total=1643.950um
[05/02 12:38:15    159s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[05/02 12:38:15    159s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[05/02 12:38:15    159s]           Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:15    159s]           Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[05/02 12:38:15    159s]            Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:15    159s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[05/02 12:38:15    159s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[05/02 12:38:15    159s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/02 12:38:15    159s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:15    159s]           cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:15    159s]           cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:15    159s]           sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]           wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.428pF, total=0.532pF
[05/02 12:38:15    159s]           wire lengths     : top=0.000um, trunk=896.285um, leaf=3611.083um, total=4507.368um
[05/02 12:38:15    159s]           hp wire lengths  : top=0.000um, trunk=664.690um, leaf=979.260um, total=1643.950um
[05/02 12:38:15    159s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[05/02 12:38:15    159s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[05/02 12:38:15    159s]           Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:15    159s]           Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[05/02 12:38:15    159s]            Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:15    159s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[05/02 12:38:15    159s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/02 12:38:15    159s]     Approximately balancing fragments done.
[05/02 12:38:15    159s]     Clock DAG stats after 'Approximately balancing fragments step':
[05/02 12:38:15    159s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:15    159s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:15    159s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:15    159s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]       wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.428pF, total=0.532pF
[05/02 12:38:15    159s]       wire lengths     : top=0.000um, trunk=896.285um, leaf=3611.083um, total=4507.368um
[05/02 12:38:15    159s]       hp wire lengths  : top=0.000um, trunk=664.690um, leaf=979.260um, total=1643.950um
[05/02 12:38:15    159s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[05/02 12:38:15    159s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[05/02 12:38:15    159s]       Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:15    159s]       Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[05/02 12:38:15    159s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:15    159s]     Legalizer API calls during this step: 141 succeeded with high effort: 141 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    159s]   Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/02 12:38:15    159s]   Clock DAG stats after Approximately balancing fragments:
[05/02 12:38:15    159s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:15    159s]     cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:15    159s]     cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:15    159s]     sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]     wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.428pF, total=0.532pF
[05/02 12:38:15    159s]     wire lengths     : top=0.000um, trunk=896.285um, leaf=3611.083um, total=4507.368um
[05/02 12:38:15    159s]     hp wire lengths  : top=0.000um, trunk=664.690um, leaf=979.260um, total=1643.950um
[05/02 12:38:15    159s]   Clock DAG net violations after Approximately balancing fragments: none
[05/02 12:38:15    159s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[05/02 12:38:15    159s]     Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:15    159s]     Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[05/02 12:38:15    159s]      Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:15    159s]   Primary reporting skew groups after Approximately balancing fragments:
[05/02 12:38:15    159s]     skew_group clk/func_mode: insertion delay [min=0.930, max=0.939], skew [0.009 vs 0.141]
[05/02 12:38:15    159s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:15    159s]       max path sink: input_data_reg[8][2]/CK
[05/02 12:38:15    159s]   Skew group summary after Approximately balancing fragments:
[05/02 12:38:15    159s]     skew_group clk/func_mode: insertion delay [min=0.930, max=0.939], skew [0.009 vs 0.141]
[05/02 12:38:15    159s]   Improving fragments clock skew...
[05/02 12:38:15    159s]     Clock DAG stats after 'Improving fragments clock skew':
[05/02 12:38:15    159s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:15    159s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:15    159s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:15    159s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]       wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.428pF, total=0.532pF
[05/02 12:38:15    159s]       wire lengths     : top=0.000um, trunk=896.285um, leaf=3611.083um, total=4507.368um
[05/02 12:38:15    159s]       hp wire lengths  : top=0.000um, trunk=664.690um, leaf=979.260um, total=1643.950um
[05/02 12:38:15    159s]     Clock DAG net violations after 'Improving fragments clock skew': none
[05/02 12:38:15    159s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[05/02 12:38:15    159s]       Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:15    159s]       Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[05/02 12:38:15    159s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:15    159s]     Primary reporting skew groups after 'Improving fragments clock skew':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939], skew [0.009 vs 0.141]
[05/02 12:38:15    159s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:15    159s]       max path sink: input_data_reg[8][2]/CK
[05/02 12:38:15    159s]     Skew group summary after 'Improving fragments clock skew':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939], skew [0.009 vs 0.141]
[05/02 12:38:15    159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    159s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]   Approximately balancing step...
[05/02 12:38:15    159s]     Resolve constraints - Approximately balancing...
[05/02 12:38:15    159s]     Resolving skew group constraints...
[05/02 12:38:15    159s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[05/02 12:38:15    159s]     Resolving skew group constraints done.
[05/02 12:38:15    159s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]     Approximately balancing...
[05/02 12:38:15    159s]       Approximately balancing, wire and cell delays...
[05/02 12:38:15    159s]       Approximately balancing, wire and cell delays, iteration 1...
[05/02 12:38:15    159s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[05/02 12:38:15    159s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:15    159s]           cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:15    159s]           cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:15    159s]           sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]           wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.428pF, total=0.532pF
[05/02 12:38:15    159s]           wire lengths     : top=0.000um, trunk=896.285um, leaf=3611.083um, total=4507.368um
[05/02 12:38:15    159s]           hp wire lengths  : top=0.000um, trunk=664.690um, leaf=979.260um, total=1643.950um
[05/02 12:38:15    159s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[05/02 12:38:15    159s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[05/02 12:38:15    159s]           Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:15    159s]           Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[05/02 12:38:15    159s]            Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:15    159s]       Approximately balancing, wire and cell delays, iteration 1 done.
[05/02 12:38:15    159s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]     Approximately balancing done.
[05/02 12:38:15    159s]     Clock DAG stats after 'Approximately balancing step':
[05/02 12:38:15    159s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:15    159s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:15    159s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:15    159s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]       wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.428pF, total=0.532pF
[05/02 12:38:15    159s]       wire lengths     : top=0.000um, trunk=896.285um, leaf=3611.083um, total=4507.368um
[05/02 12:38:15    159s]       hp wire lengths  : top=0.000um, trunk=664.690um, leaf=979.260um, total=1643.950um
[05/02 12:38:15    159s]     Clock DAG net violations after 'Approximately balancing step': none
[05/02 12:38:15    159s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[05/02 12:38:15    159s]       Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:15    159s]       Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[05/02 12:38:15    159s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:15    159s]     Primary reporting skew groups after 'Approximately balancing step':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939], skew [0.009 vs 0.141]
[05/02 12:38:15    159s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:15    159s]       max path sink: input_data_reg[8][2]/CK
[05/02 12:38:15    159s]     Skew group summary after 'Approximately balancing step':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939], skew [0.009 vs 0.141]
[05/02 12:38:15    159s]     BalancingStep Approximately balancing step has increased max desired latencies (wire and cell)
[05/02 12:38:15    159s]     {clk/func_mode,WC: 1.071 -> 1.072}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    159s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:15    159s]   Fixing clock tree overload...
[05/02 12:38:15    159s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[05/02 12:38:15    159s]     Clock DAG stats after 'Fixing clock tree overload':
[05/02 12:38:15    159s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:15    159s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:15    159s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:15    159s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]       wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.428pF, total=0.532pF
[05/02 12:38:15    159s]       wire lengths     : top=0.000um, trunk=896.285um, leaf=3611.083um, total=4507.368um
[05/02 12:38:15    159s]       hp wire lengths  : top=0.000um, trunk=664.690um, leaf=979.260um, total=1643.950um
[05/02 12:38:15    159s]     Clock DAG net violations after 'Fixing clock tree overload': none
[05/02 12:38:15    159s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[05/02 12:38:15    159s]       Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:15    159s]       Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[05/02 12:38:15    159s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:15    159s]     Primary reporting skew groups after 'Fixing clock tree overload':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939], skew [0.009 vs 0.141]
[05/02 12:38:15    159s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:15    159s]       max path sink: input_data_reg[8][2]/CK
[05/02 12:38:15    159s]     Skew group summary after 'Fixing clock tree overload':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939], skew [0.009 vs 0.141]
[05/02 12:38:15    159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    159s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]   Approximately balancing paths...
[05/02 12:38:15    159s]     Added 0 buffers.
[05/02 12:38:15    159s]     Clock DAG stats after 'Approximately balancing paths':
[05/02 12:38:15    159s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:15    159s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:15    159s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:15    159s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]       wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.428pF, total=0.532pF
[05/02 12:38:15    159s]       wire lengths     : top=0.000um, trunk=896.285um, leaf=3611.083um, total=4507.368um
[05/02 12:38:15    159s]       hp wire lengths  : top=0.000um, trunk=664.690um, leaf=979.260um, total=1643.950um
[05/02 12:38:15    159s]     Clock DAG net violations after 'Approximately balancing paths': none
[05/02 12:38:15    159s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[05/02 12:38:15    159s]       Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:15    159s]       Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[05/02 12:38:15    159s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:15    159s]     Primary reporting skew groups after 'Approximately balancing paths':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939, avg=0.935, sd=0.002], skew [0.009 vs 0.141], 100% {0.930, 0.939} (wid=0.020 ws=0.013) (gid=0.923 gs=0.005)
[05/02 12:38:15    159s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:15    159s]       max path sink: input_data_reg[8][2]/CK
[05/02 12:38:15    159s]     Skew group summary after 'Approximately balancing paths':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939, avg=0.935, sd=0.002], skew [0.009 vs 0.141], 100% {0.930, 0.939} (wid=0.020 ws=0.013) (gid=0.923 gs=0.005)
[05/02 12:38:15    159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    159s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]   Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
[05/02 12:38:15    159s]   Stage::Polishing...
[05/02 12:38:15    159s]   Merging balancing drivers for power...
[05/02 12:38:15    159s]     Clock tree timing engine global stage delay update for DC_max:setup.late...
[05/02 12:38:15    159s]     Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]     Tried: 9 Succeeded: 0
[05/02 12:38:15    159s]     Clock DAG stats after 'Merging balancing drivers for power':
[05/02 12:38:15    159s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:15    159s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:15    159s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:15    159s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]       wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.428pF, total=0.532pF
[05/02 12:38:15    159s]       wire lengths     : top=0.000um, trunk=896.285um, leaf=3611.083um, total=4507.368um
[05/02 12:38:15    159s]       hp wire lengths  : top=0.000um, trunk=664.690um, leaf=979.260um, total=1643.950um
[05/02 12:38:15    159s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[05/02 12:38:15    159s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[05/02 12:38:15    159s]       Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:15    159s]       Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[05/02 12:38:15    159s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:15    159s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939], skew [0.009 vs 0.141]
[05/02 12:38:15    159s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:15    159s]       max path sink: input_data_reg[8][3]/CK
[05/02 12:38:15    159s]     Skew group summary after 'Merging balancing drivers for power':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939], skew [0.009 vs 0.141]
[05/02 12:38:15    159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    159s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]   Checking for inverting clock gates...
[05/02 12:38:15    159s]   Checking for inverting clock gates done.
[05/02 12:38:15    159s]   Improving clock skew...
[05/02 12:38:15    159s]     Clock DAG stats after 'Improving clock skew':
[05/02 12:38:15    159s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:15    159s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:15    159s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:15    159s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]       wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.428pF, total=0.532pF
[05/02 12:38:15    159s]       wire lengths     : top=0.000um, trunk=896.285um, leaf=3611.083um, total=4507.368um
[05/02 12:38:15    159s]       hp wire lengths  : top=0.000um, trunk=664.690um, leaf=979.260um, total=1643.950um
[05/02 12:38:15    159s]     Clock DAG net violations after 'Improving clock skew': none
[05/02 12:38:15    159s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[05/02 12:38:15    159s]       Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:15    159s]       Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[05/02 12:38:15    159s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:15    159s]     Primary reporting skew groups after 'Improving clock skew':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939, avg=0.935, sd=0.002], skew [0.009 vs 0.141], 100% {0.930, 0.939} (wid=0.020 ws=0.013) (gid=0.924 gs=0.005)
[05/02 12:38:15    159s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:15    159s]       max path sink: input_data_reg[8][3]/CK
[05/02 12:38:15    159s]     Skew group summary after 'Improving clock skew':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939, avg=0.935, sd=0.002], skew [0.009 vs 0.141], 100% {0.930, 0.939} (wid=0.020 ws=0.013) (gid=0.924 gs=0.005)
[05/02 12:38:15    159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    159s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]   Reducing clock tree power 3...
[05/02 12:38:15    159s]     Initial gate capacitance is (rise=0.539pF fall=0.539pF).
[05/02 12:38:15    159s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[05/02 12:38:15    159s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]     100% 
[05/02 12:38:15    159s]     Clock DAG stats after 'Reducing clock tree power 3':
[05/02 12:38:15    159s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:15    159s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:15    159s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:15    159s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]       wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.428pF, total=0.532pF
[05/02 12:38:15    159s]       wire lengths     : top=0.000um, trunk=896.285um, leaf=3611.083um, total=4507.368um
[05/02 12:38:15    159s]       hp wire lengths  : top=0.000um, trunk=664.690um, leaf=979.260um, total=1643.950um
[05/02 12:38:15    159s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[05/02 12:38:15    159s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[05/02 12:38:15    159s]       Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:15    159s]       Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[05/02 12:38:15    159s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:15    159s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939, avg=0.935, sd=0.002], skew [0.009 vs 0.141], 100% {0.930, 0.939} (wid=0.020 ws=0.013) (gid=0.924 gs=0.005)
[05/02 12:38:15    159s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:15    159s]       max path sink: input_data_reg[8][3]/CK
[05/02 12:38:15    159s]     Skew group summary after 'Reducing clock tree power 3':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939, avg=0.935, sd=0.002], skew [0.009 vs 0.141], 100% {0.930, 0.939} (wid=0.020 ws=0.013) (gid=0.924 gs=0.005)
[05/02 12:38:15    159s]     Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    159s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:15    159s]   Improving insertion delay...
[05/02 12:38:15    159s]     Clock DAG stats after 'Improving insertion delay':
[05/02 12:38:15    159s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:15    159s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:15    159s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:15    159s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:15    159s]       wire capacitance : top=0.000pF, trunk=0.104pF, leaf=0.428pF, total=0.532pF
[05/02 12:38:15    159s]       wire lengths     : top=0.000um, trunk=896.285um, leaf=3611.083um, total=4507.368um
[05/02 12:38:15    159s]       hp wire lengths  : top=0.000um, trunk=664.690um, leaf=979.260um, total=1643.950um
[05/02 12:38:15    159s]     Clock DAG net violations after 'Improving insertion delay': none
[05/02 12:38:15    159s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[05/02 12:38:15    159s]       Trunk : target=0.234ns count=4 avg=0.164ns sd=0.106ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:15    159s]       Leaf  : target=0.234ns count=4 avg=0.177ns sd=0.004ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:15    159s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[05/02 12:38:15    159s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:15    159s]     Primary reporting skew groups after 'Improving insertion delay':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939, avg=0.935, sd=0.002], skew [0.009 vs 0.141], 100% {0.930, 0.939} (wid=0.020 ws=0.013) (gid=0.924 gs=0.005)
[05/02 12:38:15    159s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:15    159s]       max path sink: input_data_reg[8][3]/CK
[05/02 12:38:15    159s]     Skew group summary after 'Improving insertion delay':
[05/02 12:38:15    159s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.939, avg=0.935, sd=0.002], skew [0.009 vs 0.141], 100% {0.930, 0.939} (wid=0.020 ws=0.013) (gid=0.924 gs=0.005)
[05/02 12:38:15    159s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    159s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]   Wire Opt OverFix...
[05/02 12:38:15    159s]     Wire Reduction extra effort...
[05/02 12:38:15    159s]       Artificially removing short and long paths...
[05/02 12:38:15    159s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    159s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]       Global shorten wires A0...
[05/02 12:38:15    159s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:15    159s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:15    159s]       Move For Wirelength - core...
[05/02 12:38:15    159s]         Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=0, computed=7, moveTooSmall=0, resolved=7, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=6, accepted=1
[05/02 12:38:15    159s]         Max accepted move=46.990um, total accepted move=46.990um, average move=46.990um
[05/02 12:38:16    159s]         Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=0, computed=7, moveTooSmall=0, resolved=7, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=2
[05/02 12:38:16    159s]         Max accepted move=38.230um, total accepted move=58.010um, average move=29.005um
[05/02 12:38:16    159s]         Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=0, computed=7, moveTooSmall=1, resolved=5, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[05/02 12:38:16    159s]         Max accepted move=0.000um, total accepted move=0.000um
[05/02 12:38:16    159s]         Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:16    159s]       Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
[05/02 12:38:16    159s]       Global shorten wires A1...
[05/02 12:38:16    159s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:16    159s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    159s]       Move For Wirelength - core...
[05/02 12:38:16    160s]         Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=0, computed=7, moveTooSmall=0, resolved=1, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
[05/02 12:38:16    160s]         Max accepted move=0.000um, total accepted move=0.000um
[05/02 12:38:16    160s]         Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:16    160s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s]       Global shorten wires B...
[05/02 12:38:16    160s]         Modifying slew-target multiplier from 1 to 0.95
[05/02 12:38:16    160s]         Reverting slew-target multiplier from 0.95 to 1
[05/02 12:38:16    160s]         Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:16    160s]       Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:16    160s]       Move For Wirelength - branch...
[05/02 12:38:16    160s]         Move for wirelength. considered=8, filtered=8, permitted=7, cannotCompute=0, computed=7, moveTooSmall=0, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
[05/02 12:38:16    160s]         Max accepted move=0.000um, total accepted move=0.000um
[05/02 12:38:16    160s]         Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:16    160s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s]       Clock DAG stats after 'Wire Reduction extra effort':
[05/02 12:38:16    160s]         cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:16    160s]         cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:16    160s]         cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:16    160s]         sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:16    160s]         wire capacitance : top=0.000pF, trunk=0.106pF, leaf=0.419pF, total=0.524pF
[05/02 12:38:16    160s]         wire lengths     : top=0.000um, trunk=911.745um, leaf=3534.907um, total=4446.653um
[05/02 12:38:16    160s]         hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:16    160s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[05/02 12:38:16    160s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[05/02 12:38:16    160s]         Trunk : target=0.234ns count=4 avg=0.165ns sd=0.107ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:16    160s]         Leaf  : target=0.234ns count=4 avg=0.174ns sd=0.005ns min=0.170ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:16    160s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[05/02 12:38:16    160s]          Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:16    160s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[05/02 12:38:16    160s]         skew_group clk/func_mode: insertion delay [min=0.931, max=0.942, avg=0.937, sd=0.003], skew [0.012 vs 0.141], 100% {0.931, 0.942} (wid=0.020 ws=0.013) (gid=0.927 gs=0.004)
[05/02 12:38:16    160s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:16    160s]       max path sink: input_data_reg[8][3]/CK
[05/02 12:38:16    160s]       Skew group summary after 'Wire Reduction extra effort':
[05/02 12:38:16    160s]         skew_group clk/func_mode: insertion delay [min=0.931, max=0.942, avg=0.937, sd=0.003], skew [0.012 vs 0.141], 100% {0.931, 0.942} (wid=0.020 ws=0.013) (gid=0.927 gs=0.004)
[05/02 12:38:16    160s]       Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:16    160s]     Wire Reduction extra effort done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/02 12:38:16    160s]     Optimizing orientation...
[05/02 12:38:16    160s]     FlipOpt...
[05/02 12:38:16    160s]     Optimizing orientation on clock cells...
[05/02 12:38:16    160s]       Orientation Wirelength Optimization: Attempted = 9 , Succeeded = 1 , Wirelength increased = 6 , CannotMove = 2 , Illegal = 0 , Other = 0
[05/02 12:38:16    160s]     Optimizing orientation on clock cells done.
[05/02 12:38:16    160s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s]     Clock DAG stats after 'Wire Opt OverFix':
[05/02 12:38:16    160s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:16    160s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:16    160s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:16    160s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:16    160s]       wire capacitance : top=0.000pF, trunk=0.106pF, leaf=0.419pF, total=0.524pF
[05/02 12:38:16    160s]       wire lengths     : top=0.000um, trunk=909.905um, leaf=3534.907um, total=4444.812um
[05/02 12:38:16    160s]       hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:16    160s]     Clock DAG net violations after 'Wire Opt OverFix': none
[05/02 12:38:16    160s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[05/02 12:38:16    160s]       Trunk : target=0.234ns count=4 avg=0.164ns sd=0.107ns min=0.005ns max=0.224ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 1 <= 0.234ns}
[05/02 12:38:16    160s]       Leaf  : target=0.234ns count=4 avg=0.174ns sd=0.005ns min=0.170ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:16    160s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[05/02 12:38:16    160s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:16    160s]     Primary reporting skew groups after 'Wire Opt OverFix':
[05/02 12:38:16    160s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.942, avg=0.936, sd=0.003], skew [0.012 vs 0.141], 100% {0.930, 0.942} (wid=0.020 ws=0.013) (gid=0.925 gs=0.004)
[05/02 12:38:16    160s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:16    160s]       max path sink: input_data_reg[8][3]/CK
[05/02 12:38:16    160s]     Skew group summary after 'Wire Opt OverFix':
[05/02 12:38:16    160s]       skew_group clk/func_mode: insertion delay [min=0.930, max=0.942, avg=0.936, sd=0.003], skew [0.012 vs 0.141], 100% {0.930, 0.942} (wid=0.020 ws=0.013) (gid=0.925 gs=0.004)
[05/02 12:38:16    160s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:16    160s]   Wire Opt OverFix done. (took cpu=0:00:00.5 real=0:00:00.5)
[05/02 12:38:16    160s]   Total capacitance is (rise=1.064pF fall=1.064pF), of which (rise=0.524pF fall=0.524pF) is wire, and (rise=0.539pF fall=0.539pF) is gate.
[05/02 12:38:16    160s]   Stage::Polishing done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/02 12:38:16    160s]   Stage::Updating netlist...
[05/02 12:38:16    160s]   Reset timing graph...
[05/02 12:38:16    160s] Ignoring AAE DB Resetting ...
[05/02 12:38:16    160s]   Reset timing graph done.
[05/02 12:38:16    160s]   Setting non-default rules before calling refine place.
[05/02 12:38:16    160s]   Leaving CCOpt scope - ClockRefiner...
[05/02 12:38:16    160s] Assigned high priority to 7 cells.
[05/02 12:38:16    160s]   Performing Clock Only Refine Place.
[05/02 12:38:16    160s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[05/02 12:38:16    160s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1216.1M
[05/02 12:38:16    160s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1216.1M
[05/02 12:38:16    160s] #spOpts: mergeVia=F 
[05/02 12:38:16    160s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1216.1M
[05/02 12:38:16    160s] Info: 7 insts are soft-fixed.
[05/02 12:38:16    160s] OPERPROF:       Starting CMU at level 4, MEM:1216.1M
[05/02 12:38:16    160s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1216.1M
[05/02 12:38:16    160s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.060, REAL:0.054, MEM:1216.1M
[05/02 12:38:16    160s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1216.1MB).
[05/02 12:38:16    160s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.061, MEM:1216.1M
[05/02 12:38:16    160s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.061, MEM:1216.1M
[05/02 12:38:16    160s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19066.6
[05/02 12:38:16    160s] OPERPROF: Starting RefinePlace at level 1, MEM:1216.1M
[05/02 12:38:16    160s] *** Starting refinePlace (0:02:40 mem=1216.1M) ***
[05/02 12:38:16    160s] Total net bbox length = 6.019e+04 (2.760e+04 3.260e+04) (ext = 1.085e+04)
[05/02 12:38:16    160s] Info: 7 insts are soft-fixed.
[05/02 12:38:16    160s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:38:16    160s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:38:16    160s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1216.1M
[05/02 12:38:16    160s] Starting refinePlace ...
[05/02 12:38:16    160s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:38:16    160s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1216.1MB
[05/02 12:38:16    160s] Statistics of distance of Instance movement in refine placement:
[05/02 12:38:16    160s]   maximum (X+Y) =         0.00 um
[05/02 12:38:16    160s]   mean    (X+Y) =         0.00 um
[05/02 12:38:16    160s] Summary Report:
[05/02 12:38:16    160s] Instances move: 0 (out of 2854 movable)
[05/02 12:38:16    160s] Instances flipped: 0
[05/02 12:38:16    160s] Mean displacement: 0.00 um
[05/02 12:38:16    160s] Max displacement: 0.00 um 
[05/02 12:38:16    160s] Total instances moved : 0
[05/02 12:38:16    160s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1216.1M
[05/02 12:38:16    160s] Total net bbox length = 6.019e+04 (2.760e+04 3.260e+04) (ext = 1.085e+04)
[05/02 12:38:16    160s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1216.1MB
[05/02 12:38:16    160s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1216.1MB) @(0:02:40 - 0:02:40).
[05/02 12:38:16    160s] *** Finished refinePlace (0:02:40 mem=1216.1M) ***
[05/02 12:38:16    160s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19066.6
[05/02 12:38:16    160s] OPERPROF: Finished RefinePlace at level 1, CPU:0.010, REAL:0.012, MEM:1216.1M
[05/02 12:38:16    160s]   Moved 0, flipped 0 and cell swapped 0 of 407 clock instance(s) during refinement.
[05/02 12:38:16    160s]   The largest move was 0 microns for .
[05/02 12:38:16    160s] Moved 0 and flipped 0 of 7 clock instances (excluding sinks) during refinement
[05/02 12:38:16    160s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/02 12:38:16    160s] Moved 0 and flipped 0 of 400 clock sinks during refinement.
[05/02 12:38:16    160s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/02 12:38:16    160s] Revert refine place priority changes on 0 cells.
[05/02 12:38:16    160s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:16    160s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:16    160s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.6 real=0:00:01.6)
[05/02 12:38:16    160s]   CCOpt::Phase::eGRPC...
[05/02 12:38:16    160s]   eGR Post Conditioning loop iteration 0...
[05/02 12:38:16    160s]     Clock implementation routing...
[05/02 12:38:16    160s]       Leaving CCOpt scope - Routing Tools...
[05/02 12:38:16    160s] Net route status summary:
[05/02 12:38:16    160s]   Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:16    160s]   Non-clock:  3267 (unrouted=13, trialRouted=3254, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=13, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:16    160s]       Routing using eGR only...
[05/02 12:38:16    160s]         Early Global Route - eGR->NR step...
[05/02 12:38:16    160s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[05/02 12:38:16    160s] (ccopt eGR): Start to route 8 all nets
[05/02 12:38:16    160s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1216.16 MB )
[05/02 12:38:16    160s] (I)       Started Loading and Dumping File ( Curr Mem: 1216.16 MB )
[05/02 12:38:16    160s] (I)       Reading DB...
[05/02 12:38:16    160s] (I)       Read data from FE... (mem=1255.3M)
[05/02 12:38:16    160s] (I)       Read nodes and places... (mem=1255.3M)
[05/02 12:38:16    160s] (I)       Done Read nodes and places (cpu=0.010s, mem=1255.3M)
[05/02 12:38:16    160s] (I)       Read nets... (mem=1255.3M)
[05/02 12:38:16    160s] (I)       Done Read nets (cpu=0.000s, mem=1255.3M)
[05/02 12:38:16    160s] (I)       Done Read data from FE (cpu=0.010s, mem=1255.3M)
[05/02 12:38:16    160s] (I)       before initializing RouteDB syMemory usage = 1217.7 MB
[05/02 12:38:16    160s] (I)       Clean congestion better: true
[05/02 12:38:16    160s] (I)       Estimate vias on DPT layer: true
[05/02 12:38:16    160s] (I)       Clean congestion LA rounds: 5
[05/02 12:38:16    160s] (I)       Layer constraints as soft constraints: true
[05/02 12:38:16    160s] (I)       Soft top layer         : true
[05/02 12:38:16    160s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/02 12:38:16    160s] (I)       Better NDR handling    : true
[05/02 12:38:16    160s] (I)       Routing cost fix for NDR handling: true
[05/02 12:38:16    160s] (I)       Update initial WL after Phase 1a: true
[05/02 12:38:16    160s] (I)       Block tracks for preroutes: true
[05/02 12:38:16    160s] (I)       Assign IRoute by net group key: true
[05/02 12:38:16    160s] (I)       Block unroutable channels: true
[05/02 12:38:16    160s] (I)       Block unroutable channel fix: true
[05/02 12:38:16    160s] (I)       Block unroutable channels 3D: true
[05/02 12:38:16    160s] (I)       Check blockage within NDR space in TA: true
[05/02 12:38:16    160s] (I)       Handle EOL spacing     : true
[05/02 12:38:16    160s] (I)       Honor MSV route constraint: false
[05/02 12:38:16    160s] (I)       Maximum routing layer  : 127
[05/02 12:38:16    160s] (I)       Minimum routing layer  : 2
[05/02 12:38:16    160s] (I)       Supply scale factor H  : 1.00
[05/02 12:38:16    160s] (I)       Supply scale factor V  : 1.00
[05/02 12:38:16    160s] (I)       Tracks used by clock wire: 0
[05/02 12:38:16    160s] (I)       Reverse direction      : 
[05/02 12:38:16    160s] (I)       Honor partition pin guides: true
[05/02 12:38:16    160s] (I)       Route selected nets only: true
[05/02 12:38:16    160s] (I)       Route secondary PG pins: false
[05/02 12:38:16    160s] (I)       Second PG max fanout   : 2147483647
[05/02 12:38:16    160s] (I)       Refine MST             : true
[05/02 12:38:16    160s] (I)       Honor PRL              : true
[05/02 12:38:16    160s] (I)       Strong congestion aware: true
[05/02 12:38:16    160s] (I)       Improved initial location for IRoutes: true
[05/02 12:38:16    160s] (I)       Multi panel TA         : true
[05/02 12:38:16    160s] (I)       Penalize wire overlap  : true
[05/02 12:38:16    160s] (I)       Expand small instance blockage: true
[05/02 12:38:16    160s] (I)       Reduce via in TA       : true
[05/02 12:38:16    160s] (I)       SS-aware routing       : true
[05/02 12:38:16    160s] (I)       Improve tree edge sharing: true
[05/02 12:38:16    160s] (I)       Improve 2D via estimation: true
[05/02 12:38:16    160s] (I)       Refine Steiner tree    : true
[05/02 12:38:16    160s] (I)       Build spine tree       : true
[05/02 12:38:16    160s] (I)       Model pass through capacity: true
[05/02 12:38:16    160s] (I)       Extend blockages by a half GCell: true
[05/02 12:38:16    160s] (I)       Partial layer blockage modeling: true
[05/02 12:38:16    160s] (I)       Consider pin shapes    : true
[05/02 12:38:16    160s] (I)       Consider pin shapes for all nodes: true
[05/02 12:38:16    160s] (I)       Consider NR APA        : true
[05/02 12:38:16    160s] (I)       Consider IO pin shape  : true
[05/02 12:38:16    160s] (I)       Fix pin connection bug : true
[05/02 12:38:16    160s] (I)       Consider layer RC for local wires: true
[05/02 12:38:16    160s] (I)       LA-aware pin escape length: 2
[05/02 12:38:16    160s] (I)       Split for must join    : true
[05/02 12:38:16    160s] (I)       Route guide main branches file: /tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/.rgfzqTsLR.trunk.1
[05/02 12:38:16    160s] (I)       Route guide min downstream WL type: SUBTREE
[05/02 12:38:16    160s] (I)       Routing effort level   : 10000
[05/02 12:38:16    160s] (I)       Special modeling for N7: 0
[05/02 12:38:16    160s] (I)       Special modeling for N6: 0
[05/02 12:38:16    160s] (I)       N3 special modeling    : 0
[05/02 12:38:16    160s] (I)       Special modeling for N5 v6: 0
[05/02 12:38:16    160s] (I)       Special settings for S4 designs: 0
[05/02 12:38:16    160s] (I)       Special settings for S5 designs v2: 0
[05/02 12:38:16    160s] (I)       Special settings for S7 designs: 0
[05/02 12:38:16    160s] (I)       Special settings for S8 designs: 0
[05/02 12:38:16    160s] (I)       Prefer layer length threshold: 8
[05/02 12:38:16    160s] (I)       Overflow penalty cost  : 10
[05/02 12:38:16    160s] (I)       A-star cost            : 0.30
[05/02 12:38:16    160s] (I)       Misalignment cost      : 10.00
[05/02 12:38:16    160s] (I)       Threshold for short IRoute: 6
[05/02 12:38:16    160s] (I)       Via cost during post routing: 1.00
[05/02 12:38:16    160s] (I)       Layer congestion ratio : 1.00
[05/02 12:38:16    160s] (I)       source-to-sink ratio   : 0.30
[05/02 12:38:16    160s] (I)       Scenic ratio bound     : 3.00
[05/02 12:38:16    160s] (I)       Segment layer relax scenic ratio: 1.25
[05/02 12:38:16    160s] (I)       Source-sink aware LA ratio: 0.50
[05/02 12:38:16    160s] (I)       PG-aware similar topology routing: true
[05/02 12:38:16    160s] (I)       Maze routing via cost fix: true
[05/02 12:38:16    160s] (I)       Apply PRL on PG terms  : true
[05/02 12:38:16    160s] (I)       Apply PRL on obs objects: true
[05/02 12:38:16    160s] (I)       Handle range-type spacing rules: true
[05/02 12:38:16    160s] (I)       Apply function for special wires: true
[05/02 12:38:16    160s] (I)       Layer by layer blockage reading: true
[05/02 12:38:16    160s] (I)       Offset calculation fix : true
[05/02 12:38:16    160s] (I)       Parallel spacing query fix: true
[05/02 12:38:16    160s] (I)       Force source to root IR: true
[05/02 12:38:16    160s] (I)       Layer Weights          : L2:4 L3:2.5
[05/02 12:38:16    160s] (I)       Route stripe layer range: 
[05/02 12:38:16    160s] (I)       Honor partition fences : 
[05/02 12:38:16    160s] (I)       Honor partition pin    : 
[05/02 12:38:16    160s] (I)       Honor partition fences with feedthrough: 
[05/02 12:38:16    160s] (I)       Do not relax to DPT layer: true
[05/02 12:38:16    160s] (I)       Pass through capacity modeling: true
[05/02 12:38:16    160s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:38:16    160s] (I)       build grid graph
[05/02 12:38:16    160s] (I)       build grid graph start
[05/02 12:38:16    160s] [NR-eGR] Track table information for default rule: 
[05/02 12:38:16    160s] [NR-eGR] METAL1 has no routable track
[05/02 12:38:16    160s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:38:16    160s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:38:16    160s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:38:16    160s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:38:16    160s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:38:16    160s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:38:16    160s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:38:16    160s] (I)       build grid graph end
[05/02 12:38:16    160s] (I)       ===========================================================================
[05/02 12:38:16    160s] (I)       == Report All Rule Vias ==
[05/02 12:38:16    160s] (I)       ===========================================================================
[05/02 12:38:16    160s] (I)        Via Rule : (Default)
[05/02 12:38:16    160s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:38:16    160s] (I)       ---------------------------------------------------------------------------
[05/02 12:38:16    160s] (I)        1    4 : VIA12_XR                   35 : VIA12_2CUT_E             
[05/02 12:38:16    160s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:38:16    160s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:38:16    160s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:38:16    160s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:38:16    160s] (I)        6   22 : VIA67_V                    55 : VIA67_2CUT_E             
[05/02 12:38:16    160s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:38:16    160s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:38:16    160s] (I)       ===========================================================================
[05/02 12:38:16    160s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1217.71 MB )
[05/02 12:38:16    160s] (I)       Num PG vias on layer 1 : 0
[05/02 12:38:16    160s] (I)       Num PG vias on layer 2 : 0
[05/02 12:38:16    160s] (I)       Num PG vias on layer 3 : 0
[05/02 12:38:16    160s] (I)       Num PG vias on layer 4 : 0
[05/02 12:38:16    160s] (I)       Num PG vias on layer 5 : 0
[05/02 12:38:16    160s] (I)       Num PG vias on layer 6 : 0
[05/02 12:38:16    160s] (I)       Num PG vias on layer 7 : 0
[05/02 12:38:16    160s] (I)       Num PG vias on layer 8 : 0
[05/02 12:38:16    160s] [NR-eGR] Read 644 PG shapes
[05/02 12:38:16    160s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:38:16    160s] [NR-eGR] #Instance Blockages : 0
[05/02 12:38:16    160s] [NR-eGR] #PG Blockages       : 644
[05/02 12:38:16    160s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:38:16    160s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:38:16    160s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:38:16    160s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/02 12:38:16    160s] (I)       readDataFromPlaceDB
[05/02 12:38:16    160s] (I)       Read net information..
[05/02 12:38:16    160s] [NR-eGR] Read numTotalNets=3262  numIgnoredNets=3254
[05/02 12:38:16    160s] (I)       Read testcase time = 0.000 seconds
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s] [NR-eGR] Connected 0 must-join pins/ports
[05/02 12:38:16    160s] (I)       early_global_route_priority property id does not exist.
[05/02 12:38:16    160s] (I)       Start initializing grid graph
[05/02 12:38:16    160s] (I)       End initializing grid graph
[05/02 12:38:16    160s] (I)       Model blockages into capacity
[05/02 12:38:16    160s] (I)       Read Num Blocks=644  Num Prerouted Wires=0  Num CS=0
[05/02 12:38:16    160s] (I)       Started Modeling ( Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Started Modeling Layer 1 ( Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Started Modeling Layer 2 ( Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 0
[05/02 12:38:16    160s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Started Modeling Layer 3 ( Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 0
[05/02 12:38:16    160s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Started Modeling Layer 4 ( Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 0
[05/02 12:38:16    160s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Started Modeling Layer 5 ( Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[05/02 12:38:16    160s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Started Modeling Layer 6 ( Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:16    160s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Started Modeling Layer 7 ( Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:38:16    160s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Started Modeling Layer 8 ( Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:16    160s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1217.72 MB )
[05/02 12:38:16    160s] (I)       Moved 0 terms for better access 
[05/02 12:38:16    160s] (I)       Number of ignored nets = 0
[05/02 12:38:16    160s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:38:16    160s] (I)       Number of clock nets = 8.  Ignored: No
[05/02 12:38:16    160s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:38:16    160s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:38:16    160s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:38:16    160s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:38:16    160s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:38:16    160s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:38:16    160s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:38:16    160s] [NR-eGR] There are 8 clock nets ( 8 with NDR ).
[05/02 12:38:16    160s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1217.7 MB
[05/02 12:38:16    160s] (I)       Ndr track 0 does not exist
[05/02 12:38:16    160s] (I)       Ndr track 0 does not exist
[05/02 12:38:16    160s] (I)       Layer1  viaCost=200.00
[05/02 12:38:16    160s] (I)       Layer2  viaCost=200.00
[05/02 12:38:16    160s] (I)       Layer3  viaCost=200.00
[05/02 12:38:16    160s] (I)       Layer4  viaCost=200.00
[05/02 12:38:16    160s] (I)       Layer5  viaCost=200.00
[05/02 12:38:16    160s] (I)       Layer6  viaCost=200.00
[05/02 12:38:16    160s] (I)       Layer7  viaCost=200.00
[05/02 12:38:16    160s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:38:16    160s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:38:16    160s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:38:16    160s] (I)       Site width          :   920  (dbu)
[05/02 12:38:16    160s] (I)       Row height          :  7380  (dbu)
[05/02 12:38:16    160s] (I)       GCell width         :  7380  (dbu)
[05/02 12:38:16    160s] (I)       GCell height        :  7380  (dbu)
[05/02 12:38:16    160s] (I)       Grid                :    75    75     8
[05/02 12:38:16    160s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:38:16    160s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/02 12:38:16    160s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/02 12:38:16    160s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:38:16    160s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:38:16    160s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:38:16    160s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:38:16    160s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:38:16    160s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/02 12:38:16    160s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:38:16    160s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:38:16    160s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:38:16    160s] (I)       --------------------------------------------------------
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s] [NR-eGR] ============ Routing rule table ============
[05/02 12:38:16    160s] [NR-eGR] Rule id: 0  Nets: 8 
[05/02 12:38:16    160s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/02 12:38:16    160s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[05/02 12:38:16    160s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[05/02 12:38:16    160s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:16    160s] [NR-eGR] Rule id: 1  Nets: 0 
[05/02 12:38:16    160s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:38:16    160s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:38:16    160s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:16    160s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:16    160s] [NR-eGR] ========================================
[05/02 12:38:16    160s] [NR-eGR] 
[05/02 12:38:16    160s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:38:16    160s] (I)       blocked tracks on layer2 : = 1180 / 44925 (2.63%)
[05/02 12:38:16    160s] (I)       blocked tracks on layer3 : = 356 / 50250 (0.71%)
[05/02 12:38:16    160s] (I)       blocked tracks on layer4 : = 3604 / 44925 (8.02%)
[05/02 12:38:16    160s] (I)       blocked tracks on layer5 : = 1632 / 50250 (3.25%)
[05/02 12:38:16    160s] (I)       blocked tracks on layer6 : = 0 / 44925 (0.00%)
[05/02 12:38:16    160s] (I)       blocked tracks on layer7 : = 0 / 50250 (0.00%)
[05/02 12:38:16    160s] (I)       blocked tracks on layer8 : = 0 / 17925 (0.00%)
[05/02 12:38:16    160s] (I)       After initializing earlyGlobalRoute syMemory usage = 1217.9 MB
[05/02 12:38:16    160s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1217.95 MB )
[05/02 12:38:16    160s] (I)       Started Global Routing ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       ============= Initialization =============
[05/02 12:38:16    160s] (I)       totalPins=415  totalGlobalPin=414 (99.76%)
[05/02 12:38:16    160s] (I)       Started Build MST ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Generate topology with single threads
[05/02 12:38:16    160s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       total 2D Cap : 91237 = (49894 H, 41343 V)
[05/02 12:38:16    160s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [3, 4]
[05/02 12:38:16    160s] (I)       ============  Phase 1a Route ============
[05/02 12:38:16    160s] (I)       Started Phase 1a ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/02 12:38:16    160s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 1186 = (557 H, 629 V) = (1.12% H, 1.52% V) = (2.055e+03um H, 2.321e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1b Route ============
[05/02 12:38:16    160s] (I)       Started Phase 1b ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 1186 = (557 H, 629 V) = (1.12% H, 1.52% V) = (2.055e+03um H, 2.321e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.376340e+03um
[05/02 12:38:16    160s] (I)       ============  Phase 1c Route ============
[05/02 12:38:16    160s] (I)       Started Phase 1c ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Level2 Grid: 15 x 15
[05/02 12:38:16    160s] (I)       Started Two Level Routing ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 1186 = (557 H, 629 V) = (1.12% H, 1.52% V) = (2.055e+03um H, 2.321e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1d Route ============
[05/02 12:38:16    160s] (I)       Started Phase 1d ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 1188 = (559 H, 629 V) = (1.12% H, 1.52% V) = (2.063e+03um H, 2.321e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1e Route ============
[05/02 12:38:16    160s] (I)       Started Phase 1e ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 1188 = (559 H, 629 V) = (1.12% H, 1.52% V) = (2.063e+03um H, 2.321e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.383720e+03um
[05/02 12:38:16    160s] [NR-eGR] 
[05/02 12:38:16    160s] (I)       ============  Phase 1f Route ============
[05/02 12:38:16    160s] (I)       Usage: 1188 = (559 H, 629 V) = (1.12% H, 1.52% V) = (2.063e+03um H, 2.321e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1g Route ============
[05/02 12:38:16    160s] (I)       Started Post Routing ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 1184 = (562 H, 622 V) = (1.13% H, 1.50% V) = (2.074e+03um H, 2.295e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       numNets=8  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=494
[05/02 12:38:16    160s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[05/02 12:38:16    160s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:16    160s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Started Build MST ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Generate topology with single threads
[05/02 12:38:16    160s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       total 2D Cap : 184788 = (98520 H, 86268 V)
[05/02 12:38:16    160s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[05/02 12:38:16    160s] (I)       ============  Phase 1a Route ============
[05/02 12:38:16    160s] (I)       Started Phase 1a ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 1873 = (873 H, 1000 V) = (0.89% H, 1.16% V) = (3.221e+03um H, 3.690e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1b Route ============
[05/02 12:38:16    160s] (I)       Usage: 1873 = (873 H, 1000 V) = (0.89% H, 1.16% V) = (3.221e+03um H, 3.690e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.911370e+03um
[05/02 12:38:16    160s] (I)       ============  Phase 1c Route ============
[05/02 12:38:16    160s] (I)       Usage: 1873 = (873 H, 1000 V) = (0.89% H, 1.16% V) = (3.221e+03um H, 3.690e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1d Route ============
[05/02 12:38:16    160s] (I)       Usage: 1873 = (873 H, 1000 V) = (0.89% H, 1.16% V) = (3.221e+03um H, 3.690e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1e Route ============
[05/02 12:38:16    160s] (I)       Started Phase 1e ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 1873 = (873 H, 1000 V) = (0.89% H, 1.16% V) = (3.221e+03um H, 3.690e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.911370e+03um
[05/02 12:38:16    160s] [NR-eGR] 
[05/02 12:38:16    160s] (I)       ============  Phase 1f Route ============
[05/02 12:38:16    160s] (I)       Usage: 1873 = (873 H, 1000 V) = (0.89% H, 1.16% V) = (3.221e+03um H, 3.690e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1g Route ============
[05/02 12:38:16    160s] (I)       Started Post Routing ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 1871 = (874 H, 997 V) = (0.89% H, 1.16% V) = (3.225e+03um H, 3.679e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       numNets=3  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=0
[05/02 12:38:16    160s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[05/02 12:38:16    160s] (I)       Started Build MST ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Generate topology with single threads
[05/02 12:38:16    160s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       total 2D Cap : 252963 = (148770 H, 104193 V)
[05/02 12:38:16    160s] [NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[05/02 12:38:16    160s] (I)       ============  Phase 1a Route ============
[05/02 12:38:16    160s] (I)       Started Phase 1a ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 2560 = (1185 H, 1375 V) = (0.80% H, 1.32% V) = (4.373e+03um H, 5.074e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1b Route ============
[05/02 12:38:16    160s] (I)       Usage: 2560 = (1185 H, 1375 V) = (0.80% H, 1.32% V) = (4.373e+03um H, 5.074e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.446400e+03um
[05/02 12:38:16    160s] (I)       ============  Phase 1c Route ============
[05/02 12:38:16    160s] (I)       Usage: 2560 = (1185 H, 1375 V) = (0.80% H, 1.32% V) = (4.373e+03um H, 5.074e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1d Route ============
[05/02 12:38:16    160s] (I)       Usage: 2560 = (1185 H, 1375 V) = (0.80% H, 1.32% V) = (4.373e+03um H, 5.074e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1e Route ============
[05/02 12:38:16    160s] (I)       Started Phase 1e ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 2560 = (1185 H, 1375 V) = (0.80% H, 1.32% V) = (4.373e+03um H, 5.074e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.446400e+03um
[05/02 12:38:16    160s] [NR-eGR] 
[05/02 12:38:16    160s] (I)       ============  Phase 1f Route ============
[05/02 12:38:16    160s] (I)       Usage: 2560 = (1185 H, 1375 V) = (0.80% H, 1.32% V) = (4.373e+03um H, 5.074e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1g Route ============
[05/02 12:38:16    160s] (I)       Started Post Routing ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 2559 = (1187 H, 1372 V) = (0.80% H, 1.32% V) = (4.380e+03um H, 5.063e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=2 routedWL=229
[05/02 12:38:16    160s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 8]
[05/02 12:38:16    160s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:16    160s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Started Build MST ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Generate topology with single threads
[05/02 12:38:16    160s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       total 2D Cap : 297366 = (148770 H, 148596 V)
[05/02 12:38:16    160s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [2, 8]
[05/02 12:38:16    160s] (I)       ============  Phase 1a Route ============
[05/02 12:38:16    160s] (I)       Started Phase 1a ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 3473 = (1609 H, 1864 V) = (1.08% H, 1.25% V) = (5.937e+03um H, 6.878e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1b Route ============
[05/02 12:38:16    160s] (I)       Usage: 3473 = (1609 H, 1864 V) = (1.08% H, 1.25% V) = (5.937e+03um H, 6.878e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.281537e+04um
[05/02 12:38:16    160s] (I)       ============  Phase 1c Route ============
[05/02 12:38:16    160s] (I)       Usage: 3473 = (1609 H, 1864 V) = (1.08% H, 1.25% V) = (5.937e+03um H, 6.878e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1d Route ============
[05/02 12:38:16    160s] (I)       Usage: 3473 = (1609 H, 1864 V) = (1.08% H, 1.25% V) = (5.937e+03um H, 6.878e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1e Route ============
[05/02 12:38:16    160s] (I)       Started Phase 1e ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 3473 = (1609 H, 1864 V) = (1.08% H, 1.25% V) = (5.937e+03um H, 6.878e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.281537e+04um
[05/02 12:38:16    160s] [NR-eGR] 
[05/02 12:38:16    160s] (I)       ============  Phase 1f Route ============
[05/02 12:38:16    160s] (I)       Usage: 3473 = (1609 H, 1864 V) = (1.08% H, 1.25% V) = (5.937e+03um H, 6.878e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       ============  Phase 1g Route ============
[05/02 12:38:16    160s] (I)       Started Post Routing ( Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Usage: 3472 = (1610 H, 1862 V) = (1.08% H, 1.25% V) = (5.941e+03um H, 6.871e+03um V)
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:16    160s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       
[05/02 12:38:16    160s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/02 12:38:16    160s] [NR-eGR]                        OverCon            
[05/02 12:38:16    160s] [NR-eGR]                         #Gcell     %Gcell
[05/02 12:38:16    160s] [NR-eGR]       Layer                (1)    OverCon 
[05/02 12:38:16    160s] [NR-eGR] ----------------------------------------------
[05/02 12:38:16    160s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:16    160s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:16    160s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:16    160s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:16    160s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:16    160s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:16    160s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:16    160s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:16    160s] [NR-eGR] ----------------------------------------------
[05/02 12:38:16    160s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/02 12:38:16    160s] [NR-eGR] 
[05/02 12:38:16    160s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1216.61 MB )
[05/02 12:38:16    160s] (I)       total 2D Cap : 297560 = (148830 H, 148730 V)
[05/02 12:38:16    160s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:38:16    160s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/02 12:38:16    160s] (I)       ============= track Assignment ============
[05/02 12:38:16    160s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1216.69 MB )
[05/02 12:38:16    160s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.69 MB )
[05/02 12:38:16    160s] (I)       Started Greedy Track Assignment ( Curr Mem: 1216.69 MB )
[05/02 12:38:16    160s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/02 12:38:16    160s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1216.71 MB )
[05/02 12:38:16    160s] (I)       Run single-thread track assignment
[05/02 12:38:16    160s] (I)       Finished Greedy Track Assignment ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1216.78 MB )
[05/02 12:38:16    160s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:16    160s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 10320
[05/02 12:38:16    160s] [NR-eGR] METAL2  (2V) length: 2.901470e+04um, number of vias: 13830
[05/02 12:38:16    160s] [NR-eGR] METAL3  (3H) length: 3.310849e+04um, number of vias: 1360
[05/02 12:38:16    160s] [NR-eGR] METAL4  (4V) length: 1.140579e+04um, number of vias: 129
[05/02 12:38:16    160s] [NR-eGR] METAL5  (5H) length: 1.412420e+03um, number of vias: 32
[05/02 12:38:16    160s] [NR-eGR] METAL6  (6V) length: 6.621500e+02um, number of vias: 0
[05/02 12:38:16    160s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:16    160s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:16    160s] [NR-eGR] Total length: 7.560355e+04um, number of vias: 25671
[05/02 12:38:16    160s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:16    160s] [NR-eGR] Total eGR-routed clock nets wire length: 4.450185e+03um 
[05/02 12:38:16    160s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:16    160s] [NR-eGR] Report for selected net(s) only.
[05/02 12:38:16    160s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 414
[05/02 12:38:16    160s] [NR-eGR] METAL2  (2V) length: 8.525950e+02um, number of vias: 474
[05/02 12:38:16    160s] [NR-eGR] METAL3  (3H) length: 2.084480e+03um, number of vias: 220
[05/02 12:38:16    160s] [NR-eGR] METAL4  (4V) length: 1.460830e+03um, number of vias: 19
[05/02 12:38:16    160s] [NR-eGR] METAL5  (5H) length: 3.547000e+01um, number of vias: 5
[05/02 12:38:16    160s] [NR-eGR] METAL6  (6V) length: 1.681000e+01um, number of vias: 0
[05/02 12:38:16    160s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:16    160s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:16    160s] [NR-eGR] Total length: 4.450185e+03um, number of vias: 1132
[05/02 12:38:16    160s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:16    160s] [NR-eGR] Total routed clock nets wire length: 4.450185e+03um, number of vias: 1132
[05/02 12:38:16    160s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:16    160s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1216.78 MB )
[05/02 12:38:16    160s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/.rgfzqTsLR
[05/02 12:38:16    160s]         Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:16    160s] Set FIXED routing status on 8 net(s)
[05/02 12:38:16    160s]       Routing using eGR only done.
[05/02 12:38:16    160s] Net route status summary:
[05/02 12:38:16    160s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=8, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:16    160s]   Non-clock:  3267 (unrouted=13, trialRouted=3254, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=13, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s] CCOPT: Done with clock implementation routing.
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:16    160s]     Clock implementation routing done.
[05/02 12:38:16    160s]     Leaving CCOpt scope - extractRC...
[05/02 12:38:16    160s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/02 12:38:16    160s] Extraction called for design 'IOTDF' of instances=2854 and nets=3275 using extraction engine 'preRoute' .
[05/02 12:38:16    160s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:38:16    160s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:38:16    160s] PreRoute RC Extraction called for design IOTDF.
[05/02 12:38:16    160s] RC Extraction called in multi-corner(1) mode.
[05/02 12:38:16    160s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:38:16    160s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:38:16    160s] RCMode: PreRoute
[05/02 12:38:16    160s]       RC Corner Indexes            0   
[05/02 12:38:16    160s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:38:16    160s] Resistance Scaling Factor    : 1.00000 
[05/02 12:38:16    160s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:38:16    160s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:38:16    160s] Shrink Factor                : 1.00000
[05/02 12:38:16    160s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:38:16    160s] LayerId::1 widthSet size::1
[05/02 12:38:16    160s] LayerId::2 widthSet size::1
[05/02 12:38:16    160s] LayerId::3 widthSet size::1
[05/02 12:38:16    160s] LayerId::4 widthSet size::1
[05/02 12:38:16    160s] LayerId::5 widthSet size::1
[05/02 12:38:16    160s] LayerId::6 widthSet size::1
[05/02 12:38:16    160s] LayerId::7 widthSet size::1
[05/02 12:38:16    160s] LayerId::8 widthSet size::1
[05/02 12:38:16    160s] Updating RC grid for preRoute extraction ...
[05/02 12:38:16    160s] Initializing multi-corner resistance tables ...
[05/02 12:38:16    160s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1216.777M)
[05/02 12:38:16    160s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/02 12:38:16    160s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s] OPERPROF: Starting DPlace-Init at level 1, MEM:1216.8M
[05/02 12:38:16    160s] #spOpts: mergeVia=F 
[05/02 12:38:16    160s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1216.8M
[05/02 12:38:16    160s] OPERPROF:     Starting CMU at level 3, MEM:1216.8M
[05/02 12:38:16    160s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1216.8M
[05/02 12:38:16    160s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:1216.8M
[05/02 12:38:16    160s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1216.8MB).
[05/02 12:38:16    160s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1216.8M
[05/02 12:38:16    160s]     Calling post conditioning for eGRPC...
[05/02 12:38:16    160s]       eGRPC...
[05/02 12:38:16    160s]         eGRPC active optimizations:
[05/02 12:38:16    160s]          - Move Down
[05/02 12:38:16    160s]          - Downsizing before DRV sizing
[05/02 12:38:16    160s]          - DRV fixing with cell sizing
[05/02 12:38:16    160s]          - Move to fanout
[05/02 12:38:16    160s]          - Cloning
[05/02 12:38:16    160s]         
[05/02 12:38:16    160s]         Currently running CTS, using active skew data
[05/02 12:38:16    160s]         Reset bufferability constraints...
[05/02 12:38:16    160s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[05/02 12:38:16    160s]         Clock tree timing engine global stage delay update for DC_max:setup.late...
[05/02 12:38:16    160s] End AAE Lib Interpolated Model. (MEM=1216.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:16    160s]         Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s]         Clock DAG stats eGRPC initial state:
[05/02 12:38:16    160s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:16    160s]           cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:16    160s]           cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:16    160s]           sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:16    160s]           wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.422pF, total=0.529pF
[05/02 12:38:16    160s]           wire lengths     : top=0.000um, trunk=909.905um, leaf=3540.280um, total=4450.185um
[05/02 12:38:16    160s]           hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:16    160s]         Clock DAG net violations eGRPC initial state:
[05/02 12:38:16    160s]           Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/02 12:38:16    160s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[05/02 12:38:16    160s]           Trunk : target=0.234ns count=4 avg=0.167ns sd=0.109ns min=0.005ns max=0.236ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns} {1 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 0 > 0.351ns}
[05/02 12:38:16    160s]           Leaf  : target=0.234ns count=4 avg=0.175ns sd=0.005ns min=0.172ns max=0.183ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:16    160s]         Clock DAG library cell distribution eGRPC initial state {count}:
[05/02 12:38:16    160s]            Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:16    160s]         Primary reporting skew groups eGRPC initial state:
[05/02 12:38:16    160s]           skew_group clk/func_mode: insertion delay [min=0.938, max=0.950, avg=0.944, sd=0.003], skew [0.012 vs 0.141], 100% {0.938, 0.950} (wid=0.020 ws=0.013) (gid=0.933 gs=0.004)
[05/02 12:38:16    160s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:16    160s]       max path sink: input_data_reg[8][2]/CK
[05/02 12:38:16    160s]         Skew group summary eGRPC initial state:
[05/02 12:38:16    160s]           skew_group clk/func_mode: insertion delay [min=0.938, max=0.950, avg=0.944, sd=0.003], skew [0.012 vs 0.141], 100% {0.938, 0.950} (wid=0.020 ws=0.013) (gid=0.933 gs=0.004)
[05/02 12:38:16    160s]         Moving buffers...
[05/02 12:38:16    160s]         Violation analysis...
[05/02 12:38:16    160s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s]         Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[05/02 12:38:16    160s]         
[05/02 12:38:16    160s]           Nodes to move:         1
[05/02 12:38:16    160s]           Processed:             1
[05/02 12:38:16    160s]           Moved (slew improved): 0
[05/02 12:38:16    160s]           Moved (slew fixed):    0
[05/02 12:38:16    160s]           Not moved:             1
[05/02 12:38:16    160s]         Clock DAG stats eGRPC after moving buffers:
[05/02 12:38:16    160s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:16    160s]           cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:16    160s]           cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:16    160s]           sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:16    160s]           wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.422pF, total=0.529pF
[05/02 12:38:16    160s]           wire lengths     : top=0.000um, trunk=909.905um, leaf=3540.280um, total=4450.185um
[05/02 12:38:16    160s]           hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:16    160s]         Clock DAG net violations eGRPC after moving buffers:
[05/02 12:38:16    160s]           Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/02 12:38:16    160s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[05/02 12:38:16    160s]           Trunk : target=0.234ns count=4 avg=0.167ns sd=0.109ns min=0.005ns max=0.236ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns} {1 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 0 > 0.351ns}
[05/02 12:38:16    160s]           Leaf  : target=0.234ns count=4 avg=0.175ns sd=0.005ns min=0.172ns max=0.183ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:16    160s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[05/02 12:38:16    160s]            Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:16    160s]         Primary reporting skew groups eGRPC after moving buffers:
[05/02 12:38:16    160s]           skew_group clk/func_mode: insertion delay [min=0.938, max=0.950, avg=0.944, sd=0.003], skew [0.012 vs 0.141], 100% {0.938, 0.950} (wid=0.020 ws=0.013) (gid=0.933 gs=0.004)
[05/02 12:38:16    160s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:16    160s]       max path sink: input_data_reg[8][2]/CK
[05/02 12:38:16    160s]         Skew group summary eGRPC after moving buffers:
[05/02 12:38:16    160s]           skew_group clk/func_mode: insertion delay [min=0.938, max=0.950, avg=0.944, sd=0.003], skew [0.012 vs 0.141], 100% {0.938, 0.950} (wid=0.020 ws=0.013) (gid=0.933 gs=0.004)
[05/02 12:38:16    160s]         Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s]         Initial Pass of Downsizing Clock Tree Cells...
[05/02 12:38:16    160s]         Artificially removing long paths...
[05/02 12:38:16    160s]           Artificially shortened 29 long paths. The largest offset applied was 0.001ns.
[05/02 12:38:16    160s]           
[05/02 12:38:16    160s]           
[05/02 12:38:16    160s]           Skew Group Offsets:
[05/02 12:38:16    160s]           
[05/02 12:38:16    160s]           -------------------------------------------------------------------------------------------
[05/02 12:38:16    160s]           Skew Group       Num.     Num.       Offset        Max        Previous Max.    Current Max.
[05/02 12:38:16    160s]                            Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[05/02 12:38:16    160s]           -------------------------------------------------------------------------------------------
[05/02 12:38:16    160s]           clk/func_mode     400       29         7.250%      0.001ns       0.950ns         0.949ns
[05/02 12:38:16    160s]           -------------------------------------------------------------------------------------------
[05/02 12:38:16    160s]           
[05/02 12:38:16    160s]           Offsets Histogram:
[05/02 12:38:16    160s]           
[05/02 12:38:16    160s]           -------------------------------
[05/02 12:38:16    160s]           From (ns)    To (ns)      Count
[05/02 12:38:16    160s]           -------------------------------
[05/02 12:38:16    160s]           below          0.000        1
[05/02 12:38:16    160s]             0.000      and above     28
[05/02 12:38:16    160s]           -------------------------------
[05/02 12:38:16    160s]           
[05/02 12:38:16    160s]           Mean=0.000ns Median=0.000ns Std.Dev=0.000ns
[05/02 12:38:16    160s]           
[05/02 12:38:16    160s]           
[05/02 12:38:16    160s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:16    160s]         Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s]         Modifying slew-target multiplier from 1 to 0.9
[05/02 12:38:16    160s]         Downsizing prefiltering...
[05/02 12:38:16    160s]         Downsizing prefiltering done.
[05/02 12:38:16    160s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[05/02 12:38:16    160s]         DoDownSizing Summary : numSized = 0, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 2
[05/02 12:38:16    160s]         CCOpt-eGRPC Downsizing: considered: 3, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 3, unsuccessful: 0, sized: 0
[05/02 12:38:16    160s]         Reverting slew-target multiplier from 0.9 to 1
[05/02 12:38:16    160s]         Reverting Artificially removing long paths...
[05/02 12:38:16    160s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[05/02 12:38:16    160s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s]         Clock DAG stats eGRPC after downsizing:
[05/02 12:38:16    160s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:16    160s]           cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:16    160s]           cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:16    160s]           sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:16    160s]           wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.422pF, total=0.529pF
[05/02 12:38:16    160s]           wire lengths     : top=0.000um, trunk=909.905um, leaf=3540.280um, total=4450.185um
[05/02 12:38:16    160s]           hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:16    160s]         Clock DAG net violations eGRPC after downsizing:
[05/02 12:38:16    160s]           Remaining Transition : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns sum=0.002ns
[05/02 12:38:16    160s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[05/02 12:38:16    160s]           Trunk : target=0.234ns count=4 avg=0.167ns sd=0.109ns min=0.005ns max=0.236ns {1 <= 0.140ns, 0 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns} {1 <= 0.246ns, 0 <= 0.257ns, 0 <= 0.281ns, 0 <= 0.351ns, 0 > 0.351ns}
[05/02 12:38:16    160s]           Leaf  : target=0.234ns count=4 avg=0.175ns sd=0.005ns min=0.172ns max=0.183ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:16    160s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[05/02 12:38:16    160s]            Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX2: 2 
[05/02 12:38:16    160s]         Primary reporting skew groups eGRPC after downsizing:
[05/02 12:38:16    160s]           skew_group clk/func_mode: insertion delay [min=0.938, max=0.950, avg=0.944, sd=0.003], skew [0.012 vs 0.141], 100% {0.938, 0.950} (wid=0.020 ws=0.013) (gid=0.933 gs=0.004)
[05/02 12:38:16    160s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:16    160s]       max path sink: input_data_reg[8][2]/CK
[05/02 12:38:16    160s]         Skew group summary eGRPC after downsizing:
[05/02 12:38:16    160s]           skew_group clk/func_mode: insertion delay [min=0.938, max=0.950, avg=0.944, sd=0.003], skew [0.012 vs 0.141], 100% {0.938, 0.950} (wid=0.020 ws=0.013) (gid=0.933 gs=0.004)
[05/02 12:38:16    160s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s]         Fixing DRVs...
[05/02 12:38:16    160s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/02 12:38:16    160s]         CCOpt-eGRPC: considered: 8, tested: 8, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 1
[05/02 12:38:16    160s]         
[05/02 12:38:16    160s]         PRO Statistics: Fix DRVs (cell sizing):
[05/02 12:38:16    160s]         =======================================
[05/02 12:38:16    160s]         
[05/02 12:38:16    160s]         Cell changes by Net Type:
[05/02 12:38:16    160s]         
[05/02 12:38:16    160s]         -------------------------------------------------------------------------------------------------------------------
[05/02 12:38:16    160s]         Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed        Not Sized
[05/02 12:38:16    160s]         -------------------------------------------------------------------------------------------------------------------
[05/02 12:38:16    160s]         top                0                    0           0            0                    0                    0
[05/02 12:38:16    160s]         trunk              1 [100.0%]           0           0            1 (100.0%)           1 (100.0%)           0 (0.0%)
[05/02 12:38:16    160s]         leaf               0                    0           0            0                    0                    0
[05/02 12:38:16    160s]         -------------------------------------------------------------------------------------------------------------------
[05/02 12:38:16    160s]         Total              1 [100.0%]           0           0            1 (100.0%)           1 (100.0%)           0 (0.0%)
[05/02 12:38:16    160s]         -------------------------------------------------------------------------------------------------------------------
[05/02 12:38:16    160s]         
[05/02 12:38:16    160s]         Upsized: 0, Downsized: 0, Sized but same area: 1, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/02 12:38:16    160s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[05/02 12:38:16    160s]         
[05/02 12:38:16    160s]         Clock DAG stats eGRPC after DRV fixing:
[05/02 12:38:16    160s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:16    160s]           cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:16    160s]           cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:16    160s]           sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:16    160s]           wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.422pF, total=0.529pF
[05/02 12:38:16    160s]           wire lengths     : top=0.000um, trunk=909.905um, leaf=3540.280um, total=4450.185um
[05/02 12:38:16    160s]           hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:16    160s]         Clock DAG net violations eGRPC after DRV fixing: none
[05/02 12:38:16    160s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[05/02 12:38:16    160s]           Trunk : target=0.234ns count=4 avg=0.152ns sd=0.100ns min=0.005ns max=0.220ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:16    160s]           Leaf  : target=0.234ns count=4 avg=0.175ns sd=0.005ns min=0.172ns max=0.183ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:16    160s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[05/02 12:38:16    160s]            Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[05/02 12:38:16    160s]         Primary reporting skew groups eGRPC after DRV fixing:
[05/02 12:38:16    160s]           skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.003], skew [0.012 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.879 gs=0.004)
[05/02 12:38:16    160s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:16    160s]       max path sink: input_data_reg[8][2]/CK
[05/02 12:38:16    160s]         Skew group summary eGRPC after DRV fixing:
[05/02 12:38:16    160s]           skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.003], skew [0.012 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.879 gs=0.004)
[05/02 12:38:16    160s]         Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s] Slew Diagnostics: After DRV fixing
[05/02 12:38:16    160s] ==================================
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s] Global Causes:
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s] -------------------------------------
[05/02 12:38:16    160s] Cause
[05/02 12:38:16    160s] -------------------------------------
[05/02 12:38:16    160s] DRV fixing with buffering is disabled
[05/02 12:38:16    160s] -------------------------------------
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s] Top 5 overslews:
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s] ---------------------------------
[05/02 12:38:16    160s] Overslew    Causes    Driving Pin
[05/02 12:38:16    160s] ---------------------------------
[05/02 12:38:16    160s]   (empty table)
[05/02 12:38:16    160s] ---------------------------------
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s] -------------------
[05/02 12:38:16    160s] Cause    Occurences
[05/02 12:38:16    160s] -------------------
[05/02 12:38:16    160s]   (empty table)
[05/02 12:38:16    160s] -------------------
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s] Violation diagnostics counts from the 0 nodes that have violations:
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s] -------------------
[05/02 12:38:16    160s] Cause    Occurences
[05/02 12:38:16    160s] -------------------
[05/02 12:38:16    160s]   (empty table)
[05/02 12:38:16    160s] -------------------
[05/02 12:38:16    160s] 
[05/02 12:38:16    160s]         Reconnecting optimized routes...
[05/02 12:38:16    160s]         Reset timing graph...
[05/02 12:38:16    160s] Ignoring AAE DB Resetting ...
[05/02 12:38:16    160s]         Reset timing graph done.
[05/02 12:38:16    160s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s]         Violation analysis...
[05/02 12:38:16    160s] End AAE Lib Interpolated Model. (MEM=1216.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:16    160s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:16    160s] Clock instances to consider for cloning: 0
[05/02 12:38:16    160s]         Reset timing graph...
[05/02 12:38:16    160s] Ignoring AAE DB Resetting ...
[05/02 12:38:16    160s]         Reset timing graph done.
[05/02 12:38:16    160s]         Set dirty flag on 6 insts, 12 nets
[05/02 12:38:16    160s]         Clock DAG stats before routing clock trees:
[05/02 12:38:16    160s]           cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:16    160s]           cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:16    160s]           cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:16    160s]           sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:16    160s]           wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.422pF, total=0.529pF
[05/02 12:38:16    160s]           wire lengths     : top=0.000um, trunk=909.905um, leaf=3540.280um, total=4450.185um
[05/02 12:38:16    160s]           hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:16    160s]         Clock DAG net violations before routing clock trees: none
[05/02 12:38:16    160s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[05/02 12:38:16    160s]           Trunk : target=0.234ns count=4 avg=0.152ns sd=0.100ns min=0.005ns max=0.220ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:16    160s]           Leaf  : target=0.234ns count=4 avg=0.175ns sd=0.005ns min=0.172ns max=0.183ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:16    160s]         Clock DAG library cell distribution before routing clock trees {count}:
[05/02 12:38:16    160s]            Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[05/02 12:38:16    160s]         Primary reporting skew groups before routing clock trees:
[05/02 12:38:16    160s]           skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.003], skew [0.012 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.879 gs=0.004)
[05/02 12:38:16    160s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:16    160s]       max path sink: input_data_reg[8][2]/CK
[05/02 12:38:16    160s]         Skew group summary before routing clock trees:
[05/02 12:38:16    160s]           skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.003], skew [0.012 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.879 gs=0.004)
[05/02 12:38:16    160s]       eGRPC done.
[05/02 12:38:16    160s]     Calling post conditioning for eGRPC done.
[05/02 12:38:16    160s]   eGR Post Conditioning loop iteration 0 done.
[05/02 12:38:16    160s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[05/02 12:38:16    160s]   Leaving CCOpt scope - ClockRefiner...
[05/02 12:38:16    160s] Assigned high priority to 0 cells.
[05/02 12:38:16    160s]   Performing Single Pass Refine Place.
[05/02 12:38:16    160s] Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[05/02 12:38:16    160s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1216.8M
[05/02 12:38:16    160s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1216.8M
[05/02 12:38:16    160s] #spOpts: mergeVia=F 
[05/02 12:38:16    160s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1216.8M
[05/02 12:38:16    160s] Info: 7 insts are soft-fixed.
[05/02 12:38:17    160s] OPERPROF:       Starting CMU at level 4, MEM:1216.8M
[05/02 12:38:17    160s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1216.8M
[05/02 12:38:17    160s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.055, MEM:1216.8M
[05/02 12:38:17    160s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1216.8MB).
[05/02 12:38:17    160s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.060, MEM:1216.8M
[05/02 12:38:17    160s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.061, MEM:1216.8M
[05/02 12:38:17    160s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19066.7
[05/02 12:38:17    160s] OPERPROF: Starting RefinePlace at level 1, MEM:1216.8M
[05/02 12:38:17    160s] *** Starting refinePlace (0:02:41 mem=1216.8M) ***
[05/02 12:38:17    160s] Total net bbox length = 6.019e+04 (2.759e+04 3.260e+04) (ext = 1.085e+04)
[05/02 12:38:17    160s] Info: 7 insts are soft-fixed.
[05/02 12:38:17    160s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:38:17    160s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:38:17    160s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1216.8M
[05/02 12:38:17    160s] Starting refinePlace ...
[05/02 12:38:17    160s]   Spread Effort: high, standalone mode, useDDP on.
[05/02 12:38:17    160s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1217.2MB) @(0:02:41 - 0:02:41).
[05/02 12:38:17    160s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:38:17    160s] wireLenOptFixPriorityInst 400 inst fixed
[05/02 12:38:17    160s] 
[05/02 12:38:17    160s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/02 12:38:17    161s] Move report: legalization moves 18 insts, mean move: 2.43 um, max move: 4.61 um
[05/02 12:38:17    161s] 	Max move on inst (U1958): (51.98, 214.84) --> (52.90, 218.53)
[05/02 12:38:17    161s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1222.6MB) @(0:02:41 - 0:02:41).
[05/02 12:38:17    161s] Move report: Detail placement moves 18 insts, mean move: 2.43 um, max move: 4.61 um
[05/02 12:38:17    161s] 	Max move on inst (U1958): (51.98, 214.84) --> (52.90, 218.53)
[05/02 12:38:17    161s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1222.6MB
[05/02 12:38:17    161s] Statistics of distance of Instance movement in refine placement:
[05/02 12:38:17    161s]   maximum (X+Y) =         4.61 um
[05/02 12:38:17    161s]   inst (U1958) with max move: (51.98, 214.84) -> (52.9, 218.53)
[05/02 12:38:17    161s]   mean    (X+Y) =         2.43 um
[05/02 12:38:17    161s] Summary Report:
[05/02 12:38:17    161s] Instances move: 18 (out of 2854 movable)
[05/02 12:38:17    161s] Instances flipped: 0
[05/02 12:38:17    161s] Mean displacement: 2.43 um
[05/02 12:38:17    161s] Max displacement: 4.61 um (Instance: U1958) (51.98, 214.84) -> (52.9, 218.53)
[05/02 12:38:17    161s] 	Length: 2 sites, height: 1 rows, site name: TSM13SITE, cell type: CLKINVX1
[05/02 12:38:17    161s] 	Violation at original loc: Placement Blockage Violation
[05/02 12:38:17    161s] Total instances moved : 18
[05/02 12:38:17    161s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.066, MEM:1222.6M
[05/02 12:38:17    161s] Total net bbox length = 6.024e+04 (2.762e+04 3.262e+04) (ext = 1.085e+04)
[05/02 12:38:17    161s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1222.6MB
[05/02 12:38:17    161s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1222.6MB) @(0:02:41 - 0:02:41).
[05/02 12:38:17    161s] *** Finished refinePlace (0:02:41 mem=1222.6M) ***
[05/02 12:38:17    161s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19066.7
[05/02 12:38:17    161s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.076, MEM:1222.6M
[05/02 12:38:17    161s]   Moved 0, flipped 0 and cell swapped 0 of 407 clock instance(s) during refinement.
[05/02 12:38:17    161s]   The largest move was 0 microns for .
[05/02 12:38:17    161s] Moved 0 and flipped 0 of 7 clock instances (excluding sinks) during refinement
[05/02 12:38:17    161s] The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[05/02 12:38:17    161s] Moved 0 and flipped 0 of 400 clock sinks during refinement.
[05/02 12:38:17    161s] The largest move for clock sinks was 0 microns. The inst with this movement was 
[05/02 12:38:17    161s] Revert refine place priority changes on 0 cells.
[05/02 12:38:17    161s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:17    161s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.6 real=0:00:00.6)
[05/02 12:38:17    161s]   CCOpt::Phase::Routing...
[05/02 12:38:17    161s]   Clock implementation routing...
[05/02 12:38:17    161s]     Leaving CCOpt scope - Routing Tools...
[05/02 12:38:17    161s] Net route status summary:
[05/02 12:38:17    161s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=8, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:17    161s]   Non-clock:  3267 (unrouted=13, trialRouted=3254, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=13, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:17    161s]     Routing using eGR in eGR->NR Step...
[05/02 12:38:17    161s]       Early Global Route - eGR->NR step...
[05/02 12:38:17    161s] (ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
[05/02 12:38:17    161s] (ccopt eGR): Start to route 8 all nets
[05/02 12:38:17    161s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Started Loading and Dumping File ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Reading DB...
[05/02 12:38:17    161s] (I)       Read data from FE... (mem=1255.7M)
[05/02 12:38:17    161s] (I)       Read nodes and places... (mem=1255.7M)
[05/02 12:38:17    161s] (I)       Done Read nodes and places (cpu=0.010s, mem=1255.7M)
[05/02 12:38:17    161s] (I)       Read nets... (mem=1255.7M)
[05/02 12:38:17    161s] (I)       Done Read nets (cpu=0.010s, mem=1255.7M)
[05/02 12:38:17    161s] (I)       Done Read data from FE (cpu=0.020s, mem=1255.7M)
[05/02 12:38:17    161s] (I)       before initializing RouteDB syMemory usage = 1218.6 MB
[05/02 12:38:17    161s] (I)       Clean congestion better: true
[05/02 12:38:17    161s] (I)       Estimate vias on DPT layer: true
[05/02 12:38:17    161s] (I)       Clean congestion LA rounds: 5
[05/02 12:38:17    161s] (I)       Layer constraints as soft constraints: true
[05/02 12:38:17    161s] (I)       Soft top layer         : true
[05/02 12:38:17    161s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[05/02 12:38:17    161s] (I)       Better NDR handling    : true
[05/02 12:38:17    161s] (I)       Routing cost fix for NDR handling: true
[05/02 12:38:17    161s] (I)       Update initial WL after Phase 1a: true
[05/02 12:38:17    161s] (I)       Block tracks for preroutes: true
[05/02 12:38:17    161s] (I)       Assign IRoute by net group key: true
[05/02 12:38:17    161s] (I)       Block unroutable channels: true
[05/02 12:38:17    161s] (I)       Block unroutable channel fix: true
[05/02 12:38:17    161s] (I)       Block unroutable channels 3D: true
[05/02 12:38:17    161s] (I)       Check blockage within NDR space in TA: true
[05/02 12:38:17    161s] (I)       Handle EOL spacing     : true
[05/02 12:38:17    161s] (I)       Honor MSV route constraint: false
[05/02 12:38:17    161s] (I)       Maximum routing layer  : 127
[05/02 12:38:17    161s] (I)       Minimum routing layer  : 2
[05/02 12:38:17    161s] (I)       Supply scale factor H  : 1.00
[05/02 12:38:17    161s] (I)       Supply scale factor V  : 1.00
[05/02 12:38:17    161s] (I)       Tracks used by clock wire: 0
[05/02 12:38:17    161s] (I)       Reverse direction      : 
[05/02 12:38:17    161s] (I)       Honor partition pin guides: true
[05/02 12:38:17    161s] (I)       Route selected nets only: true
[05/02 12:38:17    161s] (I)       Route secondary PG pins: false
[05/02 12:38:17    161s] (I)       Second PG max fanout   : 2147483647
[05/02 12:38:17    161s] (I)       Refine MST             : true
[05/02 12:38:17    161s] (I)       Honor PRL              : true
[05/02 12:38:17    161s] (I)       Strong congestion aware: true
[05/02 12:38:17    161s] (I)       Improved initial location for IRoutes: true
[05/02 12:38:17    161s] (I)       Multi panel TA         : true
[05/02 12:38:17    161s] (I)       Penalize wire overlap  : true
[05/02 12:38:17    161s] (I)       Expand small instance blockage: true
[05/02 12:38:17    161s] (I)       Reduce via in TA       : true
[05/02 12:38:17    161s] (I)       SS-aware routing       : true
[05/02 12:38:17    161s] (I)       Improve tree edge sharing: true
[05/02 12:38:17    161s] (I)       Improve 2D via estimation: true
[05/02 12:38:17    161s] (I)       Refine Steiner tree    : true
[05/02 12:38:17    161s] (I)       Build spine tree       : true
[05/02 12:38:17    161s] (I)       Model pass through capacity: true
[05/02 12:38:17    161s] (I)       Extend blockages by a half GCell: true
[05/02 12:38:17    161s] (I)       Partial layer blockage modeling: true
[05/02 12:38:17    161s] (I)       Consider pin shapes    : true
[05/02 12:38:17    161s] (I)       Consider pin shapes for all nodes: true
[05/02 12:38:17    161s] (I)       Consider NR APA        : true
[05/02 12:38:17    161s] (I)       Consider IO pin shape  : true
[05/02 12:38:17    161s] (I)       Fix pin connection bug : true
[05/02 12:38:17    161s] (I)       Consider layer RC for local wires: true
[05/02 12:38:17    161s] (I)       LA-aware pin escape length: 2
[05/02 12:38:17    161s] (I)       Split for must join    : true
[05/02 12:38:17    161s] (I)       Route guide main branches file: /tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/.rgfXbXtn6.trunk.1
[05/02 12:38:17    161s] (I)       Route guide min downstream WL type: SUBTREE
[05/02 12:38:17    161s] (I)       Routing effort level   : 10000
[05/02 12:38:17    161s] (I)       Special modeling for N7: 0
[05/02 12:38:17    161s] (I)       Special modeling for N6: 0
[05/02 12:38:17    161s] (I)       N3 special modeling    : 0
[05/02 12:38:17    161s] (I)       Special modeling for N5 v6: 0
[05/02 12:38:17    161s] (I)       Special settings for S4 designs: 0
[05/02 12:38:17    161s] (I)       Special settings for S5 designs v2: 0
[05/02 12:38:17    161s] (I)       Special settings for S7 designs: 0
[05/02 12:38:17    161s] (I)       Special settings for S8 designs: 0
[05/02 12:38:17    161s] (I)       Prefer layer length threshold: 8
[05/02 12:38:17    161s] (I)       Overflow penalty cost  : 10
[05/02 12:38:17    161s] (I)       A-star cost            : 0.30
[05/02 12:38:17    161s] (I)       Misalignment cost      : 10.00
[05/02 12:38:17    161s] (I)       Threshold for short IRoute: 6
[05/02 12:38:17    161s] (I)       Via cost during post routing: 1.00
[05/02 12:38:17    161s] (I)       Layer congestion ratio : 1.00
[05/02 12:38:17    161s] (I)       source-to-sink ratio   : 0.30
[05/02 12:38:17    161s] (I)       Scenic ratio bound     : 3.00
[05/02 12:38:17    161s] (I)       Segment layer relax scenic ratio: 1.25
[05/02 12:38:17    161s] (I)       Source-sink aware LA ratio: 0.50
[05/02 12:38:17    161s] (I)       PG-aware similar topology routing: true
[05/02 12:38:17    161s] (I)       Maze routing via cost fix: true
[05/02 12:38:17    161s] (I)       Apply PRL on PG terms  : true
[05/02 12:38:17    161s] (I)       Apply PRL on obs objects: true
[05/02 12:38:17    161s] (I)       Handle range-type spacing rules: true
[05/02 12:38:17    161s] (I)       Apply function for special wires: true
[05/02 12:38:17    161s] (I)       Layer by layer blockage reading: true
[05/02 12:38:17    161s] (I)       Offset calculation fix : true
[05/02 12:38:17    161s] (I)       Parallel spacing query fix: true
[05/02 12:38:17    161s] (I)       Force source to root IR: true
[05/02 12:38:17    161s] (I)       Layer Weights          : L2:4 L3:2.5
[05/02 12:38:17    161s] (I)       Route stripe layer range: 
[05/02 12:38:17    161s] (I)       Honor partition fences : 
[05/02 12:38:17    161s] (I)       Honor partition pin    : 
[05/02 12:38:17    161s] (I)       Honor partition fences with feedthrough: 
[05/02 12:38:17    161s] (I)       Do not relax to DPT layer: true
[05/02 12:38:17    161s] (I)       Pass through capacity modeling: true
[05/02 12:38:17    161s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:38:17    161s] (I)       build grid graph
[05/02 12:38:17    161s] (I)       build grid graph start
[05/02 12:38:17    161s] [NR-eGR] Track table information for default rule: 
[05/02 12:38:17    161s] [NR-eGR] METAL1 has no routable track
[05/02 12:38:17    161s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:38:17    161s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:38:17    161s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:38:17    161s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:38:17    161s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:38:17    161s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:38:17    161s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:38:17    161s] (I)       build grid graph end
[05/02 12:38:17    161s] (I)       ===========================================================================
[05/02 12:38:17    161s] (I)       == Report All Rule Vias ==
[05/02 12:38:17    161s] (I)       ===========================================================================
[05/02 12:38:17    161s] (I)        Via Rule : (Default)
[05/02 12:38:17    161s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:38:17    161s] (I)       ---------------------------------------------------------------------------
[05/02 12:38:17    161s] (I)        1    4 : VIA12_XR                   35 : VIA12_2CUT_E             
[05/02 12:38:17    161s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:38:17    161s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:38:17    161s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:38:17    161s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:38:17    161s] (I)        6   22 : VIA67_V                    55 : VIA67_2CUT_E             
[05/02 12:38:17    161s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:38:17    161s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:38:17    161s] (I)       ===========================================================================
[05/02 12:38:17    161s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Num PG vias on layer 1 : 0
[05/02 12:38:17    161s] (I)       Num PG vias on layer 2 : 0
[05/02 12:38:17    161s] (I)       Num PG vias on layer 3 : 0
[05/02 12:38:17    161s] (I)       Num PG vias on layer 4 : 0
[05/02 12:38:17    161s] (I)       Num PG vias on layer 5 : 0
[05/02 12:38:17    161s] (I)       Num PG vias on layer 6 : 0
[05/02 12:38:17    161s] (I)       Num PG vias on layer 7 : 0
[05/02 12:38:17    161s] (I)       Num PG vias on layer 8 : 0
[05/02 12:38:17    161s] [NR-eGR] Read 644 PG shapes
[05/02 12:38:17    161s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:38:17    161s] [NR-eGR] #Instance Blockages : 0
[05/02 12:38:17    161s] [NR-eGR] #PG Blockages       : 644
[05/02 12:38:17    161s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:38:17    161s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:38:17    161s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:38:17    161s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/02 12:38:17    161s] (I)       readDataFromPlaceDB
[05/02 12:38:17    161s] (I)       Read net information..
[05/02 12:38:17    161s] [NR-eGR] Read numTotalNets=3262  numIgnoredNets=3254
[05/02 12:38:17    161s] (I)       Read testcase time = 0.000 seconds
[05/02 12:38:17    161s] 
[05/02 12:38:17    161s] [NR-eGR] Connected 0 must-join pins/ports
[05/02 12:38:17    161s] (I)       early_global_route_priority property id does not exist.
[05/02 12:38:17    161s] (I)       Start initializing grid graph
[05/02 12:38:17    161s] (I)       End initializing grid graph
[05/02 12:38:17    161s] (I)       Model blockages into capacity
[05/02 12:38:17    161s] (I)       Read Num Blocks=644  Num Prerouted Wires=0  Num CS=0
[05/02 12:38:17    161s] (I)       Started Modeling ( Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Started Modeling Layer 1 ( Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Started Modeling Layer 2 ( Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 0
[05/02 12:38:17    161s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Started Modeling Layer 3 ( Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 0
[05/02 12:38:17    161s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Started Modeling Layer 4 ( Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 0
[05/02 12:38:17    161s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Started Modeling Layer 5 ( Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 0
[05/02 12:38:17    161s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Started Modeling Layer 6 ( Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:17    161s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Started Modeling Layer 7 ( Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:38:17    161s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Started Modeling Layer 8 ( Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:17    161s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Moved 0 terms for better access 
[05/02 12:38:17    161s] (I)       Number of ignored nets = 0
[05/02 12:38:17    161s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/02 12:38:17    161s] (I)       Number of clock nets = 8.  Ignored: No
[05/02 12:38:17    161s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:38:17    161s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:38:17    161s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:38:17    161s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:38:17    161s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:38:17    161s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:38:17    161s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:38:17    161s] [NR-eGR] There are 8 clock nets ( 8 with NDR ).
[05/02 12:38:17    161s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1218.6 MB
[05/02 12:38:17    161s] (I)       Ndr track 0 does not exist
[05/02 12:38:17    161s] (I)       Ndr track 0 does not exist
[05/02 12:38:17    161s] (I)       Layer1  viaCost=200.00
[05/02 12:38:17    161s] (I)       Layer2  viaCost=200.00
[05/02 12:38:17    161s] (I)       Layer3  viaCost=200.00
[05/02 12:38:17    161s] (I)       Layer4  viaCost=200.00
[05/02 12:38:17    161s] (I)       Layer5  viaCost=200.00
[05/02 12:38:17    161s] (I)       Layer6  viaCost=200.00
[05/02 12:38:17    161s] (I)       Layer7  viaCost=200.00
[05/02 12:38:17    161s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:38:17    161s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:38:17    161s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:38:17    161s] (I)       Site width          :   920  (dbu)
[05/02 12:38:17    161s] (I)       Row height          :  7380  (dbu)
[05/02 12:38:17    161s] (I)       GCell width         :  7380  (dbu)
[05/02 12:38:17    161s] (I)       GCell height        :  7380  (dbu)
[05/02 12:38:17    161s] (I)       Grid                :    75    75     8
[05/02 12:38:17    161s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:38:17    161s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/02 12:38:17    161s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/02 12:38:17    161s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:38:17    161s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:38:17    161s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:38:17    161s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:38:17    161s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:38:17    161s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/02 12:38:17    161s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:38:17    161s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:38:17    161s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:38:17    161s] (I)       --------------------------------------------------------
[05/02 12:38:17    161s] 
[05/02 12:38:17    161s] [NR-eGR] ============ Routing rule table ============
[05/02 12:38:17    161s] [NR-eGR] Rule id: 0  Nets: 8 
[05/02 12:38:17    161s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/02 12:38:17    161s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[05/02 12:38:17    161s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[05/02 12:38:17    161s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:17    161s] [NR-eGR] Rule id: 1  Nets: 0 
[05/02 12:38:17    161s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:38:17    161s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:38:17    161s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:17    161s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:17    161s] [NR-eGR] ========================================
[05/02 12:38:17    161s] [NR-eGR] 
[05/02 12:38:17    161s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:38:17    161s] (I)       blocked tracks on layer2 : = 1180 / 44925 (2.63%)
[05/02 12:38:17    161s] (I)       blocked tracks on layer3 : = 356 / 50250 (0.71%)
[05/02 12:38:17    161s] (I)       blocked tracks on layer4 : = 3604 / 44925 (8.02%)
[05/02 12:38:17    161s] (I)       blocked tracks on layer5 : = 1632 / 50250 (3.25%)
[05/02 12:38:17    161s] (I)       blocked tracks on layer6 : = 0 / 44925 (0.00%)
[05/02 12:38:17    161s] (I)       blocked tracks on layer7 : = 0 / 50250 (0.00%)
[05/02 12:38:17    161s] (I)       blocked tracks on layer8 : = 0 / 17925 (0.00%)
[05/02 12:38:17    161s] (I)       After initializing earlyGlobalRoute syMemory usage = 1218.6 MB
[05/02 12:38:17    161s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1218.60 MB )
[05/02 12:38:17    161s] (I)       Started Global Routing ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       ============= Initialization =============
[05/02 12:38:17    161s] (I)       totalPins=415  totalGlobalPin=414 (99.76%)
[05/02 12:38:17    161s] (I)       Started Build MST ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Generate topology with single threads
[05/02 12:38:17    161s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       total 2D Cap : 91237 = (49894 H, 41343 V)
[05/02 12:38:17    161s] [NR-eGR] Layer group 1: route 8 net(s) in layer range [3, 4]
[05/02 12:38:17    161s] (I)       ============  Phase 1a Route ============
[05/02 12:38:17    161s] (I)       Started Phase 1a ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 2
[05/02 12:38:17    161s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 1186 = (557 H, 629 V) = (1.12% H, 1.52% V) = (2.055e+03um H, 2.321e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1b Route ============
[05/02 12:38:17    161s] (I)       Started Phase 1b ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 1186 = (557 H, 629 V) = (1.12% H, 1.52% V) = (2.055e+03um H, 2.321e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.376340e+03um
[05/02 12:38:17    161s] (I)       ============  Phase 1c Route ============
[05/02 12:38:17    161s] (I)       Started Phase 1c ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Level2 Grid: 15 x 15
[05/02 12:38:17    161s] (I)       Started Two Level Routing ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 1186 = (557 H, 629 V) = (1.12% H, 1.52% V) = (2.055e+03um H, 2.321e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1d Route ============
[05/02 12:38:17    161s] (I)       Started Phase 1d ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 1188 = (559 H, 629 V) = (1.12% H, 1.52% V) = (2.063e+03um H, 2.321e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1e Route ============
[05/02 12:38:17    161s] (I)       Started Phase 1e ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 1188 = (559 H, 629 V) = (1.12% H, 1.52% V) = (2.063e+03um H, 2.321e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.383720e+03um
[05/02 12:38:17    161s] [NR-eGR] 
[05/02 12:38:17    161s] (I)       ============  Phase 1f Route ============
[05/02 12:38:17    161s] (I)       Usage: 1188 = (559 H, 629 V) = (1.12% H, 1.52% V) = (2.063e+03um H, 2.321e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1g Route ============
[05/02 12:38:17    161s] (I)       Started Post Routing ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 1184 = (562 H, 622 V) = (1.13% H, 1.50% V) = (2.074e+03um H, 2.295e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       numNets=8  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=494
[05/02 12:38:17    161s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 6]
[05/02 12:38:17    161s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:17    161s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Started Build MST ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Generate topology with single threads
[05/02 12:38:17    161s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       total 2D Cap : 184788 = (98520 H, 86268 V)
[05/02 12:38:17    161s] [NR-eGR] Layer group 2: route 3 net(s) in layer range [3, 6]
[05/02 12:38:17    161s] (I)       ============  Phase 1a Route ============
[05/02 12:38:17    161s] (I)       Started Phase 1a ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 1873 = (873 H, 1000 V) = (0.89% H, 1.16% V) = (3.221e+03um H, 3.690e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1b Route ============
[05/02 12:38:17    161s] (I)       Usage: 1873 = (873 H, 1000 V) = (0.89% H, 1.16% V) = (3.221e+03um H, 3.690e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.911370e+03um
[05/02 12:38:17    161s] (I)       ============  Phase 1c Route ============
[05/02 12:38:17    161s] (I)       Usage: 1873 = (873 H, 1000 V) = (0.89% H, 1.16% V) = (3.221e+03um H, 3.690e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1d Route ============
[05/02 12:38:17    161s] (I)       Usage: 1873 = (873 H, 1000 V) = (0.89% H, 1.16% V) = (3.221e+03um H, 3.690e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1e Route ============
[05/02 12:38:17    161s] (I)       Started Phase 1e ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 1873 = (873 H, 1000 V) = (0.89% H, 1.16% V) = (3.221e+03um H, 3.690e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.911370e+03um
[05/02 12:38:17    161s] [NR-eGR] 
[05/02 12:38:17    161s] (I)       ============  Phase 1f Route ============
[05/02 12:38:17    161s] (I)       Usage: 1873 = (873 H, 1000 V) = (0.89% H, 1.16% V) = (3.221e+03um H, 3.690e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1g Route ============
[05/02 12:38:17    161s] (I)       Started Post Routing ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 1871 = (874 H, 997 V) = (0.89% H, 1.16% V) = (3.225e+03um H, 3.679e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       numNets=3  numFullyRipUpNets=3  numPartialRipUpNets=3 routedWL=0
[05/02 12:38:17    161s] [NR-eGR] Create a new net group with 3 nets and layer range [3, 8]
[05/02 12:38:17    161s] (I)       Started Build MST ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Generate topology with single threads
[05/02 12:38:17    161s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       total 2D Cap : 252963 = (148770 H, 104193 V)
[05/02 12:38:17    161s] [NR-eGR] Layer group 3: route 3 net(s) in layer range [3, 8]
[05/02 12:38:17    161s] (I)       ============  Phase 1a Route ============
[05/02 12:38:17    161s] (I)       Started Phase 1a ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 2560 = (1185 H, 1375 V) = (0.80% H, 1.32% V) = (4.373e+03um H, 5.074e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1b Route ============
[05/02 12:38:17    161s] (I)       Usage: 2560 = (1185 H, 1375 V) = (0.80% H, 1.32% V) = (4.373e+03um H, 5.074e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.446400e+03um
[05/02 12:38:17    161s] (I)       ============  Phase 1c Route ============
[05/02 12:38:17    161s] (I)       Usage: 2560 = (1185 H, 1375 V) = (0.80% H, 1.32% V) = (4.373e+03um H, 5.074e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1d Route ============
[05/02 12:38:17    161s] (I)       Usage: 2560 = (1185 H, 1375 V) = (0.80% H, 1.32% V) = (4.373e+03um H, 5.074e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1e Route ============
[05/02 12:38:17    161s] (I)       Started Phase 1e ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 2560 = (1185 H, 1375 V) = (0.80% H, 1.32% V) = (4.373e+03um H, 5.074e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.446400e+03um
[05/02 12:38:17    161s] [NR-eGR] 
[05/02 12:38:17    161s] (I)       ============  Phase 1f Route ============
[05/02 12:38:17    161s] (I)       Usage: 2560 = (1185 H, 1375 V) = (0.80% H, 1.32% V) = (4.373e+03um H, 5.074e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1g Route ============
[05/02 12:38:17    161s] (I)       Started Post Routing ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 2559 = (1187 H, 1372 V) = (0.80% H, 1.32% V) = (4.380e+03um H, 5.063e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       numNets=3  numFullyRipUpNets=0  numPartialRipUpNets=2 routedWL=229
[05/02 12:38:17    161s] [NR-eGR] Create a new net group with 2 nets and layer range [2, 8]
[05/02 12:38:17    161s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:17    161s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Started Build MST ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Generate topology with single threads
[05/02 12:38:17    161s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       total 2D Cap : 297366 = (148770 H, 148596 V)
[05/02 12:38:17    161s] [NR-eGR] Layer group 4: route 2 net(s) in layer range [2, 8]
[05/02 12:38:17    161s] (I)       ============  Phase 1a Route ============
[05/02 12:38:17    161s] (I)       Started Phase 1a ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 3473 = (1609 H, 1864 V) = (1.08% H, 1.25% V) = (5.937e+03um H, 6.878e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1b Route ============
[05/02 12:38:17    161s] (I)       Usage: 3473 = (1609 H, 1864 V) = (1.08% H, 1.25% V) = (5.937e+03um H, 6.878e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.281537e+04um
[05/02 12:38:17    161s] (I)       ============  Phase 1c Route ============
[05/02 12:38:17    161s] (I)       Usage: 3473 = (1609 H, 1864 V) = (1.08% H, 1.25% V) = (5.937e+03um H, 6.878e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1d Route ============
[05/02 12:38:17    161s] (I)       Usage: 3473 = (1609 H, 1864 V) = (1.08% H, 1.25% V) = (5.937e+03um H, 6.878e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1e Route ============
[05/02 12:38:17    161s] (I)       Started Phase 1e ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 3473 = (1609 H, 1864 V) = (1.08% H, 1.25% V) = (5.937e+03um H, 6.878e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.281537e+04um
[05/02 12:38:17    161s] [NR-eGR] 
[05/02 12:38:17    161s] (I)       ============  Phase 1f Route ============
[05/02 12:38:17    161s] (I)       Usage: 3473 = (1609 H, 1864 V) = (1.08% H, 1.25% V) = (5.937e+03um H, 6.878e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       ============  Phase 1g Route ============
[05/02 12:38:17    161s] (I)       Started Post Routing ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Usage: 3472 = (1610 H, 1862 V) = (1.08% H, 1.25% V) = (5.941e+03um H, 6.871e+03um V)
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:17    161s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       
[05/02 12:38:17    161s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/02 12:38:17    161s] [NR-eGR]                        OverCon            
[05/02 12:38:17    161s] [NR-eGR]                         #Gcell     %Gcell
[05/02 12:38:17    161s] [NR-eGR]       Layer                (1)    OverCon 
[05/02 12:38:17    161s] [NR-eGR] ----------------------------------------------
[05/02 12:38:17    161s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:17    161s] [NR-eGR]  METAL2  (2)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:17    161s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:17    161s] [NR-eGR]  METAL4  (4)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:17    161s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:17    161s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:17    161s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:17    161s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:17    161s] [NR-eGR] ----------------------------------------------
[05/02 12:38:17    161s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/02 12:38:17    161s] [NR-eGR] 
[05/02 12:38:17    161s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       total 2D Cap : 297560 = (148830 H, 148730 V)
[05/02 12:38:17    161s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:38:17    161s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/02 12:38:17    161s] (I)       ============= track Assignment ============
[05/02 12:38:17    161s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Started Greedy Track Assignment ( Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/02 12:38:17    161s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.25 MB )
[05/02 12:38:17    161s] (I)       Run single-thread track assignment
[05/02 12:38:17    161s] (I)       Finished Greedy Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1217.27 MB )
[05/02 12:38:17    161s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:17    161s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 10320
[05/02 12:38:17    161s] [NR-eGR] METAL2  (2V) length: 2.901470e+04um, number of vias: 13830
[05/02 12:38:17    161s] [NR-eGR] METAL3  (3H) length: 3.310803e+04um, number of vias: 1360
[05/02 12:38:17    161s] [NR-eGR] METAL4  (4V) length: 1.140456e+04um, number of vias: 129
[05/02 12:38:17    161s] [NR-eGR] METAL5  (5H) length: 1.412420e+03um, number of vias: 32
[05/02 12:38:17    161s] [NR-eGR] METAL6  (6V) length: 6.621500e+02um, number of vias: 0
[05/02 12:38:17    161s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:17    161s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:17    161s] [NR-eGR] Total length: 7.560186e+04um, number of vias: 25671
[05/02 12:38:17    161s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:17    161s] [NR-eGR] Total eGR-routed clock nets wire length: 4.448495e+03um 
[05/02 12:38:17    161s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:17    161s] [NR-eGR] Report for selected net(s) only.
[05/02 12:38:17    161s] [NR-eGR] METAL1  (1H) length: 0.000000e+00um, number of vias: 414
[05/02 12:38:17    161s] [NR-eGR] METAL2  (2V) length: 8.525950e+02um, number of vias: 474
[05/02 12:38:17    161s] [NR-eGR] METAL3  (3H) length: 2.084020e+03um, number of vias: 220
[05/02 12:38:17    161s] [NR-eGR] METAL4  (4V) length: 1.459600e+03um, number of vias: 19
[05/02 12:38:17    161s] [NR-eGR] METAL5  (5H) length: 3.547000e+01um, number of vias: 5
[05/02 12:38:17    161s] [NR-eGR] METAL6  (6V) length: 1.681000e+01um, number of vias: 0
[05/02 12:38:17    161s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:17    161s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:17    161s] [NR-eGR] Total length: 4.448495e+03um, number of vias: 1132
[05/02 12:38:17    161s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:17    161s] [NR-eGR] Total routed clock nets wire length: 4.448495e+03um, number of vias: 1132
[05/02 12:38:17    161s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:17    161s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1217.07 MB )
[05/02 12:38:17    161s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/.rgfXbXtn6
[05/02 12:38:17    161s]       Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:17    161s]     Routing using eGR in eGR->NR Step done.
[05/02 12:38:17    161s]     Routing using NR in eGR->NR Step...
[05/02 12:38:17    161s] 
[05/02 12:38:17    161s] CCOPT: Preparing to route 8 clock nets with NanoRoute.
[05/02 12:38:17    161s]   All net are default rule.
[05/02 12:38:17    161s]   Removed pre-existing routes for 8 nets.
[05/02 12:38:17    161s]   Preferred NanoRoute mode settings: Current
[05/02 12:38:17    161s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/02 12:38:17    161s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/02 12:38:17    161s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[05/02 12:38:17    161s]       Clock detailed routing...
[05/02 12:38:17    161s]         NanoRoute...
[05/02 12:38:17    161s] % Begin globalDetailRoute (date=05/02 12:38:17, mem=980.7M)
[05/02 12:38:17    161s] 
[05/02 12:38:17    161s] globalDetailRoute
[05/02 12:38:17    161s] 
[05/02 12:38:17    161s] #setNanoRouteMode -drouteAutoStop false
[05/02 12:38:17    161s] #setNanoRouteMode -drouteEndIteration 20
[05/02 12:38:17    161s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[05/02 12:38:17    161s] #setNanoRouteMode -routeSelectedNetOnly true
[05/02 12:38:17    161s] #setNanoRouteMode -routeWithEco true
[05/02 12:38:17    161s] #setNanoRouteMode -routeWithSiDriven false
[05/02 12:38:17    161s] #setNanoRouteMode -routeWithTimingDriven false
[05/02 12:38:17    161s] ### Time Record (globalDetailRoute) is installed.
[05/02 12:38:17    161s] #Start globalDetailRoute on Mon May  2 12:38:17 2022
[05/02 12:38:17    161s] #
[05/02 12:38:17    161s] ### Time Record (Pre Callback) is installed.
[05/02 12:38:17    161s] ### Time Record (Pre Callback) is uninstalled.
[05/02 12:38:17    161s] ### Time Record (DB Import) is installed.
[05/02 12:38:17    161s] ### Time Record (Timing Data Generation) is installed.
[05/02 12:38:17    161s] ### Time Record (Timing Data Generation) is uninstalled.
[05/02 12:38:17    161s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/02 12:38:17    161s] ### Net info: total nets: 3275
[05/02 12:38:17    161s] ### Net info: dirty nets: 8
[05/02 12:38:17    161s] ### Net info: marked as disconnected nets: 0
[05/02 12:38:17    161s] #num needed restored net=0
[05/02 12:38:17    161s] #need_extraction net=0 (total=3275)
[05/02 12:38:17    161s] ### Net info: fully routed nets: 0
[05/02 12:38:17    161s] ### Net info: trivial (< 2 pins) nets: 13
[05/02 12:38:17    161s] ### Net info: unrouted nets: 3262
[05/02 12:38:17    161s] ### Net info: re-extraction nets: 0
[05/02 12:38:17    161s] ### Net info: selected nets: 8
[05/02 12:38:17    161s] ### Net info: ignored nets: 0
[05/02 12:38:17    161s] ### Net info: skip routing nets: 0
[05/02 12:38:17    161s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[05/02 12:38:17    161s] ### Time Record (DB Import) is uninstalled.
[05/02 12:38:17    161s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[05/02 12:38:17    161s] #RTESIG:78da8d924d6b843010867beeaf18dc3d58e8ae9944f3715de8b11f2c6df11614a2086ac4
[05/02 12:38:17    161s] #       c4a5fdf74ddbab18e73a0fcfbcbcc9e1f8f9748504d519e9c9112934c2cb1515129a9f50
[05/02 12:38:17    161s] #       1291a1d261f57149ee0fc7d7b77764049aaa7706d2dadafe1116676670c6fb6e6c1ffe19
[05/02 12:38:17    161s] #       8a1c2881b41bbd69cdbccec802fcbc6c6972ae20f176b2bd6dbf13489d9fc372159528a3
[05/02 12:38:17    161s] #       a9545e045d381954665c86754889582ca45c02cbcf92fc0ea44d6f2bbf4e32c2a3b19031
[05/02 12:38:17    161s] #       b6032af698388724f3c39475e3686f8bd3de0c93464538d79debabfa8b6b8f44304e2865
[05/02 12:38:17    161s] #       fa42ec73a9b2f3dc36655dfa916f978c390b0ff29762ab422c0883e4c6223211ba89352d
[05/02 12:38:17    161s] #       38dbc1ecf08822de9e109b7fe8ee070026f6f1
[05/02 12:38:17    161s] #
[05/02 12:38:17    161s] #Skip comparing routing design signature in db-snapshot flow
[05/02 12:38:17    161s] #RTESIG:78da8d924d6b843010867beeaf18dc3d58e8ae9944f3715de8b11f2c6df11614a2086ac4
[05/02 12:38:17    161s] #       c4a5fdf74ddbab18e73a0fcfbcbcc9e1f8f9748504d519e9c9112934c2cb1515129a9f50
[05/02 12:38:17    161s] #       1291a1d261f57149ee0fc7d7b77764049aaa7706d2dadafe1116676670c6fb6e6c1ffe19
[05/02 12:38:17    161s] #       8a1c2881b41bbd69cdbccec802fcbc6c6972ae20f176b2bd6dbf13489d9fc372159528a3
[05/02 12:38:17    161s] #       a9545e045d381954665c86754889582ca45c02cbcf92fc0ea44d6f2bbf4e32c2a3b19031
[05/02 12:38:17    161s] #       b6032af698388724f3c39475e3686f8bd3de0c93464538d79debabfa8b6b8f44304e2865
[05/02 12:38:17    161s] #       fa42ec73a9b2f3dc36655dfa916f978c390b0ff29762ab422c0883e4c6223211ba89352d
[05/02 12:38:17    161s] #       38dbc1ecf08822de9e109b7fe8ee070026f6f1
[05/02 12:38:17    161s] #
[05/02 12:38:17    161s] ### Time Record (Data Preparation) is installed.
[05/02 12:38:17    161s] #Start routing data preparation on Mon May  2 12:38:17 2022
[05/02 12:38:17    161s] #
[05/02 12:38:17    161s] #Minimum voltage of a net in the design = 0.000.
[05/02 12:38:17    161s] #Maximum voltage of a net in the design = 1.080.
[05/02 12:38:17    161s] #Voltage range [0.000 - 1.080] has 3268 nets.
[05/02 12:38:17    161s] #Voltage range [1.080 - 1.080] has 1 net.
[05/02 12:38:17    161s] #Voltage range [0.000 - 0.000] has 6 nets.
[05/02 12:38:17    161s] ### Time Record (Cell Pin Access) is installed.
[05/02 12:38:19    163s] ### Time Record (Cell Pin Access) is uninstalled.
[05/02 12:38:19    163s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[05/02 12:38:19    163s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[05/02 12:38:19    163s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[05/02 12:38:19    163s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[05/02 12:38:19    163s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[05/02 12:38:19    163s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[05/02 12:38:19    163s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[05/02 12:38:19    163s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[05/02 12:38:19    163s] #Regenerating Ggrids automatically.
[05/02 12:38:19    163s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[05/02 12:38:19    163s] #Using automatically generated G-grids.
[05/02 12:38:19    163s] #Done routing data preparation.
[05/02 12:38:19    163s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 990.08 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### Time Record (Data Preparation) is uninstalled.
[05/02 12:38:19    163s] ### Time Record (Special Wire Merging) is installed.
[05/02 12:38:19    163s] #Merging special wires: starts on Mon May  2 12:38:19 2022 with memory = 990.18 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:990.3 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### Time Record (Special Wire Merging) is uninstalled.
[05/02 12:38:19    163s] #reading routing guides ......
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #Finished routing data preparation on Mon May  2 12:38:19 2022
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #Cpu time = 00:00:02
[05/02 12:38:19    163s] #Elapsed time = 00:00:02
[05/02 12:38:19    163s] #Increased memory = 8.36 (MB)
[05/02 12:38:19    163s] #Total memory = 990.36 (MB)
[05/02 12:38:19    163s] #Peak memory = 1089.48 (MB)
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] ### Time Record (Global Routing) is installed.
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #Start global routing on Mon May  2 12:38:19 2022
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #Start global routing initialization on Mon May  2 12:38:19 2022
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #Number of eco nets is 0
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #Start global routing data preparation on Mon May  2 12:38:19 2022
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] ### build_merged_routing_blockage_rect_list starts on Mon May  2 12:38:19 2022 with memory = 990.42 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:990.4 MB, peak:1.1 GB
[05/02 12:38:19    163s] #Start routing resource analysis on Mon May  2 12:38:19 2022
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] ### init_is_bin_blocked starts on Mon May  2 12:38:19 2022 with memory = 990.45 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:990.4 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon May  2 12:38:19 2022 with memory = 990.95 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:991.1 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### adjust_flow_cap starts on Mon May  2 12:38:19 2022 with memory = 991.07 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:991.1 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### adjust_partial_route_blockage starts on Mon May  2 12:38:19 2022 with memory = 991.07 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:991.1 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### set_via_blocked starts on Mon May  2 12:38:19 2022 with memory = 991.07 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:991.1 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### copy_flow starts on Mon May  2 12:38:19 2022 with memory = 991.07 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:991.1 MB, peak:1.1 GB
[05/02 12:38:19    163s] #Routing resource analysis is done on Mon May  2 12:38:19 2022
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] ### report_flow_cap starts on Mon May  2 12:38:19 2022 with memory = 991.08 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] #  Resource Analysis:
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/02 12:38:19    163s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/02 12:38:19    163s] #  --------------------------------------------------------------
[05/02 12:38:19    163s] #  METAL1         H         670           0        2025    54.27%
[05/02 12:38:19    163s] #  METAL2         V         599           0        2025     0.00%
[05/02 12:38:19    163s] #  METAL3         H         670           0        2025     0.00%
[05/02 12:38:19    163s] #  METAL4         V         550          49        2025     0.00%
[05/02 12:38:19    163s] #  METAL5         H         648          22        2025     0.00%
[05/02 12:38:19    163s] #  METAL6         V         599           0        2025     0.00%
[05/02 12:38:19    163s] #  METAL7         H         670           0        2025     0.00%
[05/02 12:38:19    163s] #  METAL8         V         239           0        2025     0.00%
[05/02 12:38:19    163s] #  --------------------------------------------------------------
[05/02 12:38:19    163s] #  Total                   4645       1.42%       16200     6.78%
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #  8 nets (0.24%) with 1 preferred extra spacing.
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:991.1 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### analyze_m2_tracks starts on Mon May  2 12:38:19 2022 with memory = 991.08 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:991.1 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### report_initial_resource starts on Mon May  2 12:38:19 2022 with memory = 991.09 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:991.1 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### mark_pg_pins_accessibility starts on Mon May  2 12:38:19 2022 with memory = 991.09 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:991.1 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### set_net_region starts on Mon May  2 12:38:19 2022 with memory = 991.09 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:991.1 MB, peak:1.1 GB
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #Global routing data preparation is done on Mon May  2 12:38:19 2022
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 991.09 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] ### prepare_level starts on Mon May  2 12:38:19 2022 with memory = 991.10 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] #Routing guide is on.
[05/02 12:38:19    163s] ### init level 1 starts on Mon May  2 12:38:19 2022 with memory = 991.11 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:991.1 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### Level 1 hgrid = 45 X 45
[05/02 12:38:19    163s] ### prepare_level_flow starts on Mon May  2 12:38:19 2022 with memory = 991.14 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:991.1 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:991.1 MB, peak:1.1 GB
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #Global routing initialization is done on Mon May  2 12:38:19 2022
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 991.15 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #start global routing iteration 1...
[05/02 12:38:19    163s] ### init_flow_edge starts on Mon May  2 12:38:19 2022 with memory = 991.20 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:994.5 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### routing at level 1 (topmost level) iter 0
[05/02 12:38:19    163s] ### measure_qor starts on Mon May  2 12:38:19 2022 with memory = 995.18 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### measure_congestion starts on Mon May  2 12:38:19 2022 with memory = 995.18 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:995.2 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:995.2 MB, peak:1.1 GB
[05/02 12:38:19    163s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.19 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #start global routing iteration 2...
[05/02 12:38:19    163s] ### routing at level 1 (topmost level) iter 1
[05/02 12:38:19    163s] ### measure_qor starts on Mon May  2 12:38:19 2022 with memory = 995.28 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### measure_congestion starts on Mon May  2 12:38:19 2022 with memory = 995.28 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:995.3 MB, peak:1.1 GB
[05/02 12:38:19    163s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:995.3 MB, peak:1.1 GB
[05/02 12:38:19    163s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.28 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] ### route_end starts on Mon May  2 12:38:19 2022 with memory = 995.28 (MB), peak = 1089.48 (MB)
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
[05/02 12:38:19    163s] #Total number of selected nets for routing = 8.
[05/02 12:38:19    163s] #Total number of unselected nets (but routable) for routing = 3254 (skipped).
[05/02 12:38:19    163s] #Total number of nets in the design = 3275.
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #3254 skipped nets do not have any wires.
[05/02 12:38:19    163s] #8 routable nets have only global wires.
[05/02 12:38:19    163s] #8 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/02 12:38:19    163s] #
[05/02 12:38:19    163s] #Routed net constraints summary:
[05/02 12:38:19    163s] #------------------------------------------------
[05/02 12:38:19    163s] #        Rules   Pref Extra Space   Unconstrained  
[05/02 12:38:19    163s] #------------------------------------------------
[05/02 12:38:19    163s] #      Default                  8               0  
[05/02 12:38:19    163s] #------------------------------------------------
[05/02 12:38:19    163s] #        Total                  8               0  
[05/02 12:38:19    163s] #------------------------------------------------
[05/02 12:38:20    163s] #
[05/02 12:38:20    163s] #Routing constraints summary of the whole design:
[05/02 12:38:20    163s] #------------------------------------------------
[05/02 12:38:20    163s] #        Rules   Pref Extra Space   Unconstrained  
[05/02 12:38:20    163s] #------------------------------------------------
[05/02 12:38:20    163s] #      Default                  8            3254  
[05/02 12:38:20    163s] #------------------------------------------------
[05/02 12:38:20    163s] #        Total                  8            3254  
[05/02 12:38:20    163s] #------------------------------------------------
[05/02 12:38:20    163s] #
[05/02 12:38:20    163s] ### cal_base_flow starts on Mon May  2 12:38:20 2022 with memory = 995.30 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] ### init_flow_edge starts on Mon May  2 12:38:20 2022 with memory = 995.30 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:996.0 MB, peak:1.1 GB
[05/02 12:38:20    163s] ### cal_flow starts on Mon May  2 12:38:20 2022 with memory = 995.99 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:996.0 MB, peak:1.1 GB
[05/02 12:38:20    163s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:996.0 MB, peak:1.1 GB
[05/02 12:38:20    163s] ### report_overcon starts on Mon May  2 12:38:20 2022 with memory = 996.01 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] #
[05/02 12:38:20    163s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/02 12:38:20    163s] #
[05/02 12:38:20    163s] #                 OverCon          
[05/02 12:38:20    163s] #                  #Gcell    %Gcell
[05/02 12:38:20    163s] #     Layer           (1)   OverCon  Flow/Cap
[05/02 12:38:20    163s] #  ----------------------------------------------
[05/02 12:38:20    163s] #  METAL1        0(0.00%)   (0.00%)     0.34  
[05/02 12:38:20    163s] #  METAL2        0(0.00%)   (0.00%)     0.04  
[05/02 12:38:20    163s] #  METAL3        0(0.00%)   (0.00%)     0.04  
[05/02 12:38:20    163s] #  METAL4        0(0.00%)   (0.00%)     0.01  
[05/02 12:38:20    163s] #  METAL5        0(0.00%)   (0.00%)     0.00  
[05/02 12:38:20    163s] #  METAL6        0(0.00%)   (0.00%)     0.00  
[05/02 12:38:20    163s] #  METAL7        0(0.00%)   (0.00%)     0.00  
[05/02 12:38:20    163s] #  METAL8        0(0.00%)   (0.00%)     0.00  
[05/02 12:38:20    163s] #  ----------------------------------------------
[05/02 12:38:20    163s] #     Total      0(0.00%)   (0.00%)
[05/02 12:38:20    163s] #
[05/02 12:38:20    163s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/02 12:38:20    163s] #  Overflow after GR: 0.00% H + 0.00% V
[05/02 12:38:20    163s] #
[05/02 12:38:20    163s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:996.0 MB, peak:1.1 GB
[05/02 12:38:20    163s] ### cal_base_flow starts on Mon May  2 12:38:20 2022 with memory = 996.02 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] ### init_flow_edge starts on Mon May  2 12:38:20 2022 with memory = 996.02 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:996.0 MB, peak:1.1 GB
[05/02 12:38:20    163s] ### cal_flow starts on Mon May  2 12:38:20 2022 with memory = 996.02 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:996.0 MB, peak:1.1 GB
[05/02 12:38:20    163s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:996.0 MB, peak:1.1 GB
[05/02 12:38:20    163s] ### export_cong_map starts on Mon May  2 12:38:20 2022 with memory = 996.03 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] ### PDZT_Export::export_cong_map starts on Mon May  2 12:38:20 2022 with memory = 996.03 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:996.0 MB, peak:1.1 GB
[05/02 12:38:20    163s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:996.0 MB, peak:1.1 GB
[05/02 12:38:20    163s] ### import_cong_map starts on Mon May  2 12:38:20 2022 with memory = 996.03 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:996.0 MB, peak:1.1 GB
[05/02 12:38:20    163s] ### update starts on Mon May  2 12:38:20 2022 with memory = 996.03 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] #Complete Global Routing.
[05/02 12:38:20    163s] #Total number of nets with non-default rule or having extra spacing = 8
[05/02 12:38:20    163s] #Total wire length = 4396 um.
[05/02 12:38:20    163s] #Total half perimeter of net bounding box = 1814 um.
[05/02 12:38:20    163s] #Total wire length on LAYER METAL1 = 0 um.
[05/02 12:38:20    163s] #Total wire length on LAYER METAL2 = 793 um.
[05/02 12:38:20    163s] #Total wire length on LAYER METAL3 = 2079 um.
[05/02 12:38:20    163s] #Total wire length on LAYER METAL4 = 1475 um.
[05/02 12:38:20    163s] #Total wire length on LAYER METAL5 = 37 um.
[05/02 12:38:20    163s] #Total wire length on LAYER METAL6 = 12 um.
[05/02 12:38:20    163s] #Total wire length on LAYER METAL7 = 0 um.
[05/02 12:38:20    163s] #Total wire length on LAYER METAL8 = 0 um.
[05/02 12:38:20    163s] #Total number of vias = 951
[05/02 12:38:20    163s] #Up-Via Summary (total 951):
[05/02 12:38:20    163s] #           
[05/02 12:38:20    163s] #-----------------------
[05/02 12:38:20    163s] # METAL1            414
[05/02 12:38:20    163s] # METAL2            335
[05/02 12:38:20    163s] # METAL3            189
[05/02 12:38:20    163s] # METAL4              9
[05/02 12:38:20    163s] # METAL5              4
[05/02 12:38:20    163s] #-----------------------
[05/02 12:38:20    163s] #                   951 
[05/02 12:38:20    163s] #
[05/02 12:38:20    163s] #Total number of involved priority nets 8
[05/02 12:38:20    163s] #Maximum src to sink distance for priority net 304.0
[05/02 12:38:20    163s] #Average of max src_to_sink distance for priority net 213.9
[05/02 12:38:20    163s] #Average of ave src_to_sink distance for priority net 163.2
[05/02 12:38:20    163s] ### update cpu:00:00:00, real:00:00:00, mem:996.5 MB, peak:1.1 GB
[05/02 12:38:20    163s] ### report_overcon starts on Mon May  2 12:38:20 2022 with memory = 996.48 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:996.5 MB, peak:1.1 GB
[05/02 12:38:20    163s] ### report_overcon starts on Mon May  2 12:38:20 2022 with memory = 996.48 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] #Max overcon = 0 track.
[05/02 12:38:20    163s] #Total overcon = 0.00%.
[05/02 12:38:20    163s] #Worst layer Gcell overcon rate = 0.00%.
[05/02 12:38:20    163s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:996.5 MB, peak:1.1 GB
[05/02 12:38:20    163s] ### route_end cpu:00:00:00, real:00:00:00, mem:996.5 MB, peak:1.1 GB
[05/02 12:38:20    163s] #
[05/02 12:38:20    163s] #Global routing statistics:
[05/02 12:38:20    163s] #Cpu time = 00:00:00
[05/02 12:38:20    163s] #Elapsed time = 00:00:00
[05/02 12:38:20    163s] #Increased memory = 6.12 (MB)
[05/02 12:38:20    163s] #Total memory = 996.50 (MB)
[05/02 12:38:20    163s] #Peak memory = 1089.48 (MB)
[05/02 12:38:20    163s] #
[05/02 12:38:20    163s] #Finished global routing on Mon May  2 12:38:20 2022
[05/02 12:38:20    163s] #
[05/02 12:38:20    163s] #
[05/02 12:38:20    163s] ### Time Record (Global Routing) is uninstalled.
[05/02 12:38:20    163s] ### Time Record (Track Assignment) is installed.
[05/02 12:38:20    163s] #reading routing guides ......
[05/02 12:38:20    163s] ### Time Record (Track Assignment) is uninstalled.
[05/02 12:38:20    163s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 995.64 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    163s] ### Time Record (Track Assignment) is installed.
[05/02 12:38:20    163s] #Start Track Assignment.
[05/02 12:38:20    163s] #Done with 212 horizontal wires in 1 hboxes and 260 vertical wires in 1 hboxes.
[05/02 12:38:20    164s] #Done with 212 horizontal wires in 1 hboxes and 254 vertical wires in 1 hboxes.
[05/02 12:38:20    164s] #Complete Track Assignment.
[05/02 12:38:20    164s] #Total number of nets with non-default rule or having extra spacing = 8
[05/02 12:38:20    164s] #Total wire length = 4696 um.
[05/02 12:38:20    164s] #Total half perimeter of net bounding box = 1814 um.
[05/02 12:38:20    164s] #Total wire length on LAYER METAL1 = 290 um.
[05/02 12:38:20    164s] #Total wire length on LAYER METAL2 = 818 um.
[05/02 12:38:20    164s] #Total wire length on LAYER METAL3 = 2044 um.
[05/02 12:38:20    164s] #Total wire length on LAYER METAL4 = 1500 um.
[05/02 12:38:20    164s] #Total wire length on LAYER METAL5 = 31 um.
[05/02 12:38:20    164s] #Total wire length on LAYER METAL6 = 14 um.
[05/02 12:38:20    164s] #Total wire length on LAYER METAL7 = 0 um.
[05/02 12:38:20    164s] #Total wire length on LAYER METAL8 = 0 um.
[05/02 12:38:20    164s] #Total number of vias = 951
[05/02 12:38:20    164s] #Up-Via Summary (total 951):
[05/02 12:38:20    164s] #           
[05/02 12:38:20    164s] #-----------------------
[05/02 12:38:20    164s] # METAL1            414
[05/02 12:38:20    164s] # METAL2            335
[05/02 12:38:20    164s] # METAL3            189
[05/02 12:38:20    164s] # METAL4              9
[05/02 12:38:20    164s] # METAL5              4
[05/02 12:38:20    164s] #-----------------------
[05/02 12:38:20    164s] #                   951 
[05/02 12:38:20    164s] #
[05/02 12:38:20    164s] ### Time Record (Track Assignment) is uninstalled.
[05/02 12:38:20    164s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 997.71 (MB), peak = 1089.48 (MB)
[05/02 12:38:20    164s] #
[05/02 12:38:20    164s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/02 12:38:20    164s] #Cpu time = 00:00:03
[05/02 12:38:20    164s] #Elapsed time = 00:00:03
[05/02 12:38:20    164s] #Increased memory = 15.78 (MB)
[05/02 12:38:20    164s] #Total memory = 997.72 (MB)
[05/02 12:38:20    164s] #Peak memory = 1089.48 (MB)
[05/02 12:38:20    164s] ### Time Record (Detail Routing) is installed.
[05/02 12:38:20    164s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[05/02 12:38:20    164s] #
[05/02 12:38:20    164s] #Start Detail Routing..
[05/02 12:38:20    164s] #start initial detail routing ...
[05/02 12:38:20    164s] ### Design has 2 dirty nets
[05/02 12:38:22    166s] # ECO: 0.0% of the total area was rechecked for DRC, and 98.0% required routing.
[05/02 12:38:22    166s] #   number of violations = 0
[05/02 12:38:22    166s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1066.14 (MB), peak = 1089.48 (MB)
[05/02 12:38:22    166s] #Complete Detail Routing.
[05/02 12:38:22    166s] #Total number of nets with non-default rule or having extra spacing = 8
[05/02 12:38:22    166s] #Total wire length = 4503 um.
[05/02 12:38:22    166s] #Total half perimeter of net bounding box = 1814 um.
[05/02 12:38:22    166s] #Total wire length on LAYER METAL1 = 0 um.
[05/02 12:38:22    166s] #Total wire length on LAYER METAL2 = 59 um.
[05/02 12:38:22    166s] #Total wire length on LAYER METAL3 = 2298 um.
[05/02 12:38:22    166s] #Total wire length on LAYER METAL4 = 2133 um.
[05/02 12:38:22    166s] #Total wire length on LAYER METAL5 = 13 um.
[05/02 12:38:22    166s] #Total wire length on LAYER METAL6 = 0 um.
[05/02 12:38:22    166s] #Total wire length on LAYER METAL7 = 0 um.
[05/02 12:38:22    166s] #Total wire length on LAYER METAL8 = 0 um.
[05/02 12:38:22    166s] #Total number of vias = 1257
[05/02 12:38:22    166s] #Up-Via Summary (total 1257):
[05/02 12:38:22    166s] #           
[05/02 12:38:22    166s] #-----------------------
[05/02 12:38:22    166s] # METAL1            414
[05/02 12:38:22    166s] # METAL2            415
[05/02 12:38:22    166s] # METAL3            425
[05/02 12:38:22    166s] # METAL4              3
[05/02 12:38:22    166s] #-----------------------
[05/02 12:38:22    166s] #                  1257 
[05/02 12:38:22    166s] #
[05/02 12:38:22    166s] #Total number of DRC violations = 0
[05/02 12:38:22    166s] ### Time Record (Detail Routing) is uninstalled.
[05/02 12:38:22    166s] #Cpu time = 00:00:03
[05/02 12:38:22    166s] #Elapsed time = 00:00:03
[05/02 12:38:22    166s] #Increased memory = 4.01 (MB)
[05/02 12:38:22    166s] #Total memory = 1001.75 (MB)
[05/02 12:38:22    166s] #Peak memory = 1089.48 (MB)
[05/02 12:38:22    166s] #detailRoute Statistics:
[05/02 12:38:22    166s] #Cpu time = 00:00:03
[05/02 12:38:22    166s] #Elapsed time = 00:00:03
[05/02 12:38:22    166s] #Increased memory = 4.04 (MB)
[05/02 12:38:22    166s] #Total memory = 1001.76 (MB)
[05/02 12:38:22    166s] #Peak memory = 1089.48 (MB)
[05/02 12:38:22    166s] #Skip updating routing design signature in db-snapshot flow
[05/02 12:38:22    166s] ### Time Record (DB Export) is installed.
[05/02 12:38:22    166s] Extracting standard cell pins and blockage ...... 
[05/02 12:38:22    166s] Pin and blockage extraction finished
[05/02 12:38:22    166s] ### Time Record (DB Export) is uninstalled.
[05/02 12:38:22    166s] ### Time Record (Post Callback) is installed.
[05/02 12:38:22    166s] ### Time Record (Post Callback) is uninstalled.
[05/02 12:38:22    166s] #
[05/02 12:38:22    166s] #globalDetailRoute statistics:
[05/02 12:38:22    166s] #Cpu time = 00:00:05
[05/02 12:38:22    166s] #Elapsed time = 00:00:05
[05/02 12:38:22    166s] #Increased memory = 31.22 (MB)
[05/02 12:38:22    166s] #Total memory = 1012.01 (MB)
[05/02 12:38:22    166s] #Peak memory = 1089.48 (MB)
[05/02 12:38:22    166s] #Number of warnings = 2
[05/02 12:38:22    166s] #Total number of warnings = 6
[05/02 12:38:22    166s] #Number of fails = 0
[05/02 12:38:22    166s] #Total number of fails = 0
[05/02 12:38:22    166s] #Complete globalDetailRoute on Mon May  2 12:38:22 2022
[05/02 12:38:22    166s] #
[05/02 12:38:22    166s] ### Time Record (globalDetailRoute) is uninstalled.
[05/02 12:38:22    166s] ### 
[05/02 12:38:22    166s] ###   Scalability Statistics
[05/02 12:38:22    166s] ### 
[05/02 12:38:22    166s] ### --------------------------------+----------------+----------------+----------------+
[05/02 12:38:22    166s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[05/02 12:38:22    166s] ### --------------------------------+----------------+----------------+----------------+
[05/02 12:38:22    166s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/02 12:38:22    166s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/02 12:38:22    166s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[05/02 12:38:22    166s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/02 12:38:22    166s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/02 12:38:22    166s] ###   Cell Pin Access               |        00:00:02|        00:00:02|             1.0|
[05/02 12:38:22    166s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/02 12:38:22    166s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/02 12:38:22    166s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[05/02 12:38:22    166s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[05/02 12:38:22    166s] ###   Detail Routing                |        00:00:03|        00:00:03|             1.0|
[05/02 12:38:22    166s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[05/02 12:38:22    166s] ### --------------------------------+----------------+----------------+----------------+
[05/02 12:38:22    166s] ### 
[05/02 12:38:22    166s] % End globalDetailRoute (date=05/02 12:38:22, total cpu=0:00:05.5, real=0:00:05.0, peak res=1019.6M, current mem=1011.9M)
[05/02 12:38:22    166s]         NanoRoute done. (took cpu=0:00:05.5 real=0:00:05.5)
[05/02 12:38:22    166s]       Clock detailed routing done.
[05/02 12:38:22    166s] Checking guided vs. routed lengths for 8 nets...
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s]       
[05/02 12:38:22    166s]       Guided max path lengths
[05/02 12:38:22    166s]       =======================
[05/02 12:38:22    166s]       
[05/02 12:38:22    166s]       ---------------------------------------
[05/02 12:38:22    166s]       From (um)    To (um)    Number of paths
[05/02 12:38:22    166s]       ---------------------------------------
[05/02 12:38:22    166s]        150.000     200.000           5
[05/02 12:38:22    166s]        200.000     250.000           2
[05/02 12:38:22    166s]        250.000     300.000           0
[05/02 12:38:22    166s]        300.000     350.000           1
[05/02 12:38:22    166s]       ---------------------------------------
[05/02 12:38:22    166s]       
[05/02 12:38:22    166s]       Deviation of routing from guided max path lengths
[05/02 12:38:22    166s]       =================================================
[05/02 12:38:22    166s]       
[05/02 12:38:22    166s]       -------------------------------------
[05/02 12:38:22    166s]       From (%)    To (%)    Number of paths
[05/02 12:38:22    166s]       -------------------------------------
[05/02 12:38:22    166s]       below       0.000            3
[05/02 12:38:22    166s]        0.000      1.000            2
[05/02 12:38:22    166s]        1.000      2.000            2
[05/02 12:38:22    166s]        2.000      3.000            0
[05/02 12:38:22    166s]        3.000      4.000            0
[05/02 12:38:22    166s]        4.000      5.000            0
[05/02 12:38:22    166s]        5.000      6.000            0
[05/02 12:38:22    166s]        6.000      7.000            0
[05/02 12:38:22    166s]        7.000      8.000            0
[05/02 12:38:22    166s]        8.000      9.000            1
[05/02 12:38:22    166s]       -------------------------------------
[05/02 12:38:22    166s]       
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s]     Top 8 notable deviations of routed length from guided length
[05/02 12:38:22    166s]     =============================================================
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s]     Net CTS_4 (101 terminals)
[05/02 12:38:22    166s]     Guided length:  max path =   195.000um, total =   839.480um
[05/02 12:38:22    166s]     Routed length:  max path =   211.980um, total =   957.825um
[05/02 12:38:22    166s]     Deviation:      max path =     8.708%,  total =    14.097%
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s]     Net CTS_2 (101 terminals)
[05/02 12:38:22    166s]     Guided length:  max path =   167.360um, total =   864.594um
[05/02 12:38:22    166s]     Routed length:  max path =   170.330um, total =   978.140um
[05/02 12:38:22    166s]     Deviation:      max path =     1.775%,  total =    13.133%
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s]     Net CTS_1 (101 terminals)
[05/02 12:38:22    166s]     Guided length:  max path =   164.370um, total =   891.404um
[05/02 12:38:22    166s]     Routed length:  max path =   165.290um, total =   977.445um
[05/02 12:38:22    166s]     Deviation:      max path =     0.560%,  total =     9.652%
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s]     Net CTS_5 (101 terminals)
[05/02 12:38:22    166s]     Guided length:  max path =   301.320um, total =   939.430um
[05/02 12:38:22    166s]     Routed length:  max path =   297.740um, total =  1022.675um
[05/02 12:38:22    166s]     Deviation:      max path =    -1.188%,  total =     8.861%
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s]     Net CTS_3 (5 terminals)
[05/02 12:38:22    166s]     Guided length:  max path =   160.690um, total =   269.030um
[05/02 12:38:22    166s]     Routed length:  max path =   161.560um, total =   274.505um
[05/02 12:38:22    166s]     Deviation:      max path =     0.541%,  total =     2.035%
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s]     Net CTS_7 (2 terminals)
[05/02 12:38:22    166s]     Guided length:  max path =   227.020um, total =   227.020um
[05/02 12:38:22    166s]     Routed length:  max path =   229.480um, total =   231.505um
[05/02 12:38:22    166s]     Deviation:      max path =     1.084%,  total =     1.976%
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s]     Net CTS_6 (2 terminals)
[05/02 12:38:22    166s]     Guided length:  max path =   222.900um, total =   222.900um
[05/02 12:38:22    166s]     Routed length:  max path =   222.900um, total =   224.925um
[05/02 12:38:22    166s]     Deviation:      max path =     0.000%,  total =     0.908%
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s]     Net clk (2 terminals)
[05/02 12:38:22    166s]     Guided length:  max path =   189.265um, total =   189.265um
[05/02 12:38:22    166s]     Routed length:  max path =   188.650um, total =   189.325um
[05/02 12:38:22    166s]     Deviation:      max path =    -0.325%,  total =     0.032%
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s] Set FIXED routing status on 8 net(s)
[05/02 12:38:22    166s] Set FIXED placed status on 7 instance(s)
[05/02 12:38:22    166s]       Route Remaining Unrouted Nets...
[05/02 12:38:22    166s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[05/02 12:38:22    166s] All LLGs are deleted
[05/02 12:38:22    166s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1252.2M
[05/02 12:38:22    166s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1249.5M
[05/02 12:38:22    166s] ### Creating LA Mngr. totSessionCpu=0:02:47 mem=1249.5M
[05/02 12:38:22    166s] LayerId::1 widthSet size::1
[05/02 12:38:22    166s] LayerId::2 widthSet size::1
[05/02 12:38:22    166s] LayerId::3 widthSet size::1
[05/02 12:38:22    166s] LayerId::4 widthSet size::1
[05/02 12:38:22    166s] LayerId::5 widthSet size::1
[05/02 12:38:22    166s] LayerId::6 widthSet size::1
[05/02 12:38:22    166s] LayerId::7 widthSet size::1
[05/02 12:38:22    166s] LayerId::8 widthSet size::1
[05/02 12:38:22    166s] Updating RC grid for preRoute extraction ...
[05/02 12:38:22    166s] Initializing multi-corner resistance tables ...
[05/02 12:38:22    166s] ### Creating LA Mngr, finished. totSessionCpu=0:02:47 mem=1249.6M
[05/02 12:38:22    166s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1249.61 MB )
[05/02 12:38:22    166s] (I)       Started Loading and Dumping File ( Curr Mem: 1249.61 MB )
[05/02 12:38:22    166s] (I)       Reading DB...
[05/02 12:38:22    166s] (I)       Read data from FE... (mem=1285.4M)
[05/02 12:38:22    166s] (I)       Read nodes and places... (mem=1285.4M)
[05/02 12:38:22    166s] (I)       Done Read nodes and places (cpu=0.010s, mem=1285.4M)
[05/02 12:38:22    166s] (I)       Read nets... (mem=1285.4M)
[05/02 12:38:22    166s] (I)       Done Read nets (cpu=0.010s, mem=1285.4M)
[05/02 12:38:22    166s] (I)       Done Read data from FE (cpu=0.020s, mem=1285.4M)
[05/02 12:38:22    166s] (I)       before initializing RouteDB syMemory usage = 1251.6 MB
[05/02 12:38:22    166s] (I)       Honor MSV route constraint: false
[05/02 12:38:22    166s] (I)       Maximum routing layer  : 127
[05/02 12:38:22    166s] (I)       Minimum routing layer  : 2
[05/02 12:38:22    166s] (I)       Supply scale factor H  : 1.00
[05/02 12:38:22    166s] (I)       Supply scale factor V  : 1.00
[05/02 12:38:22    166s] (I)       Tracks used by clock wire: 0
[05/02 12:38:22    166s] (I)       Reverse direction      : 
[05/02 12:38:22    166s] (I)       Honor partition pin guides: true
[05/02 12:38:22    166s] (I)       Route selected nets only: false
[05/02 12:38:22    166s] (I)       Route secondary PG pins: false
[05/02 12:38:22    166s] (I)       Second PG max fanout   : 2147483647
[05/02 12:38:22    166s] (I)       Apply function for special wires: true
[05/02 12:38:22    166s] (I)       Layer by layer blockage reading: true
[05/02 12:38:22    166s] (I)       Offset calculation fix : true
[05/02 12:38:22    166s] (I)       Route stripe layer range: 
[05/02 12:38:22    166s] (I)       Honor partition fences : 
[05/02 12:38:22    166s] (I)       Honor partition pin    : 
[05/02 12:38:22    166s] (I)       Honor partition fences with feedthrough: 
[05/02 12:38:22    166s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:38:22    166s] (I)       build grid graph
[05/02 12:38:22    166s] (I)       build grid graph start
[05/02 12:38:22    166s] [NR-eGR] Track table information for default rule: 
[05/02 12:38:22    166s] [NR-eGR] METAL1 has no routable track
[05/02 12:38:22    166s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:38:22    166s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:38:22    166s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:38:22    166s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:38:22    166s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:38:22    166s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:38:22    166s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:38:22    166s] (I)       build grid graph end
[05/02 12:38:22    166s] (I)       ===========================================================================
[05/02 12:38:22    166s] (I)       == Report All Rule Vias ==
[05/02 12:38:22    166s] (I)       ===========================================================================
[05/02 12:38:22    166s] (I)        Via Rule : (Default)
[05/02 12:38:22    166s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:38:22    166s] (I)       ---------------------------------------------------------------------------
[05/02 12:38:22    166s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[05/02 12:38:22    166s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:38:22    166s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:38:22    166s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:38:22    166s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:38:22    166s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[05/02 12:38:22    166s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:38:22    166s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:38:22    166s] (I)       ===========================================================================
[05/02 12:38:22    166s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1251.64 MB )
[05/02 12:38:22    166s] (I)       Num PG vias on layer 1 : 0
[05/02 12:38:22    166s] (I)       Num PG vias on layer 2 : 0
[05/02 12:38:22    166s] (I)       Num PG vias on layer 3 : 0
[05/02 12:38:22    166s] (I)       Num PG vias on layer 4 : 0
[05/02 12:38:22    166s] (I)       Num PG vias on layer 5 : 0
[05/02 12:38:22    166s] (I)       Num PG vias on layer 6 : 0
[05/02 12:38:22    166s] (I)       Num PG vias on layer 7 : 0
[05/02 12:38:22    166s] (I)       Num PG vias on layer 8 : 0
[05/02 12:38:22    166s] [NR-eGR] Read 644 PG shapes
[05/02 12:38:22    166s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1251.64 MB )
[05/02 12:38:22    166s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:38:22    166s] [NR-eGR] #Instance Blockages : 0
[05/02 12:38:22    166s] [NR-eGR] #PG Blockages       : 644
[05/02 12:38:22    166s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:38:22    166s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:38:22    166s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:38:22    166s] [NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 1190
[05/02 12:38:22    166s] (I)       readDataFromPlaceDB
[05/02 12:38:22    166s] (I)       Read net information..
[05/02 12:38:22    166s] [NR-eGR] Read numTotalNets=3262  numIgnoredNets=8
[05/02 12:38:22    166s] (I)       Read testcase time = 0.000 seconds
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s] (I)       early_global_route_priority property id does not exist.
[05/02 12:38:22    166s] (I)       Start initializing grid graph
[05/02 12:38:22    166s] (I)       End initializing grid graph
[05/02 12:38:22    166s] (I)       Model blockages into capacity
[05/02 12:38:22    166s] (I)       Read Num Blocks=644  Num Prerouted Wires=1190  Num CS=0
[05/02 12:38:22    166s] (I)       Started Modeling ( Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Started Modeling Layer 1 ( Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Started Modeling Layer 2 ( Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 444
[05/02 12:38:22    166s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Started Modeling Layer 3 ( Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 615
[05/02 12:38:22    166s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Started Modeling Layer 4 ( Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 130
[05/02 12:38:22    166s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Started Modeling Layer 5 ( Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 1
[05/02 12:38:22    166s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Started Modeling Layer 6 ( Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:22    166s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Started Modeling Layer 7 ( Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:38:22    166s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Started Modeling Layer 8 ( Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:22    166s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Number of ignored nets = 8
[05/02 12:38:22    166s] (I)       Number of fixed nets = 8.  Ignored: Yes
[05/02 12:38:22    166s] (I)       Number of clock nets = 8.  Ignored: No
[05/02 12:38:22    166s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:38:22    166s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:38:22    166s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:38:22    166s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:38:22    166s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:38:22    166s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:38:22    166s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:38:22    166s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1252.2 MB
[05/02 12:38:22    166s] (I)       Ndr track 0 does not exist
[05/02 12:38:22    166s] (I)       Ndr track 0 does not exist
[05/02 12:38:22    166s] (I)       Layer1  viaCost=200.00
[05/02 12:38:22    166s] (I)       Layer2  viaCost=200.00
[05/02 12:38:22    166s] (I)       Layer3  viaCost=200.00
[05/02 12:38:22    166s] (I)       Layer4  viaCost=200.00
[05/02 12:38:22    166s] (I)       Layer5  viaCost=200.00
[05/02 12:38:22    166s] (I)       Layer6  viaCost=200.00
[05/02 12:38:22    166s] (I)       Layer7  viaCost=200.00
[05/02 12:38:22    166s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:38:22    166s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:38:22    166s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:38:22    166s] (I)       Site width          :   920  (dbu)
[05/02 12:38:22    166s] (I)       Row height          :  7380  (dbu)
[05/02 12:38:22    166s] (I)       GCell width         :  7380  (dbu)
[05/02 12:38:22    166s] (I)       GCell height        :  7380  (dbu)
[05/02 12:38:22    166s] (I)       Grid                :    75    75     8
[05/02 12:38:22    166s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:38:22    166s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/02 12:38:22    166s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/02 12:38:22    166s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:38:22    166s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:38:22    166s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:38:22    166s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:38:22    166s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:38:22    166s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/02 12:38:22    166s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:38:22    166s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:38:22    166s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:38:22    166s] (I)       --------------------------------------------------------
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s] [NR-eGR] ============ Routing rule table ============
[05/02 12:38:22    166s] [NR-eGR] Rule id: 0  Nets: 0 
[05/02 12:38:22    166s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/02 12:38:22    166s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[05/02 12:38:22    166s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[05/02 12:38:22    166s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:22    166s] [NR-eGR] Rule id: 1  Nets: 3254 
[05/02 12:38:22    166s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:38:22    166s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:38:22    166s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:22    166s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:22    166s] [NR-eGR] ========================================
[05/02 12:38:22    166s] [NR-eGR] 
[05/02 12:38:22    166s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:38:22    166s] (I)       blocked tracks on layer2 : = 1180 / 44925 (2.63%)
[05/02 12:38:22    166s] (I)       blocked tracks on layer3 : = 356 / 50250 (0.71%)
[05/02 12:38:22    166s] (I)       blocked tracks on layer4 : = 3536 / 44925 (7.87%)
[05/02 12:38:22    166s] (I)       blocked tracks on layer5 : = 1632 / 50250 (3.25%)
[05/02 12:38:22    166s] (I)       blocked tracks on layer6 : = 0 / 44925 (0.00%)
[05/02 12:38:22    166s] (I)       blocked tracks on layer7 : = 0 / 50250 (0.00%)
[05/02 12:38:22    166s] (I)       blocked tracks on layer8 : = 0 / 17925 (0.00%)
[05/02 12:38:22    166s] (I)       After initializing earlyGlobalRoute syMemory usage = 1252.2 MB
[05/02 12:38:22    166s] (I)       Finished Loading and Dumping File ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1252.18 MB )
[05/02 12:38:22    166s] (I)       Started Global Routing ( Curr Mem: 1250.84 MB )
[05/02 12:38:22    166s] (I)       ============= Initialization =============
[05/02 12:38:22    166s] (I)       totalPins=10049  totalGlobalPin=9388 (93.42%)
[05/02 12:38:22    166s] (I)       Started Build MST ( Curr Mem: 1250.84 MB )
[05/02 12:38:22    166s] (I)       Generate topology with single threads
[05/02 12:38:22    166s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1250.84 MB )
[05/02 12:38:22    166s] (I)       total 2D Cap : 297422 = (148770 H, 148652 V)
[05/02 12:38:22    166s] [NR-eGR] Layer group 1: route 3254 net(s) in layer range [2, 8]
[05/02 12:38:22    166s] (I)       ============  Phase 1a Route ============
[05/02 12:38:22    166s] (I)       Started Phase 1a ( Curr Mem: 1250.94 MB )
[05/02 12:38:22    166s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1250.94 MB )
[05/02 12:38:22    166s] (I)       Usage: 18433 = (8496 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:22    166s] (I)       
[05/02 12:38:22    166s] (I)       ============  Phase 1b Route ============
[05/02 12:38:22    166s] (I)       Usage: 18433 = (8496 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:22    166s] (I)       
[05/02 12:38:22    166s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.801777e+04um
[05/02 12:38:22    166s] (I)       ============  Phase 1c Route ============
[05/02 12:38:22    166s] (I)       Usage: 18433 = (8496 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:22    166s] (I)       
[05/02 12:38:22    166s] (I)       ============  Phase 1d Route ============
[05/02 12:38:22    166s] (I)       Usage: 18433 = (8496 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:22    166s] (I)       
[05/02 12:38:22    166s] (I)       ============  Phase 1e Route ============
[05/02 12:38:22    166s] (I)       Started Phase 1e ( Curr Mem: 1250.94 MB )
[05/02 12:38:22    166s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1250.94 MB )
[05/02 12:38:22    166s] (I)       Usage: 18433 = (8496 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:22    166s] (I)       
[05/02 12:38:22    166s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.801777e+04um
[05/02 12:38:22    166s] [NR-eGR] 
[05/02 12:38:22    166s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1251.21 MB )
[05/02 12:38:22    166s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:22    166s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1251.21 MB )
[05/02 12:38:22    166s] (I)       ============  Phase 1l Route ============
[05/02 12:38:22    166s] (I)       
[05/02 12:38:22    166s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/02 12:38:22    166s] [NR-eGR]                        OverCon            
[05/02 12:38:22    166s] [NR-eGR]                         #Gcell     %Gcell
[05/02 12:38:22    166s] [NR-eGR]       Layer                (1)    OverCon 
[05/02 12:38:22    166s] [NR-eGR] ----------------------------------------------
[05/02 12:38:22    166s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:22    166s] [NR-eGR]  METAL2  (2)         2( 0.04%)   ( 0.04%) 
[05/02 12:38:22    166s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:22    166s] [NR-eGR]  METAL4  (4)         2( 0.04%)   ( 0.04%) 
[05/02 12:38:22    166s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:22    166s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:22    166s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:22    166s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:22    166s] [NR-eGR] ----------------------------------------------
[05/02 12:38:22    166s] [NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[05/02 12:38:22    166s] [NR-eGR] 
[05/02 12:38:22    166s] (I)       Finished Global Routing ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1251.21 MB )
[05/02 12:38:22    166s] (I)       total 2D Cap : 297618 = (148832 H, 148786 V)
[05/02 12:38:22    166s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:38:22    166s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/02 12:38:22    166s] (I)       ============= track Assignment ============
[05/02 12:38:22    166s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1251.30 MB )
[05/02 12:38:22    166s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1251.07 MB )
[05/02 12:38:22    166s] (I)       Started Greedy Track Assignment ( Curr Mem: 1251.07 MB )
[05/02 12:38:22    166s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/02 12:38:22    166s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1251.15 MB )
[05/02 12:38:22    166s] (I)       Run Multi-thread track assignment
[05/02 12:38:22    166s] (I)       Finished Greedy Track Assignment ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1251.15 MB )
[05/02 12:38:22    166s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:22    166s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 10320
[05/02 12:38:22    166s] [NR-eGR] METAL2  (2V) length: 2.869887e+04um, number of vias: 13987
[05/02 12:38:22    166s] [NR-eGR] METAL3  (3H) length: 3.294630e+04um, number of vias: 1402
[05/02 12:38:22    166s] [NR-eGR] METAL4  (4V) length: 1.158096e+04um, number of vias: 136
[05/02 12:38:22    166s] [NR-eGR] METAL5  (5H) length: 1.769090e+03um, number of vias: 29
[05/02 12:38:22    166s] [NR-eGR] METAL6  (6V) length: 6.959750e+02um, number of vias: 0
[05/02 12:38:22    166s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:22    166s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:22    166s] [NR-eGR] Total length: 7.569119e+04um, number of vias: 25874
[05/02 12:38:22    166s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:22    166s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/02 12:38:22    166s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:22    166s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 1250.61 MB )
[05/02 12:38:22    166s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:22    166s]     Routing using NR in eGR->NR Step done.
[05/02 12:38:22    166s] Net route status summary:
[05/02 12:38:22    166s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=8, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:22    166s]   Non-clock:  3267 (unrouted=13, trialRouted=3254, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=13, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s] CCOPT: Done with clock implementation routing.
[05/02 12:38:22    166s] 
[05/02 12:38:22    166s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.8 real=0:00:05.8)
[05/02 12:38:22    166s]   Clock implementation routing done.
[05/02 12:38:22    166s]   Leaving CCOpt scope - extractRC...
[05/02 12:38:22    166s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[05/02 12:38:22    166s] Extraction called for design 'IOTDF' of instances=2854 and nets=3275 using extraction engine 'preRoute' .
[05/02 12:38:22    166s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:38:22    166s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:38:22    166s] PreRoute RC Extraction called for design IOTDF.
[05/02 12:38:22    166s] RC Extraction called in multi-corner(1) mode.
[05/02 12:38:22    166s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:38:22    166s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:38:22    166s] RCMode: PreRoute
[05/02 12:38:22    166s]       RC Corner Indexes            0   
[05/02 12:38:22    166s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:38:22    166s] Resistance Scaling Factor    : 1.00000 
[05/02 12:38:22    166s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:38:22    166s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:38:22    166s] Shrink Factor                : 1.00000
[05/02 12:38:22    166s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:38:22    166s] LayerId::1 widthSet size::1
[05/02 12:38:22    166s] LayerId::2 widthSet size::1
[05/02 12:38:22    166s] LayerId::3 widthSet size::1
[05/02 12:38:22    166s] LayerId::4 widthSet size::1
[05/02 12:38:22    166s] LayerId::5 widthSet size::1
[05/02 12:38:22    166s] LayerId::6 widthSet size::1
[05/02 12:38:22    166s] LayerId::7 widthSet size::1
[05/02 12:38:22    166s] LayerId::8 widthSet size::1
[05/02 12:38:22    166s] Updating RC grid for preRoute extraction ...
[05/02 12:38:22    166s] Initializing multi-corner resistance tables ...
[05/02 12:38:22    166s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1250.605M)
[05/02 12:38:22    166s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[05/02 12:38:22    166s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:22    166s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[05/02 12:38:22    166s] End AAE Lib Interpolated Model. (MEM=1250.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:22    166s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:22    166s]   Clock DAG stats after routing clock trees:
[05/02 12:38:22    166s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:22    166s]     cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:22    166s]     cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:22    166s]     sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:22    166s]     wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.426pF, total=0.533pF
[05/02 12:38:22    166s]     wire lengths     : top=0.000um, trunk=912.160um, leaf=3590.790um, total=4502.950um
[05/02 12:38:22    166s]     hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:22    166s]   Clock DAG net violations after routing clock trees: none
[05/02 12:38:22    166s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[05/02 12:38:22    166s]     Trunk : target=0.234ns count=4 avg=0.152ns sd=0.100ns min=0.005ns max=0.222ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:22    166s]     Leaf  : target=0.234ns count=4 avg=0.176ns sd=0.005ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:22    166s]   Clock DAG library cell distribution after routing clock trees {count}:
[05/02 12:38:22    166s]      Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[05/02 12:38:22    166s]   Primary reporting skew groups after routing clock trees:
[05/02 12:38:22    166s]     skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:22    166s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:22    166s]       max path sink: input_data_reg[8][1]/CK
[05/02 12:38:22    166s]   Skew group summary after routing clock trees:
[05/02 12:38:22    166s]     skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:22    166s]   CCOpt::Phase::Routing done. (took cpu=0:00:05.8 real=0:00:05.8)
[05/02 12:38:22    166s]   CCOpt::Phase::PostConditioning...
[05/02 12:38:22    166s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[05/02 12:38:23    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:1298.3M
[05/02 12:38:23    166s] #spOpts: mergeVia=F 
[05/02 12:38:23    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1298.3M
[05/02 12:38:23    166s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1298.3M
[05/02 12:38:23    166s] Core basic site is TSM13SITE
[05/02 12:38:23    166s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:38:23    166s] SiteArray: use 118,784 bytes
[05/02 12:38:23    166s] SiteArray: current memory after site array memory allocation 1298.4M
[05/02 12:38:23    166s] SiteArray: FP blocked sites are writable
[05/02 12:38:23    166s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:38:23    166s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1298.4M
[05/02 12:38:23    166s] Process 183 wires and vias for routing blockage and capacity analysis
[05/02 12:38:23    166s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1298.4M
[05/02 12:38:23    166s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.054, MEM:1298.4M
[05/02 12:38:23    166s] OPERPROF:     Starting CMU at level 3, MEM:1298.4M
[05/02 12:38:23    166s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1298.4M
[05/02 12:38:23    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:1298.4M
[05/02 12:38:23    166s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1298.4MB).
[05/02 12:38:23    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1298.4M
[05/02 12:38:23    166s]   Removing CTS place status from clock tree and sinks.
[05/02 12:38:23    166s] Removed CTS place status from 7 clock cells (out of 9 ) and 0 clock sinks (out of 0 ).
[05/02 12:38:23    166s]   Switching to inst based legalization.
[05/02 12:38:23    166s]   PostConditioning...
[05/02 12:38:23    166s]     PostConditioning active optimizations:
[05/02 12:38:23    166s]      - DRV fixing with cell sizing and buffering
[05/02 12:38:23    166s]      - Skew fixing with cell sizing
[05/02 12:38:23    166s]     
[05/02 12:38:23    166s]     Currently running CTS, using active skew data
[05/02 12:38:23    166s]     Reset bufferability constraints...
[05/02 12:38:23    166s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[05/02 12:38:23    166s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:23    166s]     Upsizing to fix DRVs...
[05/02 12:38:23    166s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[05/02 12:38:23    166s]     CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/02 12:38:23    166s]     
[05/02 12:38:23    166s]     PRO Statistics: Fix DRVs (initial upsizing):
[05/02 12:38:23    166s]     ============================================
[05/02 12:38:23    166s]     
[05/02 12:38:23    166s]     Cell changes by Net Type:
[05/02 12:38:23    166s]     
[05/02 12:38:23    166s]     -------------------------------------------------------------------------------------------------
[05/02 12:38:23    166s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/02 12:38:23    166s]     -------------------------------------------------------------------------------------------------
[05/02 12:38:23    166s]     top                0            0           0            0                    0                0
[05/02 12:38:23    166s]     trunk              0            0           0            0                    0                0
[05/02 12:38:23    166s]     leaf               0            0           0            0                    0                0
[05/02 12:38:23    166s]     -------------------------------------------------------------------------------------------------
[05/02 12:38:23    166s]     Total              0            0           0            0                    0                0
[05/02 12:38:23    166s]     -------------------------------------------------------------------------------------------------
[05/02 12:38:23    166s]     
[05/02 12:38:23    166s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/02 12:38:23    166s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/02 12:38:23    166s]     
[05/02 12:38:23    166s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[05/02 12:38:23    166s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:23    166s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:23    166s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:23    166s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:23    166s]       wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.426pF, total=0.533pF
[05/02 12:38:23    166s]       wire lengths     : top=0.000um, trunk=912.160um, leaf=3590.790um, total=4502.950um
[05/02 12:38:23    166s]       hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:23    166s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[05/02 12:38:23    166s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[05/02 12:38:23    166s]       Trunk : target=0.234ns count=4 avg=0.152ns sd=0.100ns min=0.005ns max=0.222ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:23    166s]       Leaf  : target=0.234ns count=4 avg=0.176ns sd=0.005ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:23    166s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[05/02 12:38:23    166s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[05/02 12:38:23    167s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[05/02 12:38:23    167s]       skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:23    167s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:23    167s]       max path sink: input_data_reg[8][1]/CK
[05/02 12:38:23    167s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[05/02 12:38:23    167s]       skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:23    167s]     Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:23    167s]     Recomputing CTS skew targets...
[05/02 12:38:23    167s]     Resolving skew group constraints...
[05/02 12:38:23    167s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
[05/02 12:38:23    167s]     Resolving skew group constraints done.
[05/02 12:38:23    167s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:23    167s]     Fixing DRVs...
[05/02 12:38:23    167s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/02 12:38:23    167s]     CCOpt-PostConditioning: considered: 8, tested: 8, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[05/02 12:38:23    167s]     
[05/02 12:38:23    167s]     PRO Statistics: Fix DRVs (cell sizing):
[05/02 12:38:23    167s]     =======================================
[05/02 12:38:23    167s]     
[05/02 12:38:23    167s]     Cell changes by Net Type:
[05/02 12:38:23    167s]     
[05/02 12:38:23    167s]     -------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/02 12:38:23    167s]     -------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]     top                0            0           0            0                    0                0
[05/02 12:38:23    167s]     trunk              0            0           0            0                    0                0
[05/02 12:38:23    167s]     leaf               0            0           0            0                    0                0
[05/02 12:38:23    167s]     -------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]     Total              0            0           0            0                    0                0
[05/02 12:38:23    167s]     -------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]     
[05/02 12:38:23    167s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/02 12:38:23    167s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/02 12:38:23    167s]     
[05/02 12:38:23    167s]     Clock DAG stats PostConditioning after DRV fixing:
[05/02 12:38:23    167s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:23    167s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:23    167s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:23    167s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:23    167s]       wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.426pF, total=0.533pF
[05/02 12:38:23    167s]       wire lengths     : top=0.000um, trunk=912.160um, leaf=3590.790um, total=4502.950um
[05/02 12:38:23    167s]       hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:23    167s]     Clock DAG net violations PostConditioning after DRV fixing: none
[05/02 12:38:23    167s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[05/02 12:38:23    167s]       Trunk : target=0.234ns count=4 avg=0.152ns sd=0.100ns min=0.005ns max=0.222ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:23    167s]       Leaf  : target=0.234ns count=4 avg=0.176ns sd=0.005ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:23    167s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[05/02 12:38:23    167s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[05/02 12:38:23    167s]     Primary reporting skew groups PostConditioning after DRV fixing:
[05/02 12:38:23    167s]       skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:23    167s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:23    167s]       max path sink: input_data_reg[8][1]/CK
[05/02 12:38:23    167s]     Skew group summary PostConditioning after DRV fixing:
[05/02 12:38:23    167s]       skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:23    167s]     Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:23    167s]     Buffering to fix DRVs...
[05/02 12:38:23    167s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[05/02 12:38:23    167s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[05/02 12:38:23    167s]     Inserted 0 buffers and inverters.
[05/02 12:38:23    167s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[05/02 12:38:23    167s]     CCOpt-PostConditioning: nets considered: 8, nets tested: 8, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[05/02 12:38:23    167s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[05/02 12:38:23    167s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:23    167s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:23    167s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:23    167s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:23    167s]       wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.426pF, total=0.533pF
[05/02 12:38:23    167s]       wire lengths     : top=0.000um, trunk=912.160um, leaf=3590.790um, total=4502.950um
[05/02 12:38:23    167s]       hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:23    167s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[05/02 12:38:23    167s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[05/02 12:38:23    167s]       Trunk : target=0.234ns count=4 avg=0.152ns sd=0.100ns min=0.005ns max=0.222ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:23    167s]       Leaf  : target=0.234ns count=4 avg=0.176ns sd=0.005ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:23    167s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[05/02 12:38:23    167s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[05/02 12:38:23    167s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[05/02 12:38:23    167s]       skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:23    167s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:23    167s]       max path sink: input_data_reg[8][1]/CK
[05/02 12:38:23    167s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[05/02 12:38:23    167s]       skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:23    167s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] Slew Diagnostics: After DRV fixing
[05/02 12:38:23    167s] ==================================
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] Global Causes:
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] -----
[05/02 12:38:23    167s] Cause
[05/02 12:38:23    167s] -----
[05/02 12:38:23    167s]   (empty table)
[05/02 12:38:23    167s] -----
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] Top 5 overslews:
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] ---------------------------------
[05/02 12:38:23    167s] Overslew    Causes    Driving Pin
[05/02 12:38:23    167s] ---------------------------------
[05/02 12:38:23    167s]   (empty table)
[05/02 12:38:23    167s] ---------------------------------
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] -------------------
[05/02 12:38:23    167s] Cause    Occurences
[05/02 12:38:23    167s] -------------------
[05/02 12:38:23    167s]   (empty table)
[05/02 12:38:23    167s] -------------------
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] Violation diagnostics counts from the 0 nodes that have violations:
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] -------------------
[05/02 12:38:23    167s] Cause    Occurences
[05/02 12:38:23    167s] -------------------
[05/02 12:38:23    167s]   (empty table)
[05/02 12:38:23    167s] -------------------
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s]     Fixing Skew by cell sizing...
[05/02 12:38:23    167s] Path optimization required 0 stage delay updates 
[05/02 12:38:23    167s]     Resized 0 clock insts to decrease delay.
[05/02 12:38:23    167s] Fixing short paths with downsize only
[05/02 12:38:23    167s] Path optimization required 0 stage delay updates 
[05/02 12:38:23    167s]     Resized 0 clock insts to increase delay.
[05/02 12:38:23    167s]     
[05/02 12:38:23    167s]     PRO Statistics: Fix Skew (cell sizing):
[05/02 12:38:23    167s]     =======================================
[05/02 12:38:23    167s]     
[05/02 12:38:23    167s]     Cell changes by Net Type:
[05/02 12:38:23    167s]     
[05/02 12:38:23    167s]     -------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[05/02 12:38:23    167s]     -------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]     top                0            0           0            0                    0                0
[05/02 12:38:23    167s]     trunk              0            0           0            0                    0                0
[05/02 12:38:23    167s]     leaf               0            0           0            0                    0                0
[05/02 12:38:23    167s]     -------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]     Total              0            0           0            0                    0                0
[05/02 12:38:23    167s]     -------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]     
[05/02 12:38:23    167s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[05/02 12:38:23    167s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[05/02 12:38:23    167s]     
[05/02 12:38:23    167s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[05/02 12:38:23    167s]       cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:23    167s]       cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:23    167s]       cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:23    167s]       sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:23    167s]       wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.426pF, total=0.533pF
[05/02 12:38:23    167s]       wire lengths     : top=0.000um, trunk=912.160um, leaf=3590.790um, total=4502.950um
[05/02 12:38:23    167s]       hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:23    167s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[05/02 12:38:23    167s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[05/02 12:38:23    167s]       Trunk : target=0.234ns count=4 avg=0.152ns sd=0.100ns min=0.005ns max=0.222ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:23    167s]       Leaf  : target=0.234ns count=4 avg=0.176ns sd=0.005ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:23    167s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[05/02 12:38:23    167s]        Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[05/02 12:38:23    167s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[05/02 12:38:23    167s]       skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:23    167s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:23    167s]       max path sink: input_data_reg[8][1]/CK
[05/02 12:38:23    167s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[05/02 12:38:23    167s]       skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:23    167s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:23    167s]     Reconnecting optimized routes...
[05/02 12:38:23    167s]     Reset timing graph...
[05/02 12:38:23    167s] Ignoring AAE DB Resetting ...
[05/02 12:38:23    167s]     Reset timing graph done.
[05/02 12:38:23    167s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:23    167s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[05/02 12:38:23    167s]     Set dirty flag on 0 insts, 0 nets
[05/02 12:38:23    167s]   PostConditioning done.
[05/02 12:38:23    167s] Net route status summary:
[05/02 12:38:23    167s]   Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=8, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:23    167s]   Non-clock:  3267 (unrouted=13, trialRouted=3254, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=13, (crossesIlmBoundary AND tooFewTerms=0)])
[05/02 12:38:23    167s]   Update timing and DAG stats after post-conditioning...
[05/02 12:38:23    167s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:23    167s]   Clock tree timing engine global stage delay update for DC_max:setup.late...
[05/02 12:38:23    167s] End AAE Lib Interpolated Model. (MEM=1251.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:23    167s]   Clock tree timing engine global stage delay update for DC_max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:23    167s]   Clock DAG stats after post-conditioning:
[05/02 12:38:23    167s]     cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:23    167s]     cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:23    167s]     cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:23    167s]     sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:23    167s]     wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.426pF, total=0.533pF
[05/02 12:38:23    167s]     wire lengths     : top=0.000um, trunk=912.160um, leaf=3590.790um, total=4502.950um
[05/02 12:38:23    167s]     hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:23    167s]   Clock DAG net violations after post-conditioning: none
[05/02 12:38:23    167s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[05/02 12:38:23    167s]     Trunk : target=0.234ns count=4 avg=0.152ns sd=0.100ns min=0.005ns max=0.222ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:23    167s]     Leaf  : target=0.234ns count=4 avg=0.176ns sd=0.005ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:23    167s]   Clock DAG library cell distribution after post-conditioning {count}:
[05/02 12:38:23    167s]      Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[05/02 12:38:23    167s]   Primary reporting skew groups after post-conditioning:
[05/02 12:38:23    167s]     skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:23    167s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:23    167s]       max path sink: input_data_reg[8][1]/CK
[05/02 12:38:23    167s]   Skew group summary after post-conditioning:
[05/02 12:38:23    167s]     skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:23    167s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.3)
[05/02 12:38:23    167s]   Setting CTS place status to fixed for clock tree and sinks.
[05/02 12:38:23    167s] numClockCells = 9, numClockCellsFixed = 9, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[05/02 12:38:23    167s]   Post-balance tidy up or trial balance steps...
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   Clock DAG stats at end of CTS:
[05/02 12:38:23    167s]   ==============================
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   -------------------------------------------------------------
[05/02 12:38:23    167s]   Cell type                     Count    Area       Capacitance
[05/02 12:38:23    167s]   -------------------------------------------------------------
[05/02 12:38:23    167s]   Buffers                         7      125.608       0.056
[05/02 12:38:23    167s]   Inverters                       0        0.000       0.000
[05/02 12:38:23    167s]   Integrated Clock Gates          0        0.000       0.000
[05/02 12:38:23    167s]   Non-Integrated Clock Gates      0        0.000       0.000
[05/02 12:38:23    167s]   Clock Logic                     0        0.000       0.000
[05/02 12:38:23    167s]   All                             7      125.608       0.056
[05/02 12:38:23    167s]   -------------------------------------------------------------
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   Clock DAG wire lengths at end of CTS:
[05/02 12:38:23    167s]   =====================================
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   --------------------
[05/02 12:38:23    167s]   Type     Wire Length
[05/02 12:38:23    167s]   --------------------
[05/02 12:38:23    167s]   Top          0.000
[05/02 12:38:23    167s]   Trunk      912.160
[05/02 12:38:23    167s]   Leaf      3590.790
[05/02 12:38:23    167s]   Total     4502.950
[05/02 12:38:23    167s]   --------------------
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   Clock DAG hp wire lengths at end of CTS:
[05/02 12:38:23    167s]   ========================================
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   -----------------------
[05/02 12:38:23    167s]   Type     hp Wire Length
[05/02 12:38:23    167s]   -----------------------
[05/02 12:38:23    167s]   Top            0.000
[05/02 12:38:23    167s]   Trunk        684.470
[05/02 12:38:23    167s]   Leaf         920.310
[05/02 12:38:23    167s]   Total       1604.780
[05/02 12:38:23    167s]   -----------------------
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   Clock DAG capacitances at end of CTS:
[05/02 12:38:23    167s]   =====================================
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   --------------------------------
[05/02 12:38:23    167s]   Type     Gate     Wire     Total
[05/02 12:38:23    167s]   --------------------------------
[05/02 12:38:23    167s]   Top      0.000    0.000    0.000
[05/02 12:38:23    167s]   Trunk    0.056    0.107    0.164
[05/02 12:38:23    167s]   Leaf     0.484    0.426    0.910
[05/02 12:38:23    167s]   Total    0.540    0.533    1.073
[05/02 12:38:23    167s]   --------------------------------
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   Clock DAG sink capacitances at end of CTS:
[05/02 12:38:23    167s]   ==========================================
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   --------------------------------------------------------
[05/02 12:38:23    167s]   Count    Total    Average    Std. Dev.    Min      Max
[05/02 12:38:23    167s]   --------------------------------------------------------
[05/02 12:38:23    167s]    400     0.484     0.001       0.000      0.001    0.001
[05/02 12:38:23    167s]   --------------------------------------------------------
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   Clock DAG net violations at end of CTS:
[05/02 12:38:23    167s]   =======================================
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   None
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   Clock DAG primary half-corner transition distribution at end of CTS:
[05/02 12:38:23    167s]   ====================================================================
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[05/02 12:38:23    167s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]   Trunk       0.234       4       0.152       0.100      0.005    0.222    {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}         -
[05/02 12:38:23    167s]   Leaf        0.234       4       0.176       0.005      0.173    0.182    {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}         -
[05/02 12:38:23    167s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   Clock DAG library cell distribution at end of CTS:
[05/02 12:38:23    167s]   ==================================================
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   ------------------------------------------
[05/02 12:38:23    167s]   Name         Type      Inst     Inst Area 
[05/02 12:38:23    167s]                          Count    (um^2)
[05/02 12:38:23    167s]   ------------------------------------------
[05/02 12:38:23    167s]   CLKBUFX12    buffer      4       101.844
[05/02 12:38:23    167s]   CLKBUFX6     buffer      1        10.184
[05/02 12:38:23    167s]   CLKBUFX3     buffer      1         6.790
[05/02 12:38:23    167s]   CLKBUFX2     buffer      1         6.790
[05/02 12:38:23    167s]   ------------------------------------------
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   Primary reporting skew groups summary at end of CTS:
[05/02 12:38:23    167s]   ====================================================
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]   Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/02 12:38:23    167s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]   DC_max:setup.late    clk/func_mode    0.884     0.896     0.011       0.141         0.013           0.006           0.890        0.002     100% {0.884, 0.896}
[05/02 12:38:23    167s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   Skew group summary at end of CTS:
[05/02 12:38:23    167s]   =================================
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]   Half-corner          Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[05/02 12:38:23    167s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]   DC_max:setup.late    clk/func_mode    0.884     0.896     0.011       0.141         0.013           0.006           0.890        0.002     100% {0.884, 0.896}
[05/02 12:38:23    167s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   Found a total of 0 clock tree pins with a slew violation.
[05/02 12:38:23    167s]   
[05/02 12:38:23    167s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[05/02 12:38:23    167s] Synthesizing clock trees done.
[05/02 12:38:23    167s] Tidy Up And Update Timing...
[05/02 12:38:23    167s] External - Set all clocks to propagated mode...
[05/02 12:38:23    167s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[05/02 12:38:23    167s]  * CCOpt property update_io_latency is false
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] Setting all clocks to propagated mode.
[05/02 12:38:23    167s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:23    167s] Clock DAG stats after update timingGraph:
[05/02 12:38:23    167s]   cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
[05/02 12:38:23    167s]   cell areas       : b=125.608um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=125.608um^2
[05/02 12:38:23    167s]   cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
[05/02 12:38:23    167s]   sink capacitance : count=400, total=0.484pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[05/02 12:38:23    167s]   wire capacitance : top=0.000pF, trunk=0.107pF, leaf=0.426pF, total=0.533pF
[05/02 12:38:23    167s]   wire lengths     : top=0.000um, trunk=912.160um, leaf=3590.790um, total=4502.950um
[05/02 12:38:23    167s]   hp wire lengths  : top=0.000um, trunk=684.470um, leaf=920.310um, total=1604.780um
[05/02 12:38:23    167s] Clock DAG net violations after update timingGraph: none
[05/02 12:38:23    167s] Clock DAG primary half-corner transition distribution after update timingGraph:
[05/02 12:38:23    167s]   Trunk : target=0.234ns count=4 avg=0.152ns sd=0.100ns min=0.005ns max=0.222ns {1 <= 0.140ns, 1 <= 0.187ns, 1 <= 0.211ns, 1 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:23    167s]   Leaf  : target=0.234ns count=4 avg=0.176ns sd=0.005ns min=0.173ns max=0.182ns {0 <= 0.140ns, 4 <= 0.187ns, 0 <= 0.211ns, 0 <= 0.222ns, 0 <= 0.234ns}
[05/02 12:38:23    167s] Clock DAG library cell distribution after update timingGraph {count}:
[05/02 12:38:23    167s]    Bufs: CLKBUFX12: 4 CLKBUFX6: 1 CLKBUFX3: 1 CLKBUFX2: 1 
[05/02 12:38:23    167s] Primary reporting skew groups after update timingGraph:
[05/02 12:38:23    167s]   skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:23    167s]       min path sink: cnt_reg[1]/CK
[05/02 12:38:23    167s]       max path sink: input_data_reg[8][1]/CK
[05/02 12:38:23    167s] Skew group summary after update timingGraph:
[05/02 12:38:23    167s]   skew_group clk/func_mode: insertion delay [min=0.884, max=0.896, avg=0.890, sd=0.002], skew [0.011 vs 0.141], 100% {0.884, 0.896} (wid=0.020 ws=0.013) (gid=0.880 gs=0.004)
[05/02 12:38:23    167s] Logging CTS constraint violations...
[05/02 12:38:23    167s]   No violations found.
[05/02 12:38:23    167s] Logging CTS constraint violations done.
[05/02 12:38:23    167s] Tidy Up And Update Timing done. (took cpu=0:00:00.1 real=0:00:00.1)
[05/02 12:38:23    167s] Runtime done. (took cpu=0:00:15.3 real=0:00:15.3)
[05/02 12:38:23    167s] Runtime Report Coverage % = 99.3
[05/02 12:38:23    167s] Runtime Summary
[05/02 12:38:23    167s] ===============
[05/02 12:38:23    167s] Clock Runtime:  (52%) Core CTS           7.92 (Init 4.54, Construction 1.18, Implementation 1.48, eGRPC 0.34, PostConditioning 0.26, Other 0.12)
[05/02 12:38:23    167s] Clock Runtime:  (43%) CTS services       6.59 (RefinePlace 0.53, EarlyGlobalClock 0.52, NanoRoute 5.47, ExtractRC 0.08, TimingAnalysis 0.00)
[05/02 12:38:23    167s] Clock Runtime:   (4%) Other CTS          0.65 (Init 0.18, CongRepair/EGR-DP 0.35, TimingUpdate 0.12, Other 0.00)
[05/02 12:38:23    167s] Clock Runtime: (100%) Total             15.17
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] Runtime Summary:
[05/02 12:38:23    167s] ================
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] ------------------------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s] wall   % time  children  called  name
[05/02 12:38:23    167s] ------------------------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s] 15.27  100.00   15.27      0       
[05/02 12:38:23    167s] 15.27  100.00   15.17      1     Runtime
[05/02 12:38:23    167s]  2.35   15.37    2.35      1     CCOpt::Phase::Initialization
[05/02 12:38:23    167s]  2.35   15.37    2.35      1       Check Prerequisites
[05/02 12:38:23    167s]  0.04    0.25    0.00      1         Leaving CCOpt scope - CheckPlace
[05/02 12:38:23    167s]  2.31   15.11    0.00      1         Validating CTS configuration
[05/02 12:38:23    167s]  0.00    0.00    0.00      1           Checking module port directions
[05/02 12:38:23    167s]  0.00    0.02    0.00      1           Clock tree timing engine global stage delay update for DC_max:setup.late
[05/02 12:38:23    167s]  0.00    0.00    0.00      1         External - Set all clocks to propagated mode
[05/02 12:38:23    167s]  2.29   15.02    2.16      1     CCOpt::Phase::PreparingToBalance
[05/02 12:38:23    167s]  0.00    0.01    0.00      1       Leaving CCOpt scope - Initializing power interface
[05/02 12:38:23    167s]  0.15    0.95    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[05/02 12:38:23    167s]  0.11    0.74    0.00      1       Legalization setup
[05/02 12:38:23    167s]  1.90   12.43    0.00      1       Validating CTS configuration
[05/02 12:38:23    167s]  0.00    0.00    0.00      1         Checking module port directions
[05/02 12:38:23    167s]  0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[05/02 12:38:23    167s]  0.08    0.55    0.00      1     Preparing To Balance
[05/02 12:38:23    167s]  1.98   12.98    1.98      1     CCOpt::Phase::Construction
[05/02 12:38:23    167s]  1.19    7.81    1.19      1       Stage::Clustering
[05/02 12:38:23    167s]  0.64    4.20    0.62      1         Clustering
[05/02 12:38:23    167s]  0.00    0.00    0.00      1           Initialize for clustering
[05/02 12:38:23    167s]  0.22    1.42    0.00      1           Bottom-up phase
[05/02 12:38:23    167s]  0.40    2.62    0.32      1           Legalizing clock trees
[05/02 12:38:23    167s]  0.30    1.97    0.00      1             Leaving CCOpt scope - ClockRefiner
[05/02 12:38:23    167s]  0.02    0.11    0.00      1             Clock tree timing engine global stage delay update for DC_max:setup.late
[05/02 12:38:23    167s]  0.55    3.59    0.52      1         CongRepair After Initial Clustering
[05/02 12:38:23    167s]  0.48    3.14    0.35      1           Leaving CCOpt scope - Early Global Route
[05/02 12:38:23    167s]  0.13    0.86    0.00      1             Early Global Route - eGR->NR step
[05/02 12:38:23    167s]  0.22    1.43    0.00      1             Congestion Repair
[05/02 12:38:23    167s]  0.03    0.17    0.00      1           Leaving CCOpt scope - extractRC
[05/02 12:38:23    167s]  0.02    0.11    0.00      1           Clock tree timing engine global stage delay update for DC_max:setup.late
[05/02 12:38:23    167s]  0.03    0.19    0.03      1       Stage::DRV Fixing
[05/02 12:38:23    167s]  0.01    0.07    0.00      1         Fixing clock tree slew time and max cap violations
[05/02 12:38:23    167s]  0.02    0.11    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[05/02 12:38:23    167s]  0.76    4.98    0.76      1       Stage::Insertion Delay Reduction
[05/02 12:38:23    167s]  0.23    1.52    0.00      1         Removing unnecessary root buffering
[05/02 12:38:23    167s]  0.01    0.05    0.00      1         Removing unconstrained drivers
[05/02 12:38:23    167s]  0.08    0.53    0.00      1         Reducing insertion delay 1
[05/02 12:38:23    167s]  0.01    0.05    0.00      1         Removing longest path buffering
[05/02 12:38:23    167s]  0.43    2.82    0.00      1         Reducing insertion delay 2
[05/02 12:38:23    167s]  1.56   10.22    1.56      1     CCOpt::Phase::Implementation
[05/02 12:38:23    167s]  0.09    0.56    0.08      1       Stage::Reducing Power
[05/02 12:38:23    167s]  0.01    0.05    0.00      1         Improving clock tree routing
[05/02 12:38:23    167s]  0.06    0.41    0.00      1         Reducing clock tree power 1
[05/02 12:38:23    167s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/02 12:38:23    167s]  0.01    0.10    0.00      1         Reducing clock tree power 2
[05/02 12:38:23    167s]  0.72    4.69    0.70      1       Stage::Balancing
[05/02 12:38:23    167s]  0.62    4.03    0.61      1         Approximately balancing fragments step
[05/02 12:38:23    167s]  0.05    0.35    0.00      1           Resolve constraints - Approximately balancing fragments
[05/02 12:38:23    167s]  0.02    0.14    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[05/02 12:38:23    167s]  0.01    0.06    0.00      1           Moving gates to improve sub-tree skew
[05/02 12:38:23    167s]  0.04    0.24    0.00      1           Approximately balancing fragments bottom up
[05/02 12:38:23    167s]  0.49    3.19    0.00      1           Approximately balancing fragments, wire and cell delays
[05/02 12:38:23    167s]  0.01    0.09    0.00      1         Improving fragments clock skew
[05/02 12:38:23    167s]  0.05    0.33    0.04      1         Approximately balancing step
[05/02 12:38:23    167s]  0.03    0.21    0.00      1           Resolve constraints - Approximately balancing
[05/02 12:38:23    167s]  0.01    0.06    0.00      1           Approximately balancing, wire and cell delays
[05/02 12:38:23    167s]  0.01    0.06    0.00      1         Fixing clock tree overload
[05/02 12:38:23    167s]  0.02    0.10    0.00      1         Approximately balancing paths
[05/02 12:38:23    167s]  0.62    4.03    0.61      1       Stage::Polishing
[05/02 12:38:23    167s]  0.03    0.19    0.01      1         Merging balancing drivers for power
[05/02 12:38:23    167s]  0.01    0.09    0.00      1           Clock tree timing engine global stage delay update for DC_max:setup.late
[05/02 12:38:23    167s]  0.02    0.11    0.00      1         Improving clock skew
[05/02 12:38:23    167s]  0.06    0.39    0.00      1         Reducing clock tree power 3
[05/02 12:38:23    167s]  0.00    0.00    0.00      1           Legalizing clock trees
[05/02 12:38:23    167s]  0.02    0.10    0.00      1         Improving insertion delay
[05/02 12:38:23    167s]  0.49    3.24    0.46      1         Wire Opt OverFix
[05/02 12:38:23    167s]  0.45    2.96    0.43      1           Wire Reduction extra effort
[05/02 12:38:23    167s]  0.01    0.03    0.00      1             Artificially removing short and long paths
[05/02 12:38:23    167s]  0.03    0.17    0.00      1             Global shorten wires A0
[05/02 12:38:23    167s]  0.22    1.42    0.00      2             Move For Wirelength - core
[05/02 12:38:23    167s]  0.03    0.17    0.00      1             Global shorten wires A1
[05/02 12:38:23    167s]  0.13    0.88    0.00      1             Global shorten wires B
[05/02 12:38:23    167s]  0.03    0.17    0.00      1             Move For Wirelength - branch
[05/02 12:38:23    167s]  0.01    0.07    0.01      1           Optimizing orientation
[05/02 12:38:23    167s]  0.01    0.07    0.00      1             FlipOpt
[05/02 12:38:23    167s]  0.14    0.93    0.08      1       Stage::Updating netlist
[05/02 12:38:23    167s]  0.08    0.53    0.00      1         Leaving CCOpt scope - ClockRefiner
[05/02 12:38:23    167s]  0.63    4.15    0.43      1     CCOpt::Phase::eGRPC
[05/02 12:38:23    167s]  0.14    0.91    0.13      1       Leaving CCOpt scope - Routing Tools
[05/02 12:38:23    167s]  0.13    0.83    0.00      1         Early Global Route - eGR->NR step
[05/02 12:38:23    167s]  0.02    0.16    0.00      1       Leaving CCOpt scope - extractRC
[05/02 12:38:23    167s]  0.02    0.10    0.02      1       Reset bufferability constraints
[05/02 12:38:23    167s]  0.02    0.10    0.00      1         Clock tree timing engine global stage delay update for DC_max:setup.late
[05/02 12:38:23    167s]  0.02    0.16    0.00      1       Moving buffers
[05/02 12:38:23    167s]  0.00    0.02    0.00      1         Violation analysis
[05/02 12:38:23    167s]  0.05    0.33    0.00      1       Initial Pass of Downsizing Clock Tree Cells
[05/02 12:38:23    167s]  0.00    0.02    0.00      1         Artificially removing long paths
[05/02 12:38:23    167s]  0.00    0.00    0.00      1         Reverting Artificially removing long paths
[05/02 12:38:23    167s]  0.02    0.16    0.00      1       Fixing DRVs
[05/02 12:38:23    167s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[05/02 12:38:23    167s]  0.01    0.04    0.00      1       Violation analysis
[05/02 12:38:23    167s]  0.14    0.95    0.00      1       Leaving CCOpt scope - ClockRefiner
[05/02 12:38:23    167s]  5.84   38.25    5.82      1     CCOpt::Phase::Routing
[05/02 12:38:23    167s]  5.77   37.79    5.73      1       Leaving CCOpt scope - Routing Tools
[05/02 12:38:23    167s]  0.13    0.83    0.00      1         Early Global Route - eGR->NR step
[05/02 12:38:23    167s]  5.47   35.83    0.00      1         NanoRoute
[05/02 12:38:23    167s]  0.13    0.88    0.00      1         Route Remaining Unrouted Nets
[05/02 12:38:23    167s]  0.03    0.17    0.00      1       Leaving CCOpt scope - extractRC
[05/02 12:38:23    167s]  0.02    0.12    0.00      1       Clock tree timing engine global stage delay update for DC_max:setup.late
[05/02 12:38:23    167s]  0.26    1.73    0.13      1     CCOpt::Phase::PostConditioning
[05/02 12:38:23    167s]  0.00    0.00    0.00      1       Reset bufferability constraints
[05/02 12:38:23    167s]  0.02    0.13    0.00      1       Upsizing to fix DRVs
[05/02 12:38:23    167s]  0.04    0.26    0.00      1       Recomputing CTS skew targets
[05/02 12:38:23    167s]  0.02    0.11    0.00      1       Fixing DRVs
[05/02 12:38:23    167s]  0.02    0.10    0.00      1       Buffering to fix DRVs
[05/02 12:38:23    167s]  0.02    0.11    0.00      1       Fixing Skew by cell sizing
[05/02 12:38:23    167s]  0.00    0.02    0.00      1       Reconnecting optimized routes
[05/02 12:38:23    167s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[05/02 12:38:23    167s]  0.02    0.12    0.00      1       Clock tree timing engine global stage delay update for DC_max:setup.late
[05/02 12:38:23    167s]  0.02    0.12    0.00      1     Post-balance tidy up or trial balance steps
[05/02 12:38:23    167s]  0.14    0.90    0.12      1     Tidy Up And Update Timing
[05/02 12:38:23    167s]  0.12    0.76    0.00      1       External - Set all clocks to propagated mode
[05/02 12:38:23    167s] ------------------------------------------------------------------------------------------------------------------
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/02 12:38:23    167s] Synthesizing clock trees with CCOpt done.
[05/02 12:38:23    167s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/02 12:38:23    167s] Type 'man IMPSP-9025' for more detail.
[05/02 12:38:23    167s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1023.0M, totSessionCpu=0:02:47 **
[05/02 12:38:23    167s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/02 12:38:23    167s] Need call spDPlaceInit before registerPrioInstLoc.
[05/02 12:38:23    167s] GigaOpt running with 1 threads.
[05/02 12:38:23    167s] Info: 1 threads available for lower-level modules during optimization.
[05/02 12:38:23    167s] OPERPROF: Starting DPlace-Init at level 1, MEM:1262.4M
[05/02 12:38:23    167s] #spOpts: mergeVia=F 
[05/02 12:38:23    167s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1262.4M
[05/02 12:38:23    167s] OPERPROF:     Starting CMU at level 3, MEM:1262.4M
[05/02 12:38:23    167s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1262.4M
[05/02 12:38:23    167s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:1262.4M
[05/02 12:38:23    167s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1262.4MB).
[05/02 12:38:23    167s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1262.4M
[05/02 12:38:23    167s] 
[05/02 12:38:23    167s] Creating Lib Analyzer ...
[05/02 12:38:23    167s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/02 12:38:23    167s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:38:23    167s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[05/02 12:38:23    167s] 
[05/02 12:38:24    168s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:49 mem=1267.3M
[05/02 12:38:24    168s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:49 mem=1267.3M
[05/02 12:38:24    168s] Creating Lib Analyzer, finished. 
[05/02 12:38:24    168s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1026.6M, totSessionCpu=0:02:49 **
[05/02 12:38:24    168s] *** optDesign -postCTS ***
[05/02 12:38:24    168s] DRC Margin: user margin 0.0; extra margin 0.2
[05/02 12:38:24    168s] Hold Target Slack: user slack 0
[05/02 12:38:24    168s] Setup Target Slack: user slack 0; extra slack 0.0
[05/02 12:38:24    168s] setUsefulSkewMode -ecoRoute false
[05/02 12:38:24    168s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1267.6M
[05/02 12:38:25    168s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:1267.6M
[05/02 12:38:25    168s] Deleting Cell Server ...
[05/02 12:38:25    168s] Deleting Lib Analyzer.
[05/02 12:38:25    168s] Multi-VT timing optimization disabled based on library information.
[05/02 12:38:25    168s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/02 12:38:25    168s] Creating Cell Server ...(0, 0, 0, 0)
[05/02 12:38:25    168s] Summary for sequential cells identification: 
[05/02 12:38:25    168s]   Identified SBFF number: 112
[05/02 12:38:25    168s]   Identified MBFF number: 0
[05/02 12:38:25    168s]   Identified SB Latch number: 0
[05/02 12:38:25    168s]   Identified MB Latch number: 0
[05/02 12:38:25    168s]   Not identified SBFF number: 8
[05/02 12:38:25    168s]   Not identified MBFF number: 0
[05/02 12:38:25    168s]   Not identified SB Latch number: 0
[05/02 12:38:25    168s]   Not identified MB Latch number: 0
[05/02 12:38:25    168s]   Number of sequential cells which are not FFs: 34
[05/02 12:38:25    168s]  Visiting view : av_func_mode
[05/02 12:38:25    168s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[05/02 12:38:25    168s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[05/02 12:38:25    168s]  Visiting view : av_func_mode
[05/02 12:38:25    168s]    : PowerDomain = none : Weighted F : unweighted  = 34.80 (1.000) with rcCorner = 0
[05/02 12:38:25    168s]    : PowerDomain = none : Weighted F : unweighted  = 32.30 (1.000) with rcCorner = -1
[05/02 12:38:25    168s]  Setting StdDelay to 34.80
[05/02 12:38:25    168s] Creating Cell Server, finished. 
[05/02 12:38:25    168s] 
[05/02 12:38:25    169s] Deleting Cell Server ...
[05/02 12:38:25    169s] All LLGs are deleted
[05/02 12:38:25    169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1259.1M
[05/02 12:38:25    169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1259.0M
[05/02 12:38:25    169s] Start to check current routing status for nets...
[05/02 12:38:25    169s] All nets are already routed correctly.
[05/02 12:38:25    169s] End to check current routing status for nets (mem=1259.0M)
[05/02 12:38:25    169s] Compute RC Scale Done ...
[05/02 12:38:25    169s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1321.6M
[05/02 12:38:25    169s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1321.6M
[05/02 12:38:25    169s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1321.7M
[05/02 12:38:25    169s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1321.7M
[05/02 12:38:25    169s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.054, MEM:1321.7M
[05/02 12:38:25    169s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.055, MEM:1321.7M
[05/02 12:38:25    169s] Starting delay calculation for Setup views
[05/02 12:38:25    169s] #################################################################################
[05/02 12:38:25    169s] # Design Stage: PreRoute
[05/02 12:38:25    169s] # Design Name: IOTDF
[05/02 12:38:25    169s] # Design Mode: 90nm
[05/02 12:38:25    169s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:38:25    169s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:38:25    169s] # Signoff Settings: SI Off 
[05/02 12:38:25    169s] #################################################################################
[05/02 12:38:25    169s] Calculate delays in Single mode...
[05/02 12:38:25    169s] Topological Sorting (REAL = 0:00:00.0, MEM = 1318.5M, InitMEM = 1318.5M)
[05/02 12:38:25    169s] Start delay calculation (fullDC) (1 T). (MEM=1318.52)
[05/02 12:38:25    169s] End AAE Lib Interpolated Model. (MEM=1334.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:26    170s] Total number of fetched objects 3268
[05/02 12:38:26    170s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:26    170s] End delay calculation. (MEM=1316.34 CPU=0:00:00.6 REAL=0:00:01.0)
[05/02 12:38:26    170s] End delay calculation (fullDC). (MEM=1316.34 CPU=0:00:00.8 REAL=0:00:01.0)
[05/02 12:38:26    170s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1316.3M) ***
[05/02 12:38:26    170s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:50 mem=1317.5M)
[05/02 12:38:26    170s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.004  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   930   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.501%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1103.6M, totSessionCpu=0:02:51 **
[05/02 12:38:26    170s] ** INFO : this run is activating low effort ccoptDesign flow
[05/02 12:38:26    170s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/02 12:38:26    170s] ### Creating PhyDesignMc. totSessionCpu=0:02:51 mem=1332.8M
[05/02 12:38:26    170s] OPERPROF: Starting DPlace-Init at level 1, MEM:1332.8M
[05/02 12:38:26    170s] #spOpts: mergeVia=F 
[05/02 12:38:26    170s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1332.8M
[05/02 12:38:26    170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.053, MEM:1332.8M
[05/02 12:38:26    170s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1332.8MB).
[05/02 12:38:26    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1332.8M
[05/02 12:38:26    170s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:51 mem=1332.8M
[05/02 12:38:26    170s] #optDebug: fT-E <X 2 0 0 1>
[05/02 12:38:26    170s] *** Starting optimizing excluded clock nets MEM= 1330.8M) ***
[05/02 12:38:26    170s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1330.9M) ***
[05/02 12:38:26    170s] *** Starting optimizing excluded clock nets MEM= 1330.9M) ***
[05/02 12:38:26    170s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1330.9M) ***
[05/02 12:38:26    170s] Info: Done creating the CCOpt slew target map.
[05/02 12:38:26    170s] Begin: GigaOpt high fanout net optimization
[05/02 12:38:26    170s] GigaOpt HFN: use maxLocalDensity 1.2
[05/02 12:38:26    170s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/02 12:38:26    170s] Info: 8 nets with fixed/cover wires excluded.
[05/02 12:38:26    170s] Info: 8 clock nets excluded from IPO operation.
[05/02 12:38:26    170s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:50.8/0:08:59.2 (0.3), mem = 1330.9M
[05/02 12:38:26    170s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19066.8
[05/02 12:38:26    170s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/02 12:38:26    170s] ### Creating PhyDesignMc. totSessionCpu=0:02:51 mem=1330.9M
[05/02 12:38:26    170s] OPERPROF: Starting DPlace-Init at level 1, MEM:1330.9M
[05/02 12:38:26    170s] #spOpts: mergeVia=F 
[05/02 12:38:26    170s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1330.9M
[05/02 12:38:26    170s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1330.9M
[05/02 12:38:26    170s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1330.9MB).
[05/02 12:38:26    170s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1330.9M
[05/02 12:38:26    170s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:51 mem=1330.9M
[05/02 12:38:26    170s] ### Creating LA Mngr. totSessionCpu=0:02:51 mem=1330.9M
[05/02 12:38:28    172s] ### Creating LA Mngr, finished. totSessionCpu=0:02:52 mem=1351.3M
[05/02 12:38:28    172s] 
[05/02 12:38:28    172s] Creating Lib Analyzer ...
[05/02 12:38:28    172s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/02 12:38:28    172s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:38:28    172s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[05/02 12:38:28    172s] 
[05/02 12:38:29    173s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:54 mem=1355.6M
[05/02 12:38:29    173s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:54 mem=1355.8M
[05/02 12:38:29    173s] Creating Lib Analyzer, finished. 
[05/02 12:38:29    173s] 
[05/02 12:38:29    173s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[05/02 12:38:29    173s] ### Creating LA Mngr. totSessionCpu=0:02:54 mem=1355.8M
[05/02 12:38:29    173s] ### Creating LA Mngr, finished. totSessionCpu=0:02:54 mem=1355.8M
[05/02 12:38:32    176s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:38:32    176s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19066.8
[05/02 12:38:32    176s] *** DrvOpt [finish] : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:02:56.2/0:09:04.6 (0.3), mem = 1357.9M
[05/02 12:38:32    176s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/02 12:38:32    176s] End: GigaOpt high fanout net optimization
[05/02 12:38:32    176s] *** Timing Is met
[05/02 12:38:32    176s] *** Check timing (0:00:00.0)
[05/02 12:38:32    176s] Deleting Lib Analyzer.
[05/02 12:38:32    176s] **INFO: Flow update: Design timing is met.
[05/02 12:38:32    176s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/02 12:38:32    176s] **INFO: Flow update: Design timing is met.
[05/02 12:38:32    176s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/02 12:38:32    176s] Info: 8 nets with fixed/cover wires excluded.
[05/02 12:38:32    176s] Info: 8 clock nets excluded from IPO operation.
[05/02 12:38:32    176s] ### Creating LA Mngr. totSessionCpu=0:02:57 mem=1352.5M
[05/02 12:38:32    176s] ### Creating LA Mngr, finished. totSessionCpu=0:02:57 mem=1352.5M
[05/02 12:38:32    176s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/02 12:38:32    176s] ### Creating PhyDesignMc. totSessionCpu=0:02:57 mem=1371.6M
[05/02 12:38:32    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:1371.6M
[05/02 12:38:32    176s] #spOpts: mergeVia=F 
[05/02 12:38:32    176s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1371.7M
[05/02 12:38:32    176s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.053, MEM:1371.7M
[05/02 12:38:32    176s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1371.7MB).
[05/02 12:38:32    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1371.7M
[05/02 12:38:32    176s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:57 mem=1371.7M
[05/02 12:38:32    176s] Begin: Area Reclaim Optimization
[05/02 12:38:32    176s] 
[05/02 12:38:32    176s] Creating Lib Analyzer ...
[05/02 12:38:32    176s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[05/02 12:38:32    176s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX3 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[05/02 12:38:32    176s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY4X1 DLY3X1 DLY2X1 DLY1X1 DLY4X4 DLY3X4 DLY2X4 DLY1X4)
[05/02 12:38:32    176s] 
[05/02 12:38:34    178s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:58 mem=1375.7M
[05/02 12:38:34    178s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:58 mem=1375.7M
[05/02 12:38:34    178s] Creating Lib Analyzer, finished. 
[05/02 12:38:34    178s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:58.0/0:09:06.4 (0.3), mem = 1375.7M
[05/02 12:38:34    178s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19066.9
[05/02 12:38:34    178s] 
[05/02 12:38:34    178s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.8500} {7, 0.071, 0.4731} {8, 0.071, 0.4731} 
[05/02 12:38:34    178s] ### Creating LA Mngr. totSessionCpu=0:02:58 mem=1375.7M
[05/02 12:38:34    178s] ### Creating LA Mngr, finished. totSessionCpu=0:02:58 mem=1375.7M
[05/02 12:38:34    178s] Usable buffer cells for single buffer setup transform:
[05/02 12:38:34    178s] CLKBUFX3 CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 BUFX3 CLKBUFX6 CLKBUFX8 BUFX6 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20 
[05/02 12:38:34    178s] Number of usable buffer cells above: 16
[05/02 12:38:35    178s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1376.0M
[05/02 12:38:35    178s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1376.1M
[05/02 12:38:35    179s] Reclaim Optimization WNS Slack 0.004  TNS Slack 0.000 Density 69.50
[05/02 12:38:35    179s] +----------+---------+--------+--------+------------+--------+
[05/02 12:38:35    179s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/02 12:38:35    179s] +----------+---------+--------+--------+------------+--------+
[05/02 12:38:35    179s] |    69.50%|        -|   0.004|   0.000|   0:00:00.0| 1376.6M|
[05/02 12:38:35    179s] |    69.50%|        1|   0.004|   0.000|   0:00:00.0| 1416.6M|
[05/02 12:38:35    179s] |    69.49%|        1|   0.004|   0.000|   0:00:00.0| 1416.6M|
[05/02 12:38:35    179s] #optDebug: <stH: 3.6900 MiSeL: 72.9435>
[05/02 12:38:35    179s] |    69.49%|        0|   0.004|   0.000|   0:00:00.0| 1416.6M|
[05/02 12:38:35    179s] |    69.49%|        0|   0.004|   0.000|   0:00:00.0| 1416.6M|
[05/02 12:38:35    179s] |    69.49%|        0|   0.004|   0.000|   0:00:00.0| 1416.6M|
[05/02 12:38:35    179s] #optDebug: <stH: 3.6900 MiSeL: 72.9435>
[05/02 12:38:35    179s] |    69.49%|        0|   0.004|   0.000|   0:00:00.0| 1416.6M|
[05/02 12:38:35    179s] +----------+---------+--------+--------+------------+--------+
[05/02 12:38:35    179s] Reclaim Optimization End WNS Slack 0.004  TNS Slack 0.000 Density 69.49
[05/02 12:38:35    179s] 
[05/02 12:38:35    179s] ** Summary: Restruct = 2 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[05/02 12:38:35    179s] --------------------------------------------------------------
[05/02 12:38:35    179s] |                                   | Total     | Sequential |
[05/02 12:38:35    179s] --------------------------------------------------------------
[05/02 12:38:35    179s] | Num insts resized                 |       0  |       0    |
[05/02 12:38:35    179s] | Num insts undone                  |       0  |       0    |
[05/02 12:38:35    179s] | Num insts Downsized               |       0  |       0    |
[05/02 12:38:35    179s] | Num insts Samesized               |       0  |       0    |
[05/02 12:38:35    179s] | Num insts Upsized                 |       0  |       0    |
[05/02 12:38:35    179s] | Num multiple commits+uncommits    |       0  |       -    |
[05/02 12:38:35    179s] --------------------------------------------------------------
[05/02 12:38:35    179s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:38:35    179s] Layer 3 has 8 constrained nets 
[05/02 12:38:35    179s] **** End NDR-Layer Usage Statistics ****
[05/02 12:38:35    179s] End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
[05/02 12:38:35    179s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1416.6M
[05/02 12:38:35    179s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1416.6M
[05/02 12:38:35    179s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1416.6M
[05/02 12:38:36    179s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.070, REAL:0.066, MEM:1416.6M
[05/02 12:38:36    179s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1416.6M
[05/02 12:38:36    179s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1416.6M
[05/02 12:38:36    179s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.073, MEM:1416.6M
[05/02 12:38:36    179s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.073, MEM:1416.6M
[05/02 12:38:36    179s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.19066.8
[05/02 12:38:36    179s] OPERPROF: Starting RefinePlace at level 1, MEM:1416.6M
[05/02 12:38:36    179s] *** Starting refinePlace (0:03:00 mem=1416.6M) ***
[05/02 12:38:36    179s] Total net bbox length = 6.024e+04 (2.763e+04 3.262e+04) (ext = 1.085e+04)
[05/02 12:38:36    179s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:38:36    179s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1416.7M
[05/02 12:38:36    179s] Starting refinePlace ...
[05/02 12:38:36    179s] 
[05/02 12:38:36    179s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[05/02 12:38:36    179s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:38:36    179s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1416.9MB) @(0:03:00 - 0:03:00).
[05/02 12:38:36    179s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/02 12:38:36    179s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1416.9MB
[05/02 12:38:36    179s] Statistics of distance of Instance movement in refine placement:
[05/02 12:38:36    179s]   maximum (X+Y) =         0.00 um
[05/02 12:38:36    179s]   mean    (X+Y) =         0.00 um
[05/02 12:38:36    179s] Summary Report:
[05/02 12:38:36    179s] Instances move: 0 (out of 2847 movable)
[05/02 12:38:36    179s] Instances flipped: 0
[05/02 12:38:36    179s] Mean displacement: 0.00 um
[05/02 12:38:36    179s] Max displacement: 0.00 um 
[05/02 12:38:36    179s] Total instances moved : 0
[05/02 12:38:36    179s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.060, REAL:0.064, MEM:1416.9M
[05/02 12:38:36    179s] Total net bbox length = 6.024e+04 (2.763e+04 3.262e+04) (ext = 1.085e+04)
[05/02 12:38:36    179s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1416.9MB
[05/02 12:38:36    179s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1416.9MB) @(0:03:00 - 0:03:00).
[05/02 12:38:36    179s] *** Finished refinePlace (0:03:00 mem=1416.9M) ***
[05/02 12:38:36    179s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.19066.8
[05/02 12:38:36    179s] OPERPROF: Finished RefinePlace at level 1, CPU:0.070, REAL:0.074, MEM:1416.9M
[05/02 12:38:36    180s] *** maximum move = 0.00 um ***
[05/02 12:38:36    180s] *** Finished re-routing un-routed nets (1416.9M) ***
[05/02 12:38:36    180s] OPERPROF: Starting DPlace-Init at level 1, MEM:1416.9M
[05/02 12:38:36    180s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1416.9M
[05/02 12:38:36    180s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.065, MEM:1416.9M
[05/02 12:38:36    180s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1416.9M
[05/02 12:38:36    180s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1416.9M
[05/02 12:38:36    180s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.073, MEM:1416.9M
[05/02 12:38:36    180s] 
[05/02 12:38:36    180s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1416.9M) ***
[05/02 12:38:36    180s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19066.9
[05/02 12:38:36    180s] *** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:03:00.1/0:09:08.5 (0.3), mem = 1416.0M
[05/02 12:38:36    180s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1358.66M, totSessionCpu=0:03:00).
[05/02 12:38:36    180s] All LLGs are deleted
[05/02 12:38:36    180s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1358.7M
[05/02 12:38:36    180s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1358.6M
[05/02 12:38:36    180s] ### Creating LA Mngr. totSessionCpu=0:03:00 mem=1358.6M
[05/02 12:38:36    180s] ### Creating LA Mngr, finished. totSessionCpu=0:03:00 mem=1358.6M
[05/02 12:38:36    180s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1358.55 MB )
[05/02 12:38:36    180s] (I)       Started Loading and Dumping File ( Curr Mem: 1358.55 MB )
[05/02 12:38:36    180s] (I)       Reading DB...
[05/02 12:38:36    180s] (I)       Read data from FE... (mem=1378.0M)
[05/02 12:38:36    180s] (I)       Read nodes and places... (mem=1378.0M)
[05/02 12:38:36    180s] (I)       Done Read nodes and places (cpu=0.000s, mem=1378.0M)
[05/02 12:38:36    180s] (I)       Read nets... (mem=1378.0M)
[05/02 12:38:36    180s] (I)       Done Read nets (cpu=0.010s, mem=1378.0M)
[05/02 12:38:36    180s] (I)       Done Read data from FE (cpu=0.010s, mem=1378.0M)
[05/02 12:38:36    180s] (I)       before initializing RouteDB syMemory usage = 1360.3 MB
[05/02 12:38:36    180s] (I)       Honor MSV route constraint: false
[05/02 12:38:36    180s] (I)       Maximum routing layer  : 127
[05/02 12:38:36    180s] (I)       Minimum routing layer  : 2
[05/02 12:38:36    180s] (I)       Supply scale factor H  : 1.00
[05/02 12:38:36    180s] (I)       Supply scale factor V  : 1.00
[05/02 12:38:36    180s] (I)       Tracks used by clock wire: 0
[05/02 12:38:36    180s] (I)       Reverse direction      : 
[05/02 12:38:36    180s] (I)       Honor partition pin guides: true
[05/02 12:38:36    180s] (I)       Route selected nets only: false
[05/02 12:38:36    180s] (I)       Route secondary PG pins: false
[05/02 12:38:36    180s] (I)       Second PG max fanout   : 2147483647
[05/02 12:38:36    180s] (I)       Apply function for special wires: true
[05/02 12:38:36    180s] (I)       Layer by layer blockage reading: true
[05/02 12:38:36    180s] (I)       Offset calculation fix : true
[05/02 12:38:36    180s] (I)       Route stripe layer range: 
[05/02 12:38:36    180s] (I)       Honor partition fences : 
[05/02 12:38:36    180s] (I)       Honor partition pin    : 
[05/02 12:38:36    180s] (I)       Honor partition fences with feedthrough: 
[05/02 12:38:36    180s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:38:36    180s] (I)       build grid graph
[05/02 12:38:36    180s] (I)       build grid graph start
[05/02 12:38:36    180s] [NR-eGR] Track table information for default rule: 
[05/02 12:38:36    180s] [NR-eGR] METAL1 has no routable track
[05/02 12:38:36    180s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:38:36    180s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:38:36    180s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:38:36    180s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:38:36    180s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:38:36    180s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:38:36    180s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:38:36    180s] (I)       build grid graph end
[05/02 12:38:36    180s] (I)       ===========================================================================
[05/02 12:38:36    180s] (I)       == Report All Rule Vias ==
[05/02 12:38:36    180s] (I)       ===========================================================================
[05/02 12:38:36    180s] (I)        Via Rule : (Default)
[05/02 12:38:36    180s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:38:36    180s] (I)       ---------------------------------------------------------------------------
[05/02 12:38:36    180s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[05/02 12:38:36    180s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:38:36    180s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:38:36    180s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:38:36    180s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:38:36    180s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[05/02 12:38:36    180s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:38:36    180s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:38:36    180s] (I)       ===========================================================================
[05/02 12:38:36    180s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1360.28 MB )
[05/02 12:38:36    180s] (I)       Num PG vias on layer 1 : 0
[05/02 12:38:36    180s] (I)       Num PG vias on layer 2 : 0
[05/02 12:38:36    180s] (I)       Num PG vias on layer 3 : 0
[05/02 12:38:36    180s] (I)       Num PG vias on layer 4 : 0
[05/02 12:38:36    180s] (I)       Num PG vias on layer 5 : 0
[05/02 12:38:36    180s] (I)       Num PG vias on layer 6 : 0
[05/02 12:38:36    180s] (I)       Num PG vias on layer 7 : 0
[05/02 12:38:36    180s] (I)       Num PG vias on layer 8 : 0
[05/02 12:38:36    180s] [NR-eGR] Read 644 PG shapes
[05/02 12:38:36    180s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.29 MB )
[05/02 12:38:36    180s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:38:36    180s] [NR-eGR] #Instance Blockages : 0
[05/02 12:38:36    180s] [NR-eGR] #PG Blockages       : 644
[05/02 12:38:36    180s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:38:36    180s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:38:36    180s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:38:36    180s] [NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 1190
[05/02 12:38:36    180s] (I)       readDataFromPlaceDB
[05/02 12:38:36    180s] (I)       Read net information..
[05/02 12:38:36    180s] [NR-eGR] Read numTotalNets=3262  numIgnoredNets=8
[05/02 12:38:36    180s] (I)       Read testcase time = 0.000 seconds
[05/02 12:38:36    180s] 
[05/02 12:38:36    180s] (I)       early_global_route_priority property id does not exist.
[05/02 12:38:36    180s] (I)       Start initializing grid graph
[05/02 12:38:36    180s] (I)       End initializing grid graph
[05/02 12:38:36    180s] (I)       Model blockages into capacity
[05/02 12:38:36    180s] (I)       Read Num Blocks=644  Num Prerouted Wires=1190  Num CS=0
[05/02 12:38:36    180s] (I)       Started Modeling ( Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Started Modeling Layer 1 ( Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Started Modeling Layer 2 ( Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 444
[05/02 12:38:36    180s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Started Modeling Layer 3 ( Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 615
[05/02 12:38:36    180s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Started Modeling Layer 4 ( Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 130
[05/02 12:38:36    180s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Started Modeling Layer 5 ( Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 1
[05/02 12:38:36    180s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Started Modeling Layer 6 ( Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:36    180s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Started Modeling Layer 7 ( Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:38:36    180s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Started Modeling Layer 8 ( Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:36    180s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1360.84 MB )
[05/02 12:38:36    180s] (I)       Number of ignored nets = 8
[05/02 12:38:36    180s] (I)       Number of fixed nets = 8.  Ignored: Yes
[05/02 12:38:36    180s] (I)       Number of clock nets = 8.  Ignored: No
[05/02 12:38:36    180s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:38:36    180s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:38:36    180s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:38:36    180s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:38:36    180s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:38:36    180s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:38:36    180s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:38:36    180s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1360.8 MB
[05/02 12:38:36    180s] (I)       Ndr track 0 does not exist
[05/02 12:38:36    180s] (I)       Ndr track 0 does not exist
[05/02 12:38:36    180s] (I)       Layer1  viaCost=200.00
[05/02 12:38:36    180s] (I)       Layer2  viaCost=200.00
[05/02 12:38:36    180s] (I)       Layer3  viaCost=200.00
[05/02 12:38:36    180s] (I)       Layer4  viaCost=200.00
[05/02 12:38:36    180s] (I)       Layer5  viaCost=200.00
[05/02 12:38:36    180s] (I)       Layer6  viaCost=200.00
[05/02 12:38:36    180s] (I)       Layer7  viaCost=200.00
[05/02 12:38:36    180s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:38:36    180s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:38:36    180s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:38:36    180s] (I)       Site width          :   920  (dbu)
[05/02 12:38:36    180s] (I)       Row height          :  7380  (dbu)
[05/02 12:38:36    180s] (I)       GCell width         :  7380  (dbu)
[05/02 12:38:36    180s] (I)       GCell height        :  7380  (dbu)
[05/02 12:38:36    180s] (I)       Grid                :    75    75     8
[05/02 12:38:36    180s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:38:36    180s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/02 12:38:36    180s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/02 12:38:36    180s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:38:36    180s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:38:36    180s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:38:36    180s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:38:36    180s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:38:36    180s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/02 12:38:36    180s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:38:36    180s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:38:36    180s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:38:36    180s] (I)       --------------------------------------------------------
[05/02 12:38:36    180s] 
[05/02 12:38:36    180s] [NR-eGR] ============ Routing rule table ============
[05/02 12:38:36    180s] [NR-eGR] Rule id: 0  Nets: 0 
[05/02 12:38:36    180s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/02 12:38:36    180s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[05/02 12:38:36    180s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[05/02 12:38:36    180s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:36    180s] [NR-eGR] Rule id: 1  Nets: 3254 
[05/02 12:38:36    180s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:38:36    180s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:38:36    180s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:36    180s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:36    180s] [NR-eGR] ========================================
[05/02 12:38:36    180s] [NR-eGR] 
[05/02 12:38:36    180s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:38:36    180s] (I)       blocked tracks on layer2 : = 1180 / 44925 (2.63%)
[05/02 12:38:36    180s] (I)       blocked tracks on layer3 : = 356 / 50250 (0.71%)
[05/02 12:38:36    180s] (I)       blocked tracks on layer4 : = 3536 / 44925 (7.87%)
[05/02 12:38:36    180s] (I)       blocked tracks on layer5 : = 1632 / 50250 (3.25%)
[05/02 12:38:36    180s] (I)       blocked tracks on layer6 : = 0 / 44925 (0.00%)
[05/02 12:38:36    180s] (I)       blocked tracks on layer7 : = 0 / 50250 (0.00%)
[05/02 12:38:36    180s] (I)       blocked tracks on layer8 : = 0 / 17925 (0.00%)
[05/02 12:38:36    180s] (I)       After initializing earlyGlobalRoute syMemory usage = 1361.1 MB
[05/02 12:38:36    180s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1361.07 MB )
[05/02 12:38:36    180s] (I)       Started Global Routing ( Curr Mem: 1359.72 MB )
[05/02 12:38:36    180s] (I)       ============= Initialization =============
[05/02 12:38:36    180s] (I)       totalPins=10047  totalGlobalPin=9388 (93.44%)
[05/02 12:38:36    180s] (I)       Started Build MST ( Curr Mem: 1359.72 MB )
[05/02 12:38:36    180s] (I)       Generate topology with single threads
[05/02 12:38:36    180s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1359.72 MB )
[05/02 12:38:36    180s] (I)       total 2D Cap : 297422 = (148770 H, 148652 V)
[05/02 12:38:36    180s] [NR-eGR] Layer group 1: route 3254 net(s) in layer range [2, 8]
[05/02 12:38:36    180s] (I)       ============  Phase 1a Route ============
[05/02 12:38:36    180s] (I)       Started Phase 1a ( Curr Mem: 1359.82 MB )
[05/02 12:38:36    180s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1359.82 MB )
[05/02 12:38:36    180s] (I)       Usage: 18434 = (8497 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:36    180s] (I)       
[05/02 12:38:36    180s] (I)       ============  Phase 1b Route ============
[05/02 12:38:36    180s] (I)       Usage: 18434 = (8497 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:36    180s] (I)       
[05/02 12:38:36    180s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.802146e+04um
[05/02 12:38:36    180s] (I)       ============  Phase 1c Route ============
[05/02 12:38:36    180s] (I)       Usage: 18434 = (8497 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:36    180s] (I)       
[05/02 12:38:36    180s] (I)       ============  Phase 1d Route ============
[05/02 12:38:36    180s] (I)       Usage: 18434 = (8497 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:36    180s] (I)       
[05/02 12:38:36    180s] (I)       ============  Phase 1e Route ============
[05/02 12:38:36    180s] (I)       Started Phase 1e ( Curr Mem: 1359.82 MB )
[05/02 12:38:36    180s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1359.82 MB )
[05/02 12:38:36    180s] (I)       Usage: 18434 = (8497 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:36    180s] (I)       
[05/02 12:38:36    180s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.802146e+04um
[05/02 12:38:36    180s] [NR-eGR] 
[05/02 12:38:36    180s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1360.10 MB )
[05/02 12:38:36    180s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:36    180s] (I)       Finished Phase 1l ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1360.13 MB )
[05/02 12:38:36    180s] (I)       ============  Phase 1l Route ============
[05/02 12:38:36    180s] (I)       
[05/02 12:38:36    180s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/02 12:38:36    180s] [NR-eGR]                        OverCon            
[05/02 12:38:36    180s] [NR-eGR]                         #Gcell     %Gcell
[05/02 12:38:36    180s] [NR-eGR]       Layer                (1)    OverCon 
[05/02 12:38:36    180s] [NR-eGR] ----------------------------------------------
[05/02 12:38:36    180s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:36    180s] [NR-eGR]  METAL2  (2)         2( 0.04%)   ( 0.04%) 
[05/02 12:38:36    180s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:36    180s] [NR-eGR]  METAL4  (4)         2( 0.04%)   ( 0.04%) 
[05/02 12:38:36    180s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:36    180s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:36    180s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:36    180s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:36    180s] [NR-eGR] ----------------------------------------------
[05/02 12:38:36    180s] [NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[05/02 12:38:36    180s] [NR-eGR] 
[05/02 12:38:36    180s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1360.13 MB )
[05/02 12:38:36    180s] (I)       total 2D Cap : 297618 = (148832 H, 148786 V)
[05/02 12:38:36    180s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:38:36    180s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/02 12:38:36    180s] (I)       ============= track Assignment ============
[05/02 12:38:36    180s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1360.21 MB )
[05/02 12:38:36    180s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1359.99 MB )
[05/02 12:38:36    180s] (I)       Started Greedy Track Assignment ( Curr Mem: 1359.99 MB )
[05/02 12:38:36    180s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[05/02 12:38:36    180s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1360.07 MB )
[05/02 12:38:36    180s] (I)       Run Multi-thread track assignment
[05/02 12:38:36    180s] (I)       Finished Greedy Track Assignment ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 1361.56 MB )
[05/02 12:38:36    180s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:36    180s] [NR-eGR] METAL1  (1F) length: 0.000000e+00um, number of vias: 10318
[05/02 12:38:36    180s] [NR-eGR] METAL2  (2V) length: 2.870051e+04um, number of vias: 13988
[05/02 12:38:36    180s] [NR-eGR] METAL3  (3H) length: 3.299920e+04um, number of vias: 1403
[05/02 12:38:36    180s] [NR-eGR] METAL4  (4V) length: 1.161991e+04um, number of vias: 135
[05/02 12:38:36    180s] [NR-eGR] METAL5  (5H) length: 1.723090e+03um, number of vias: 27
[05/02 12:38:36    180s] [NR-eGR] METAL6  (6V) length: 6.590750e+02um, number of vias: 0
[05/02 12:38:36    180s] [NR-eGR] METAL7  (7H) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:36    180s] [NR-eGR] METAL8  (8V) length: 0.000000e+00um, number of vias: 0
[05/02 12:38:36    180s] [NR-eGR] Total length: 7.570178e+04um, number of vias: 25871
[05/02 12:38:36    180s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:36    180s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/02 12:38:36    180s] [NR-eGR] --------------------------------------------------------------------------
[05/02 12:38:36    180s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1325.86 MB )
[05/02 12:38:36    180s] Extraction called for design 'IOTDF' of instances=2854 and nets=3275 using extraction engine 'preRoute' .
[05/02 12:38:36    180s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:38:36    180s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:38:36    180s] PreRoute RC Extraction called for design IOTDF.
[05/02 12:38:36    180s] RC Extraction called in multi-corner(1) mode.
[05/02 12:38:36    180s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:38:36    180s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:38:36    180s] RCMode: PreRoute
[05/02 12:38:36    180s]       RC Corner Indexes            0   
[05/02 12:38:36    180s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:38:36    180s] Resistance Scaling Factor    : 1.00000 
[05/02 12:38:36    180s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:38:36    180s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:38:36    180s] Shrink Factor                : 1.00000
[05/02 12:38:36    180s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:38:36    180s] LayerId::1 widthSet size::1
[05/02 12:38:36    180s] LayerId::2 widthSet size::1
[05/02 12:38:36    180s] LayerId::3 widthSet size::1
[05/02 12:38:36    180s] LayerId::4 widthSet size::1
[05/02 12:38:36    180s] LayerId::5 widthSet size::1
[05/02 12:38:36    180s] LayerId::6 widthSet size::1
[05/02 12:38:36    180s] LayerId::7 widthSet size::1
[05/02 12:38:36    180s] LayerId::8 widthSet size::1
[05/02 12:38:36    180s] Updating RC grid for preRoute extraction ...
[05/02 12:38:36    180s] Initializing multi-corner resistance tables ...
[05/02 12:38:36    180s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1325.863M)
[05/02 12:38:36    180s] Compute RC Scale Done ...
[05/02 12:38:36    180s] OPERPROF: Starting HotSpotCal at level 1, MEM:1325.9M
[05/02 12:38:36    180s] [hotspot] +------------+---------------+---------------+
[05/02 12:38:36    180s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:38:36    180s] [hotspot] +------------+---------------+---------------+
[05/02 12:38:36    180s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:38:36    180s] [hotspot] +------------+---------------+---------------+
[05/02 12:38:36    180s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:38:36    180s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:38:36    180s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1325.9M
[05/02 12:38:36    180s] #################################################################################
[05/02 12:38:36    180s] # Design Stage: PreRoute
[05/02 12:38:36    180s] # Design Name: IOTDF
[05/02 12:38:36    180s] # Design Mode: 90nm
[05/02 12:38:36    180s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:38:36    180s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:38:36    180s] # Signoff Settings: SI Off 
[05/02 12:38:36    180s] #################################################################################
[05/02 12:38:36    180s] Calculate delays in Single mode...
[05/02 12:38:36    180s] Topological Sorting (REAL = 0:00:00.0, MEM = 1334.4M, InitMEM = 1334.4M)
[05/02 12:38:36    180s] Start delay calculation (fullDC) (1 T). (MEM=1334.44)
[05/02 12:38:37    180s] End AAE Lib Interpolated Model. (MEM=1350.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:37    181s] Total number of fetched objects 3268
[05/02 12:38:37    181s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:37    181s] End delay calculation. (MEM=1327 CPU=0:00:00.6 REAL=0:00:00.0)
[05/02 12:38:37    181s] End delay calculation (fullDC). (MEM=1327 CPU=0:00:01.1 REAL=0:00:01.0)
[05/02 12:38:37    181s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1327.0M) ***
[05/02 12:38:38    181s] Begin: GigaOpt postEco DRV Optimization
[05/02 12:38:38    181s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS -max_fanout
[05/02 12:38:38    181s] Info: 8 nets with fixed/cover wires excluded.
[05/02 12:38:38    181s] Info: 8 clock nets excluded from IPO operation.
[05/02 12:38:38    181s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:01.9/0:09:10.4 (0.3), mem = 1327.4M
[05/02 12:38:38    181s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.19066.10
[05/02 12:38:38    181s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/02 12:38:38    181s] ### Creating PhyDesignMc. totSessionCpu=0:03:02 mem=1327.4M
[05/02 12:38:38    181s] OPERPROF: Starting DPlace-Init at level 1, MEM:1327.4M
[05/02 12:38:38    181s] #spOpts: mergeVia=F 
[05/02 12:38:38    181s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1327.6M
[05/02 12:38:38    181s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1327.6M
[05/02 12:38:38    181s] Core basic site is TSM13SITE
[05/02 12:38:38    182s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:38:38    182s] SiteArray: use 118,784 bytes
[05/02 12:38:38    182s] SiteArray: current memory after site array memory allocation 1327.7M
[05/02 12:38:38    182s] SiteArray: FP blocked sites are writable
[05/02 12:38:38    182s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:38:38    182s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1327.7M
[05/02 12:38:38    182s] Process 183 wires and vias for routing blockage and capacity analysis
[05/02 12:38:38    182s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1327.7M
[05/02 12:38:38    182s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.062, MEM:1327.7M
[05/02 12:38:38    182s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:1327.7M
[05/02 12:38:38    182s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1327.7MB).
[05/02 12:38:38    182s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.072, MEM:1327.7M
[05/02 12:38:38    182s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:02 mem=1327.7M
[05/02 12:38:38    182s] 
[05/02 12:38:38    182s] #optDebug: {2, 1.000, 0.8500} {3, 0.845, 0.8500} {4, 0.690, 0.8500} {5, 0.535, 0.8500} {6, 0.380, 0.6903} {7, 0.071, 0.3785} {8, 0.071, 0.3785} 
[05/02 12:38:38    182s] ### Creating LA Mngr. totSessionCpu=0:03:02 mem=1327.7M
[05/02 12:38:38    182s] ### Creating LA Mngr, finished. totSessionCpu=0:03:02 mem=1327.7M
[05/02 12:38:41    184s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1362.1M
[05/02 12:38:41    184s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1362.2M
[05/02 12:38:41    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:38:41    184s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/02 12:38:41    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:38:41    184s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/02 12:38:41    184s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:38:41    185s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:38:41    185s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  69.49|          |         |
[05/02 12:38:41    185s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/02 12:38:41    185s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  69.49| 0:00:00.0|  1362.6M|
[05/02 12:38:41    185s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/02 12:38:41    185s] **** Begin NDR-Layer Usage Statistics ****
[05/02 12:38:41    185s] Layer 3 has 8 constrained nets 
[05/02 12:38:41    185s] **** End NDR-Layer Usage Statistics ****
[05/02 12:38:41    185s] 
[05/02 12:38:41    185s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1362.6M) ***
[05/02 12:38:41    185s] 
[05/02 12:38:41    185s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.19066.10
[05/02 12:38:41    185s] *** DrvOpt [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:03:05.0/0:09:13.4 (0.3), mem = 1343.5M
[05/02 12:38:41    185s] End: GigaOpt postEco DRV Optimization
[05/02 12:38:41    185s] **INFO: Flow update: Design timing is met.
[05/02 12:38:41    185s] **INFO: Flow update: Design timing is met.
[05/02 12:38:41    185s] **INFO: Flow update: Design timing is met.
[05/02 12:38:41    185s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[05/02 12:38:41    185s] ### Creating LA Mngr. totSessionCpu=0:03:05 mem=1343.5M
[05/02 12:38:41    185s] ### Creating LA Mngr, finished. totSessionCpu=0:03:05 mem=1343.5M
[05/02 12:38:41    185s] Re-routed 0 nets
[05/02 12:38:41    185s] #optDebug: fT-D <X 1 0 0 0>
[05/02 12:38:41    185s] 
[05/02 12:38:41    185s] Active setup views:
[05/02 12:38:41    185s]  av_func_mode
[05/02 12:38:41    185s]   Dominating endpoints: 0
[05/02 12:38:41    185s]   Dominating TNS: -0.000
[05/02 12:38:41    185s] 
[05/02 12:38:41    185s] Extraction called for design 'IOTDF' of instances=2854 and nets=3275 using extraction engine 'preRoute' .
[05/02 12:38:41    185s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:38:41    185s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:38:41    185s] PreRoute RC Extraction called for design IOTDF.
[05/02 12:38:41    185s] RC Extraction called in multi-corner(1) mode.
[05/02 12:38:41    185s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:38:41    185s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:38:41    185s] RCMode: PreRoute
[05/02 12:38:41    185s]       RC Corner Indexes            0   
[05/02 12:38:41    185s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:38:41    185s] Resistance Scaling Factor    : 1.00000 
[05/02 12:38:41    185s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:38:41    185s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:38:41    185s] Shrink Factor                : 1.00000
[05/02 12:38:41    185s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/02 12:38:41    185s] RC Grid backup saved.
[05/02 12:38:41    185s] LayerId::1 widthSet size::1
[05/02 12:38:41    185s] LayerId::2 widthSet size::1
[05/02 12:38:41    185s] LayerId::3 widthSet size::1
[05/02 12:38:41    185s] LayerId::4 widthSet size::1
[05/02 12:38:41    185s] LayerId::5 widthSet size::1
[05/02 12:38:41    185s] LayerId::6 widthSet size::1
[05/02 12:38:41    185s] LayerId::7 widthSet size::1
[05/02 12:38:41    185s] LayerId::8 widthSet size::1
[05/02 12:38:41    185s] Skipped RC grid update for preRoute extraction.
[05/02 12:38:41    185s] Initializing multi-corner resistance tables ...
[05/02 12:38:41    185s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1311.238M)
[05/02 12:38:41    185s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1311.24 MB )
[05/02 12:38:41    185s] (I)       Started Loading and Dumping File ( Curr Mem: 1311.24 MB )
[05/02 12:38:41    185s] (I)       Reading DB...
[05/02 12:38:41    185s] (I)       Read data from FE... (mem=1344.7M)
[05/02 12:38:41    185s] (I)       Read nodes and places... (mem=1344.7M)
[05/02 12:38:41    185s] (I)       Done Read nodes and places (cpu=0.000s, mem=1344.7M)
[05/02 12:38:41    185s] (I)       Read nets... (mem=1344.7M)
[05/02 12:38:41    185s] (I)       Done Read nets (cpu=0.010s, mem=1344.7M)
[05/02 12:38:41    185s] (I)       Done Read data from FE (cpu=0.010s, mem=1344.7M)
[05/02 12:38:41    185s] (I)       before initializing RouteDB syMemory usage = 1312.8 MB
[05/02 12:38:41    185s] (I)       Build term to term wires: false
[05/02 12:38:41    185s] (I)       Honor MSV route constraint: false
[05/02 12:38:41    185s] (I)       Maximum routing layer  : 127
[05/02 12:38:41    185s] (I)       Minimum routing layer  : 2
[05/02 12:38:41    185s] (I)       Supply scale factor H  : 1.00
[05/02 12:38:41    185s] (I)       Supply scale factor V  : 1.00
[05/02 12:38:41    185s] (I)       Tracks used by clock wire: 0
[05/02 12:38:41    185s] (I)       Reverse direction      : 
[05/02 12:38:41    185s] (I)       Honor partition pin guides: true
[05/02 12:38:41    185s] (I)       Route selected nets only: false
[05/02 12:38:41    185s] (I)       Route secondary PG pins: false
[05/02 12:38:41    185s] (I)       Second PG max fanout   : 2147483647
[05/02 12:38:41    185s] (I)       Apply function for special wires: true
[05/02 12:38:41    185s] (I)       Layer by layer blockage reading: true
[05/02 12:38:41    185s] (I)       Offset calculation fix : true
[05/02 12:38:41    185s] (I)       Route stripe layer range: 
[05/02 12:38:41    185s] (I)       Honor partition fences : 
[05/02 12:38:41    185s] (I)       Honor partition pin    : 
[05/02 12:38:41    185s] (I)       Honor partition fences with feedthrough: 
[05/02 12:38:41    185s] (I)       Counted 565 PG shapes. We will not process PG shapes layer by layer.
[05/02 12:38:41    185s] (I)       build grid graph
[05/02 12:38:41    185s] (I)       build grid graph start
[05/02 12:38:41    185s] [NR-eGR] Track table information for default rule: 
[05/02 12:38:41    185s] [NR-eGR] METAL1 has no routable track
[05/02 12:38:41    185s] [NR-eGR] METAL2 has single uniform track structure
[05/02 12:38:41    185s] [NR-eGR] METAL3 has single uniform track structure
[05/02 12:38:41    185s] [NR-eGR] METAL4 has single uniform track structure
[05/02 12:38:41    185s] [NR-eGR] METAL5 has single uniform track structure
[05/02 12:38:41    185s] [NR-eGR] METAL6 has single uniform track structure
[05/02 12:38:41    185s] [NR-eGR] METAL7 has single uniform track structure
[05/02 12:38:41    185s] [NR-eGR] METAL8 has single uniform track structure
[05/02 12:38:41    185s] (I)       build grid graph end
[05/02 12:38:41    185s] (I)       ===========================================================================
[05/02 12:38:41    185s] (I)       == Report All Rule Vias ==
[05/02 12:38:41    185s] (I)       ===========================================================================
[05/02 12:38:41    185s] (I)        Via Rule : (Default)
[05/02 12:38:41    185s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/02 12:38:41    185s] (I)       ---------------------------------------------------------------------------
[05/02 12:38:41    185s] (I)        1    4 : VIA12_XR                   37 : VIA12_2CUT_N             
[05/02 12:38:41    185s] (I)        2    6 : VIA23_V                    39 : VIA23_2CUT_E             
[05/02 12:38:41    185s] (I)        3    9 : VIA34_H                    43 : VIA34_2CUT_E             
[05/02 12:38:41    185s] (I)        4   14 : VIA45_V                    47 : VIA45_2CUT_E             
[05/02 12:38:41    185s] (I)        5   17 : VIA56_H                    51 : VIA56_2CUT_E             
[05/02 12:38:41    185s] (I)        6   22 : VIA67_V                    57 : VIA67_2CUT_N             
[05/02 12:38:41    185s] (I)        7   26 : VIA78_V                    59 : VIA78_2CUT_E             
[05/02 12:38:41    185s] (I)        8    0 : ---                         0 : ---                      
[05/02 12:38:41    185s] (I)       ===========================================================================
[05/02 12:38:41    185s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1312.79 MB )
[05/02 12:38:41    185s] (I)       Num PG vias on layer 1 : 0
[05/02 12:38:41    185s] (I)       Num PG vias on layer 2 : 0
[05/02 12:38:41    185s] (I)       Num PG vias on layer 3 : 0
[05/02 12:38:41    185s] (I)       Num PG vias on layer 4 : 0
[05/02 12:38:41    185s] (I)       Num PG vias on layer 5 : 0
[05/02 12:38:41    185s] (I)       Num PG vias on layer 6 : 0
[05/02 12:38:41    185s] (I)       Num PG vias on layer 7 : 0
[05/02 12:38:41    185s] (I)       Num PG vias on layer 8 : 0
[05/02 12:38:41    185s] [NR-eGR] Read 644 PG shapes
[05/02 12:38:41    185s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.81 MB )
[05/02 12:38:41    185s] [NR-eGR] #Routing Blockages  : 0
[05/02 12:38:41    185s] [NR-eGR] #Instance Blockages : 0
[05/02 12:38:41    185s] [NR-eGR] #PG Blockages       : 644
[05/02 12:38:41    185s] [NR-eGR] #Bump Blockages     : 0
[05/02 12:38:41    185s] [NR-eGR] #Boundary Blockages : 0
[05/02 12:38:41    185s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/02 12:38:41    185s] [NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 1190
[05/02 12:38:41    185s] (I)       readDataFromPlaceDB
[05/02 12:38:41    185s] (I)       Read net information..
[05/02 12:38:41    185s] [NR-eGR] Read numTotalNets=3262  numIgnoredNets=8
[05/02 12:38:41    185s] (I)       Read testcase time = 0.000 seconds
[05/02 12:38:41    185s] 
[05/02 12:38:41    185s] (I)       early_global_route_priority property id does not exist.
[05/02 12:38:41    185s] (I)       Start initializing grid graph
[05/02 12:38:41    185s] (I)       End initializing grid graph
[05/02 12:38:41    185s] (I)       Model blockages into capacity
[05/02 12:38:41    185s] (I)       Read Num Blocks=644  Num Prerouted Wires=1190  Num CS=0
[05/02 12:38:41    185s] (I)       Started Modeling ( Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Started Modeling Layer 1 ( Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Started Modeling Layer 2 ( Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Layer 1 (V) : #blockages 236 : #preroutes 444
[05/02 12:38:41    185s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Started Modeling Layer 3 ( Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Layer 2 (H) : #blockages 236 : #preroutes 615
[05/02 12:38:41    185s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Started Modeling Layer 4 ( Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Layer 3 (V) : #blockages 148 : #preroutes 130
[05/02 12:38:41    185s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Started Modeling Layer 5 ( Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Layer 4 (H) : #blockages 24 : #preroutes 1
[05/02 12:38:41    185s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Started Modeling Layer 6 ( Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:41    185s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Started Modeling Layer 7 ( Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[05/02 12:38:41    185s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Started Modeling Layer 8 ( Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[05/02 12:38:41    185s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1313.36 MB )
[05/02 12:38:41    185s] (I)       Number of ignored nets = 8
[05/02 12:38:41    185s] (I)       Number of fixed nets = 8.  Ignored: Yes
[05/02 12:38:41    185s] (I)       Number of clock nets = 8.  Ignored: No
[05/02 12:38:41    185s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/02 12:38:41    185s] (I)       Number of special nets = 0.  Ignored: Yes
[05/02 12:38:41    185s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/02 12:38:41    185s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/02 12:38:41    185s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/02 12:38:41    185s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/02 12:38:41    185s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/02 12:38:41    185s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1313.4 MB
[05/02 12:38:41    185s] (I)       Ndr track 0 does not exist
[05/02 12:38:41    185s] (I)       Ndr track 0 does not exist
[05/02 12:38:41    185s] (I)       Layer1  viaCost=200.00
[05/02 12:38:41    185s] (I)       Layer2  viaCost=200.00
[05/02 12:38:41    185s] (I)       Layer3  viaCost=200.00
[05/02 12:38:41    185s] (I)       Layer4  viaCost=200.00
[05/02 12:38:41    185s] (I)       Layer5  viaCost=200.00
[05/02 12:38:41    185s] (I)       Layer6  viaCost=200.00
[05/02 12:38:41    185s] (I)       Layer7  viaCost=200.00
[05/02 12:38:41    185s] (I)       ---------------------Grid Graph Info--------------------
[05/02 12:38:41    185s] (I)       Routing area        : (0, 0) - (551080, 549400)
[05/02 12:38:41    185s] (I)       Core area           : (60720, 60680) - (490360, 488720)
[05/02 12:38:41    185s] (I)       Site width          :   920  (dbu)
[05/02 12:38:41    185s] (I)       Row height          :  7380  (dbu)
[05/02 12:38:41    185s] (I)       GCell width         :  7380  (dbu)
[05/02 12:38:41    185s] (I)       GCell height        :  7380  (dbu)
[05/02 12:38:41    185s] (I)       Grid                :    75    75     8
[05/02 12:38:41    185s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[05/02 12:38:41    185s] (I)       Vertical capacity   :     0  7380     0  7380     0  7380     0  7380
[05/02 12:38:41    185s] (I)       Horizontal capacity :     0     0  7380     0  7380     0  7380     0
[05/02 12:38:41    185s] (I)       Default wire width  :   320   400   400   400   400   400   400   880
[05/02 12:38:41    185s] (I)       Default wire space  :   360   420   420   420   420   420   420   920
[05/02 12:38:41    185s] (I)       Default wire pitch  :   680   820   820   820   820   820   820  1800
[05/02 12:38:41    185s] (I)       Default pitch size  :   680   920   820   920   820   920   820  2300
[05/02 12:38:41    185s] (I)       First track coord   :     0   460   410   460   410   460   410  1380
[05/02 12:38:41    185s] (I)       Num tracks per GCell: 10.85  8.02  9.00  8.02  9.00  8.02  9.00  3.21
[05/02 12:38:41    185s] (I)       Total num of tracks :     0   599   670   599   670   599   670   239
[05/02 12:38:41    185s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[05/02 12:38:41    185s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[05/02 12:38:41    185s] (I)       --------------------------------------------------------
[05/02 12:38:41    185s] 
[05/02 12:38:41    185s] [NR-eGR] ============ Routing rule table ============
[05/02 12:38:41    185s] [NR-eGR] Rule id: 0  Nets: 0 
[05/02 12:38:41    185s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[05/02 12:38:41    185s] (I)       Pitch:  L1=1360  L2=1840  L3=1640  L4=1840  L5=1640  L6=1840  L7=1640  L8=4600
[05/02 12:38:41    185s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[05/02 12:38:41    185s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:41    185s] [NR-eGR] Rule id: 1  Nets: 3254 
[05/02 12:38:41    185s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/02 12:38:41    185s] (I)       Pitch:  L1=680  L2=920  L3=820  L4=920  L5=820  L6=920  L7=820  L8=2300
[05/02 12:38:41    185s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:41    185s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[05/02 12:38:41    185s] [NR-eGR] ========================================
[05/02 12:38:41    185s] [NR-eGR] 
[05/02 12:38:41    185s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/02 12:38:41    185s] (I)       blocked tracks on layer2 : = 1180 / 44925 (2.63%)
[05/02 12:38:41    185s] (I)       blocked tracks on layer3 : = 356 / 50250 (0.71%)
[05/02 12:38:41    185s] (I)       blocked tracks on layer4 : = 3536 / 44925 (7.87%)
[05/02 12:38:41    185s] (I)       blocked tracks on layer5 : = 1632 / 50250 (3.25%)
[05/02 12:38:41    185s] (I)       blocked tracks on layer6 : = 0 / 44925 (0.00%)
[05/02 12:38:41    185s] (I)       blocked tracks on layer7 : = 0 / 50250 (0.00%)
[05/02 12:38:41    185s] (I)       blocked tracks on layer8 : = 0 / 17925 (0.00%)
[05/02 12:38:41    185s] (I)       After initializing earlyGlobalRoute syMemory usage = 1313.6 MB
[05/02 12:38:41    185s] (I)       Finished Loading and Dumping File ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1313.58 MB )
[05/02 12:38:41    185s] (I)       Started Global Routing ( Curr Mem: 1312.24 MB )
[05/02 12:38:41    185s] (I)       ============= Initialization =============
[05/02 12:38:41    185s] (I)       totalPins=10047  totalGlobalPin=9388 (93.44%)
[05/02 12:38:41    185s] (I)       Started Build MST ( Curr Mem: 1312.24 MB )
[05/02 12:38:41    185s] (I)       Generate topology with single threads
[05/02 12:38:41    185s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.24 MB )
[05/02 12:38:41    185s] (I)       total 2D Cap : 297422 = (148770 H, 148652 V)
[05/02 12:38:41    185s] [NR-eGR] Layer group 1: route 3254 net(s) in layer range [2, 8]
[05/02 12:38:41    185s] (I)       ============  Phase 1a Route ============
[05/02 12:38:41    185s] (I)       Started Phase 1a ( Curr Mem: 1312.34 MB )
[05/02 12:38:41    185s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1312.34 MB )
[05/02 12:38:41    185s] (I)       Usage: 18434 = (8497 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:41    185s] (I)       
[05/02 12:38:41    185s] (I)       ============  Phase 1b Route ============
[05/02 12:38:41    185s] (I)       Usage: 18434 = (8497 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:41    185s] (I)       
[05/02 12:38:41    185s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.802146e+04um
[05/02 12:38:41    185s] (I)       ============  Phase 1c Route ============
[05/02 12:38:41    185s] (I)       Usage: 18434 = (8497 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:41    185s] (I)       
[05/02 12:38:41    185s] (I)       ============  Phase 1d Route ============
[05/02 12:38:41    185s] (I)       Usage: 18434 = (8497 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:41    185s] (I)       
[05/02 12:38:41    185s] (I)       ============  Phase 1e Route ============
[05/02 12:38:41    185s] (I)       Started Phase 1e ( Curr Mem: 1312.34 MB )
[05/02 12:38:41    185s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1312.34 MB )
[05/02 12:38:41    185s] (I)       Usage: 18434 = (8497 H, 9937 V) = (5.71% H, 6.68% V) = (3.135e+04um H, 3.667e+04um V)
[05/02 12:38:41    185s] (I)       
[05/02 12:38:41    185s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.802146e+04um
[05/02 12:38:41    185s] [NR-eGR] 
[05/02 12:38:41    185s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1312.61 MB )
[05/02 12:38:41    185s] (I)       Run Multi-thread layer assignment with 1 threads
[05/02 12:38:41    185s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1312.68 MB )
[05/02 12:38:41    185s] (I)       ============  Phase 1l Route ============
[05/02 12:38:41    185s] (I)       
[05/02 12:38:41    185s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/02 12:38:41    185s] [NR-eGR]                        OverCon            
[05/02 12:38:41    185s] [NR-eGR]                         #Gcell     %Gcell
[05/02 12:38:41    185s] [NR-eGR]       Layer                (1)    OverCon 
[05/02 12:38:41    185s] [NR-eGR] ----------------------------------------------
[05/02 12:38:41    185s] [NR-eGR]  METAL1  (1)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:41    185s] [NR-eGR]  METAL2  (2)         2( 0.04%)   ( 0.04%) 
[05/02 12:38:41    185s] [NR-eGR]  METAL3  (3)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:41    185s] [NR-eGR]  METAL4  (4)         2( 0.04%)   ( 0.04%) 
[05/02 12:38:41    185s] [NR-eGR]  METAL5  (5)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:41    185s] [NR-eGR]  METAL6  (6)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:41    185s] [NR-eGR]  METAL7  (7)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:41    185s] [NR-eGR]  METAL8  (8)         0( 0.00%)   ( 0.00%) 
[05/02 12:38:41    185s] [NR-eGR] ----------------------------------------------
[05/02 12:38:41    185s] [NR-eGR] Total                4( 0.01%)   ( 0.01%) 
[05/02 12:38:41    185s] [NR-eGR] 
[05/02 12:38:41    185s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1312.68 MB )
[05/02 12:38:41    185s] (I)       total 2D Cap : 297618 = (148832 H, 148786 V)
[05/02 12:38:41    185s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/02 12:38:41    185s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/02 12:38:41    185s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1311.94 MB )
[05/02 12:38:41    185s] OPERPROF: Starting HotSpotCal at level 1, MEM:1311.9M
[05/02 12:38:41    185s] [hotspot] +------------+---------------+---------------+
[05/02 12:38:41    185s] [hotspot] |            |   max hotspot | total hotspot |
[05/02 12:38:41    185s] [hotspot] +------------+---------------+---------------+
[05/02 12:38:41    185s] [hotspot] | normalized |          0.00 |          0.00 |
[05/02 12:38:41    185s] [hotspot] +------------+---------------+---------------+
[05/02 12:38:41    185s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:38:41    185s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:38:41    185s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:1311.9M
[05/02 12:38:41    185s] Starting delay calculation for Setup views
[05/02 12:38:41    185s] #################################################################################
[05/02 12:38:41    185s] # Design Stage: PreRoute
[05/02 12:38:41    185s] # Design Name: IOTDF
[05/02 12:38:41    185s] # Design Mode: 90nm
[05/02 12:38:41    185s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:38:41    185s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:38:41    185s] # Signoff Settings: SI Off 
[05/02 12:38:41    185s] #################################################################################
[05/02 12:38:41    185s] Calculate delays in Single mode...
[05/02 12:38:41    185s] Topological Sorting (REAL = 0:00:00.0, MEM = 1320.5M, InitMEM = 1320.5M)
[05/02 12:38:41    185s] Start delay calculation (fullDC) (1 T). (MEM=1320.52)
[05/02 12:38:41    185s] End AAE Lib Interpolated Model. (MEM=1336.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:42    186s] Total number of fetched objects 3268
[05/02 12:38:42    186s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:38:42    186s] End delay calculation. (MEM=1329.73 CPU=0:00:00.6 REAL=0:00:01.0)
[05/02 12:38:42    186s] End delay calculation (fullDC). (MEM=1329.73 CPU=0:00:01.0 REAL=0:00:01.0)
[05/02 12:38:42    186s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1329.7M) ***
[05/02 12:38:42    186s] *** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:03:07 mem=1329.9M)
[05/02 12:38:42    186s] Reported timing to dir ./timingReports
[05/02 12:38:42    186s] **optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 1114.3M, totSessionCpu=0:03:07 **
[05/02 12:38:42    186s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1329.4M
[05/02 12:38:42    186s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.062, MEM:1329.4M
[05/02 12:38:44    187s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  5.313  |  8.202  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   930   |   400   |   662   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.493%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 1115.4M, totSessionCpu=0:03:07 **
[05/02 12:38:44    187s] *** Finished optDesign ***
[05/02 12:38:44    187s] 
[05/02 12:38:44    187s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:27.8 real=0:00:29.1)
[05/02 12:38:44    187s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:03.6 real=0:00:03.6)
[05/02 12:38:44    187s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.5 real=0:00:04.5)
[05/02 12:38:44    187s] Info: pop threads available for lower-level modules during optimization.
[05/02 12:38:44    187s] Deleting Lib Analyzer.
[05/02 12:38:44    187s] Info: Destroy the CCOpt slew target map.
[05/02 12:38:44    187s] clean pInstBBox. size 0
[05/02 12:38:44    187s] Set place::cacheFPlanSiteMark to 0
[05/02 12:38:44    187s] All LLGs are deleted
[05/02 12:38:44    187s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1276.4M
[05/02 12:38:44    187s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:1276.3M
[05/02 12:38:44    187s] 
[05/02 12:38:44    187s] *** Summary of all messages that are not suppressed in this session:
[05/02 12:38:44    187s] Severity  ID               Count  Summary                                  
[05/02 12:38:44    187s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[05/02 12:38:44    187s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[05/02 12:38:44    187s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/02 12:38:44    187s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[05/02 12:38:44    187s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[05/02 12:38:44    187s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[05/02 12:38:44    187s] *** Message Summary: 20 warning(s), 0 error(s)
[05/02 12:38:44    187s] 
[05/02 12:38:44    187s] #% End ccopt_design (date=05/02 12:38:44, total cpu=0:00:35.6, real=0:00:36.0, peak res=1117.8M, current mem=1046.3M)
[05/02 12:38:57    188s] <CMD> saveDesign cts.enc
[05/02 12:38:57    188s] #% Begin save design ... (date=05/02 12:38:57, mem=1046.4M)
[05/02 12:38:57    188s] % Begin Save ccopt configuration ... (date=05/02 12:38:57, mem=1046.4M)
[05/02 12:38:57    188s] % End Save ccopt configuration ... (date=05/02 12:38:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1047.3M, current mem=1047.3M)
[05/02 12:38:57    188s] % Begin Save netlist data ... (date=05/02 12:38:57, mem=1047.3M)
[05/02 12:38:57    188s] Writing Binary DB to cts.enc.dat.tmp/IOTDF.v.bin in single-threaded mode...
[05/02 12:38:57    188s] % End Save netlist data ... (date=05/02 12:38:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.3M, current mem=1047.3M)
[05/02 12:38:57    188s] Saving congestion map file cts.enc.dat.tmp/IOTDF.route.congmap.gz ...
[05/02 12:38:58    188s] % Begin Save AAE data ... (date=05/02 12:38:57, mem=1047.8M)
[05/02 12:38:58    188s] Saving AAE Data ...
[05/02 12:38:58    188s] % End Save AAE data ... (date=05/02 12:38:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.8M, current mem=1047.8M)
[05/02 12:38:58    188s] % Begin Save clock tree data ... (date=05/02 12:38:58, mem=1047.8M)
[05/02 12:38:58    188s] % End Save clock tree data ... (date=05/02 12:38:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.8M, current mem=1047.8M)
[05/02 12:38:58    188s] Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
[05/02 12:38:58    188s] Saving mode setting ...
[05/02 12:38:58    188s] Saving global file ...
[05/02 12:38:58    188s] % Begin Save floorplan data ... (date=05/02 12:38:58, mem=1048.0M)
[05/02 12:38:58    188s] Saving floorplan file ...
[05/02 12:38:58    188s] % End Save floorplan data ... (date=05/02 12:38:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1048.0M, current mem=1048.0M)
[05/02 12:38:58    188s] Saving PG file cts.enc.dat.tmp/IOTDF.pg.gz
[05/02 12:38:58    188s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1279.6M) ***
[05/02 12:38:58    188s] Saving Drc markers ...
[05/02 12:38:58    188s] ... No Drc file written since there is no markers found.
[05/02 12:38:58    188s] % Begin Save placement data ... (date=05/02 12:38:58, mem=1048.0M)
[05/02 12:38:58    188s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/02 12:38:58    188s] Save Adaptive View Pruing View Names to Binary file
[05/02 12:38:58    188s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1279.6M) ***
[05/02 12:38:58    189s] % End Save placement data ... (date=05/02 12:38:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1048.0M, current mem=1048.0M)
[05/02 12:38:58    189s] % Begin Save routing data ... (date=05/02 12:38:58, mem=1048.0M)
[05/02 12:38:58    189s] Saving route file ...
[05/02 12:38:58    189s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1279.7M) ***
[05/02 12:38:58    189s] % End Save routing data ... (date=05/02 12:38:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1048.1M, current mem=1048.1M)
[05/02 12:38:58    189s] Saving property file cts.enc.dat.tmp/IOTDF.prop
[05/02 12:38:58    189s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1279.7M) ***
[05/02 12:38:59    189s] #Saving pin access data to file cts.enc.dat.tmp/IOTDF.apa ...
[05/02 12:38:59    189s] #
[05/02 12:38:59    189s] Saving rc congestion map cts.enc.dat.tmp/IOTDF.congmap.gz ...
[05/02 12:38:59    189s] % Begin Save power constraints data ... (date=05/02 12:38:59, mem=1048.2M)
[05/02 12:38:59    189s] % End Save power constraints data ... (date=05/02 12:38:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1048.2M, current mem=1048.2M)
[05/02 12:39:01    191s] Generated self-contained design cts.enc.dat.tmp
[05/02 12:39:01    191s] #% End save design ... (date=05/02 12:39:01, total cpu=0:00:02.6, real=0:00:04.0, peak res=1048.4M, current mem=1048.4M)
[05/02 12:39:01    191s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:39:01    191s] 
[05/02 12:39:09    191s] <CMD> timeDesign -postCTS
[05/02 12:39:09    191s] All LLGs are deleted
[05/02 12:39:09    191s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1282.2M
[05/02 12:39:09    191s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1282.2M
[05/02 12:39:09    191s] Start to check current routing status for nets...
[05/02 12:39:09    191s] All nets are already routed correctly.
[05/02 12:39:09    191s] End to check current routing status for nets (mem=1282.2M)
[05/02 12:39:09    191s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1282.2M
[05/02 12:39:09    191s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1282.2M
[05/02 12:39:09    192s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1282.3M
[05/02 12:39:09    192s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1282.3M
[05/02 12:39:09    192s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:1282.3M
[05/02 12:39:09    192s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.066, MEM:1282.3M
[05/02 12:39:09    192s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1282.3M
[05/02 12:39:09    192s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1282.2M
[05/02 12:39:11    192s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  5.313  |  8.202  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   930   |   400   |   662   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.493%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/02 12:39:11    192s] Total CPU time: 1.0 sec
[05/02 12:39:11    192s] Total Real time: 2.0 sec
[05/02 12:39:11    192s] Total Memory Usage: 1283.390625 Mbytes
[05/02 12:39:11    192s] 
[05/02 12:39:11    192s] =============================================================================================
[05/02 12:39:11    192s]  Final TAT Report for timeDesign
[05/02 12:39:11    192s] =============================================================================================
[05/02 12:39:11    192s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/02 12:39:11    192s] ---------------------------------------------------------------------------------------------
[05/02 12:39:11    192s] [ TimingUpdate           ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/02 12:39:11    192s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/02 12:39:11    192s] [ TimingReport           ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.2
[05/02 12:39:11    192s] [ DrvReport              ]      1   0:00:01.5  (  66.9 % )     0:00:01.5 /  0:00:00.2    0.2
[05/02 12:39:11    192s] [ MISC                   ]          0:00:00.5  (  22.9 % )     0:00:00.5 /  0:00:00.5    1.0
[05/02 12:39:11    192s] ---------------------------------------------------------------------------------------------
[05/02 12:39:11    192s]  timeDesign TOTAL                   0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:01.0    0.4
[05/02 12:39:11    192s] ---------------------------------------------------------------------------------------------
[05/02 12:39:11    192s] 
[05/02 12:39:11    192s] Info: pop threads available for lower-level modules during optimization.
[05/02 12:39:17    193s] <CMD> timeDesign -postCTS -hold
[05/02 12:39:17    193s] All LLGs are deleted
[05/02 12:39:17    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1250.7M
[05/02 12:39:17    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1250.7M
[05/02 12:39:17    193s] Start to check current routing status for nets...
[05/02 12:39:17    193s] All nets are already routed correctly.
[05/02 12:39:17    193s] End to check current routing status for nets (mem=1250.7M)
[05/02 12:39:17    193s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1250.7M
[05/02 12:39:17    193s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1250.7M
[05/02 12:39:17    193s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1250.8M
[05/02 12:39:17    193s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1250.8M
[05/02 12:39:17    193s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:1250.8M
[05/02 12:39:17    193s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.066, MEM:1250.8M
[05/02 12:39:17    193s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1250.8M
[05/02 12:39:17    193s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1250.7M
[05/02 12:39:17    193s] Starting delay calculation for Hold views
[05/02 12:39:17    193s] #################################################################################
[05/02 12:39:17    193s] # Design Stage: PreRoute
[05/02 12:39:17    193s] # Design Name: IOTDF
[05/02 12:39:17    193s] # Design Mode: 90nm
[05/02 12:39:17    193s] # Analysis Mode: MMMC Non-OCV 
[05/02 12:39:17    193s] # Parasitics Mode: No SPEF/RCDB
[05/02 12:39:17    193s] # Signoff Settings: SI Off 
[05/02 12:39:17    193s] #################################################################################
[05/02 12:39:17    193s] Calculate delays in Single mode...
[05/02 12:39:17    193s] Topological Sorting (REAL = 0:00:00.0, MEM = 1257.5M, InitMEM = 1257.5M)
[05/02 12:39:17    193s] Start delay calculation (fullDC) (1 T). (MEM=1257.5)
[05/02 12:39:17    194s] End AAE Lib Interpolated Model. (MEM=1273.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:39:18    195s] Total number of fetched objects 3268
[05/02 12:39:18    195s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:39:18    195s] End delay calculation. (MEM=1266.07 CPU=0:00:00.7 REAL=0:00:00.0)
[05/02 12:39:18    195s] End delay calculation (fullDC). (MEM=1266.07 CPU=0:00:01.1 REAL=0:00:01.0)
[05/02 12:39:18    195s] *** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 1266.1M) ***
[05/02 12:39:18    195s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:15 mem=1266.1M)
[05/02 12:39:19    195s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.101  |  0.355  |  0.101  |  0.332  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   930   |   400   |   662   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 69.493%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/02 12:39:19    195s] Total CPU time: 1.79 sec
[05/02 12:39:19    195s] Total Real time: 2.0 sec
[05/02 12:39:19    195s] Total Memory Usage: 1235.441406 Mbytes
[05/02 12:39:19    195s] 
[05/02 12:39:19    195s] =============================================================================================
[05/02 12:39:19    195s]  Final TAT Report for timeDesign
[05/02 12:39:19    195s] =============================================================================================
[05/02 12:39:19    195s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/02 12:39:19    195s] ---------------------------------------------------------------------------------------------
[05/02 12:39:19    195s] [ TimingUpdate           ]      1   0:00:00.1  (   6.3 % )     0:00:01.3 /  0:00:01.4    1.0
[05/02 12:39:19    195s] [ FullDelayCalc          ]      1   0:00:01.2  (  71.1 % )     0:00:01.2 /  0:00:01.3    1.0
[05/02 12:39:19    195s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/02 12:39:19    195s] [ TimingReport           ]      2   0:00:00.1  (   3.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/02 12:39:19    195s] [ MISC                   ]          0:00:00.3  (  19.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/02 12:39:19    195s] ---------------------------------------------------------------------------------------------
[05/02 12:39:19    195s]  timeDesign TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[05/02 12:39:19    195s] ---------------------------------------------------------------------------------------------
[05/02 12:39:19    195s] 
[05/02 12:39:30    196s] <CMD> saveDesign postcts.enc
[05/02 12:39:30    196s] #% Begin save design ... (date=05/02 12:39:30, mem=1018.4M)
[05/02 12:39:30    196s] % Begin Save ccopt configuration ... (date=05/02 12:39:30, mem=1018.4M)
[05/02 12:39:30    196s] % End Save ccopt configuration ... (date=05/02 12:39:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=1018.4M, current mem=1018.4M)
[05/02 12:39:30    196s] % Begin Save netlist data ... (date=05/02 12:39:30, mem=1018.4M)
[05/02 12:39:30    196s] Writing Binary DB to postcts.enc.dat.tmp/IOTDF.v.bin in single-threaded mode...
[05/02 12:39:30    196s] % End Save netlist data ... (date=05/02 12:39:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1018.4M, current mem=1018.4M)
[05/02 12:39:30    196s] Saving congestion map file postcts.enc.dat.tmp/IOTDF.route.congmap.gz ...
[05/02 12:39:31    196s] % Begin Save AAE data ... (date=05/02 12:39:31, mem=1018.4M)
[05/02 12:39:31    196s] Saving AAE Data ...
[05/02 12:39:31    196s] % End Save AAE data ... (date=05/02 12:39:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1018.4M, current mem=1018.4M)
[05/02 12:39:31    196s] % Begin Save clock tree data ... (date=05/02 12:39:31, mem=1018.4M)
[05/02 12:39:31    196s] % End Save clock tree data ... (date=05/02 12:39:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1018.4M, current mem=1018.4M)
[05/02 12:39:31    196s] Saving preference file postcts.enc.dat.tmp/gui.pref.tcl ...
[05/02 12:39:31    196s] Saving mode setting ...
[05/02 12:39:31    196s] Saving global file ...
[05/02 12:39:31    196s] % Begin Save floorplan data ... (date=05/02 12:39:31, mem=1018.4M)
[05/02 12:39:31    196s] Saving floorplan file ...
[05/02 12:39:31    196s] % End Save floorplan data ... (date=05/02 12:39:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1018.4M, current mem=1018.4M)
[05/02 12:39:31    196s] Saving PG file postcts.enc.dat.tmp/IOTDF.pg.gz
[05/02 12:39:31    196s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1235.4M) ***
[05/02 12:39:31    196s] Saving Drc markers ...
[05/02 12:39:31    196s] ... No Drc file written since there is no markers found.
[05/02 12:39:31    196s] % Begin Save placement data ... (date=05/02 12:39:31, mem=1018.4M)
[05/02 12:39:31    196s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/02 12:39:31    196s] Save Adaptive View Pruing View Names to Binary file
[05/02 12:39:31    196s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1235.4M) ***
[05/02 12:39:31    196s] % End Save placement data ... (date=05/02 12:39:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1018.4M, current mem=1018.4M)
[05/02 12:39:31    196s] % Begin Save routing data ... (date=05/02 12:39:31, mem=1018.4M)
[05/02 12:39:31    196s] Saving route file ...
[05/02 12:39:32    196s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1235.4M) ***
[05/02 12:39:32    196s] % End Save routing data ... (date=05/02 12:39:32, total cpu=0:00:00.1, real=0:00:01.0, peak res=1018.4M, current mem=1018.4M)
[05/02 12:39:32    196s] Saving property file postcts.enc.dat.tmp/IOTDF.prop
[05/02 12:39:32    196s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1235.4M) ***
[05/02 12:39:32    196s] #Saving pin access data to file postcts.enc.dat.tmp/IOTDF.apa ...
[05/02 12:39:32    197s] #
[05/02 12:39:32    197s] Saving rc congestion map postcts.enc.dat.tmp/IOTDF.congmap.gz ...
[05/02 12:39:32    197s] % Begin Save power constraints data ... (date=05/02 12:39:32, mem=1018.4M)
[05/02 12:39:32    197s] % End Save power constraints data ... (date=05/02 12:39:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1018.4M, current mem=1018.4M)
[05/02 12:39:34    198s] Generated self-contained design postcts.enc.dat.tmp
[05/02 12:39:34    199s] #% End save design ... (date=05/02 12:39:34, total cpu=0:00:02.6, real=0:00:04.0, peak res=1018.4M, current mem=1018.4M)
[05/02 12:39:34    199s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:39:34    199s] 
[05/02 12:39:49    199s] <CMD> addTieHiLo -cell {TIELO TIEHI} -prefix LTIE
[05/02 12:39:49    199s] OPERPROF: Starting DPlace-Init at level 1, MEM:1237.9M
[05/02 12:39:49    199s] #spOpts: mergeVia=F 
[05/02 12:39:49    199s] All LLGs are deleted
[05/02 12:39:49    199s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1237.9M
[05/02 12:39:49    199s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1237.9M
[05/02 12:39:49    199s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1237.9M
[05/02 12:39:49    199s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1237.9M
[05/02 12:39:49    199s] Core basic site is TSM13SITE
[05/02 12:39:49    199s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:39:49    199s] SiteArray: use 118,784 bytes
[05/02 12:39:49    199s] SiteArray: current memory after site array memory allocation 1238.1M
[05/02 12:39:49    199s] SiteArray: FP blocked sites are writable
[05/02 12:39:49    199s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:39:49    199s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1238.1M
[05/02 12:39:49    199s] Process 183 wires and vias for routing blockage and capacity analysis
[05/02 12:39:49    199s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1238.1M
[05/02 12:39:49    199s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.064, MEM:1238.1M
[05/02 12:39:49    199s] OPERPROF:     Starting CMU at level 3, MEM:1238.1M
[05/02 12:39:49    199s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:1238.1M
[05/02 12:39:49    199s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.067, MEM:1238.1M
[05/02 12:39:49    199s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1238.1MB).
[05/02 12:39:49    199s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.080, MEM:1238.1M
[05/02 12:39:49    199s] Options: No distance constraint, No Fan-out constraint.
[05/02 12:39:49    199s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1238.1M
[05/02 12:39:49    199s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1238.1M
[05/02 12:39:49    199s] INFO: Total Number of Tie Cells (TIELO) placed: 0  
[05/02 12:39:49    199s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1238.1M
[05/02 12:39:49    199s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1238.1M
[05/02 12:39:49    199s] INFO: Total Number of Tie Cells (TIEHI) placed: 0  
[05/02 12:39:49    199s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1238.1M
[05/02 12:39:49    199s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1237.9M
[05/02 12:39:49    199s] All LLGs are deleted
[05/02 12:39:49    199s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1237.9M
[05/02 12:39:49    199s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1237.9M
[05/02 12:40:09    201s] <CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 1
[05/02 12:40:09    201s] <CMD> setNanoRouteMode -quiet -routeAntennaCellName ANTENNA
[05/02 12:40:09    201s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/02 12:40:09    201s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[05/02 12:40:09    201s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[05/02 12:40:09    201s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[05/02 12:40:09    201s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[05/02 12:40:09    201s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[05/02 12:40:09    201s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[05/02 12:40:09    201s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[05/02 12:40:09    201s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[05/02 12:40:09    201s] Running Native NanoRoute ...
[05/02 12:40:09    201s] <CMD> routeDesign -globalDetail -viaOpt -wireOpt
[05/02 12:40:09    201s] ### Time Record (routeDesign) is installed.
[05/02 12:40:09    201s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1025.10 (MB), peak = 1117.81 (MB)
[05/02 12:40:09    201s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[05/02 12:40:09    201s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[05/02 12:40:09    201s] #default_rc_corner has no qx tech file defined
[05/02 12:40:09    201s] #No active RC corner or QRC tech file is missing.
[05/02 12:40:09    201s] #**INFO: setDesignMode -flowEffort standard
[05/02 12:40:09    201s] #**INFO: multi-cut via swapping will not be performed after routing.
[05/02 12:40:09    201s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[05/02 12:40:09    201s] OPERPROF: Starting checkPlace at level 1, MEM:1239.4M
[05/02 12:40:09    201s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1239.4M
[05/02 12:40:09    201s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1239.4M
[05/02 12:40:09    201s] Core basic site is TSM13SITE
[05/02 12:40:09    201s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:40:09    201s] SiteArray: use 118,784 bytes
[05/02 12:40:09    201s] SiteArray: current memory after site array memory allocation 1239.5M
[05/02 12:40:09    201s] SiteArray: FP blocked sites are writable
[05/02 12:40:09    201s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.002, MEM:1239.5M
[05/02 12:40:09    201s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.002, MEM:1239.5M
[05/02 12:40:09    201s] Begin checking placement ... (start mem=1239.4M, init mem=1239.5M)
[05/02 12:40:09    201s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1239.5M
[05/02 12:40:09    201s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1239.5M
[05/02 12:40:09    201s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1239.5M
[05/02 12:40:09    201s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1239.5M
[05/02 12:40:09    201s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1239.5M
[05/02 12:40:09    201s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.013, MEM:1239.5M
[05/02 12:40:09    201s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1239.5M
[05/02 12:40:09    201s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1239.5M
[05/02 12:40:09    201s] *info: Placed = 2854           (Fixed = 7)
[05/02 12:40:09    201s] *info: Unplaced = 0           
[05/02 12:40:09    201s] Placement Density:69.49%(31950/45976)
[05/02 12:40:09    201s] Placement Density (including fixed std cells):69.49%(31950/45976)
[05/02 12:40:09    201s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1239.5M
[05/02 12:40:09    201s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1239.4M
[05/02 12:40:09    201s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1239.4M)
[05/02 12:40:09    201s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.032, MEM:1239.4M
[05/02 12:40:09    201s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[05/02 12:40:09    201s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[05/02 12:40:09    201s] 
[05/02 12:40:09    201s] changeUseClockNetStatus Option :  -noFixedNetWires 
[05/02 12:40:09    201s] *** Changed status on (8) nets in Clock.
[05/02 12:40:09    201s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1239.4M) ***
[05/02 12:40:09    201s] 
[05/02 12:40:09    201s] globalDetailRoute
[05/02 12:40:09    201s] 
[05/02 12:40:09    201s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[05/02 12:40:09    201s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/02 12:40:09    201s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/02 12:40:09    201s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/02 12:40:09    201s] #setNanoRouteMode -routeWithSiDriven true
[05/02 12:40:09    201s] #setNanoRouteMode -routeWithTimingDriven true
[05/02 12:40:09    201s] ### Time Record (globalDetailRoute) is installed.
[05/02 12:40:09    201s] #Start globalDetailRoute on Mon May  2 12:40:09 2022
[05/02 12:40:09    201s] #
[05/02 12:40:09    201s] ### Time Record (Pre Callback) is installed.
[05/02 12:40:09    201s] ### Time Record (Pre Callback) is uninstalled.
[05/02 12:40:09    201s] ### Time Record (DB Import) is installed.
[05/02 12:40:09    201s] ### Time Record (Timing Data Generation) is installed.
[05/02 12:40:09    201s] #Generating timing data, please wait...
[05/02 12:40:09    201s] #3262 total nets, 8 already routed, 8 will ignore in trialRoute
[05/02 12:40:09    201s] ### run_trial_route starts on Mon May  2 12:40:09 2022 with memory = 1020.51 (MB), peak = 1117.81 (MB)
[05/02 12:40:09    201s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1019.0 MB, peak:1.1 GB
[05/02 12:40:09    201s] ### dump_timing_file starts on Mon May  2 12:40:09 2022 with memory = 1018.96 (MB), peak = 1117.81 (MB)
[05/02 12:40:09    201s] ### extractRC starts on Mon May  2 12:40:09 2022 with memory = 1018.96 (MB), peak = 1117.81 (MB)
[05/02 12:40:09    201s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:40:09    201s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:40:09    201s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1019.0 MB, peak:1.1 GB
[05/02 12:40:09    201s] #Dump tif for version 2.1
[05/02 12:40:10    202s] End AAE Lib Interpolated Model. (MEM=1271.94 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:40:10    202s] Total number of fetched objects 3268
[05/02 12:40:10    202s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:40:10    202s] End delay calculation. (MEM=1269.56 CPU=0:00:00.6 REAL=0:00:00.0)
[05/02 12:40:11    203s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1037.68 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### dump_timing_file cpu:00:00:02, real:00:00:02, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] #Done generating timing data.
[05/02 12:40:11    203s] ### Time Record (Timing Data Generation) is uninstalled.
[05/02 12:40:11    203s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[05/02 12:40:11    203s] ### Net info: total nets: 3275
[05/02 12:40:11    203s] ### Net info: dirty nets: 0
[05/02 12:40:11    203s] ### Net info: marked as disconnected nets: 0
[05/02 12:40:11    203s] #num needed restored net=0
[05/02 12:40:11    203s] #need_extraction net=0 (total=3275)
[05/02 12:40:11    203s] ### Net info: fully routed nets: 8
[05/02 12:40:11    203s] ### Net info: trivial (< 2 pins) nets: 13
[05/02 12:40:11    203s] ### Net info: unrouted nets: 3254
[05/02 12:40:11    203s] ### Net info: re-extraction nets: 0
[05/02 12:40:11    203s] ### Net info: ignored nets: 0
[05/02 12:40:11    203s] ### Net info: skip routing nets: 0
[05/02 12:40:11    203s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[05/02 12:40:11    203s] #Start reading timing information from file .timing_file_19066.tif.gz ...
[05/02 12:40:11    203s] #Read in timing information for 144 ports, 2854 instances from timing file .timing_file_19066.tif.gz.
[05/02 12:40:11    203s] ### Time Record (DB Import) is uninstalled.
[05/02 12:40:11    203s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[05/02 12:40:11    203s] #RTESIG:78da8dcdbd0a83301405e0ce7d8a4b74b0506dae8926192db8da22b6ab58883f200a26be
[05/02 12:40:11    203s] #       7f2d5dabf6ace7e31cc77da63910540186bea1529408598e0a69c87d94545c50954bf5b8
[05/02 12:40:11    203s] #       92a3e3deee05130a2878dd6075a3a733cc464f60b4b5ddd09cbe44a284baea8d06ef358e
[05/02 12:40:11    203s] #       fd4f83612c81f140d24fc0abfbb1b22b52e1fe1c8be27dc439039264459a650901cfd869
[05/02 12:40:11    203s] #       295768140169bba6dd71b10cc14ef3e6ada06cdf88e80f2337cce10defd28818
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #RTESIG:78da8dcdbd0a83301405e0ce7d8a4b74b0506dae8926192db8da22b6ab58883f200a26be
[05/02 12:40:11    203s] #       7f2d5dabf6ace7e31cc77da63910540186bea1529408598e0a69c87d94545c50954bf5b8
[05/02 12:40:11    203s] #       92a3e3deee05130a2878dd6075a3a733cc464f60b4b5ddd09cbe44a284baea8d06ef358e
[05/02 12:40:11    203s] #       fd4f83612c81f140d24fc0abfbb1b22b52e1fe1c8be27dc439039264459a650901cfd869
[05/02 12:40:11    203s] #       295768140169bba6dd71b10cc14ef3e6ada06cdf88e80f2337cce10defd28818
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] ### Time Record (Data Preparation) is installed.
[05/02 12:40:11    203s] #Start routing data preparation on Mon May  2 12:40:11 2022
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #Minimum voltage of a net in the design = 0.000.
[05/02 12:40:11    203s] #Maximum voltage of a net in the design = 1.080.
[05/02 12:40:11    203s] #Voltage range [0.000 - 1.080] has 3273 nets.
[05/02 12:40:11    203s] #Voltage range [1.080 - 1.080] has 1 net.
[05/02 12:40:11    203s] #Voltage range [0.000 - 0.000] has 1 net.
[05/02 12:40:11    203s] ### Time Record (Cell Pin Access) is installed.
[05/02 12:40:11    203s] ### Time Record (Cell Pin Access) is uninstalled.
[05/02 12:40:11    203s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[05/02 12:40:11    203s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[05/02 12:40:11    203s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[05/02 12:40:11    203s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[05/02 12:40:11    203s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[05/02 12:40:11    203s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[05/02 12:40:11    203s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[05/02 12:40:11    203s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[05/02 12:40:11    203s] #Regenerating Ggrids automatically.
[05/02 12:40:11    203s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[05/02 12:40:11    203s] #Using automatically generated G-grids.
[05/02 12:40:11    203s] #Done routing data preparation.
[05/02 12:40:11    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1026.71 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### Time Record (Data Preparation) is uninstalled.
[05/02 12:40:11    203s] ### Time Record (Special Wire Merging) is installed.
[05/02 12:40:11    203s] #Merging special wires: starts on Mon May  2 12:40:11 2022 with memory = 1026.71 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] ### Time Record (Special Wire Merging) is uninstalled.
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #Finished routing data preparation on Mon May  2 12:40:11 2022
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #Cpu time = 00:00:00
[05/02 12:40:11    203s] #Elapsed time = 00:00:00
[05/02 12:40:11    203s] #Increased memory = 3.78 (MB)
[05/02 12:40:11    203s] #Total memory = 1026.71 (MB)
[05/02 12:40:11    203s] #Peak memory = 1117.81 (MB)
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] ### Time Record (Global Routing) is installed.
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #Start global routing on Mon May  2 12:40:11 2022
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #Start global routing initialization on Mon May  2 12:40:11 2022
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #Number of eco nets is 0
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #Start global routing data preparation on Mon May  2 12:40:11 2022
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] ### build_merged_routing_blockage_rect_list starts on Mon May  2 12:40:11 2022 with memory = 1026.72 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] #Start routing resource analysis on Mon May  2 12:40:11 2022
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] ### init_is_bin_blocked starts on Mon May  2 12:40:11 2022 with memory = 1026.72 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] ### adjust_flow_cap starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] ### adjust_partial_route_blockage starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] ### set_via_blocked starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] ### copy_flow starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] #Routing resource analysis is done on Mon May  2 12:40:11 2022
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] ### report_flow_cap starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] #  Resource Analysis:
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #               Routing  #Avail      #Track     #Total     %Gcell
[05/02 12:40:11    203s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[05/02 12:40:11    203s] #  --------------------------------------------------------------
[05/02 12:40:11    203s] #  METAL1         H         670           0        2025    54.27%
[05/02 12:40:11    203s] #  METAL2         V         599           0        2025     0.00%
[05/02 12:40:11    203s] #  METAL3         H         670           0        2025     0.00%
[05/02 12:40:11    203s] #  METAL4         V         550          49        2025     0.00%
[05/02 12:40:11    203s] #  METAL5         H         648          22        2025     0.00%
[05/02 12:40:11    203s] #  METAL6         V         599           0        2025     0.00%
[05/02 12:40:11    203s] #  METAL7         H         670           0        2025     0.00%
[05/02 12:40:11    203s] #  METAL8         V         239           0        2025     0.00%
[05/02 12:40:11    203s] #  --------------------------------------------------------------
[05/02 12:40:11    203s] #  Total                   4645       1.42%       16200     6.78%
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #  8 nets (0.24%) with 1 preferred extra spacing.
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] ### analyze_m2_tracks starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] ### report_initial_resource starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] ### mark_pg_pins_accessibility starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] ### set_net_region starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #Global routing data preparation is done on Mon May  2 12:40:11 2022
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] ### prepare_level starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### init level 1 starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] ### Level 1 hgrid = 45 X 45
[05/02 12:40:11    203s] ### prepare_level_flow starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #Global routing initialization is done on Mon May  2 12:40:11 2022
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] #
[05/02 12:40:11    203s] #start global routing iteration 1...
[05/02 12:40:11    203s] ### init_flow_edge starts on Mon May  2 12:40:11 2022 with memory = 1027.13 (MB), peak = 1117.81 (MB)
[05/02 12:40:11    203s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:11    203s] ### routing at level 1 (topmost level) iter 0
[05/02 12:40:12    204s] ### measure_qor starts on Mon May  2 12:40:12 2022 with memory = 1036.17 (MB), peak = 1117.81 (MB)
[05/02 12:40:12    204s] ### measure_congestion starts on Mon May  2 12:40:12 2022 with memory = 1036.17 (MB), peak = 1117.81 (MB)
[05/02 12:40:12    204s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:12    204s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:12    204s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1036.17 (MB), peak = 1117.81 (MB)
[05/02 12:40:12    204s] #
[05/02 12:40:12    204s] #start global routing iteration 2...
[05/02 12:40:12    204s] ### routing at level 1 (topmost level) iter 1
[05/02 12:40:13    205s] ### measure_qor starts on Mon May  2 12:40:13 2022 with memory = 1037.42 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] ### measure_congestion starts on Mon May  2 12:40:13 2022 with memory = 1037.42 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.42 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] ### route_end starts on Mon May  2 12:40:13 2022 with memory = 1037.42 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] #Total number of trivial nets (e.g. < 2 pins) = 13 (skipped).
[05/02 12:40:13    205s] #Total number of routable nets = 3262.
[05/02 12:40:13    205s] #Total number of nets in the design = 3275.
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] #3254 routable nets have only global wires.
[05/02 12:40:13    205s] #8 routable nets have only detail routed wires.
[05/02 12:40:13    205s] #8 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] #Routed nets constraints summary:
[05/02 12:40:13    205s] #-----------------------------
[05/02 12:40:13    205s] #        Rules   Unconstrained  
[05/02 12:40:13    205s] #-----------------------------
[05/02 12:40:13    205s] #      Default            3254  
[05/02 12:40:13    205s] #-----------------------------
[05/02 12:40:13    205s] #        Total            3254  
[05/02 12:40:13    205s] #-----------------------------
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] #Routing constraints summary of the whole design:
[05/02 12:40:13    205s] #------------------------------------------------
[05/02 12:40:13    205s] #        Rules   Pref Extra Space   Unconstrained  
[05/02 12:40:13    205s] #------------------------------------------------
[05/02 12:40:13    205s] #      Default                  8            3254  
[05/02 12:40:13    205s] #------------------------------------------------
[05/02 12:40:13    205s] #        Total                  8            3254  
[05/02 12:40:13    205s] #------------------------------------------------
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] ### cal_base_flow starts on Mon May  2 12:40:13 2022 with memory = 1037.43 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] ### init_flow_edge starts on Mon May  2 12:40:13 2022 with memory = 1037.43 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### cal_flow starts on Mon May  2 12:40:13 2022 with memory = 1040.44 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### report_overcon starts on Mon May  2 12:40:13 2022 with memory = 1040.44 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] #  Congestion Analysis: (blocked Gcells are excluded)
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] #                 OverCon          
[05/02 12:40:13    205s] #                  #Gcell    %Gcell
[05/02 12:40:13    205s] #     Layer           (1)   OverCon  Flow/Cap
[05/02 12:40:13    205s] #  ----------------------------------------------
[05/02 12:40:13    205s] #  METAL1        0(0.00%)   (0.00%)     0.35  
[05/02 12:40:13    205s] #  METAL2        2(0.10%)   (0.10%)     0.39  
[05/02 12:40:13    205s] #  METAL3        0(0.00%)   (0.00%)     0.31  
[05/02 12:40:13    205s] #  METAL4        0(0.00%)   (0.00%)     0.11  
[05/02 12:40:13    205s] #  METAL5        0(0.00%)   (0.00%)     0.01  
[05/02 12:40:13    205s] #  METAL6        0(0.00%)   (0.00%)     0.00  
[05/02 12:40:13    205s] #  METAL7        0(0.00%)   (0.00%)     0.00  
[05/02 12:40:13    205s] #  METAL8        0(0.00%)   (0.00%)     0.00  
[05/02 12:40:13    205s] #  ----------------------------------------------
[05/02 12:40:13    205s] #     Total      2(0.01%)   (0.01%)
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[05/02 12:40:13    205s] #  Overflow after GR: 0.00% H + 0.01% V
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### cal_base_flow starts on Mon May  2 12:40:13 2022 with memory = 1040.44 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] ### init_flow_edge starts on Mon May  2 12:40:13 2022 with memory = 1040.44 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### cal_flow starts on Mon May  2 12:40:13 2022 with memory = 1040.44 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### export_cong_map starts on Mon May  2 12:40:13 2022 with memory = 1040.44 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] ### PDZT_Export::export_cong_map starts on Mon May  2 12:40:13 2022 with memory = 1040.44 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### import_cong_map starts on Mon May  2 12:40:13 2022 with memory = 1040.44 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] #Hotspot report including placement blocked areas
[05/02 12:40:13    205s] OPERPROF: Starting HotSpotCal at level 1, MEM:1275.6M
[05/02 12:40:13    205s] [hotspot] +------------+---------------+---------------+
[05/02 12:40:13    205s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[05/02 12:40:13    205s] [hotspot] +------------+---------------+---------------+
[05/02 12:40:13    205s] [hotspot] |   METAL1(H)   |        163.00 |        163.00 |
[05/02 12:40:13    205s] [hotspot] |   METAL2(V)   |          0.00 |          0.00 |
[05/02 12:40:13    205s] [hotspot] |   METAL3(H)   |          0.00 |          0.00 |
[05/02 12:40:13    205s] [hotspot] |   METAL4(V)   |          0.00 |          0.00 |
[05/02 12:40:13    205s] [hotspot] |   METAL5(H)   |          0.00 |          0.00 |
[05/02 12:40:13    205s] [hotspot] |   METAL6(V)   |          0.00 |          0.00 |
[05/02 12:40:13    205s] [hotspot] |   METAL7(H)   |          0.00 |          0.00 |
[05/02 12:40:13    205s] [hotspot] |   METAL8(V)   |          0.00 |          0.00 |
[05/02 12:40:13    205s] [hotspot] +------------+---------------+---------------+
[05/02 12:40:13    205s] [hotspot] |   worst    |(METAL1   163.00 |(METAL1   163.00 |
[05/02 12:40:13    205s] [hotspot] +------------+---------------+---------------+
[05/02 12:40:13    205s] [hotspot] | all layers |          0.00 |          0.00 |
[05/02 12:40:13    205s] [hotspot] +------------+---------------+---------------+
[05/02 12:40:13    205s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:40:13    205s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[05/02 12:40:13    205s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/02 12:40:13    205s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:1275.6M
[05/02 12:40:13    205s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### update starts on Mon May  2 12:40:13 2022 with memory = 1040.41 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] #Complete Global Routing.
[05/02 12:40:13    205s] #Total number of nets with non-default rule or having extra spacing = 8
[05/02 12:40:13    205s] #Total wire length = 68685 um.
[05/02 12:40:13    205s] #Total half perimeter of net bounding box = 65885 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL1 = 509 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL2 = 23096 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL3 = 29945 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL4 = 13547 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL5 = 1588 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL6 = 0 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL7 = 0 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL8 = 0 um.
[05/02 12:40:13    205s] #Total number of vias = 16351
[05/02 12:40:13    205s] #Up-Via Summary (total 16351):
[05/02 12:40:13    205s] #           
[05/02 12:40:13    205s] #-----------------------
[05/02 12:40:13    205s] # METAL1           9745
[05/02 12:40:13    205s] # METAL2           5242
[05/02 12:40:13    205s] # METAL3           1292
[05/02 12:40:13    205s] # METAL4             72
[05/02 12:40:13    205s] #-----------------------
[05/02 12:40:13    205s] #                 16351 
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] ### update cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### report_overcon starts on Mon May  2 12:40:13 2022 with memory = 1040.84 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### report_overcon starts on Mon May  2 12:40:13 2022 with memory = 1040.84 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] #Max overcon = 1 tracks.
[05/02 12:40:13    205s] #Total overcon = 0.01%.
[05/02 12:40:13    205s] #Worst layer Gcell overcon rate = 0.00%.
[05/02 12:40:13    205s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] #Global routing statistics:
[05/02 12:40:13    205s] #Cpu time = 00:00:01
[05/02 12:40:13    205s] #Elapsed time = 00:00:01
[05/02 12:40:13    205s] #Increased memory = 14.12 (MB)
[05/02 12:40:13    205s] #Total memory = 1040.84 (MB)
[05/02 12:40:13    205s] #Peak memory = 1117.81 (MB)
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] #Finished global routing on Mon May  2 12:40:13 2022
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] ### Time Record (Global Routing) is uninstalled.
[05/02 12:40:13    205s] ### Time Record (Track Assignment) is installed.
[05/02 12:40:13    205s] ### Time Record (Track Assignment) is uninstalled.
[05/02 12:40:13    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1037.02 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] ### Time Record (Track Assignment) is installed.
[05/02 12:40:13    205s] #Start Track Assignment.
[05/02 12:40:13    205s] #Done with 3188 horizontal wires in 1 hboxes and 3772 vertical wires in 1 hboxes.
[05/02 12:40:13    205s] #Done with 674 horizontal wires in 1 hboxes and 918 vertical wires in 1 hboxes.
[05/02 12:40:13    205s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] #Track assignment summary:
[05/02 12:40:13    205s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[05/02 12:40:13    205s] #------------------------------------------------------------------------
[05/02 12:40:13    205s] # METAL1       486.34 	  0.00%  	  0.00% 	  0.00%
[05/02 12:40:13    205s] # METAL2     22834.09 	  0.10%  	  0.00% 	  0.00%
[05/02 12:40:13    205s] # METAL3     27046.59 	  0.06%  	  0.00% 	  0.00%
[05/02 12:40:13    205s] # METAL4     11349.89 	  0.00%  	  0.00% 	  0.00%
[05/02 12:40:13    205s] # METAL5      1581.65 	  0.00%  	  0.00% 	  0.00%
[05/02 12:40:13    205s] # METAL6         0.00 	  0.00%  	  0.00% 	  0.00%
[05/02 12:40:13    205s] # METAL7         0.00 	  0.00%  	  0.00% 	  0.00%
[05/02 12:40:13    205s] # METAL8         0.00 	  0.00%  	  0.00% 	  0.00%
[05/02 12:40:13    205s] #------------------------------------------------------------------------
[05/02 12:40:13    205s] # All       63298.56  	  0.06% 	  0.00% 	  0.00%
[05/02 12:40:13    205s] #Complete Track Assignment.
[05/02 12:40:13    205s] #Total number of nets with non-default rule or having extra spacing = 8
[05/02 12:40:13    205s] #Total wire length = 72815 um.
[05/02 12:40:13    205s] #Total half perimeter of net bounding box = 65885 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL1 = 3622 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL2 = 22700 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL3 = 31212 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL4 = 13668 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL5 = 1614 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL6 = 0 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL7 = 0 um.
[05/02 12:40:13    205s] #Total wire length on LAYER METAL8 = 0 um.
[05/02 12:40:13    205s] #Total number of vias = 16351
[05/02 12:40:13    205s] #Up-Via Summary (total 16351):
[05/02 12:40:13    205s] #           
[05/02 12:40:13    205s] #-----------------------
[05/02 12:40:13    205s] # METAL1           9745
[05/02 12:40:13    205s] # METAL2           5242
[05/02 12:40:13    205s] # METAL3           1292
[05/02 12:40:13    205s] # METAL4             72
[05/02 12:40:13    205s] #-----------------------
[05/02 12:40:13    205s] #                 16351 
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] ### Time Record (Track Assignment) is uninstalled.
[05/02 12:40:13    205s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1039.84 (MB), peak = 1117.81 (MB)
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] #number of short segments in preferred routing layers
[05/02 12:40:13    205s] #	
[05/02 12:40:13    205s] #	
[05/02 12:40:13    205s] #
[05/02 12:40:13    205s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[05/02 12:40:13    205s] #Cpu time = 00:00:02
[05/02 12:40:13    205s] #Elapsed time = 00:00:02
[05/02 12:40:13    205s] #Increased memory = 16.90 (MB)
[05/02 12:40:13    205s] #Total memory = 1039.84 (MB)
[05/02 12:40:13    205s] #Peak memory = 1117.81 (MB)
[05/02 12:40:13    205s] ### Time Record (Detail Routing) is installed.
[05/02 12:40:13    205s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[05/02 12:40:14    206s] #
[05/02 12:40:14    206s] #Start Detail Routing..
[05/02 12:40:14    206s] #start initial detail routing ...
[05/02 12:40:14    206s] ### Design has 0 dirty nets, 1562 dirty-areas)
[05/02 12:40:28    220s] #   number of violations = 0
[05/02 12:40:28    220s] #2 out of 2854 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.0%.
[05/02 12:40:28    220s] #0.8% of the total area is being checked for drcs
[05/02 12:40:28    220s] #0.8% of the total area was checked
[05/02 12:40:28    220s] #   number of violations = 0
[05/02 12:40:28    220s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1091.21 (MB), peak = 1117.81 (MB)
[05/02 12:40:28    220s] #Complete Detail Routing.
[05/02 12:40:28    220s] #Total number of nets with non-default rule or having extra spacing = 8
[05/02 12:40:28    220s] #Total wire length = 76310 um.
[05/02 12:40:28    220s] #Total half perimeter of net bounding box = 65885 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL1 = 4201 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL2 = 27360 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL3 = 27633 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL4 = 15257 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL5 = 1859 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL6 = 0 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL7 = 0 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL8 = 0 um.
[05/02 12:40:28    220s] #Total number of vias = 17661
[05/02 12:40:28    220s] #Up-Via Summary (total 17661):
[05/02 12:40:28    220s] #           
[05/02 12:40:28    220s] #-----------------------
[05/02 12:40:28    220s] # METAL1          10230
[05/02 12:40:28    220s] # METAL2           5746
[05/02 12:40:28    220s] # METAL3           1581
[05/02 12:40:28    220s] # METAL4            104
[05/02 12:40:28    220s] #-----------------------
[05/02 12:40:28    220s] #                 17661 
[05/02 12:40:28    220s] #
[05/02 12:40:28    220s] #Total number of DRC violations = 0
[05/02 12:40:28    220s] ### Time Record (Detail Routing) is uninstalled.
[05/02 12:40:28    220s] #Cpu time = 00:00:14
[05/02 12:40:28    220s] #Elapsed time = 00:00:14
[05/02 12:40:28    220s] #Increased memory = 0.68 (MB)
[05/02 12:40:28    220s] #Total memory = 1040.52 (MB)
[05/02 12:40:28    220s] #Peak memory = 1117.81 (MB)
[05/02 12:40:28    220s] ### Time Record (Antenna Fixing) is installed.
[05/02 12:40:28    220s] #
[05/02 12:40:28    220s] #start routing for process antenna violation fix ...
[05/02 12:40:28    220s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[05/02 12:40:28    220s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1042.41 (MB), peak = 1117.81 (MB)
[05/02 12:40:28    220s] #
[05/02 12:40:28    220s] #Total number of nets with non-default rule or having extra spacing = 8
[05/02 12:40:28    220s] #Total wire length = 76310 um.
[05/02 12:40:28    220s] #Total half perimeter of net bounding box = 65885 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL1 = 4201 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL2 = 27360 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL3 = 27633 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL4 = 15257 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL5 = 1859 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL6 = 0 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL7 = 0 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL8 = 0 um.
[05/02 12:40:28    220s] #Total number of vias = 17661
[05/02 12:40:28    220s] #Up-Via Summary (total 17661):
[05/02 12:40:28    220s] #           
[05/02 12:40:28    220s] #-----------------------
[05/02 12:40:28    220s] # METAL1          10230
[05/02 12:40:28    220s] # METAL2           5746
[05/02 12:40:28    220s] # METAL3           1581
[05/02 12:40:28    220s] # METAL4            104
[05/02 12:40:28    220s] #-----------------------
[05/02 12:40:28    220s] #                 17661 
[05/02 12:40:28    220s] #
[05/02 12:40:28    220s] #Total number of DRC violations = 0
[05/02 12:40:28    220s] #Total number of net violated process antenna rule = 0
[05/02 12:40:28    220s] #
[05/02 12:40:28    220s] #
[05/02 12:40:28    220s] #Total number of nets with non-default rule or having extra spacing = 8
[05/02 12:40:28    220s] #Total wire length = 76310 um.
[05/02 12:40:28    220s] #Total half perimeter of net bounding box = 65885 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL1 = 4201 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL2 = 27360 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL3 = 27633 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL4 = 15257 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL5 = 1859 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL6 = 0 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL7 = 0 um.
[05/02 12:40:28    220s] #Total wire length on LAYER METAL8 = 0 um.
[05/02 12:40:28    220s] #Total number of vias = 17661
[05/02 12:40:28    220s] #Up-Via Summary (total 17661):
[05/02 12:40:28    220s] #           
[05/02 12:40:28    220s] #-----------------------
[05/02 12:40:28    220s] # METAL1          10230
[05/02 12:40:28    220s] # METAL2           5746
[05/02 12:40:28    220s] # METAL3           1581
[05/02 12:40:28    220s] # METAL4            104
[05/02 12:40:28    220s] #-----------------------
[05/02 12:40:28    220s] #                 17661 
[05/02 12:40:28    220s] #
[05/02 12:40:28    220s] #Total number of DRC violations = 0
[05/02 12:40:28    220s] #Total number of net violated process antenna rule = 0
[05/02 12:40:28    220s] #
[05/02 12:40:28    220s] ### Time Record (Antenna Fixing) is uninstalled.
[05/02 12:40:28    220s] ### Time Record (Post Route Wire Spreading) is installed.
[05/02 12:40:28    220s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[05/02 12:40:29    221s] #
[05/02 12:40:29    221s] #Start Post Route wire spreading..
[05/02 12:40:29    221s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[05/02 12:40:29    221s] #
[05/02 12:40:29    221s] #Start DRC checking..
[05/02 12:40:30    222s] #   number of violations = 0
[05/02 12:40:30    222s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1068.41 (MB), peak = 1117.81 (MB)
[05/02 12:40:30    222s] #CELL_VIEW IOTDF,init has no DRC violation.
[05/02 12:40:30    222s] #Total number of DRC violations = 0
[05/02 12:40:30    222s] #Total number of net violated process antenna rule = 0
[05/02 12:40:30    222s] #
[05/02 12:40:30    222s] #Start data preparation for wire spreading...
[05/02 12:40:30    222s] #
[05/02 12:40:30    222s] #Data preparation is done on Mon May  2 12:40:30 2022
[05/02 12:40:30    222s] #
[05/02 12:40:30    222s] #
[05/02 12:40:30    222s] #Start Post Route Wire Spread.
[05/02 12:40:30    222s] #Done with 445 horizontal wires in 1 hboxes and 422 vertical wires in 1 hboxes.
[05/02 12:40:30    222s] #Complete Post Route Wire Spread.
[05/02 12:40:30    222s] #
[05/02 12:40:30    222s] #Total number of nets with non-default rule or having extra spacing = 8
[05/02 12:40:30    222s] #Total wire length = 76905 um.
[05/02 12:40:30    222s] #Total half perimeter of net bounding box = 65885 um.
[05/02 12:40:30    222s] #Total wire length on LAYER METAL1 = 4222 um.
[05/02 12:40:30    222s] #Total wire length on LAYER METAL2 = 27489 um.
[05/02 12:40:30    222s] #Total wire length on LAYER METAL3 = 27872 um.
[05/02 12:40:30    222s] #Total wire length on LAYER METAL4 = 15461 um.
[05/02 12:40:30    222s] #Total wire length on LAYER METAL5 = 1861 um.
[05/02 12:40:30    222s] #Total wire length on LAYER METAL6 = 0 um.
[05/02 12:40:30    222s] #Total wire length on LAYER METAL7 = 0 um.
[05/02 12:40:30    222s] #Total wire length on LAYER METAL8 = 0 um.
[05/02 12:40:30    222s] #Total number of vias = 17661
[05/02 12:40:30    222s] #Up-Via Summary (total 17661):
[05/02 12:40:30    222s] #           
[05/02 12:40:30    222s] #-----------------------
[05/02 12:40:30    222s] # METAL1          10230
[05/02 12:40:30    222s] # METAL2           5746
[05/02 12:40:30    222s] # METAL3           1581
[05/02 12:40:30    222s] # METAL4            104
[05/02 12:40:30    222s] #-----------------------
[05/02 12:40:30    222s] #                 17661 
[05/02 12:40:30    222s] #
[05/02 12:40:30    222s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[05/02 12:40:30    222s] #
[05/02 12:40:30    222s] #Start DRC checking..
[05/02 12:40:32    224s] #   number of violations = 0
[05/02 12:40:32    224s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1068.12 (MB), peak = 1117.81 (MB)
[05/02 12:40:32    224s] #CELL_VIEW IOTDF,init has no DRC violation.
[05/02 12:40:32    224s] #Total number of DRC violations = 0
[05/02 12:40:32    224s] #Total number of net violated process antenna rule = 0
[05/02 12:40:32    224s] #   number of violations = 0
[05/02 12:40:32    224s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1044.25 (MB), peak = 1117.81 (MB)
[05/02 12:40:32    224s] #CELL_VIEW IOTDF,init has no DRC violation.
[05/02 12:40:32    224s] #Total number of DRC violations = 0
[05/02 12:40:32    224s] #Total number of net violated process antenna rule = 0
[05/02 12:40:32    224s] #Post Route wire spread is done.
[05/02 12:40:32    224s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[05/02 12:40:32    224s] #Total number of nets with non-default rule or having extra spacing = 8
[05/02 12:40:32    224s] #Total wire length = 76905 um.
[05/02 12:40:32    224s] #Total half perimeter of net bounding box = 65885 um.
[05/02 12:40:32    224s] #Total wire length on LAYER METAL1 = 4222 um.
[05/02 12:40:32    224s] #Total wire length on LAYER METAL2 = 27489 um.
[05/02 12:40:32    224s] #Total wire length on LAYER METAL3 = 27872 um.
[05/02 12:40:32    224s] #Total wire length on LAYER METAL4 = 15461 um.
[05/02 12:40:32    224s] #Total wire length on LAYER METAL5 = 1861 um.
[05/02 12:40:32    224s] #Total wire length on LAYER METAL6 = 0 um.
[05/02 12:40:32    224s] #Total wire length on LAYER METAL7 = 0 um.
[05/02 12:40:32    224s] #Total wire length on LAYER METAL8 = 0 um.
[05/02 12:40:32    224s] #Total number of vias = 17661
[05/02 12:40:32    224s] #Up-Via Summary (total 17661):
[05/02 12:40:32    224s] #           
[05/02 12:40:32    224s] #-----------------------
[05/02 12:40:32    224s] # METAL1          10230
[05/02 12:40:32    224s] # METAL2           5746
[05/02 12:40:32    224s] # METAL3           1581
[05/02 12:40:32    224s] # METAL4            104
[05/02 12:40:32    224s] #-----------------------
[05/02 12:40:32    224s] #                 17661 
[05/02 12:40:32    224s] #
[05/02 12:40:32    224s] #detailRoute Statistics:
[05/02 12:40:32    224s] #Cpu time = 00:00:19
[05/02 12:40:32    224s] #Elapsed time = 00:00:19
[05/02 12:40:32    224s] #Increased memory = 2.21 (MB)
[05/02 12:40:32    224s] #Total memory = 1042.04 (MB)
[05/02 12:40:32    224s] #Peak memory = 1117.81 (MB)
[05/02 12:40:32    224s] ### Time Record (DB Export) is installed.
[05/02 12:40:32    224s] ### Time Record (DB Export) is uninstalled.
[05/02 12:40:32    224s] ### Time Record (Post Callback) is installed.
[05/02 12:40:32    224s] ### Time Record (Post Callback) is uninstalled.
[05/02 12:40:32    224s] #
[05/02 12:40:32    224s] #globalDetailRoute statistics:
[05/02 12:40:32    224s] #Cpu time = 00:00:23
[05/02 12:40:32    224s] #Elapsed time = 00:00:23
[05/02 12:40:32    224s] #Increased memory = 14.63 (MB)
[05/02 12:40:32    224s] #Total memory = 1035.14 (MB)
[05/02 12:40:32    224s] #Peak memory = 1117.81 (MB)
[05/02 12:40:32    224s] #Number of warnings = 2
[05/02 12:40:32    224s] #Total number of warnings = 13
[05/02 12:40:32    224s] #Number of fails = 0
[05/02 12:40:32    224s] #Total number of fails = 0
[05/02 12:40:32    224s] #Complete globalDetailRoute on Mon May  2 12:40:32 2022
[05/02 12:40:32    224s] #
[05/02 12:40:32    224s] ### Time Record (globalDetailRoute) is uninstalled.
[05/02 12:40:32    224s] #Default setup view is reset to av_func_mode.
[05/02 12:40:32    224s] 
[05/02 12:40:32    224s] detailRoute
[05/02 12:40:32    224s] 
[05/02 12:40:32    224s] #setNanoRouteMode -routeAntennaCellName "ANTENNA"
[05/02 12:40:32    224s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[05/02 12:40:32    224s] #setNanoRouteMode -routeInsertAntennaDiode true
[05/02 12:40:32    224s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[05/02 12:40:32    224s] #setNanoRouteMode -routeWithSiDriven true
[05/02 12:40:32    224s] #setNanoRouteMode -routeWithTimingDriven true
[05/02 12:40:32    224s] ### Time Record (detailRoute) is installed.
[05/02 12:40:32    224s] #Start detailRoute on Mon May  2 12:40:32 2022
[05/02 12:40:32    224s] #
[05/02 12:40:32    224s] ### Time Record (Pre Callback) is installed.
[05/02 12:40:32    224s] ### Time Record (Pre Callback) is uninstalled.
[05/02 12:40:32    224s] ### Time Record (DB Import) is installed.
[05/02 12:40:32    224s] ### Time Record (Timing Data Generation) is installed.
[05/02 12:40:32    224s] ### Time Record (Timing Data Generation) is uninstalled.
[05/02 12:40:32    224s] LayerId::1 widthSet size::1
[05/02 12:40:32    224s] LayerId::2 widthSet size::1
[05/02 12:40:32    224s] LayerId::3 widthSet size::1
[05/02 12:40:32    224s] LayerId::4 widthSet size::1
[05/02 12:40:32    224s] LayerId::5 widthSet size::1
[05/02 12:40:32    224s] LayerId::6 widthSet size::1
[05/02 12:40:32    224s] LayerId::7 widthSet size::1
[05/02 12:40:32    224s] LayerId::8 widthSet size::1
[05/02 12:40:32    224s] Updating RC grid for preRoute extraction ...
[05/02 12:40:32    224s] Initializing multi-corner resistance tables ...
[05/02 12:40:32    224s] ### Net info: total nets: 3275
[05/02 12:40:32    224s] ### Net info: dirty nets: 0
[05/02 12:40:32    224s] ### Net info: marked as disconnected nets: 0
[05/02 12:40:32    224s] #num needed restored net=0
[05/02 12:40:32    224s] #need_extraction net=0 (total=3275)
[05/02 12:40:32    224s] ### Net info: fully routed nets: 3262
[05/02 12:40:32    224s] ### Net info: trivial (< 2 pins) nets: 13
[05/02 12:40:32    224s] ### Net info: unrouted nets: 0
[05/02 12:40:32    224s] ### Net info: re-extraction nets: 0
[05/02 12:40:32    224s] ### Net info: ignored nets: 0
[05/02 12:40:32    224s] ### Net info: skip routing nets: 0
[05/02 12:40:32    224s] #WARNING (NRDB-976) The TRACK STEP 0.4100 for preferred direction tracks is smaller than the PITCH 0.6150 for LAYER METAL7. This will cause routability problems for NanoRoute.
[05/02 12:40:32    224s] #Start reading timing information from file .timing_file_19066.tif.gz ...
[05/02 12:40:32    224s] #Read in timing information for 144 ports, 2854 instances from timing file .timing_file_19066.tif.gz.
[05/02 12:40:32    224s] ### Time Record (DB Import) is uninstalled.
[05/02 12:40:32    224s] #NanoRoute Version 19.12-s087_1 NR191024-1807/19_12-UB
[05/02 12:40:32    224s] #RTESIG:78da8dcdcb0ac230140450d77ec5257551416b6e1e4db2ace0b68aa8db52217d40692189
[05/02 12:40:32    224s] #       ff6fd1ad1a673b879964753b9c81a0c9906d3dd5aa4228cf689032b1454dd50e4d3557d7
[05/02 12:40:32    224s] #       3d5926abe3e9824c0066f415489b61aac3061ede3af036847e6cd76fc7958119f463b0ad
[05/02 12:40:32    224s] #       751f89460d4d3d780be97d9a868f0659ae818b4c470f91198ccf7199c791101c48515e0e
[05/02 12:40:32    224s] #       655910487d7073f9854a09a4ebdb2ee272cd20b8c7cf5b4579dc20fbeb4f2919df52fa87
[05/02 12:40:32    224s] #       593c0137af9f86
[05/02 12:40:32    224s] #
[05/02 12:40:32    224s] ### Time Record (Data Preparation) is installed.
[05/02 12:40:32    224s] #Start routing data preparation on Mon May  2 12:40:32 2022
[05/02 12:40:32    224s] #
[05/02 12:40:32    224s] #Minimum voltage of a net in the design = 0.000.
[05/02 12:40:32    224s] #Maximum voltage of a net in the design = 1.080.
[05/02 12:40:32    224s] #Voltage range [0.000 - 1.080] has 3273 nets.
[05/02 12:40:32    224s] #Voltage range [1.080 - 1.080] has 1 net.
[05/02 12:40:32    224s] #Voltage range [0.000 - 0.000] has 1 net.
[05/02 12:40:32    224s] ### Time Record (Cell Pin Access) is installed.
[05/02 12:40:32    224s] ### Time Record (Cell Pin Access) is uninstalled.
[05/02 12:40:33    224s] # METAL1       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.36500
[05/02 12:40:33    224s] # METAL2       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[05/02 12:40:33    224s] # METAL3       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[05/02 12:40:33    224s] # METAL4       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[05/02 12:40:33    224s] # METAL5       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[05/02 12:40:33    224s] # METAL6       V   Track-Pitch = 0.46000    Line-2-Via Pitch = 0.41000
[05/02 12:40:33    224s] # METAL7       H   Track-Pitch = 0.41000    Line-2-Via Pitch = 0.41000
[05/02 12:40:33    224s] # METAL8       V   Track-Pitch = 1.15000    Line-2-Via Pitch = 0.95000
[05/02 12:40:33    225s] #Regenerating Ggrids automatically.
[05/02 12:40:33    225s] #Auto generating G-grids with size=15 tracks, using layer METAL3's pitch = 0.41000.
[05/02 12:40:33    225s] #Using automatically generated G-grids.
[05/02 12:40:33    225s] #Done routing data preparation.
[05/02 12:40:33    225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1030.65 (MB), peak = 1117.81 (MB)
[05/02 12:40:33    225s] ### Time Record (Data Preparation) is uninstalled.
[05/02 12:40:33    225s] ### Time Record (Detail Routing) is installed.
[05/02 12:40:33    225s] ### Time Record (Special Wire Merging) is installed.
[05/02 12:40:33    225s] #Merging special wires: starts on Mon May  2 12:40:33 2022 with memory = 1030.65 (MB), peak = 1117.81 (MB)
[05/02 12:40:33    225s] #
[05/02 12:40:33    225s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.1 GB
[05/02 12:40:33    225s] ### Time Record (Special Wire Merging) is uninstalled.
[05/02 12:40:33    225s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[05/02 12:40:33    225s] #
[05/02 12:40:33    225s] #Start Detail Routing..
[05/02 12:40:33    225s] #start 1st optimization iteration ...
[05/02 12:40:33    225s] #   number of violations = 0
[05/02 12:40:33    225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.39 (MB), peak = 1117.81 (MB)
[05/02 12:40:33    225s] #Complete Detail Routing.
[05/02 12:40:33    225s] #Total number of nets with non-default rule or having extra spacing = 8
[05/02 12:40:33    225s] #Total wire length = 76905 um.
[05/02 12:40:33    225s] #Total half perimeter of net bounding box = 65885 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL1 = 4222 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL2 = 27489 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL3 = 27872 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL4 = 15461 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL5 = 1861 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL6 = 0 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL7 = 0 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL8 = 0 um.
[05/02 12:40:33    225s] #Total number of vias = 17661
[05/02 12:40:33    225s] #Up-Via Summary (total 17661):
[05/02 12:40:33    225s] #           
[05/02 12:40:33    225s] #-----------------------
[05/02 12:40:33    225s] # METAL1          10230
[05/02 12:40:33    225s] # METAL2           5746
[05/02 12:40:33    225s] # METAL3           1581
[05/02 12:40:33    225s] # METAL4            104
[05/02 12:40:33    225s] #-----------------------
[05/02 12:40:33    225s] #                 17661 
[05/02 12:40:33    225s] #
[05/02 12:40:33    225s] #Total number of DRC violations = 0
[05/02 12:40:33    225s] ### Time Record (Detail Routing) is uninstalled.
[05/02 12:40:33    225s] #Cpu time = 00:00:01
[05/02 12:40:33    225s] #Elapsed time = 00:00:01
[05/02 12:40:33    225s] #Increased memory = 3.77 (MB)
[05/02 12:40:33    225s] #Total memory = 1030.66 (MB)
[05/02 12:40:33    225s] #Peak memory = 1117.81 (MB)
[05/02 12:40:33    225s] ### Time Record (Antenna Fixing) is installed.
[05/02 12:40:33    225s] #
[05/02 12:40:33    225s] #start routing for process antenna violation fix ...
[05/02 12:40:33    225s] ### max drc and si pitch = 5880 ( 2.94000 um) MT-safe pitch = 5600 ( 2.80000 um) patch pitch = 15640 ( 7.82000 um)
[05/02 12:40:33    225s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1032.39 (MB), peak = 1117.81 (MB)
[05/02 12:40:33    225s] #
[05/02 12:40:33    225s] #Total number of nets with non-default rule or having extra spacing = 8
[05/02 12:40:33    225s] #Total wire length = 76905 um.
[05/02 12:40:33    225s] #Total half perimeter of net bounding box = 65885 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL1 = 4222 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL2 = 27489 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL3 = 27872 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL4 = 15461 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL5 = 1861 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL6 = 0 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL7 = 0 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL8 = 0 um.
[05/02 12:40:33    225s] #Total number of vias = 17661
[05/02 12:40:33    225s] #Up-Via Summary (total 17661):
[05/02 12:40:33    225s] #           
[05/02 12:40:33    225s] #-----------------------
[05/02 12:40:33    225s] # METAL1          10230
[05/02 12:40:33    225s] # METAL2           5746
[05/02 12:40:33    225s] # METAL3           1581
[05/02 12:40:33    225s] # METAL4            104
[05/02 12:40:33    225s] #-----------------------
[05/02 12:40:33    225s] #                 17661 
[05/02 12:40:33    225s] #
[05/02 12:40:33    225s] #Total number of DRC violations = 0
[05/02 12:40:33    225s] #Total number of net violated process antenna rule = 0
[05/02 12:40:33    225s] #
[05/02 12:40:33    225s] #
[05/02 12:40:33    225s] #Total number of nets with non-default rule or having extra spacing = 8
[05/02 12:40:33    225s] #Total wire length = 76905 um.
[05/02 12:40:33    225s] #Total half perimeter of net bounding box = 65885 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL1 = 4222 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL2 = 27489 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL3 = 27872 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL4 = 15461 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL5 = 1861 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL6 = 0 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL7 = 0 um.
[05/02 12:40:33    225s] #Total wire length on LAYER METAL8 = 0 um.
[05/02 12:40:33    225s] #Total number of vias = 17661
[05/02 12:40:33    225s] #Up-Via Summary (total 17661):
[05/02 12:40:33    225s] #           
[05/02 12:40:33    225s] #-----------------------
[05/02 12:40:33    225s] # METAL1          10230
[05/02 12:40:33    225s] # METAL2           5746
[05/02 12:40:33    225s] # METAL3           1581
[05/02 12:40:33    225s] # METAL4            104
[05/02 12:40:33    225s] #-----------------------
[05/02 12:40:33    225s] #                 17661 
[05/02 12:40:33    225s] #
[05/02 12:40:33    225s] #Total number of DRC violations = 0
[05/02 12:40:33    225s] #Total number of net violated process antenna rule = 0
[05/02 12:40:33    225s] #
[05/02 12:40:33    225s] ### Time Record (Antenna Fixing) is uninstalled.
[05/02 12:40:33    225s] ### Time Record (DB Export) is installed.
[05/02 12:40:34    225s] ### Time Record (DB Export) is uninstalled.
[05/02 12:40:34    225s] ### Time Record (Post Callback) is installed.
[05/02 12:40:34    225s] ### Time Record (Post Callback) is uninstalled.
[05/02 12:40:34    225s] #
[05/02 12:40:34    225s] #detailRoute statistics:
[05/02 12:40:34    225s] #Cpu time = 00:00:01
[05/02 12:40:34    225s] #Elapsed time = 00:00:01
[05/02 12:40:34    225s] #Increased memory = 0.66 (MB)
[05/02 12:40:34    225s] #Total memory = 1030.17 (MB)
[05/02 12:40:34    225s] #Peak memory = 1117.81 (MB)
[05/02 12:40:34    225s] #Number of warnings = 1
[05/02 12:40:34    225s] #Total number of warnings = 14
[05/02 12:40:34    225s] #Number of fails = 0
[05/02 12:40:34    225s] #Total number of fails = 0
[05/02 12:40:34    225s] #Complete detailRoute on Mon May  2 12:40:34 2022
[05/02 12:40:34    225s] #
[05/02 12:40:34    225s] ### Time Record (detailRoute) is uninstalled.
[05/02 12:40:34    225s] #routeDesign: cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1030.07 (MB), peak = 1117.81 (MB)
[05/02 12:40:34    225s] 
[05/02 12:40:34    225s] *** Summary of all messages that are not suppressed in this session:
[05/02 12:40:34    225s] Severity  ID               Count  Summary                                  
[05/02 12:40:34    225s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[05/02 12:40:34    225s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[05/02 12:40:34    225s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/02 12:40:34    225s] *** Message Summary: 3 warning(s), 0 error(s)
[05/02 12:40:34    225s] 
[05/02 12:40:34    225s] ### Time Record (routeDesign) is uninstalled.
[05/02 12:40:34    225s] ### 
[05/02 12:40:34    225s] ###   Scalability Statistics
[05/02 12:40:34    225s] ### 
[05/02 12:40:34    225s] ### --------------------------------+----------------+----------------+----------------+
[05/02 12:40:34    225s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[05/02 12:40:34    225s] ### --------------------------------+----------------+----------------+----------------+
[05/02 12:40:34    225s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[05/02 12:40:34    225s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[05/02 12:40:34    225s] ###   Timing Data Generation        |        00:00:02|        00:00:02|             1.0|
[05/02 12:40:34    225s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[05/02 12:40:34    225s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[05/02 12:40:34    225s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[05/02 12:40:34    225s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[05/02 12:40:34    225s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[05/02 12:40:34    225s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[05/02 12:40:34    225s] ###   Track Assignment              |        00:00:01|        00:00:01|             1.0|
[05/02 12:40:34    225s] ###   Post Route Wire Spreading     |        00:00:04|        00:00:04|             1.0|
[05/02 12:40:34    225s] ###   Detail Routing                |        00:00:15|        00:00:15|             1.0|
[05/02 12:40:34    225s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[05/02 12:40:34    225s] ###   Entire Command                |        00:00:25|        00:00:25|             1.0|
[05/02 12:40:34    225s] ### --------------------------------+----------------+----------------+----------------+
[05/02 12:40:34    225s] ### 
[05/02 12:40:47    227s] <CMD> saveDesign nanoroute.enc
[05/02 12:40:47    227s] #% Begin save design ... (date=05/02 12:40:47, mem=1030.1M)
[05/02 12:40:47    227s] % Begin Save ccopt configuration ... (date=05/02 12:40:47, mem=1030.1M)
[05/02 12:40:48    227s] % End Save ccopt configuration ... (date=05/02 12:40:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=1030.3M, current mem=1030.3M)
[05/02 12:40:48    227s] % Begin Save netlist data ... (date=05/02 12:40:48, mem=1030.3M)
[05/02 12:40:48    227s] Writing Binary DB to nanoroute.enc.dat.tmp/IOTDF.v.bin in single-threaded mode...
[05/02 12:40:48    227s] % End Save netlist data ... (date=05/02 12:40:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1030.3M, current mem=1030.3M)
[05/02 12:40:48    227s] Saving congestion map file nanoroute.enc.dat.tmp/IOTDF.route.congmap.gz ...
[05/02 12:40:48    227s] % Begin Save AAE data ... (date=05/02 12:40:48, mem=1030.7M)
[05/02 12:40:48    227s] Saving AAE Data ...
[05/02 12:40:48    227s] AAE DB initialization (MEM=1273.9 CPU=0:00:00.3 REAL=0:00:00.0) 
[05/02 12:40:48    227s] % End Save AAE data ... (date=05/02 12:40:48, total cpu=0:00:00.3, real=0:00:00.0, peak res=1031.2M, current mem=1031.2M)
[05/02 12:40:48    227s] % Begin Save clock tree data ... (date=05/02 12:40:48, mem=1031.2M)
[05/02 12:40:48    227s] % End Save clock tree data ... (date=05/02 12:40:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=1031.2M, current mem=1031.2M)
[05/02 12:40:48    227s] Saving preference file nanoroute.enc.dat.tmp/gui.pref.tcl ...
[05/02 12:40:48    227s] Saving mode setting ...
[05/02 12:40:48    227s] Saving global file ...
[05/02 12:40:49    227s] % Begin Save floorplan data ... (date=05/02 12:40:49, mem=1031.3M)
[05/02 12:40:49    227s] Saving floorplan file ...
[05/02 12:40:49    227s] % End Save floorplan data ... (date=05/02 12:40:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1031.3M, current mem=1031.3M)
[05/02 12:40:49    227s] Saving PG file nanoroute.enc.dat.tmp/IOTDF.pg.gz
[05/02 12:40:49    227s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1274.1M) ***
[05/02 12:40:49    227s] Saving Drc markers ...
[05/02 12:40:49    227s] ... No Drc file written since there is no markers found.
[05/02 12:40:49    227s] % Begin Save placement data ... (date=05/02 12:40:49, mem=1031.4M)
[05/02 12:40:49    227s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/02 12:40:49    227s] Save Adaptive View Pruing View Names to Binary file
[05/02 12:40:49    227s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1274.1M) ***
[05/02 12:40:49    227s] % End Save placement data ... (date=05/02 12:40:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1031.4M, current mem=1031.4M)
[05/02 12:40:49    227s] % Begin Save routing data ... (date=05/02 12:40:49, mem=1031.4M)
[05/02 12:40:49    227s] Saving route file ...
[05/02 12:40:49    228s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1274.2M) ***
[05/02 12:40:49    228s] % End Save routing data ... (date=05/02 12:40:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1031.5M, current mem=1031.5M)
[05/02 12:40:49    228s] Saving property file nanoroute.enc.dat.tmp/IOTDF.prop
[05/02 12:40:49    228s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1274.2M) ***
[05/02 12:40:49    228s] #Saving pin access data to file nanoroute.enc.dat.tmp/IOTDF.apa ...
[05/02 12:40:50    228s] #
[05/02 12:40:50    228s] % Begin Save power constraints data ... (date=05/02 12:40:50, mem=1031.5M)
[05/02 12:40:50    228s] % End Save power constraints data ... (date=05/02 12:40:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1031.5M, current mem=1031.5M)
[05/02 12:40:51    230s] Generated self-contained design nanoroute.enc.dat.tmp
[05/02 12:40:51    230s] #% End save design ... (date=05/02 12:40:51, total cpu=0:00:02.9, real=0:00:04.0, peak res=1031.5M, current mem=1028.3M)
[05/02 12:40:51    230s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:40:51    230s] 
[05/02 12:40:59    231s] <CMD> setAnalysisMode -analysisType onChipVariation
[05/02 12:40:59    231s] Deleting AAE DB due to SOCV option changes -------------------------------
[05/02 12:41:05    232s] <CMD> timeDesign -postRoute
[05/02 12:41:05    232s] Switching SI Aware to true by default in postroute mode   
[05/02 12:41:05    232s]  Reset EOS DB
[05/02 12:41:05    232s] Ignoring AAE DB Resetting ...
[05/02 12:41:05    232s] Extraction called for design 'IOTDF' of instances=2854 and nets=3275 using extraction engine 'postRoute' at effort level 'low' .
[05/02 12:41:05    232s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:41:05    232s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:41:05    232s] PostRoute (effortLevel low) RC Extraction called for design IOTDF.
[05/02 12:41:05    232s] RC Extraction called in multi-corner(1) mode.
[05/02 12:41:05    232s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:41:05    232s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:41:05    232s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/02 12:41:05    232s] * Layer Id             : 1 - M1
[05/02 12:41:05    232s]       Thickness        : 0.26
[05/02 12:41:05    232s]       Min Width        : 0.16
[05/02 12:41:05    232s]       Layer Dielectric : 4.1
[05/02 12:41:05    232s] * Layer Id             : 2 - M2
[05/02 12:41:05    232s]       Thickness        : 0.35
[05/02 12:41:05    232s]       Min Width        : 0.2
[05/02 12:41:05    232s]       Layer Dielectric : 4.1
[05/02 12:41:05    232s] * Layer Id             : 3 - M3
[05/02 12:41:05    232s]       Thickness        : 0.35
[05/02 12:41:05    232s]       Min Width        : 0.2
[05/02 12:41:05    232s]       Layer Dielectric : 4.1
[05/02 12:41:05    232s] * Layer Id             : 4 - M4
[05/02 12:41:05    232s]       Thickness        : 0.35
[05/02 12:41:05    232s]       Min Width        : 0.2
[05/02 12:41:05    232s]       Layer Dielectric : 4.1
[05/02 12:41:05    232s] * Layer Id             : 5 - M5
[05/02 12:41:05    232s]       Thickness        : 0.35
[05/02 12:41:05    232s]       Min Width        : 0.2
[05/02 12:41:05    232s]       Layer Dielectric : 4.1
[05/02 12:41:05    232s] * Layer Id             : 6 - M6
[05/02 12:41:05    232s]       Thickness        : 0.35
[05/02 12:41:05    232s]       Min Width        : 0.2
[05/02 12:41:05    232s]       Layer Dielectric : 4.1
[05/02 12:41:05    232s] * Layer Id             : 7 - M7
[05/02 12:41:05    232s]       Thickness        : 0.35
[05/02 12:41:05    232s]       Min Width        : 0.2
[05/02 12:41:05    232s]       Layer Dielectric : 4.1
[05/02 12:41:05    232s] * Layer Id             : 8 - M8
[05/02 12:41:05    232s]       Thickness        : 0.9
[05/02 12:41:05    232s]       Min Width        : 0.44
[05/02 12:41:05    232s]       Layer Dielectric : 4.1
[05/02 12:41:05    232s] extractDetailRC Option : -outfile /tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d  -basic
[05/02 12:41:05    232s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/02 12:41:05    232s]       RC Corner Indexes            0   
[05/02 12:41:05    232s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:41:05    232s] Coupling Cap. Scaling Factor : 1.00000 
[05/02 12:41:05    232s] Resistance Scaling Factor    : 1.00000 
[05/02 12:41:05    232s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:41:05    232s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:41:05    232s] Shrink Factor                : 1.00000
[05/02 12:41:05    232s] LayerId::1 widthSet size::1
[05/02 12:41:05    232s] LayerId::2 widthSet size::1
[05/02 12:41:05    232s] LayerId::3 widthSet size::1
[05/02 12:41:05    232s] LayerId::4 widthSet size::1
[05/02 12:41:05    232s] LayerId::5 widthSet size::1
[05/02 12:41:05    232s] LayerId::6 widthSet size::1
[05/02 12:41:05    232s] LayerId::7 widthSet size::1
[05/02 12:41:05    232s] LayerId::8 widthSet size::1
[05/02 12:41:05    232s] Initializing multi-corner resistance tables ...
[05/02 12:41:05    232s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1254.3M)
[05/02 12:41:05    232s] Creating parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d' for storing RC.
[05/02 12:41:05    232s] Extracted 10.0067% (CPU Time= 0:00:00.1  MEM= 1316.4M)
[05/02 12:41:05    232s] Extracted 20.0056% (CPU Time= 0:00:00.1  MEM= 1316.4M)
[05/02 12:41:05    232s] Extracted 30.0044% (CPU Time= 0:00:00.1  MEM= 1316.4M)
[05/02 12:41:05    232s] Extracted 40.0071% (CPU Time= 0:00:00.1  MEM= 1316.4M)
[05/02 12:41:05    232s] Extracted 50.006% (CPU Time= 0:00:00.1  MEM= 1316.4M)
[05/02 12:41:05    232s] Extracted 60.0048% (CPU Time= 0:00:00.2  MEM= 1316.4M)
[05/02 12:41:05    232s] Extracted 70.0075% (CPU Time= 0:00:00.2  MEM= 1316.4M)
[05/02 12:41:05    232s] Extracted 80.0063% (CPU Time= 0:00:00.2  MEM= 1316.4M)
[05/02 12:41:05    232s] Extracted 90.0052% (CPU Time= 0:00:00.2  MEM= 1316.4M)
[05/02 12:41:05    232s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1316.4M)
[05/02 12:41:05    232s] Number of Extracted Resistors     : 45053
[05/02 12:41:05    232s] Number of Extracted Ground Cap.   : 45914
[05/02 12:41:05    232s] Number of Extracted Coupling Cap. : 91056
[05/02 12:41:05    232s] Opening parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d' for reading (mem: 1264.344M)
[05/02 12:41:05    232s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/02 12:41:05    232s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1264.3M)
[05/02 12:41:05    232s] Creating parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb_Filter.rcdb.d' for storing RC.
[05/02 12:41:06    232s] Closing parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d': 3262 access done (mem: 1266.328M)
[05/02 12:41:06    232s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1264.328M)
[05/02 12:41:06    232s] Opening parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d' for reading (mem: 1264.328M)
[05/02 12:41:06    232s] processing rcdb (/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d) for hinst (top) of cell (IOTDF);
[05/02 12:41:06    233s] Closing parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d': 0 access done (mem: 1264.328M)
[05/02 12:41:06    233s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1264.328M)
[05/02 12:41:06    233s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1264.328M)
[05/02 12:41:06    233s] Starting delay calculation for Setup views
[05/02 12:41:06    233s] AAE DB initialization (MEM=1279.41 CPU=0:00:00.3 REAL=0:00:00.0) 
[05/02 12:41:06    233s] Starting SI iteration 1 using Infinite Timing Windows
[05/02 12:41:07    233s] #################################################################################
[05/02 12:41:07    233s] # Design Stage: PostRoute
[05/02 12:41:07    233s] # Design Name: IOTDF
[05/02 12:41:07    233s] # Design Mode: 90nm
[05/02 12:41:07    233s] # Analysis Mode: MMMC OCV 
[05/02 12:41:07    233s] # Parasitics Mode: SPEF/RCDB
[05/02 12:41:07    233s] # Signoff Settings: SI On 
[05/02 12:41:07    233s] #################################################################################
[05/02 12:41:07    233s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:41:07    233s] Setting infinite Tws ...
[05/02 12:41:07    233s] First Iteration Infinite Tw... 
[05/02 12:41:07    233s] Calculate early delays in OCV mode...
[05/02 12:41:07    233s] Calculate late delays in OCV mode...
[05/02 12:41:07    233s] Topological Sorting (REAL = 0:00:00.0, MEM = 1294.5M, InitMEM = 1294.5M)
[05/02 12:41:07    233s] Start delay calculation (fullDC) (1 T). (MEM=1294.49)
[05/02 12:41:07    233s] LayerId::1 widthSet size::1
[05/02 12:41:07    233s] LayerId::2 widthSet size::1
[05/02 12:41:07    233s] LayerId::3 widthSet size::1
[05/02 12:41:07    233s] LayerId::4 widthSet size::1
[05/02 12:41:07    233s] LayerId::5 widthSet size::1
[05/02 12:41:07    233s] LayerId::6 widthSet size::1
[05/02 12:41:07    233s] LayerId::7 widthSet size::1
[05/02 12:41:07    233s] LayerId::8 widthSet size::1
[05/02 12:41:07    233s] Initializing multi-corner resistance tables ...
[05/02 12:41:07    234s] Start AAE Lib Loading. (MEM=1310.79)
[05/02 12:41:07    234s] End AAE Lib Loading. (MEM=1320.33 CPU=0:00:00.0 Real=0:00:00.0)
[05/02 12:41:07    234s] End AAE Lib Interpolated Model. (MEM=1320.33 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:41:07    234s] Opening parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d' for reading (mem: 1321.336M)
[05/02 12:41:07    234s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1323.4M)
[05/02 12:41:08    235s] Total number of fetched objects 3268
[05/02 12:41:08    235s] AAE_INFO-618: Total number of nets in the design is 3275,  100.0 percent of the nets selected for SI analysis
[05/02 12:41:08    235s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:41:08    235s] End delay calculation. (MEM=1311.6 CPU=0:00:01.1 REAL=0:00:01.0)
[05/02 12:41:08    235s] End delay calculation (fullDC). (MEM=1294.06 CPU=0:00:01.5 REAL=0:00:01.0)
[05/02 12:41:08    235s] *** CDM Built up (cpu=0:00:01.7  real=0:00:01.0  mem= 1294.1M) ***
[05/02 12:41:09    235s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1294.9M)
[05/02 12:41:09    235s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/02 12:41:09    235s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1294.9M)
[05/02 12:41:09    235s] Starting SI iteration 2
[05/02 12:41:09    235s] Calculate early delays in OCV mode...
[05/02 12:41:09    235s] Calculate late delays in OCV mode...
[05/02 12:41:09    235s] Start delay calculation (fullDC) (1 T). (MEM=1302.06)
[05/02 12:41:09    235s] End AAE Lib Interpolated Model. (MEM=1302.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:41:09    235s] Glitch Analysis: View av_func_mode -- Total Number of Nets Skipped = 0. 
[05/02 12:41:09    235s] Glitch Analysis: View av_func_mode -- Total Number of Nets Analyzed = 3268. 
[05/02 12:41:09    235s] Total number of fetched objects 3268
[05/02 12:41:09    235s] AAE_INFO-618: Total number of nets in the design is 3275,  3.1 percent of the nets selected for SI analysis
[05/02 12:41:09    235s] End delay calculation. (MEM=1303.09 CPU=0:00:00.1 REAL=0:00:00.0)
[05/02 12:41:09    235s] End delay calculation (fullDC). (MEM=1303.09 CPU=0:00:00.2 REAL=0:00:00.0)
[05/02 12:41:09    235s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1303.1M) ***
[05/02 12:41:09    235s] *** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:03:56 mem=1303.1M)
[05/02 12:41:09    236s] End AAE Lib Interpolated Model. (MEM=1303.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:41:09    236s] Begin: glitch net info
[05/02 12:41:09    236s] glitch slack range: number of glitch nets
[05/02 12:41:09    236s] glitch slack < -0.32 : 0
[05/02 12:41:09    236s] -0.32 < glitch slack < -0.28 : 0
[05/02 12:41:09    236s] -0.28 < glitch slack < -0.24 : 0
[05/02 12:41:09    236s] -0.24 < glitch slack < -0.2 : 0
[05/02 12:41:09    236s] -0.2 < glitch slack < -0.16 : 0
[05/02 12:41:09    236s] -0.16 < glitch slack < -0.12 : 0
[05/02 12:41:09    236s] -0.12 < glitch slack < -0.08 : 0
[05/02 12:41:09    236s] -0.08 < glitch slack < -0.04 : 0
[05/02 12:41:09    236s] -0.04 < glitch slack : 0
[05/02 12:41:09    236s] End: glitch net info
[05/02 12:41:09    236s] All LLGs are deleted
[05/02 12:41:09    236s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1303.1M
[05/02 12:41:09    236s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1303.1M
[05/02 12:41:09    236s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1303.1M
[05/02 12:41:09    236s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1303.1M
[05/02 12:41:09    236s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1303.2M
[05/02 12:41:09    236s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1303.2M
[05/02 12:41:09    236s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:1303.2M
[05/02 12:41:09    236s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.066, MEM:1303.2M
[05/02 12:41:09    236s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1303.2M
[05/02 12:41:09    236s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1303.1M
[05/02 12:41:11    236s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.019  |  0.019  |  5.353  |  8.191  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   930   |   400   |   662   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.493%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/02 12:41:11    236s] Total CPU time: 4.59 sec
[05/02 12:41:11    236s] Total Real time: 6.0 sec
[05/02 12:41:11    236s] Total Memory Usage: 1318.460938 Mbytes
[05/02 12:41:11    236s] Info: pop threads available for lower-level modules during optimization.
[05/02 12:41:11    236s] Reset AAE Options
[05/02 12:41:11    236s] 
[05/02 12:41:11    236s] =============================================================================================
[05/02 12:41:11    236s]  Final TAT Report for timeDesign
[05/02 12:41:11    236s] =============================================================================================
[05/02 12:41:11    236s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/02 12:41:11    236s] ---------------------------------------------------------------------------------------------
[05/02 12:41:11    236s] [ TimingUpdate           ]      2   0:00:00.1  (   1.6 % )     0:00:02.8 /  0:00:02.8    1.0
[05/02 12:41:11    236s] [ FullDelayCalc          ]      1   0:00:02.7  (  42.4 % )     0:00:02.7 /  0:00:02.7    1.0
[05/02 12:41:11    236s] [ Extraction             ]      1   0:00:01.3  (  20.4 % )     0:00:01.3 /  0:00:00.9    0.7
[05/02 12:41:11    236s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/02 12:41:11    236s] [ TimingReport           ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[05/02 12:41:11    236s] [ DrvReport              ]      1   0:00:01.4  (  22.6 % )     0:00:01.4 /  0:00:00.2    0.1
[05/02 12:41:11    236s] [ MISC                   ]          0:00:00.8  (  11.9 % )     0:00:00.8 /  0:00:00.6    0.8
[05/02 12:41:11    236s] ---------------------------------------------------------------------------------------------
[05/02 12:41:11    236s]  timeDesign TOTAL                   0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:04.5    0.7
[05/02 12:41:11    236s] ---------------------------------------------------------------------------------------------
[05/02 12:41:11    236s] 
[05/02 12:41:18    237s] <CMD> timeDesign -postRoute -hold
[05/02 12:41:18    237s]  Reset EOS DB
[05/02 12:41:18    237s] Ignoring AAE DB Resetting ...
[05/02 12:41:18    237s] Closing parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d': 3262 access done (mem: 1316.016M)
[05/02 12:41:18    237s] Extraction called for design 'IOTDF' of instances=2854 and nets=3275 using extraction engine 'postRoute' at effort level 'low' .
[05/02 12:41:18    237s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:41:18    237s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:41:18    237s] PostRoute (effortLevel low) RC Extraction called for design IOTDF.
[05/02 12:41:18    237s] RC Extraction called in multi-corner(1) mode.
[05/02 12:41:18    237s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:41:18    237s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:41:18    237s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/02 12:41:18    237s] * Layer Id             : 1 - M1
[05/02 12:41:18    237s]       Thickness        : 0.26
[05/02 12:41:18    237s]       Min Width        : 0.16
[05/02 12:41:18    237s]       Layer Dielectric : 4.1
[05/02 12:41:18    237s] * Layer Id             : 2 - M2
[05/02 12:41:18    237s]       Thickness        : 0.35
[05/02 12:41:18    237s]       Min Width        : 0.2
[05/02 12:41:18    237s]       Layer Dielectric : 4.1
[05/02 12:41:18    237s] * Layer Id             : 3 - M3
[05/02 12:41:18    237s]       Thickness        : 0.35
[05/02 12:41:18    237s]       Min Width        : 0.2
[05/02 12:41:18    237s]       Layer Dielectric : 4.1
[05/02 12:41:18    237s] * Layer Id             : 4 - M4
[05/02 12:41:18    237s]       Thickness        : 0.35
[05/02 12:41:18    237s]       Min Width        : 0.2
[05/02 12:41:18    237s]       Layer Dielectric : 4.1
[05/02 12:41:18    237s] * Layer Id             : 5 - M5
[05/02 12:41:18    237s]       Thickness        : 0.35
[05/02 12:41:18    237s]       Min Width        : 0.2
[05/02 12:41:18    237s]       Layer Dielectric : 4.1
[05/02 12:41:18    237s] * Layer Id             : 6 - M6
[05/02 12:41:18    237s]       Thickness        : 0.35
[05/02 12:41:18    237s]       Min Width        : 0.2
[05/02 12:41:18    237s]       Layer Dielectric : 4.1
[05/02 12:41:18    237s] * Layer Id             : 7 - M7
[05/02 12:41:18    237s]       Thickness        : 0.35
[05/02 12:41:18    237s]       Min Width        : 0.2
[05/02 12:41:18    237s]       Layer Dielectric : 4.1
[05/02 12:41:18    237s] * Layer Id             : 8 - M8
[05/02 12:41:18    237s]       Thickness        : 0.9
[05/02 12:41:18    237s]       Min Width        : 0.44
[05/02 12:41:18    237s]       Layer Dielectric : 4.1
[05/02 12:41:18    237s] extractDetailRC Option : -outfile /tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d -maxResLength 200  -basic
[05/02 12:41:18    237s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/02 12:41:18    237s]       RC Corner Indexes            0   
[05/02 12:41:18    237s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:41:18    237s] Coupling Cap. Scaling Factor : 1.00000 
[05/02 12:41:18    237s] Resistance Scaling Factor    : 1.00000 
[05/02 12:41:18    237s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:41:18    237s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:41:18    237s] Shrink Factor                : 1.00000
[05/02 12:41:18    237s] LayerId::1 widthSet size::1
[05/02 12:41:18    237s] LayerId::2 widthSet size::1
[05/02 12:41:18    237s] LayerId::3 widthSet size::1
[05/02 12:41:18    237s] LayerId::4 widthSet size::1
[05/02 12:41:18    237s] LayerId::5 widthSet size::1
[05/02 12:41:18    237s] LayerId::6 widthSet size::1
[05/02 12:41:18    237s] LayerId::7 widthSet size::1
[05/02 12:41:18    237s] LayerId::8 widthSet size::1
[05/02 12:41:18    237s] Initializing multi-corner resistance tables ...
[05/02 12:41:18    237s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1315.3M)
[05/02 12:41:18    237s] Creating parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d' for storing RC.
[05/02 12:41:18    237s] Extracted 10.0067% (CPU Time= 0:00:00.1  MEM= 1387.4M)
[05/02 12:41:18    237s] Extracted 20.0056% (CPU Time= 0:00:00.1  MEM= 1387.4M)
[05/02 12:41:18    237s] Extracted 30.0044% (CPU Time= 0:00:00.1  MEM= 1387.4M)
[05/02 12:41:18    237s] Extracted 40.0071% (CPU Time= 0:00:00.1  MEM= 1387.4M)
[05/02 12:41:18    237s] Extracted 50.006% (CPU Time= 0:00:00.1  MEM= 1387.4M)
[05/02 12:41:18    237s] Extracted 60.0048% (CPU Time= 0:00:00.2  MEM= 1387.4M)
[05/02 12:41:18    237s] Extracted 70.0075% (CPU Time= 0:00:00.2  MEM= 1387.4M)
[05/02 12:41:18    237s] Extracted 80.0063% (CPU Time= 0:00:00.2  MEM= 1387.4M)
[05/02 12:41:18    237s] Extracted 90.0052% (CPU Time= 0:00:00.2  MEM= 1387.4M)
[05/02 12:41:18    238s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1387.4M)
[05/02 12:41:18    238s] Number of Extracted Resistors     : 45053
[05/02 12:41:18    238s] Number of Extracted Ground Cap.   : 45914
[05/02 12:41:18    238s] Number of Extracted Coupling Cap. : 91056
[05/02 12:41:18    238s] Opening parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d' for reading (mem: 1330.109M)
[05/02 12:41:18    238s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/02 12:41:18    238s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1330.1M)
[05/02 12:41:18    238s] Creating parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb_Filter.rcdb.d' for storing RC.
[05/02 12:41:19    238s] Closing parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d': 3262 access done (mem: 1332.094M)
[05/02 12:41:19    238s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1330.094M)
[05/02 12:41:19    238s] Opening parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d' for reading (mem: 1330.094M)
[05/02 12:41:19    238s] processing rcdb (/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d) for hinst (top) of cell (IOTDF);
[05/02 12:41:19    238s] Closing parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d': 0 access done (mem: 1330.094M)
[05/02 12:41:19    238s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:00.0, current mem=1330.094M)
[05/02 12:41:19    238s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1330.094M)
[05/02 12:41:19    238s] All LLGs are deleted
[05/02 12:41:19    238s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1283.4M
[05/02 12:41:19    238s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1283.4M
[05/02 12:41:19    238s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1283.4M
[05/02 12:41:19    238s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1283.4M
[05/02 12:41:19    238s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1283.6M
[05/02 12:41:19    238s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1283.6M
[05/02 12:41:19    238s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:1283.6M
[05/02 12:41:19    238s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.055, MEM:1283.6M
[05/02 12:41:19    238s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1283.6M
[05/02 12:41:19    238s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1283.4M
[05/02 12:41:19    238s] Starting delay calculation for Hold views
[05/02 12:41:19    238s] Starting SI iteration 1 using Infinite Timing Windows
[05/02 12:41:20    239s] #################################################################################
[05/02 12:41:20    239s] # Design Stage: PostRoute
[05/02 12:41:20    239s] # Design Name: IOTDF
[05/02 12:41:20    239s] # Design Mode: 90nm
[05/02 12:41:20    239s] # Analysis Mode: MMMC OCV 
[05/02 12:41:20    239s] # Parasitics Mode: SPEF/RCDB
[05/02 12:41:20    239s] # Signoff Settings: SI On 
[05/02 12:41:20    239s] #################################################################################
[05/02 12:41:20    239s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:41:20    239s] Setting infinite Tws ...
[05/02 12:41:20    239s] First Iteration Infinite Tw... 
[05/02 12:41:20    239s] Calculate late delays in OCV mode...
[05/02 12:41:20    239s] Calculate early delays in OCV mode...
[05/02 12:41:20    239s] Topological Sorting (REAL = 0:00:00.0, MEM = 1292.8M, InitMEM = 1292.8M)
[05/02 12:41:20    239s] Start delay calculation (fullDC) (1 T). (MEM=1292.78)
[05/02 12:41:20    239s] LayerId::1 widthSet size::1
[05/02 12:41:20    239s] LayerId::2 widthSet size::1
[05/02 12:41:20    239s] LayerId::3 widthSet size::1
[05/02 12:41:20    239s] LayerId::4 widthSet size::1
[05/02 12:41:20    239s] LayerId::5 widthSet size::1
[05/02 12:41:20    239s] LayerId::6 widthSet size::1
[05/02 12:41:20    239s] LayerId::7 widthSet size::1
[05/02 12:41:20    239s] LayerId::8 widthSet size::1
[05/02 12:41:20    239s] Initializing multi-corner resistance tables ...
[05/02 12:41:20    239s] End AAE Lib Interpolated Model. (MEM=1309.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:41:20    239s] Opening parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d' for reading (mem: 1310.082M)
[05/02 12:41:20    239s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1312.1M)
[05/02 12:41:21    240s] Total number of fetched objects 3268
[05/02 12:41:21    240s] AAE_INFO-618: Total number of nets in the design is 3275,  100.0 percent of the nets selected for SI analysis
[05/02 12:41:21    240s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:41:21    240s] End delay calculation. (MEM=1293.09 CPU=0:00:01.0 REAL=0:00:01.0)
[05/02 12:41:21    240s] End delay calculation (fullDC). (MEM=1293.09 CPU=0:00:01.4 REAL=0:00:01.0)
[05/02 12:41:21    240s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 1293.1M) ***
[05/02 12:41:21    240s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1293.1M)
[05/02 12:41:21    240s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/02 12:41:21    240s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1293.1M)
[05/02 12:41:21    240s] Starting SI iteration 2
[05/02 12:41:21    240s] Calculate late delays in OCV mode...
[05/02 12:41:21    240s] Calculate early delays in OCV mode...
[05/02 12:41:21    240s] Start delay calculation (fullDC) (1 T). (MEM=1300.23)
[05/02 12:41:21    240s] End AAE Lib Interpolated Model. (MEM=1300.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:41:22    241s] Glitch Analysis: View av_func_mode -- Total Number of Nets Skipped = 0. 
[05/02 12:41:22    241s] Glitch Analysis: View av_func_mode -- Total Number of Nets Analyzed = 3268. 
[05/02 12:41:22    241s] Total number of fetched objects 3268
[05/02 12:41:22    241s] AAE_INFO-618: Total number of nets in the design is 3275,  0.1 percent of the nets selected for SI analysis
[05/02 12:41:22    241s] End delay calculation. (MEM=1302.07 CPU=0:00:00.1 REAL=0:00:01.0)
[05/02 12:41:22    241s] End delay calculation (fullDC). (MEM=1302.07 CPU=0:00:00.1 REAL=0:00:01.0)
[05/02 12:41:22    241s] *** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1302.1M) ***
[05/02 12:41:22    241s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:04:01 mem=1302.1M)
[05/02 12:41:22    241s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 av_func_mode 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.079  |  0.359  |  0.079  |  0.351  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |    0    |
|          All Paths:|   930   |   400   |   662   |   130   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 69.493%
------------------------------------------------------------
Reported timing to dir ./timingReports
[05/02 12:41:22    241s] Total CPU time: 3.71 sec
[05/02 12:41:22    241s] Total Real time: 4.0 sec
[05/02 12:41:22    241s] Total Memory Usage: 1257.175781 Mbytes
[05/02 12:41:22    241s] Reset AAE Options
[05/02 12:41:22    241s] 
[05/02 12:41:22    241s] =============================================================================================
[05/02 12:41:22    241s]  Final TAT Report for timeDesign
[05/02 12:41:22    241s] =============================================================================================
[05/02 12:41:22    241s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/02 12:41:22    241s] ---------------------------------------------------------------------------------------------
[05/02 12:41:22    241s] [ TimingUpdate           ]      1   0:00:00.1  (   2.4 % )     0:00:02.4 /  0:00:02.4    1.0
[05/02 12:41:22    241s] [ FullDelayCalc          ]      1   0:00:02.3  (  56.2 % )     0:00:02.3 /  0:00:02.3    1.0
[05/02 12:41:22    241s] [ Extraction             ]      1   0:00:01.3  (  32.7 % )     0:00:01.3 /  0:00:00.9    0.7
[05/02 12:41:22    241s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/02 12:41:22    241s] [ TimingReport           ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/02 12:41:22    241s] [ MISC                   ]          0:00:00.3  (   7.2 % )     0:00:00.3 /  0:00:00.3    1.0
[05/02 12:41:22    241s] ---------------------------------------------------------------------------------------------
[05/02 12:41:22    241s]  timeDesign TOTAL                   0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:03.7    0.9
[05/02 12:41:22    241s] ---------------------------------------------------------------------------------------------
[05/02 12:41:22    241s] 
[05/02 12:41:33    242s] <CMD> saveDesign postroute.enc
[05/02 12:41:33    242s] The in-memory database contained RC information but was not saved. To save 
[05/02 12:41:33    242s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/02 12:41:33    242s] so it should only be saved when it is really desired.
[05/02 12:41:33    242s] #% Begin save design ... (date=05/02 12:41:33, mem=1034.3M)
[05/02 12:41:33    242s] % Begin Save ccopt configuration ... (date=05/02 12:41:33, mem=1034.3M)
[05/02 12:41:33    242s] % End Save ccopt configuration ... (date=05/02 12:41:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1034.6M, current mem=1034.6M)
[05/02 12:41:33    242s] % Begin Save netlist data ... (date=05/02 12:41:33, mem=1034.6M)
[05/02 12:41:33    242s] Writing Binary DB to postroute.enc.dat.tmp/IOTDF.v.bin in single-threaded mode...
[05/02 12:41:33    242s] % End Save netlist data ... (date=05/02 12:41:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.6M, current mem=1034.6M)
[05/02 12:41:33    242s] Saving congestion map file postroute.enc.dat.tmp/IOTDF.route.congmap.gz ...
[05/02 12:41:33    242s] % Begin Save AAE data ... (date=05/02 12:41:33, mem=1034.7M)
[05/02 12:41:33    242s] Saving AAE Data ...
[05/02 12:41:33    242s] % End Save AAE data ... (date=05/02 12:41:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.7M, current mem=1034.7M)
[05/02 12:41:33    242s] % Begin Save clock tree data ... (date=05/02 12:41:33, mem=1036.1M)
[05/02 12:41:33    242s] % End Save clock tree data ... (date=05/02 12:41:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1036.1M, current mem=1036.1M)
[05/02 12:41:33    242s] Saving preference file postroute.enc.dat.tmp/gui.pref.tcl ...
[05/02 12:41:33    242s] Saving mode setting ...
[05/02 12:41:33    242s] Saving global file ...
[05/02 12:41:34    242s] % Begin Save floorplan data ... (date=05/02 12:41:34, mem=1036.2M)
[05/02 12:41:34    242s] Saving floorplan file ...
[05/02 12:41:34    242s] % End Save floorplan data ... (date=05/02 12:41:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1036.2M, current mem=1036.2M)
[05/02 12:41:34    242s] Saving PG file postroute.enc.dat.tmp/IOTDF.pg.gz
[05/02 12:41:34    242s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1257.8M) ***
[05/02 12:41:34    242s] Saving Drc markers ...
[05/02 12:41:34    242s] ... No Drc file written since there is no markers found.
[05/02 12:41:34    242s] % Begin Save placement data ... (date=05/02 12:41:34, mem=1036.2M)
[05/02 12:41:34    242s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/02 12:41:34    242s] Save Adaptive View Pruing View Names to Binary file
[05/02 12:41:34    242s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1257.8M) ***
[05/02 12:41:34    242s] % End Save placement data ... (date=05/02 12:41:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1036.2M, current mem=1036.2M)
[05/02 12:41:34    242s] % Begin Save routing data ... (date=05/02 12:41:34, mem=1036.2M)
[05/02 12:41:34    242s] Saving route file ...
[05/02 12:41:34    242s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1257.8M) ***
[05/02 12:41:34    242s] % End Save routing data ... (date=05/02 12:41:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1036.2M, current mem=1036.2M)
[05/02 12:41:34    242s] Saving property file postroute.enc.dat.tmp/IOTDF.prop
[05/02 12:41:34    242s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1257.8M) ***
[05/02 12:41:34    242s] #Saving pin access data to file postroute.enc.dat.tmp/IOTDF.apa ...
[05/02 12:41:35    243s] #
[05/02 12:41:35    243s] % Begin Save power constraints data ... (date=05/02 12:41:35, mem=1036.2M)
[05/02 12:41:35    243s] % End Save power constraints data ... (date=05/02 12:41:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1036.2M, current mem=1036.2M)
[05/02 12:41:36    244s] Generated self-contained design postroute.enc.dat.tmp
[05/02 12:41:37    244s] #% End save design ... (date=05/02 12:41:36, total cpu=0:00:02.7, real=0:00:04.0, peak res=1036.4M, current mem=1036.4M)
[05/02 12:41:37    244s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:41:37    244s] 
[05/02 12:41:43    245s] <CMD> getFillerMode -quiet
[05/02 12:41:54    246s] <CMD> addFiller -cell FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64 -prefix FILLER
[05/02 12:41:54    246s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[05/02 12:41:54    246s] Type 'man IMPSP-5217' for more detail.
[05/02 12:41:54    246s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1260.6M
[05/02 12:41:54    246s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1260.6M
[05/02 12:41:54    246s] All LLGs are deleted
[05/02 12:41:54    246s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1260.6M
[05/02 12:41:54    246s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1260.6M
[05/02 12:41:54    246s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1260.6M
[05/02 12:41:54    246s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1260.6M
[05/02 12:41:54    246s] Core basic site is TSM13SITE
[05/02 12:41:54    246s] SiteArray: non-trimmed site array dimensions = 58 x 467
[05/02 12:41:54    246s] SiteArray: use 118,784 bytes
[05/02 12:41:54    246s] SiteArray: current memory after site array memory allocation 1260.8M
[05/02 12:41:54    246s] SiteArray: FP blocked sites are writable
[05/02 12:41:54    246s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/02 12:41:54    246s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1260.8M
[05/02 12:41:54    246s] Process 44494 wires and vias for routing blockage and capacity analysis
[05/02 12:41:54    246s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.020, REAL:0.021, MEM:1260.8M
[05/02 12:41:54    246s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.090, REAL:0.085, MEM:1260.8M
[05/02 12:41:54    246s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.086, MEM:1260.8M
[05/02 12:41:54    246s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1260.8MB).
[05/02 12:41:54    246s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.090, REAL:0.096, MEM:1260.8M
[05/02 12:41:54    246s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1260.8M
[05/02 12:41:55    246s]   Signal wire search tree: 45053 elements. (cpu=0:00:00.0, mem=0.1M)
[05/02 12:41:55    246s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.013, MEM:1260.8M
[05/02 12:41:55    246s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1261.1M
[05/02 12:41:55    246s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1261.1M
[05/02 12:41:55    246s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1261.1M
[05/02 12:41:55    246s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1261.1M
[05/02 12:41:55    246s] AddFiller init all instances time CPU:0.000, REAL:0.000
[05/02 12:41:55    246s] AddFiller main function time CPU:0.217, REAL:0.219
[05/02 12:41:55    246s] Filler instance commit time CPU:0.060, REAL:0.059
[05/02 12:41:55    246s] *INFO: Adding fillers to top-module.
[05/02 12:41:55    246s] *INFO:   Added 7 filler insts (cell FILL64 / prefix FILLER).
[05/02 12:41:55    246s] *INFO:   Added 9 filler insts (cell FILL32 / prefix FILLER).
[05/02 12:41:55    246s] *INFO:   Added 27 filler insts (cell FILL16 / prefix FILLER).
[05/02 12:41:55    246s] *INFO:   Added 150 filler insts (cell FILL8 / prefix FILLER).
[05/02 12:41:55    246s] *INFO:   Added 577 filler insts (cell FILL4 / prefix FILLER).
[05/02 12:41:55    246s] *INFO:   Added 1192 filler insts (cell FILL2 / prefix FILLER).
[05/02 12:41:55    246s] *INFO:   Added 1203 filler insts (cell FILL1 / prefix FILLER).
[05/02 12:41:55    246s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.230, REAL:0.220, MEM:1272.8M
[05/02 12:41:55    246s] *INFO: Total 3165 filler insts added - prefix FILLER (CPU: 0:00:00.3).
[05/02 12:41:55    246s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.230, REAL:0.221, MEM:1272.8M
[05/02 12:41:55    246s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1272.8M
[05/02 12:41:55    246s] For 3165 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/02 12:41:55    246s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.003, MEM:1272.8M
[05/02 12:41:55    246s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.230, REAL:0.224, MEM:1272.8M
[05/02 12:41:55    246s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.230, REAL:0.224, MEM:1272.8M
[05/02 12:41:55    246s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1272.8M
[05/02 12:41:55    246s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1272.7M
[05/02 12:41:55    246s] All LLGs are deleted
[05/02 12:41:55    246s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1272.7M
[05/02 12:41:55    246s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1272.7M
[05/02 12:41:55    246s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.350, REAL:0.354, MEM:1272.7M
[05/02 12:42:16    247s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[05/02 12:42:16    247s] <CMD> verifyGeometry
[05/02 12:42:16    247s]  *** Starting Verify Geometry (MEM: 1274.0) ***
[05/02 12:42:16    247s] 
[05/02 12:42:16    247s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[05/02 12:42:16    247s]   VERIFY GEOMETRY ...... Starting Verification
[05/02 12:42:16    247s]   VERIFY GEOMETRY ...... Initializing
[05/02 12:42:16    247s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[05/02 12:42:16    247s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[05/02 12:42:16    247s]                   ...... bin size: 8320
[05/02 12:42:16    247s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[05/02 12:42:18    249s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[05/02 12:42:18    249s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[05/02 12:42:18    249s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[05/02 12:42:18    249s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[05/02 12:42:18    249s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[05/02 12:42:18    249s] VG: elapsed time: 2.00
[05/02 12:42:18    249s] Begin Summary ...
[05/02 12:42:18    249s]   Cells       : 0
[05/02 12:42:18    249s]   SameNet     : 0
[05/02 12:42:18    249s]   Wiring      : 0
[05/02 12:42:18    249s]   Antenna     : 0
[05/02 12:42:18    249s]   Short       : 0
[05/02 12:42:18    249s]   Overlap     : 0
[05/02 12:42:18    249s] End Summary
[05/02 12:42:18    249s] 
[05/02 12:42:18    249s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/02 12:42:18    249s] 
[05/02 12:42:18    249s] **********End: VERIFY GEOMETRY**********
[05/02 12:42:18    249s]  *** verify geometry (CPU: 0:00:02.2  MEM: 71.3M)
[05/02 12:42:18    249s] 
[05/02 12:42:18    249s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[05/02 12:42:36    250s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[05/02 12:42:36    250s] VERIFY_CONNECTIVITY use new engine.
[05/02 12:42:36    250s] 
[05/02 12:42:36    250s] ******** Start: VERIFY CONNECTIVITY ********
[05/02 12:42:36    250s] Start Time: Mon May  2 12:42:36 2022
[05/02 12:42:36    250s] 
[05/02 12:42:36    250s] Design Name: IOTDF
[05/02 12:42:36    250s] Database Units: 2000
[05/02 12:42:36    250s] Design Boundary: (0.0000, 0.0000) (275.5400, 274.7000)
[05/02 12:42:36    250s] Error Limit = 1000; Warning Limit = 50
[05/02 12:42:36    250s] Check all nets
[05/02 12:42:36    250s] 
[05/02 12:42:36    250s] Begin Summary 
[05/02 12:42:36    250s]   Found no problems or warnings.
[05/02 12:42:36    250s] End Summary
[05/02 12:42:36    250s] 
[05/02 12:42:36    250s] End Time: Mon May  2 12:42:36 2022
[05/02 12:42:36    250s] Time Elapsed: 0:00:00.0
[05/02 12:42:36    250s] 
[05/02 12:42:36    250s] ******** End: VERIFY CONNECTIVITY ********
[05/02 12:42:36    250s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/02 12:42:36    250s]   (CPU Time: 0:00:00.3  MEM: 0.195M)
[05/02 12:42:36    250s] 
[05/02 12:42:52    251s] <CMD> verifyProcessAntenna -report IOTDF.antenna.rpt -error 1000
[05/02 12:42:52    251s] 
[05/02 12:42:52    251s] ******* START VERIFY ANTENNA ********
[05/02 12:42:52    251s] Report File: IOTDF.antenna.rpt
[05/02 12:42:52    251s] LEF Macro File: IOTDF.antenna.lef
[05/02 12:42:53    251s] Verification Complete: 0 Violations
[05/02 12:42:53    251s] ******* DONE VERIFY ANTENNA ********
[05/02 12:42:53    251s] (CPU Time: 0:00:00.3  MEM: 0.250M)
[05/02 12:42:53    251s] 
[05/02 12:43:14    252s] <CMD> all_hold_analysis_views 
[05/02 12:43:14    252s] <CMD> all_setup_analysis_views 
[05/02 12:43:23    253s] <CMD> write_sdf IOTDF_pr.sdf
[05/02 12:43:23    253s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[05/02 12:43:23    253s] Starting SI iteration 1 using Infinite Timing Windows
[05/02 12:43:23    253s] #################################################################################
[05/02 12:43:23    253s] # Design Stage: PostRoute
[05/02 12:43:23    253s] # Design Name: IOTDF
[05/02 12:43:23    253s] # Design Mode: 90nm
[05/02 12:43:23    253s] # Analysis Mode: MMMC OCV 
[05/02 12:43:23    253s] # Parasitics Mode: SPEF/RCDB
[05/02 12:43:23    253s] # Signoff Settings: SI On 
[05/02 12:43:23    253s] #################################################################################
[05/02 12:43:23    253s] AAE_INFO: 1 threads acquired from CTE.
[05/02 12:43:23    253s] Setting infinite Tws ...
[05/02 12:43:23    253s] First Iteration Infinite Tw... 
[05/02 12:43:23    253s] Topological Sorting (REAL = 0:00:00.0, MEM = 1293.8M, InitMEM = 1293.8M)
[05/02 12:43:23    253s] Start delay calculation (fullDC) (1 T). (MEM=1293.78)
[05/02 12:43:24    253s] End AAE Lib Interpolated Model. (MEM=1301.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:43:25    254s] Total number of fetched objects 3268
[05/02 12:43:25    254s] AAE_INFO-618: Total number of nets in the design is 3275,  100.0 percent of the nets selected for SI analysis
[05/02 12:43:25    254s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:43:25    254s] End delay calculation. (MEM=1302.25 CPU=0:00:01.0 REAL=0:00:01.0)
[05/02 12:43:25    254s] End delay calculation (fullDC). (MEM=1302.25 CPU=0:00:01.4 REAL=0:00:02.0)
[05/02 12:43:25    254s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1302.2M) ***
[05/02 12:43:25    255s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1301.3M)
[05/02 12:43:25    255s] Add other clocks and setupCteToAAEClockMapping during iter 1
[05/02 12:43:25    255s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1301.3M)
[05/02 12:43:25    255s] Starting SI iteration 2
[05/02 12:43:25    255s] Start delay calculation (fullDC) (1 T). (MEM=1301.29)
[05/02 12:43:25    255s] End AAE Lib Interpolated Model. (MEM=1301.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/02 12:43:25    255s] Glitch Analysis: View av_func_mode -- Total Number of Nets Skipped = 0. 
[05/02 12:43:25    255s] Glitch Analysis: View av_func_mode -- Total Number of Nets Analyzed = 3268. 
[05/02 12:43:25    255s] Total number of fetched objects 3268
[05/02 12:43:25    255s] AAE_INFO-618: Total number of nets in the design is 3275,  3.1 percent of the nets selected for SI analysis
[05/02 12:43:25    255s] End delay calculation. (MEM=1301.32 CPU=0:00:00.1 REAL=0:00:00.0)
[05/02 12:43:25    255s] End delay calculation (fullDC). (MEM=1301.32 CPU=0:00:00.2 REAL=0:00:00.0)
[05/02 12:43:25    255s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1301.3M) ***
[05/02 12:43:50    257s] <CMD> saveNetlist IOTDF_pr.v
[05/02 12:43:50    257s] Writing Netlist "IOTDF_pr.v" ...
[05/02 12:46:03    272s] <CMD> saveDesign chip.enc
[05/02 12:46:03    272s] The in-memory database contained RC information but was not saved. To save 
[05/02 12:46:03    272s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[05/02 12:46:03    272s] so it should only be saved when it is really desired.
[05/02 12:46:03    272s] #% Begin save design ... (date=05/02 12:46:03, mem=1048.2M)
[05/02 12:46:03    272s] % Begin Save ccopt configuration ... (date=05/02 12:46:03, mem=1048.2M)
[05/02 12:46:03    272s] % End Save ccopt configuration ... (date=05/02 12:46:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1048.6M, current mem=1048.6M)
[05/02 12:46:03    272s] % Begin Save netlist data ... (date=05/02 12:46:03, mem=1048.6M)
[05/02 12:46:03    272s] Writing Binary DB to chip.enc.dat.tmp/IOTDF.v.bin in single-threaded mode...
[05/02 12:46:03    272s] % End Save netlist data ... (date=05/02 12:46:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1048.6M, current mem=1048.6M)
[05/02 12:46:03    272s] Saving congestion map file chip.enc.dat.tmp/IOTDF.route.congmap.gz ...
[05/02 12:46:03    272s] % Begin Save AAE data ... (date=05/02 12:46:03, mem=1048.8M)
[05/02 12:46:03    272s] Saving AAE Data ...
[05/02 12:46:03    272s] % End Save AAE data ... (date=05/02 12:46:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1048.8M, current mem=1048.8M)
[05/02 12:46:04    272s] % Begin Save clock tree data ... (date=05/02 12:46:03, mem=1050.2M)
[05/02 12:46:04    272s] % End Save clock tree data ... (date=05/02 12:46:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1050.2M, current mem=1050.2M)
[05/02 12:46:04    272s] Saving preference file chip.enc.dat.tmp/gui.pref.tcl ...
[05/02 12:46:04    272s] Saving mode setting ...
[05/02 12:46:04    272s] Saving global file ...
[05/02 12:46:04    272s] % Begin Save floorplan data ... (date=05/02 12:46:04, mem=1050.3M)
[05/02 12:46:04    272s] Saving floorplan file ...
[05/02 12:46:04    272s] % End Save floorplan data ... (date=05/02 12:46:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1050.3M, current mem=1050.3M)
[05/02 12:46:04    272s] Saving PG file chip.enc.dat.tmp/IOTDF.pg.gz
[05/02 12:46:04    272s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1270.6M) ***
[05/02 12:46:04    272s] Saving Drc markers ...
[05/02 12:46:04    272s] ... No Drc file written since there is no markers found.
[05/02 12:46:04    272s] % Begin Save placement data ... (date=05/02 12:46:04, mem=1050.3M)
[05/02 12:46:04    272s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/02 12:46:04    272s] Save Adaptive View Pruing View Names to Binary file
[05/02 12:46:04    272s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1270.6M) ***
[05/02 12:46:04    272s] % End Save placement data ... (date=05/02 12:46:04, total cpu=0:00:00.0, real=0:00:00.0, peak res=1050.3M, current mem=1050.3M)
[05/02 12:46:04    273s] % Begin Save routing data ... (date=05/02 12:46:04, mem=1050.3M)
[05/02 12:46:04    273s] Saving route file ...
[05/02 12:46:04    273s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1270.7M) ***
[05/02 12:46:04    273s] % End Save routing data ... (date=05/02 12:46:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=1050.5M, current mem=1050.5M)
[05/02 12:46:04    273s] Saving property file chip.enc.dat.tmp/IOTDF.prop
[05/02 12:46:04    273s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1270.7M) ***
[05/02 12:46:04    273s] #Saving pin access data to file chip.enc.dat.tmp/IOTDF.apa ...
[05/02 12:46:05    273s] #
[05/02 12:46:05    273s] % Begin Save power constraints data ... (date=05/02 12:46:05, mem=1050.5M)
[05/02 12:46:05    273s] % End Save power constraints data ... (date=05/02 12:46:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1050.5M, current mem=1050.5M)
[05/02 12:46:07    275s] Generated self-contained design chip.enc.dat.tmp
[05/02 12:46:07    275s] #% End save design ... (date=05/02 12:46:07, total cpu=0:00:02.7, real=0:00:04.0, peak res=1050.7M, current mem=1050.7M)
[05/02 12:46:07    275s] *** Message Summary: 0 warning(s), 0 error(s)
[05/02 12:46:07    275s] 
[05/02 12:46:28    276s] <CMD> reset_parasitics
[05/02 12:46:28    276s] Closing parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_IG0bTL.rcdb.d': 3262 access done (mem: 1267.918M)
[05/02 12:46:28    276s] Performing RC Extraction ...
[05/02 12:46:28    276s] <CMD> extractRC
[05/02 12:46:28    276s] Extraction called for design 'IOTDF' of instances=6019 and nets=3275 using extraction engine 'postRoute' at effort level 'low' .
[05/02 12:46:28    276s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/02 12:46:28    276s] Type 'man IMPEXT-3530' for more detail.
[05/02 12:46:28    276s] PostRoute (effortLevel low) RC Extraction called for design IOTDF.
[05/02 12:46:28    276s] RC Extraction called in multi-corner(1) mode.
[05/02 12:46:28    276s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[05/02 12:46:28    276s] Type 'man IMPEXT-6197' for more detail.
[05/02 12:46:28    276s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[05/02 12:46:28    276s] * Layer Id             : 1 - M1
[05/02 12:46:28    276s]       Thickness        : 0.26
[05/02 12:46:28    276s]       Min Width        : 0.16
[05/02 12:46:28    276s]       Layer Dielectric : 4.1
[05/02 12:46:28    276s] * Layer Id             : 2 - M2
[05/02 12:46:28    276s]       Thickness        : 0.35
[05/02 12:46:28    276s]       Min Width        : 0.2
[05/02 12:46:28    276s]       Layer Dielectric : 4.1
[05/02 12:46:28    276s] * Layer Id             : 3 - M3
[05/02 12:46:28    276s]       Thickness        : 0.35
[05/02 12:46:28    276s]       Min Width        : 0.2
[05/02 12:46:28    276s]       Layer Dielectric : 4.1
[05/02 12:46:28    276s] * Layer Id             : 4 - M4
[05/02 12:46:28    276s]       Thickness        : 0.35
[05/02 12:46:28    276s]       Min Width        : 0.2
[05/02 12:46:28    276s]       Layer Dielectric : 4.1
[05/02 12:46:28    276s] * Layer Id             : 5 - M5
[05/02 12:46:28    276s]       Thickness        : 0.35
[05/02 12:46:28    276s]       Min Width        : 0.2
[05/02 12:46:28    276s]       Layer Dielectric : 4.1
[05/02 12:46:28    276s] * Layer Id             : 6 - M6
[05/02 12:46:28    276s]       Thickness        : 0.35
[05/02 12:46:28    276s]       Min Width        : 0.2
[05/02 12:46:28    276s]       Layer Dielectric : 4.1
[05/02 12:46:28    276s] * Layer Id             : 7 - M7
[05/02 12:46:28    276s]       Thickness        : 0.35
[05/02 12:46:28    276s]       Min Width        : 0.2
[05/02 12:46:28    276s]       Layer Dielectric : 4.1
[05/02 12:46:28    276s] * Layer Id             : 8 - M8
[05/02 12:46:28    276s]       Thickness        : 0.9
[05/02 12:46:28    276s]       Min Width        : 0.44
[05/02 12:46:28    276s]       Layer Dielectric : 4.1
[05/02 12:46:28    276s] extractDetailRC Option : -outfile /tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_jixHOZ.rcdb.d -maxResLength 200  -basic
[05/02 12:46:28    276s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[05/02 12:46:28    276s]       RC Corner Indexes            0   
[05/02 12:46:28    276s] Capacitance Scaling Factor   : 1.00000 
[05/02 12:46:28    276s] Coupling Cap. Scaling Factor : 1.00000 
[05/02 12:46:28    276s] Resistance Scaling Factor    : 1.00000 
[05/02 12:46:28    276s] Clock Cap. Scaling Factor    : 1.00000 
[05/02 12:46:28    276s] Clock Res. Scaling Factor    : 1.00000 
[05/02 12:46:28    276s] Shrink Factor                : 1.00000
[05/02 12:46:28    276s] LayerId::1 widthSet size::1
[05/02 12:46:28    276s] LayerId::2 widthSet size::1
[05/02 12:46:28    276s] LayerId::3 widthSet size::1
[05/02 12:46:28    276s] LayerId::4 widthSet size::1
[05/02 12:46:28    276s] LayerId::5 widthSet size::1
[05/02 12:46:28    276s] LayerId::6 widthSet size::1
[05/02 12:46:28    276s] LayerId::7 widthSet size::1
[05/02 12:46:28    276s] LayerId::8 widthSet size::1
[05/02 12:46:28    276s] Initializing multi-corner resistance tables ...
[05/02 12:46:28    276s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1277.9M)
[05/02 12:46:28    276s] Creating parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_jixHOZ.rcdb.d' for storing RC.
[05/02 12:46:28    276s] Extracted 10.0067% (CPU Time= 0:00:00.1  MEM= 1350.1M)
[05/02 12:46:28    276s] Extracted 20.0056% (CPU Time= 0:00:00.1  MEM= 1350.1M)
[05/02 12:46:28    276s] Extracted 30.0044% (CPU Time= 0:00:00.1  MEM= 1350.1M)
[05/02 12:46:29    276s] Extracted 40.0071% (CPU Time= 0:00:00.1  MEM= 1350.1M)
[05/02 12:46:29    276s] Extracted 50.006% (CPU Time= 0:00:00.1  MEM= 1350.1M)
[05/02 12:46:29    276s] Extracted 60.0048% (CPU Time= 0:00:00.2  MEM= 1350.1M)
[05/02 12:46:29    276s] Extracted 70.0075% (CPU Time= 0:00:00.2  MEM= 1350.1M)
[05/02 12:46:29    276s] Extracted 80.0063% (CPU Time= 0:00:00.2  MEM= 1350.1M)
[05/02 12:46:29    276s] Extracted 90.0052% (CPU Time= 0:00:00.2  MEM= 1350.1M)
[05/02 12:46:29    276s] Extracted 100% (CPU Time= 0:00:00.3  MEM= 1350.1M)
[05/02 12:46:29    276s] Number of Extracted Resistors     : 45053
[05/02 12:46:29    276s] Number of Extracted Ground Cap.   : 45914
[05/02 12:46:29    276s] Number of Extracted Coupling Cap. : 91056
[05/02 12:46:29    276s] Opening parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_jixHOZ.rcdb.d' for reading (mem: 1298.047M)
[05/02 12:46:29    276s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[05/02 12:46:29    276s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1298.0M)
[05/02 12:46:29    276s] Creating parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_jixHOZ.rcdb_Filter.rcdb.d' for storing RC.
[05/02 12:46:29    276s] Closing parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_jixHOZ.rcdb.d': 3262 access done (mem: 1300.031M)
[05/02 12:46:29    276s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1298.031M)
[05/02 12:46:29    276s] Opening parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_jixHOZ.rcdb.d' for reading (mem: 1298.031M)
[05/02 12:46:29    276s] processing rcdb (/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_jixHOZ.rcdb.d) for hinst (top) of cell (IOTDF);
[05/02 12:46:30    277s] Closing parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_jixHOZ.rcdb.d': 0 access done (mem: 1298.031M)
[05/02 12:46:30    277s] Lumped Parasitic Loading Completed (total cpu=0:00:00.4, real=0:00:01.0, current mem=1298.031M)
[05/02 12:46:30    277s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:02.0  MEM: 1298.031M)
[05/02 12:46:30    277s] <CMD> rcOut -spef IOTDF_pr.spef
[05/02 12:46:30    277s] Opening parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_jixHOZ.rcdb.d' for reading (mem: 1298.031M)
[05/02 12:46:30    277s] RC Out has the following PVT Info:
[05/02 12:46:30    277s]    RC-typical 
[05/02 12:46:30    277s] Dumping Spef file.....
[05/02 12:46:30    277s] Printing D_NET...
[05/02 12:46:30    277s] RC Out from RCDB Completed (CPU Time= 0:00:00.4  MEM= 1297.7M)
[05/02 12:46:30    277s] Closing parasitic data file '/tmp/innovus_temp_19066_islabx6_t107360223_B0oMX9/IOTDF_19066_jixHOZ.rcdb.d': 3262 access done (mem: 1297.672M)
[05/02 12:47:26    283s] <CMD> streamOut IOTDF_pr.gds -mapFile streamOut.map -libName DesignLib -merge { ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/Phantom/tsmc13gfsg_fram.gds } -outputMacros -units 1000 -mode ALL
[05/02 12:47:26    283s] Finding the highest version number among the merge files
[05/02 12:47:26    283s] Merge file: ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/Phantom/tsmc13gfsg_fram.gds has version number: 5
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Parse map file...
[05/02 12:47:26    283s] **WARN: (IMPOGDS-407):	Duplicate entry found in line 8, the same mapping is already specified before this line. Duplicate entries leads to duplicate write hence bigger file size. Remove the line from mapping file if not intended.
[05/02 12:47:26    283s] Writing GDSII file ...
[05/02 12:47:26    283s] 	****** db unit per micron = 2000 ******
[05/02 12:47:26    283s] 	****** output gds2 file unit per micron = 1000 ******
[05/02 12:47:26    283s] 	****** unit scaling factor = 0.5 ******
[05/02 12:47:26    283s] **WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
[05/02 12:47:26    283s] Output for instance
[05/02 12:47:26    283s] Output for bump
[05/02 12:47:26    283s] Output for physical terminals
[05/02 12:47:26    283s] Output for logical terminals
[05/02 12:47:26    283s] Output for regular nets
[05/02 12:47:26    283s] Output for special nets and metal fills
[05/02 12:47:26    283s] Output for via structure generation
[05/02 12:47:26    283s] Statistics for GDS generated (version 5)
[05/02 12:47:26    283s] ----------------------------------------
[05/02 12:47:26    283s] Stream Out Layer Mapping Information:
[05/02 12:47:26    283s] GDS Layer Number          GDS Layer Name
[05/02 12:47:26    283s] ----------------------------------------
[05/02 12:47:26    283s]     31                            METAL1
[05/02 12:47:26    283s]     32                            METAL2
[05/02 12:47:26    283s]     33                            METAL3
[05/02 12:47:26    283s]     34                            METAL4
[05/02 12:47:26    283s]     35                            METAL5
[05/02 12:47:26    283s]     36                            METAL6
[05/02 12:47:26    283s]     37                            METAL7
[05/02 12:47:26    283s]     38                            METAL8
[05/02 12:47:26    283s]     51                             VIA12
[05/02 12:47:26    283s]     52                             VIA23
[05/02 12:47:26    283s]     53                             VIA34
[05/02 12:47:26    283s]     54                             VIA45
[05/02 12:47:26    283s]     55                             VIA56
[05/02 12:47:26    283s]     56                             VIA67
[05/02 12:47:26    283s]     57                             VIA78
[05/02 12:47:26    283s]     131                           METAL1
[05/02 12:47:26    283s]     132                           METAL2
[05/02 12:47:26    283s]     133                           METAL3
[05/02 12:47:26    283s]     134                           METAL4
[05/02 12:47:26    283s]     135                           METAL5
[05/02 12:47:26    283s]     136                           METAL6
[05/02 12:47:26    283s]     137                           METAL7
[05/02 12:47:26    283s]     138                           METAL8
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Stream Out Information Processed for GDS version 5:
[05/02 12:47:26    283s] Units: 1000 DBU
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Object                             Count
[05/02 12:47:26    283s] ----------------------------------------
[05/02 12:47:26    283s] Instances                           6019
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Ports/Pins                           144
[05/02 12:47:26    283s]     metal layer METAL2                72
[05/02 12:47:26    283s]     metal layer METAL3                72
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Nets                               27392
[05/02 12:47:26    283s]     metal layer METAL1              2944
[05/02 12:47:26    283s]     metal layer METAL2             15737
[05/02 12:47:26    283s]     metal layer METAL3              6572
[05/02 12:47:26    283s]     metal layer METAL4              2070
[05/02 12:47:26    283s]     metal layer METAL5                69
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s]     Via Instances                  17661
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Special Nets                         191
[05/02 12:47:26    283s]     metal layer METAL1               177
[05/02 12:47:26    283s]     metal layer METAL4                10
[05/02 12:47:26    283s]     metal layer METAL5                 4
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s]     Via Instances                    374
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Metal Fills                            0
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s]     Via Instances                      0
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Metal FillOPCs                         0
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s]     Via Instances                      0
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Metal FillDRCs                         0
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s]     Via Instances                      0
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Text                                 146
[05/02 12:47:26    283s]     metal layer METAL2                72
[05/02 12:47:26    283s]     metal layer METAL3                72
[05/02 12:47:26    283s]     metal layer METAL4                 2
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Blockages                              0
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Custom Text                            0
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Custom Box                             0
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Trim Metal                             0
[05/02 12:47:26    283s] 
[05/02 12:47:26    283s] Merging with GDS libraries
[05/02 12:47:26    283s] Scanning GDS file ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/Phantom/tsmc13gfsg_fram.gds to register cell name ......
[05/02 12:47:26    283s] Merging GDS file ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/Phantom/tsmc13gfsg_fram.gds ......
[05/02 12:47:26    283s] 	****** Merge file: ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/Phantom/tsmc13gfsg_fram.gds has version number: 5.
[05/02 12:47:26    283s] 	****** Merge file: ../../../../../../cell_lib/CBDK_IC_Contest_v2.5/Phantom/tsmc13gfsg_fram.gds has units: 1000 per micron.
[05/02 12:47:26    283s] 	****** unit scaling factor = 1 ******
[05/02 12:47:26    283s] Output for cells
[05/02 12:47:26    283s] ######Streamout is finished!
[05/02 12:47:34    284s] 
[05/02 12:47:34    284s] *** Memory Usage v#1 (Current mem = 1302.625M, initial mem = 281.535M) ***
[05/02 12:47:34    284s] 
[05/02 12:47:34    284s] *** Summary of all messages that are not suppressed in this session:
[05/02 12:47:34    284s] Severity  ID               Count  Summary                                  
[05/02 12:47:34    284s] WARNING   IMPLF-44            21  Macro '%s' has no SIZE statement or a ze...
[05/02 12:47:34    284s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/02 12:47:34    284s] WARNING   IMPLF-119           15  LAYER '%s' has been found in the databas...
[05/02 12:47:34    284s] WARNING   IMPOGDS-250          1  Specified unit is smaller than the one i...
[05/02 12:47:34    284s] WARNING   IMPOGDS-407          1  Duplicate entry found in line %d, the sa...
[05/02 12:47:34    284s] WARNING   IMPEXT-6197         13  The Cap table file is not specified. Thi...
[05/02 12:47:34    284s] WARNING   IMPEXT-2766          8  The sheet resistance for layer %s is not...
[05/02 12:47:34    284s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[05/02 12:47:34    284s] WARNING   IMPEXT-2776          7  The via resistance between layers %s and...
[05/02 12:47:34    284s] WARNING   IMPEXT-3530         13  The process node is not set. Use the com...
[05/02 12:47:34    284s] WARNING   IMPEXT-3032          3  Because the cap table file was not provi...
[05/02 12:47:34    284s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[05/02 12:47:34    284s] WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
[05/02 12:47:34    284s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/02 12:47:34    284s] WARNING   IMPVFG-257           2  verifyGeometry command is replaced by ve...
[05/02 12:47:34    284s] WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
[05/02 12:47:34    284s] WARNING   IMPSR-4058           1  Sroute option: %s should be used in conj...
[05/02 12:47:34    284s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[05/02 12:47:34    284s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[05/02 12:47:34    284s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[05/02 12:47:34    284s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[05/02 12:47:34    284s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[05/02 12:47:34    284s] WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
[05/02 12:47:34    284s] WARNING   SDF-808              1  The software is currently operating in a...
[05/02 12:47:34    284s] WARNING   TCLCMD-1013          1  The SDC set_operating_conditions asserti...
[05/02 12:47:34    284s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[05/02 12:47:34    284s] WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
[05/02 12:47:34    284s] *** Message Summary: 1172 warning(s), 0 error(s)
[05/02 12:47:34    284s] 
[05/02 12:47:34    284s] --- Ending "Innovus" (totcpu=0:04:45, real=0:18:16, mem=1302.6M) ---
