module top
#(parameter param65 = ((^~((((8'hbe) != (8'hb8)) << (^(8'hb0))) && (~((8'hbb) != (8'haa))))) ? {((!(~&(7'h43))) ? (((8'ha2) ? (8'h9f) : (8'hba)) ? ((8'hb8) >= (8'hbf)) : {(8'h9e)}) : {((8'h9d) >>> (8'hae)), ((8'ha7) ? (8'hba) : (8'ha5))})} : ({(&{(8'haf)}), ({(8'ha6)} ? (+(7'h41)) : ((8'hae) ? (8'hb4) : (8'ha7)))} ? (-{(^~(8'h9e))}) : ((|(8'had)) * ((~|(8'ha1)) == ((7'h44) ? (8'hb4) : (8'h9d)))))))
(y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h2ab):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hd):(1'h0)] wire4;
  input wire [(4'h8):(1'h0)] wire3;
  input wire signed [(4'hc):(1'h0)] wire2;
  input wire [(4'h8):(1'h0)] wire1;
  input wire [(4'h8):(1'h0)] wire0;
  wire [(5'h14):(1'h0)] wire64;
  wire [(4'he):(1'h0)] wire63;
  wire [(4'h9):(1'h0)] wire62;
  wire [(2'h2):(1'h0)] wire50;
  wire [(4'h8):(1'h0)] wire42;
  wire [(4'hf):(1'h0)] wire41;
  wire [(2'h3):(1'h0)] wire11;
  wire [(5'h10):(1'h0)] wire10;
  wire [(3'h7):(1'h0)] wire9;
  wire [(5'h11):(1'h0)] wire8;
  wire [(4'hd):(1'h0)] wire7;
  wire [(4'hb):(1'h0)] wire6;
  wire signed [(2'h3):(1'h0)] wire5;
  reg [(2'h3):(1'h0)] reg61 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg60 = (1'h0);
  reg [(2'h3):(1'h0)] reg59 = (1'h0);
  reg [(5'h13):(1'h0)] reg58 = (1'h0);
  reg [(4'hb):(1'h0)] reg57 = (1'h0);
  reg [(2'h3):(1'h0)] reg56 = (1'h0);
  reg [(3'h6):(1'h0)] reg55 = (1'h0);
  reg [(4'h9):(1'h0)] reg54 = (1'h0);
  reg [(5'h15):(1'h0)] reg53 = (1'h0);
  reg [(4'hd):(1'h0)] reg52 = (1'h0);
  reg signed [(4'he):(1'h0)] reg51 = (1'h0);
  reg [(4'hb):(1'h0)] reg49 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg48 = (1'h0);
  reg [(4'he):(1'h0)] reg47 = (1'h0);
  reg [(5'h12):(1'h0)] reg46 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg45 = (1'h0);
  reg [(4'hf):(1'h0)] reg44 = (1'h0);
  reg [(3'h7):(1'h0)] reg43 = (1'h0);
  reg [(5'h15):(1'h0)] reg40 = (1'h0);
  reg [(4'ha):(1'h0)] reg39 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg38 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg37 = (1'h0);
  reg [(4'hb):(1'h0)] reg36 = (1'h0);
  reg [(5'h13):(1'h0)] reg35 = (1'h0);
  reg [(5'h14):(1'h0)] reg34 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg33 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg32 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg31 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg30 = (1'h0);
  reg [(3'h7):(1'h0)] reg29 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg28 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg27 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg25 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg23 = (1'h0);
  reg [(4'h9):(1'h0)] reg22 = (1'h0);
  reg [(5'h14):(1'h0)] reg21 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg20 = (1'h0);
  reg [(4'h8):(1'h0)] reg19 = (1'h0);
  reg [(5'h12):(1'h0)] reg18 = (1'h0);
  reg [(4'h8):(1'h0)] reg17 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg16 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg15 = (1'h0);
  reg [(3'h7):(1'h0)] reg14 = (1'h0);
  reg [(4'hc):(1'h0)] reg13 = (1'h0);
  reg [(4'hf):(1'h0)] reg12 = (1'h0);
  assign y = {wire64,
                 wire63,
                 wire62,
                 wire50,
                 wire42,
                 wire41,
                 wire11,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 (1'h0)};
  assign wire5 = ((wire3[(3'h6):(2'h2)] != wire0[(2'h2):(1'h1)]) ?
                     ($signed({$unsigned(wire3),
                         wire2}) ^ (wire4[(4'h9):(4'h8)] < ($unsigned(wire0) ?
                         $unsigned(wire0) : $unsigned((8'hab))))) : ((!(wire4[(4'hc):(4'ha)] ?
                         {wire0, wire4} : $signed(wire4))) <<< wire4));
  assign wire6 = (((~$signed($signed(wire3))) <= $unsigned(($signed(wire4) >= (~wire5)))) ?
                     (~&{wire0[(3'h5):(3'h4)],
                         ((wire0 ?
                             wire1 : wire1) <<< wire5[(1'h1):(1'h0)])}) : {{$signed((wire2 >>> wire2)),
                             ((wire3 ^ wire4) ?
                                 $unsigned(wire4) : $unsigned(wire5))}});
  assign wire7 = wire2[(1'h1):(1'h1)];
  assign wire8 = wire5;
  assign wire9 = wire0[(1'h0):(1'h0)];
  assign wire10 = (wire2[(4'hc):(2'h3)] ^~ (~|((~^{wire9,
                      (7'h42)}) & (wire0[(3'h5):(1'h1)] ?
                      wire1 : (wire4 <= wire2)))));
  assign wire11 = ({$signed(((wire4 ? wire6 : wire9) ?
                          wire1 : wire6))} * wire9);
  always
    @(posedge clk) begin
      reg12 <= wire7;
    end
  always
    @(posedge clk) begin
      if (wire11[(2'h3):(2'h3)])
        begin
          reg13 <= $signed(wire10);
          reg14 <= $signed($signed({$signed(reg13[(3'h7):(1'h0)])}));
          if (reg12[(4'hc):(4'hc)])
            begin
              reg15 <= $signed((reg12 ?
                  (~&((|wire6) ?
                      (reg13 ? wire1 : wire8) : (wire0 * reg13))) : (8'hb7)));
              reg16 <= $signed(reg14);
              reg17 <= {$signed($unsigned(((wire11 << wire6) ?
                      (^reg16) : {(8'hbc)}))),
                  {(~^(wire6[(3'h7):(3'h5)] == $signed(wire8))),
                      (({wire6} >= wire6) ?
                          $signed($signed(wire5)) : $signed((~|wire11)))}};
              reg18 <= wire3;
              reg19 <= wire2[(4'h9):(3'h4)];
            end
          else
            begin
              reg15 <= $signed((&wire8[(4'hd):(2'h3)]));
              reg16 <= $signed({$signed(({wire10} ?
                      $unsigned(wire8) : wire3[(1'h0):(1'h0)])),
                  ((wire9[(3'h7):(1'h1)] | (reg16 ?
                      reg19 : wire4)) - (^((8'ha7) ? wire9 : reg19)))});
              reg17 <= (^{$unsigned(wire6[(2'h2):(1'h1)]), wire1});
            end
          if ({reg15, reg14})
            begin
              reg20 <= reg15[(2'h2):(1'h1)];
              reg21 <= reg13;
              reg22 <= ($signed($unsigned($unsigned({reg19}))) ^ ((reg19 ?
                  reg18 : reg20[(3'h7):(3'h5)]) * ({wire2} << $unsigned((wire6 ~^ wire3)))));
              reg23 <= (8'ha2);
            end
          else
            begin
              reg20 <= ((~&reg17[(2'h2):(2'h2)]) ?
                  (+$signed(wire6)) : (reg12 & wire6[(4'hb):(2'h2)]));
            end
          if (($unsigned((^$signed($signed(wire1)))) <<< wire5[(1'h1):(1'h0)]))
            begin
              reg24 <= wire1;
              reg25 <= ((~&$signed({reg19[(3'h6):(3'h5)],
                  $signed((7'h41))})) & reg13[(3'h7):(3'h4)]);
              reg26 <= (reg15[(2'h3):(2'h2)] >> ($unsigned(reg21[(5'h13):(4'he)]) || {(reg22[(3'h7):(3'h4)] ?
                      (8'hb1) : reg17[(1'h1):(1'h1)]),
                  (8'hb4)}));
              reg27 <= $signed(wire6[(2'h3):(2'h3)]);
            end
          else
            begin
              reg24 <= (reg12[(4'hd):(3'h5)] ?
                  (($unsigned((~^(7'h41))) >> $unsigned((~^wire10))) ?
                      ((reg24[(4'h8):(1'h0)] ?
                          reg14 : (reg15 ? reg22 : reg24)) << ($signed(wire10) ?
                          reg25[(3'h7):(3'h7)] : (^~wire2))) : (&(reg20 & (!reg23)))) : ($signed(reg22) || reg25));
              reg25 <= ((-$unsigned($unsigned($signed(reg27)))) <= (&((wire11 == wire7[(2'h3):(2'h3)]) ?
                  $unsigned(wire7) : $signed($signed(reg25)))));
              reg26 <= $unsigned((~|wire6));
              reg27 <= (~&$unsigned((-wire6)));
            end
        end
      else
        begin
          reg13 <= ($signed({reg26[(3'h5):(1'h1)]}) != $unsigned((($unsigned(wire3) ?
                  (wire3 ^~ wire2) : (reg20 ? wire5 : reg13)) ?
              reg21 : {$unsigned((8'hb7)), (wire0 - reg25)})));
        end
      reg28 <= (~^wire0);
      if ((($unsigned(reg13) + (8'hb3)) & (!$signed((^~$signed(wire2))))))
        begin
          reg29 <= {reg21, (~^(wire2[(4'ha):(4'ha)] | (-{reg26, wire2})))};
          reg30 <= ((~|($signed($unsigned((7'h44))) != ($signed(reg22) >> reg14[(3'h4):(1'h1)]))) ?
              (((&(wire3 ? reg21 : reg17)) >>> (reg21 | ((8'hbb) <<< wire7))) ?
                  (&$signed(((7'h42) ?
                      reg19 : wire8))) : wire0) : $signed($unsigned(reg26[(1'h1):(1'h0)])));
          if ($signed($unsigned((+reg27))))
            begin
              reg31 <= reg22[(3'h5):(3'h5)];
              reg32 <= ($signed((({reg22, wire7} ~^ (reg15 ? wire2 : (8'ha2))) ?
                  reg16 : (wire8 ?
                      {reg23} : reg14[(3'h7):(3'h7)]))) >> $unsigned((~^(8'ha3))));
              reg33 <= wire0[(2'h2):(2'h2)];
            end
          else
            begin
              reg31 <= (!$unsigned(wire5[(2'h3):(2'h2)]));
              reg32 <= reg13;
              reg33 <= {reg13};
              reg34 <= ((+($signed(wire5[(2'h3):(2'h2)]) ?
                      $signed($signed(reg26)) : ({wire4, wire2} ?
                          $unsigned(reg32) : $unsigned(reg21)))) ?
                  (((8'hba) ?
                      ((wire0 ? (7'h41) : wire7) - ((8'ha2) ?
                          wire8 : wire5)) : wire10[(2'h3):(2'h3)]) | wire11[(2'h2):(1'h0)]) : $signed($signed((!reg15))));
              reg35 <= $unsigned($unsigned($unsigned(((-reg13) <<< reg33))));
            end
          if (reg35)
            begin
              reg36 <= (reg25 ?
                  reg17[(2'h2):(1'h1)] : ((-(&wire6)) ?
                      (reg34[(5'h10):(1'h1)] ?
                          (wire1 != {reg31, reg35}) : (wire4[(3'h5):(3'h5)] ?
                              (reg17 ?
                                  wire10 : reg27) : $signed(reg26))) : reg15[(3'h4):(1'h1)]));
              reg37 <= reg14;
              reg38 <= (((~^(~|(+wire1))) ?
                  ({$unsigned(wire0), {wire3, (8'hb1)}} || $unsigned((reg30 ?
                      reg29 : (8'hb5)))) : (|$signed($unsigned(reg15)))) >>> (((wire10 ?
                      $signed(reg37) : wire10[(1'h1):(1'h1)]) <= ((reg20 <= reg25) >> reg14[(1'h1):(1'h1)])) ?
                  $signed($signed($unsigned(reg33))) : ($unsigned($unsigned(wire3)) == reg37)));
            end
          else
            begin
              reg36 <= $unsigned({$signed(reg12)});
              reg37 <= $unsigned(reg16);
              reg38 <= (-((reg35[(4'ha):(3'h4)] * (^reg36[(1'h1):(1'h1)])) || $unsigned(reg37[(1'h0):(1'h0)])));
            end
          reg39 <= (+$signed((-$signed({wire10, reg25}))));
        end
      else
        begin
          reg29 <= reg37[(2'h2):(1'h1)];
        end
      reg40 <= reg21;
    end
  assign wire41 = wire11[(1'h0):(1'h0)];
  assign wire42 = (reg25[(4'hf):(3'h5)] - {wire0[(3'h7):(3'h7)]});
  always
    @(posedge clk) begin
      reg43 <= ($signed((~|$unsigned((~&(8'ha1))))) ?
          ($signed($signed($signed(wire9))) == $signed((!wire11))) : (7'h44));
      if (reg29[(3'h4):(2'h2)])
        begin
          reg44 <= $unsigned((~|($unsigned((8'hb8)) < $unsigned(reg37))));
          reg45 <= (({((reg30 > reg16) ?
                      ((7'h40) ?
                          wire4 : reg22) : $unsigned(reg40))} >= (((~^reg43) <<< (wire7 ?
                  (8'hb6) : (8'h9d))) < $unsigned(((8'hb8) ?
                  (8'ha0) : wire41)))) ?
              (reg39[(3'h5):(1'h0)] >> $unsigned(reg15[(3'h4):(2'h2)])) : $signed({reg13,
                  (8'ha8)}));
          reg46 <= (~|(&(!wire1)));
          if (reg32)
            begin
              reg47 <= reg38[(1'h1):(1'h0)];
              reg48 <= ($unsigned($signed(((~wire42) > reg31))) ?
                  reg17[(4'h8):(2'h2)] : wire6);
            end
          else
            begin
              reg47 <= reg13[(1'h1):(1'h1)];
              reg48 <= $unsigned((|(((+reg18) < $unsigned(reg30)) ?
                  (~&reg13[(4'h9):(3'h6)]) : (~^(~reg36)))));
            end
          reg49 <= (~^$signed(({(reg21 ? wire8 : reg35),
              (8'ha7)} <<< $signed($signed(reg48)))));
        end
      else
        begin
          reg44 <= reg12;
          reg45 <= (+(((|wire5[(2'h3):(1'h1)]) ?
                  $unsigned((^~(8'ha2))) : (reg23[(1'h0):(1'h0)] - (reg37 ?
                      reg48 : reg24))) ?
              {$unsigned((~(8'hb7))), $unsigned($signed(reg48))} : ((~|(wire6 ?
                  (8'ha4) : reg40)) >> (((8'ha0) ? reg39 : (8'hb6)) ?
                  {reg38, wire42} : (!(8'ha9))))));
          reg46 <= (wire3[(2'h2):(1'h0)] >= reg37);
          reg47 <= $unsigned((8'hbf));
          reg48 <= (|$unsigned((8'hb4)));
        end
    end
  assign wire50 = $unsigned(reg46[(4'he):(4'h9)]);
  always
    @(posedge clk) begin
      reg51 <= $unsigned((~^{$signed($signed(reg43))}));
      if ((((!{(reg18 ? wire3 : reg16), (reg27 ^ reg34)}) ?
          {reg25[(4'hd):(4'h9)],
              (~&{reg26,
                  reg36})} : $unsigned((~&$signed((8'hab))))) > $signed(wire0[(4'h8):(1'h0)])))
        begin
          reg52 <= {($unsigned(reg27) ? wire3 : (!(~(reg26 <<< reg29)))),
              ($signed((reg24[(1'h1):(1'h0)] & (^~(8'ha8)))) ?
                  $unsigned($unsigned((8'ha2))) : (!reg25[(4'hb):(4'h9)]))};
          reg53 <= $signed(($signed(((reg16 ? reg36 : reg26) ?
              (reg39 ?
                  (8'hb8) : wire3) : wire8[(3'h7):(3'h5)])) >= {{reg49[(2'h3):(2'h3)]}}));
          if ($unsigned(reg29[(3'h7):(2'h2)]))
            begin
              reg54 <= (8'hb5);
              reg55 <= ($signed($signed(reg37[(2'h2):(1'h0)])) && reg40);
              reg56 <= ((+$signed((reg48 > (reg44 + reg20)))) <= (8'ha5));
              reg57 <= $signed(reg14[(3'h4):(2'h2)]);
              reg58 <= wire7;
            end
          else
            begin
              reg54 <= reg52;
              reg55 <= ((reg26 ? reg31 : reg58[(5'h13):(4'h9)]) ?
                  reg25 : reg21[(4'h8):(2'h2)]);
              reg56 <= (~^reg56[(1'h0):(1'h0)]);
              reg57 <= $signed((^$unsigned((^~(wire5 + reg24)))));
            end
        end
      else
        begin
          if ((reg45 ?
              (reg27 ?
                  wire42[(3'h5):(3'h5)] : $unsigned((&(reg39 ?
                      reg53 : reg13)))) : (~$signed(reg52[(2'h2):(1'h1)]))))
            begin
              reg52 <= $signed(wire1);
            end
          else
            begin
              reg52 <= reg58[(4'hc):(3'h6)];
              reg53 <= ($unsigned(reg25[(1'h0):(1'h0)]) ?
                  {$signed($signed((+wire2)))} : wire41[(4'hf):(3'h5)]);
            end
          reg54 <= $signed(reg23[(5'h11):(3'h6)]);
          reg55 <= ((+(~$unsigned(reg30))) ?
              (reg28[(4'he):(3'h5)] || $signed($unsigned((~^reg12)))) : wire8);
          if ($signed(reg28[(4'hd):(2'h2)]))
            begin
              reg56 <= wire4[(2'h3):(2'h3)];
              reg57 <= {reg26[(3'h4):(2'h2)],
                  (+({((8'h9c) ? wire9 : (8'ha8))} < reg45[(4'hf):(4'h9)]))};
            end
          else
            begin
              reg56 <= (reg19 >> $unsigned(wire6[(1'h0):(1'h0)]));
              reg57 <= wire2[(2'h3):(1'h1)];
              reg58 <= $unsigned($unsigned(reg51));
              reg59 <= ({((^(wire1 || reg52)) ?
                      $unsigned($unsigned(reg21)) : {(reg21 ?
                              reg57 : reg22)})} < reg28[(5'h13):(5'h12)]);
              reg60 <= $signed($unsigned(reg23[(4'hc):(4'hc)]));
            end
          reg61 <= {($unsigned({$unsigned(reg13)}) ?
                  reg12 : ((~&$signed(reg27)) ?
                      ((8'ha0) <= (reg16 ^ reg33)) : $signed(wire8)))};
        end
    end
  assign wire62 = (^reg15);
  assign wire63 = $signed($signed((reg16[(3'h4):(1'h1)] ?
                      $signed($unsigned(reg56)) : reg60[(4'hb):(3'h6)])));
  assign wire64 = $unsigned(reg60[(2'h2):(1'h0)]);
endmodule
