module adder_4_tb;
     reg [3:0]a;
     reg [3:0]b;
     reg c;
     wire [3:0]sum;
     wire carry;
     
     relayadder uut(
       .a(a),
       .b(b),
       .c(c),
       .sum(sum),
       .carry(carry)
       
     );
     initial begin
      a=4'b1000;
      b=4'b0100;
      c=1;
     end
endmodule
