.TH "exynos5_dram_change_timings" 9 "exynos5_dram_change_timings" "May 2021" "Kernel Hacker's Manual" LINUX
.SH NAME
exynos5_dram_change_timings \- Low-level changes of the DRAM final timings
.SH SYNOPSIS
.B "int" exynos5_dram_change_timings
.BI "(struct exynos5_dmc *dmc "  ","
.BI "unsigned long target_rate "  ");"
.SH ARGUMENTS
.IP "dmc" 12
device for which the new settings is going to be applied
.IP "target_rate" 12
target frequency of the DMC
.SH "DESCRIPTION"
Low-level function for changing timings for DRAM memory operating from main
clock source (BPLL), which can have different frequencies. Thus, each
frequency must have corresponding timings register values in order to keep
the needed delays.
It uses timing bank registers set 0.
