module soc_mem_ss
  import mem_ss_pkg::*;
#(
  parameter int unsigned AddrWidth = 32,
  parameter int unsigned DataWidth = 32,
  parameter int unsigned NumInitPorts = 3,
  parameter int unsigned InitTagWidth = 1,
  parameter int unsigned NumBanks = 8,
  parameter int unsigned NumWordsPerBank = 16384,
  parameter logic [AddrWidth-1:0] BaseAddr = '0,
  parameter int unsigned AddressShift = $clog2(DataWidth / 8),
  parameter string MemInitPath = "",
  parameter mem_impl_e MemImpl = MemImplModel
) (
  input  logic clk_i,
  input  logic rst_ni,

  input  logic [NumInitPorts-1:0]                   init_req_i,
  input  logic [NumInitPorts-1:0]                   init_we_i,
  input  logic [NumInitPorts-1:0][AddrWidth-1:0]    init_addr_i,
  input  logic [NumInitPorts-1:0][DataWidth-1:0]    init_wdata_i,
  input  logic [NumInitPorts-1:0][DataWidth/8-1:0]  init_be_i,
  input  logic [NumInitPorts-1:0][InitTagWidth-1:0] init_tag_i,

  output logic [NumInitPorts-1:0]                   init_gnt_o,
  output logic [NumInitPorts-1:0]                   init_rvalid_o,
  output logic [NumInitPorts-1:0][DataWidth-1:0]    init_rdata_o,
  output logic [NumInitPorts-1:0]                   init_err_o,
  output logic [NumInitPorts-1:0][InitTagWidth-1:0] init_rtag_o
);
  // Arbitration contract:
  // - Per-bank round-robin arbitration is used to avoid starvation.
  // - Upstream initiators must hold requests asserted until grant. Small
  //   ingress buffers can be added later, but fairness already depends on
  //   request persistence rather than one-cycle request pulses.
  localparam int unsigned BankSelWidth = (NumBanks > 1) ? $clog2(NumBanks) : 1;
  localparam int unsigned PortSelWidth = (NumInitPorts > 1) ? $clog2(NumInitPorts) : 1;

  logic [NumBanks-1:0]                  bank_req;
  logic [NumBanks-1:0]                  bank_we;
  logic [NumBanks-1:0][AddrWidth-1:0]   bank_addr;
  logic [NumBanks-1:0][DataWidth-1:0]   bank_wdata;
  logic [NumBanks-1:0][DataWidth/8-1:0] bank_be;
  logic [NumBanks-1:0][DataWidth-1:0]   bank_rdata;
  logic [NumBanks-1:0]                  bank_rsp_valid_q;
  logic [NumBanks-1:0]                  bank_rsp_err_q;
  logic [NumBanks-1:0][PortSelWidth-1:0] bank_rsp_port_q;
  logic [NumBanks-1:0][InitTagWidth-1:0] bank_rsp_tag_q;
  logic [NumBanks-1:0]                  bank_grant_valid;
  logic [NumBanks-1:0][PortSelWidth-1:0] bank_grant_port;
  logic [NumBanks-1:0][PortSelWidth-1:0] bank_rr_start_q;
  logic [NumBanks-1:0][PortSelWidth-1:0] bank_rr_start_d;

  function automatic logic [BankSelWidth-1:0] calc_bank_sel(
    input logic [AddrWidth-1:0] addr
  );
    logic [AddrWidth-1:0] word_addr;
    begin
      word_addr = (addr - BaseAddr) >> AddressShift;
      return word_addr[BankSelWidth-1:0];
    end
  endfunction

  function automatic logic [AddrWidth-1:0] calc_bank_addr(
    input logic [AddrWidth-1:0] addr
  );
    logic [AddrWidth-1:0] local_word_addr;
    logic [AddrWidth-1:0] bank_word_addr;
    begin
      local_word_addr = (addr - BaseAddr) >> AddressShift;
      bank_word_addr = local_word_addr >> BankSelWidth;
      return bank_word_addr << AddressShift;
    end
  endfunction

  always_comb begin
    init_gnt_o    = '0;
    init_rvalid_o = '0;
    init_rdata_o  = '0;
    init_err_o    = '0;
    init_rtag_o   = '0;
    bank_req      = '0;
    bank_we       = '0;
    bank_addr     = '0;
    bank_wdata    = '0;
    bank_be       = '0;
    bank_grant_valid = '0;
    bank_grant_port  = '0;
    bank_rr_start_d  = bank_rr_start_q;

    for (int unsigned bank = 0; bank < NumBanks; bank++) begin
      for (int unsigned offset = 0; offset < NumInitPorts; offset++) begin
        int unsigned port;
        port = bank_rr_start_q[bank] + offset;
        if (port >= NumInitPorts) begin
          port -= NumInitPorts;
        end
        if (!bank_grant_valid[bank] && init_req_i[port] &&
            (calc_bank_sel(init_addr_i[port]) == bank)) begin
          bank_grant_valid[bank] = 1'b1;
          bank_grant_port[bank]  = port[PortSelWidth-1:0];
          bank_req[bank]         = 1'b1;
          bank_we[bank]          = init_we_i[port];
          bank_addr[bank]        = calc_bank_addr(init_addr_i[port]);
          bank_wdata[bank]       = init_wdata_i[port];
          bank_be[bank]          = init_be_i[port];
          init_gnt_o[port]       = 1'b1;
          if (port == NumInitPorts - 1) begin
            bank_rr_start_d[bank] = '0;
          end else begin
            bank_rr_start_d[bank] = PortSelWidth'(port + 1);
          end
        end
      end
    end

    for (int unsigned port = 0; port < NumInitPorts; port++) begin
      for (int unsigned bank = 0; bank < NumBanks; bank++) begin
        if (bank_rsp_valid_q[bank] && (bank_rsp_port_q[bank] == port)) begin
          init_rvalid_o[port] = 1'b1;
          init_rdata_o[port]  = bank_rdata[bank];
          init_err_o[port]    = bank_rsp_err_q[bank];
          init_rtag_o[port]   = bank_rsp_tag_q[bank];
        end
      end
    end
  end

  for (genvar bank = 0; bank < NumBanks; bank++) begin : gen_banks
    soc_sram_slice_wrapper #(
      .NumWords(NumWordsPerBank),
      .DataWidth(DataWidth),
      .AddressShift(AddressShift),
      .MemImpl(MemImpl)
    ) u_bank (
      .clk_i(clk_i),
      .rst_ni(rst_ni),
      .req_i(bank_req[bank]),
      .we_i(bank_we[bank]),
      .addr_i(bank_addr[bank][31:0]),
      .wdata_i(bank_wdata[bank]),
      .be_i(bank_be[bank]),
      .rdata_o(bank_rdata[bank])
    );

    initial begin : init_bank_from_file
      string mem_path;
      string file_path;

      if (MemInitPath != "") begin
        mem_path = MemInitPath;
`ifndef SYNTHESIS
      end else if ($value$plusargs("MEM_PATH=%s", mem_path)) begin
`endif
      end else begin
        mem_path = "";
      end

      if (mem_path != "") begin
        if (mem_path[mem_path.len()-1] != "/") begin
          mem_path = {mem_path, "/"};
        end
        file_path = $sformatf("%sbank_%0d.hex", mem_path, bank);
        $display("soc_mem_ss: loading bank %0d from %s", bank, file_path);
        u_bank.load_mem(file_path);
      end
    end
  end

  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      bank_rsp_valid_q <= '0;
      bank_rsp_err_q   <= '0;
      bank_rsp_port_q  <= '0;
      bank_rsp_tag_q   <= '0;
      bank_rr_start_q  <= '0;
    end else begin
      bank_rsp_valid_q <= bank_grant_valid;
      bank_rsp_err_q   <= '0;
      bank_rr_start_q  <= bank_rr_start_d;
      for (int unsigned bank = 0; bank < NumBanks; bank++) begin
        bank_rsp_port_q[bank] <= '0;
        bank_rsp_tag_q[bank]  <= '0;
        if (bank_grant_valid[bank]) begin
          bank_rsp_port_q[bank] <= bank_grant_port[bank];
          bank_rsp_tag_q[bank]  <= init_tag_i[bank_grant_port[bank]];
        end
      end
    end
  end
endmodule
