Generating HDL for page 16.20.10.1 B CHAN TRUE-COMPLEMENT-ACC at 10/2/2020 3:00:39 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_16_20_10_1_B_CHAN_TRUE_COMPLEMENT_ACC_tb.vhdl, generating default test bench code.
Note: DOT Function at 3D has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 3G has input level(s) of S, and output level(s) of S, Logic Function set to OR
Ignoring Logic Block 2C with symbol R
Found combinatorial loop (need D FF) at output of gate at 4E
Found combinatorial loop (need D FF) at output of gate at 3F
Found combinatorial loop (need D FF) at output of gate at 4H
Found combinatorial loop (need D FF) at output of gate at 3H
Removed 1 outputs from Gate at 2D to ignored block(s) or identical signal names
Added LAMP signal LAMP_15A1F11
Generating Statement for block at 4B with output pin(s) of OUT_4B_C
	and inputs of PS_ADD_OR_SUBT_OP_CODES,PS_1ST_SCAN
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_G
	and inputs of PS_MPLY_OR_DIV_OP_CODES,PS_1ST_OR_3RD_SCAN
	and logic function of NAND
Generating Statement for block at 3D with output pin(s) of OUT_3D_E
	and inputs of OUT_4B_C,OUT_4C_G,MS_CMP_OP_CODES_DOT_1ST_SCAN
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_G
	and inputs of OUT_DOT_3D
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_C, OUT_5E_C
	and inputs of MS_X_CYCLE_CTRL,MS_X_CYCLE
	and logic function of NAND
Generating Statement for block at 4E with *latched* output pin(s) of OUT_4E_R_Latch
	and inputs of OUT_5E_C,OUT_DOT_3D
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_B
	and inputs of MB_START_1401_INDEX,MB_START_TRUE_INDEX
	and logic function of NOR
Generating Statement for block at 3F with *latched* output pin(s) of OUT_3F_K_Latch
	and inputs of OUT_4E_R,MS_LB_DOT_B_CYCLE_DOT_1ST_SCAN
	and logic function of NAND
Generating Statement for block at 4G with output pin(s) of OUT_4G_C
	and inputs of PS_ADD_OR_SUBT_OP_CODES,PS_3RD_SCAN
	and logic function of NAND
Generating Statement for block at 3G with output pin(s) of OUT_3G_C
	and inputs of MB_START_COMPL_INDEX
	and logic function of NOT
Generating Statement for block at 4H with *latched* output pin(s) of OUT_4H_C_Latch, OUT_4H_C_Latch
	and inputs of OUT_5E_C,OUT_DOT_3G
	and logic function of NAND
Generating Statement for block at 3H with *latched* output pin(s) of OUT_3H_D_Latch
	and inputs of OUT_4G_C,OUT_4H_C
	and logic function of NAND
Generating Statement for block at 2I with output pin(s) of OUT_2I_C
	and inputs of OUT_4H_C
	and logic function of NOT
Generating Statement for block at 1I with output pin(s) of 
	and inputs of OUT_2I_C
	and logic function of Lamp
Generating Statement for block at 3D with output pin(s) of OUT_DOT_3D, OUT_DOT_3D
	and inputs of OUT_3D_E,OUT_3E_B,OUT_3F_K
	and logic function of OR
Generating Statement for block at 3G with output pin(s) of OUT_DOT_3G, OUT_DOT_3G
	and inputs of OUT_3G_C,OUT_3H_D
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_TRUE_ADD_B
	from gate output OUT_2D_G
Generating output sheet edge signal assignment to 
	signal PS_COMP_ADD_B
	from gate output OUT_DOT_3G
Generating D Flip Flop for block at 4E
Generating D Flip Flop for block at 3F
Generating D Flip Flop for block at 4H
Generating D Flip Flop for block at 3H
