(footprint "WE78" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "REF**" (at -5.715 -6.985) (layer "F.SilkS")
    (effects (font (size 0.69088 0.69088) (thickness 0.12192)) (justify left bottom))
    (tstamp 997bdd66-ad8a-4372-bd74-4b160d0091c4)
  )
  (fp_text value ">VALUE" (at -5.715 -8.255) (layer "F.Fab")
    (effects (font (size 0.51816 0.51816) (thickness 0.09144)) (justify left bottom))
    (tstamp 7ebba4e9-a58c-40ef-a5ea-25f70516734c)
  )
  (fp_line (start -5.8 -6.6) (end 5.8 -6.6) (layer "F.SilkS") (width 0.127) (tstamp 093b9227-fb45-466c-9dec-f56ef677e73b))
  (fp_line (start 5.8 -6.6) (end 5.8 2) (layer "F.SilkS") (width 0.127) (tstamp 5e834956-08b6-4ae8-bc41-b2ccc1e71078))
  (fp_line (start -5.8 2) (end 5.8 2) (layer "F.SilkS") (width 0.127) (tstamp 8fbc11f3-8dbc-453f-851d-15ac55eeef97))
  (fp_line (start -5.8 2) (end -5.8 -6.6) (layer "F.SilkS") (width 0.127) (tstamp aa18ab53-0034-48e6-9ca4-0db0b35a768f))
  (pad "1" thru_hole roundrect (at -2.54 0 90) (size 1.9304 1.9304) (drill 0.9) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0762) (tstamp a6981d77-8621-4c7d-b463-d06eec85ab12))
  (pad "2" thru_hole roundrect (at 0 0 90) (size 1.9304 1.9304) (drill 0.9) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0762) (tstamp 54d80691-e772-48b1-8ffb-ba720f278f0a))
  (pad "3" thru_hole roundrect (at 2.54 0 90) (size 1.9304 1.9304) (drill 0.9) (layers *.Cu *.Mask) (roundrect_rratio 0.25)
    (chamfer_ratio 0.2928932188) (chamfer top_left top_right bottom_left bottom_right)
    (solder_mask_margin 0.0762) (tstamp bfd23fab-71eb-4f6f-8aad-04c0d3a53f88))
)
