5 18 181 2 *
8 /home/bryce3/trevorw/stable/covered/diags/verilog 2 -t (main) 2 -vcd (signed4.1.vcd) 2 -o (signed4.1.cdd) 2 -v (signed4.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 signed4.1.v 9 31 1
2 1 3d 11 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
4 1 11 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 signed4.1.v 0 13 1
2 2 4e 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
4 2 12 0 11 0 0 2
3 1 main.$u1 "main.$u1" 0 signed4.1.v 0 22 1
3 2 main.foo_func "main.foo_func" 0 signed4.1.v 24 29 1
2 3 3d 26 20006 0 5802 0 0 1 18 0 1 0 0 0 0 $u2
1 foo_func 1 24 1090017 1 0 31 0 32 49 ffffffff ffffffff 0 0 0 0
1 in 2 25 16 1 0 31 0 32 49 ffffffff ffffffff 0 0 0 0
4 3 26 2 11 0 0 3
3 1 main.foo_func.$u2 "main.foo_func.$u2" 0 signed4.1.v 0 28 1
2 4 0 27 140014 0 1810 0 0 32 48 1 0
2 5 1 27 f0010 0 1810 0 0 32 33 in
2 6 7 27 f0014 0 1830 4 5 32 50 0 ffffffff 0 0 0 0
2 7 1 27 4000b 0 1c00 0 0 32 33 foo_func
2 8 37 27 40014 0 822 6 7
4 8 27 4 11 0 0 8
