library ieee ;
use ieee.std_logic_1164.all ;


entity dffx is 
port ( rst,clk , D: in std_logic ; 
       Q: out std_logic ) ;  
end dffx ; 
architecture beh of dffx is 
begin 
process(rst,clk) 
begin 
if( rst = '1' )  then 
Q<= '0' ; 
elsif (rst='0' and rising_edge(clk) ) then 
Q<=D ; 
end if ; 
end process ; 
end beh ; 
