

================================================================
== Vivado HLS Report for 'xtea'
================================================================
* Date:           Sat Jan 19 11:54:51 2019

* Version:        2018.2.2 (Build 2345119 on Mon Oct 01 18:48:11 MDT 2018)
* Project:        xtea_systemc_rtl
* Solution:       xtea_systemc_hls
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.196|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|    5|    2|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |                          |               |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module    | min | max | min | max |   Type  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+
        |grp_xtea_fsm_fu_114       |xtea_fsm       |    1|    1|    1|    1|   none  |
        |grp_xtea_datapath_fu_154  |xtea_datapath  |    1|    1|    1|    1|   none  |
        +--------------------------+---------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      69|    933|
|Memory           |        6|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    150|
|Register         |        -|      -|     231|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        6|      0|     300|   1083|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+---------------+---------+-------+----+-----+
    |         Instance         |     Module    | BRAM_18K| DSP48E| FF | LUT |
    +--------------------------+---------------+---------+-------+----+-----+
    |grp_xtea_datapath_fu_154  |xtea_datapath  |        0|      0|  32|  708|
    |grp_xtea_fsm_fu_114       |xtea_fsm       |        0|      0|  37|  225|
    +--------------------------+---------------+---------+-------+----+-----+
    |Total                     |               |        0|      0|  69|  933|
    +--------------------------+---------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+---------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------+---------+---+----+------+-----+------+-------------+
    |dpValues_U  |xtea_dpValues  |        2|  0|   0|     2|   32|     1|           64|
    |values_U    |xtea_dpValues  |        2|  0|   0|     2|   32|     1|           64|
    |keys_U      |xtea_keys      |        2|  0|   0|     4|   32|     1|          128|
    +------------+---------------+---------+---+----+------+-----+------+-------------+
    |Total       |               |        6|  0|   0|     8|   96|     3|          256|
    +------------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |dpValues_address0  |  15|          3|    1|          3|
    |dpValues_address1  |  15|          3|    1|          3|
    |dpValues_ce0       |  15|          3|    1|          3|
    |dpValues_ce1       |  15|          3|    1|          3|
    |keys_address0      |  15|          3|    2|          6|
    |keys_ce0           |  15|          3|    1|          3|
    |values_address0    |  15|          3|    1|          3|
    |values_address1    |  15|          3|    1|          3|
    |values_ce0         |  15|          3|    1|          3|
    |values_ce1         |  15|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 150|         30|   11|         33|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |acc          |  32|   0|   32|          0|
    |counter      |   6|   0|    6|          0|
    |fsmState     |  32|   0|   32|          0|
    |outputReady  |   1|   0|    1|          0|
    |result1      |  32|   0|   32|          0|
    |result2      |  32|   0|   32|          0|
    |sum          |  64|   0|   64|          0|
    |temp         |  32|   0|   32|          0|
    +-------------+----+----+-----+-----------+
    |Total        | 231|   0|  231|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | xtea::xtea.1 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | xtea::xtea.1 | return value |
|clock        |  in |    1| ap_ctrl_hs | xtea::xtea.1 | return value |
|reset        |  in |    1|   ap_none  |     reset    |    pointer   |
|op1          |  in |   32|   ap_none  |      op1     |    pointer   |
|op2          |  in |   32|   ap_none  |      op2     |    pointer   |
|command      |  in |    2|   ap_none  |    command   |    pointer   |
|inputReady   |  in |    1|   ap_none  |  inputReady  |    pointer   |
|result1      | out |   32|   ap_vld   |    result1   |    pointer   |
|result2      | out |   32|   ap_vld   |    result2   |    pointer   |
|outputReady  | out |    1|   ap_vld   |  outputReady |    pointer   |
+-------------+-----+-----+------------+--------------+--------------+

