// Seed: 1238640752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  input id_3;
  input id_2;
  output id_1;
  logic id_4;
  logic id_6 = 1'b0 && 1'b0;
  logic id_7 = id_2;
  initial begin
    id_1 <= id_3;
  end
  logic id_8;
endmodule
