## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2019-11135
 TSX Asynchronous Abort condition on some CPUs utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3646
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access with guest OS privilege via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3620
 Systems with microprocessors utilizing speculative execution and address translations may allow unauthorized disclosure of information residing in the L1 data cache to an attacker with local user access via a terminal page fault and a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

## CVE-2018-3615
 Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.

- [https://github.com/speed47/spectre-meltdown-checker](https://github.com/speed47/spectre-meltdown-checker) :  
![starts](https://img.shields.io/github/stars/speed47/spectre-meltdown-checker.svg) 
![forks](https://img.shields.io/github/forks/speed47/spectre-meltdown-checker.svg) 
2024-08-04T13:15:46Z

