--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml cpu_facade.twx cpu_facade.ncd -o cpu_facade.twr
cpu_facade.pcf -ucf cpu_facade.ucf

Design file:              cpu_facade.ncd
Physical constraint file: cpu_facade.pcf
Device,package,speed:     xa6slx9,ftg256,I,-3 (PRODUCTION 1.23 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2201 paths analyzed, 522 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.901ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_9/XLXI_23/A (SLICE_X8Y32.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_23/C (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_23/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.866ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_23/C to XLXI_7/XLXI_9/XLXI_23/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BMUX     Tshcko                1.084   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/C
                                                       XLXI_7/XLXI_9/XLXI_23/F7.B
                                                       XLXI_7/XLXI_9/XLXI_23/F8
    SLICE_X18Y32.D4      net (fanout=1)        0.819   XLXI_7/ram_o<7>
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y33.B1      net (fanout=1)        0.675   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X15Y33.B       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X8Y32.DX       net (fanout=20)       1.078   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X8Y32.CLK      Tds                   0.585   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/A
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (2.294ns logic, 2.572ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_23/D (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_23/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.839ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_23/D to XLXI_7/XLXI_9/XLXI_23/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BMUX     Tshcko                1.057   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/D
                                                       XLXI_7/XLXI_9/XLXI_23/F7.B
                                                       XLXI_7/XLXI_9/XLXI_23/F8
    SLICE_X18Y32.D4      net (fanout=1)        0.819   XLXI_7/ram_o<7>
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y33.B1      net (fanout=1)        0.675   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X15Y33.B       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X8Y32.DX       net (fanout=20)       1.078   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X8Y32.CLK      Tds                   0.585   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/A
    -------------------------------------------------  ---------------------------
    Total                                      4.839ns (2.267ns logic, 2.572ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_23/B (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_23/A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.825ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_23/B to XLXI_7/XLXI_9/XLXI_23/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BMUX     Tshcko                1.043   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/B
                                                       XLXI_7/XLXI_9/XLXI_23/F7.A
                                                       XLXI_7/XLXI_9/XLXI_23/F8
    SLICE_X18Y32.D4      net (fanout=1)        0.819   XLXI_7/ram_o<7>
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y33.B1      net (fanout=1)        0.675   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X15Y33.B       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X8Y32.DX       net (fanout=20)       1.078   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X8Y32.CLK      Tds                   0.585   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/A
    -------------------------------------------------  ---------------------------
    Total                                      4.825ns (2.253ns logic, 2.572ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_9/XLXI_23/B (SLICE_X8Y32.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_23/C (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_23/B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.589ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_23/C to XLXI_7/XLXI_9/XLXI_23/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BMUX     Tshcko                1.084   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/C
                                                       XLXI_7/XLXI_9/XLXI_23/F7.B
                                                       XLXI_7/XLXI_9/XLXI_23/F8
    SLICE_X18Y32.D4      net (fanout=1)        0.819   XLXI_7/ram_o<7>
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y33.B1      net (fanout=1)        0.675   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X15Y33.B       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X8Y32.DX       net (fanout=20)       1.078   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X8Y32.CLK      Tds                   0.308   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/B
    -------------------------------------------------  ---------------------------
    Total                                      4.589ns (2.017ns logic, 2.572ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_23/D (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_23/B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.562ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_23/D to XLXI_7/XLXI_9/XLXI_23/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BMUX     Tshcko                1.057   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/D
                                                       XLXI_7/XLXI_9/XLXI_23/F7.B
                                                       XLXI_7/XLXI_9/XLXI_23/F8
    SLICE_X18Y32.D4      net (fanout=1)        0.819   XLXI_7/ram_o<7>
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y33.B1      net (fanout=1)        0.675   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X15Y33.B       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X8Y32.DX       net (fanout=20)       1.078   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X8Y32.CLK      Tds                   0.308   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/B
    -------------------------------------------------  ---------------------------
    Total                                      4.562ns (1.990ns logic, 2.572ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_23/B (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_23/B (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.548ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_23/B to XLXI_7/XLXI_9/XLXI_23/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BMUX     Tshcko                1.043   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/B
                                                       XLXI_7/XLXI_9/XLXI_23/F7.A
                                                       XLXI_7/XLXI_9/XLXI_23/F8
    SLICE_X18Y32.D4      net (fanout=1)        0.819   XLXI_7/ram_o<7>
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y33.B1      net (fanout=1)        0.675   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X15Y33.B       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X8Y32.DX       net (fanout=20)       1.078   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X8Y32.CLK      Tds                   0.308   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/B
    -------------------------------------------------  ---------------------------
    Total                                      4.548ns (1.976ns logic, 2.572ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_9/XLXI_23/C (SLICE_X8Y32.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_23/C (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_23/C (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.552ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_23/C to XLXI_7/XLXI_9/XLXI_23/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BMUX     Tshcko                1.084   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/C
                                                       XLXI_7/XLXI_9/XLXI_23/F7.B
                                                       XLXI_7/XLXI_9/XLXI_23/F8
    SLICE_X18Y32.D4      net (fanout=1)        0.819   XLXI_7/ram_o<7>
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y33.B1      net (fanout=1)        0.675   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X15Y33.B       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X8Y32.DX       net (fanout=20)       1.078   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X8Y32.CLK      Tds                   0.271   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/C
    -------------------------------------------------  ---------------------------
    Total                                      4.552ns (1.980ns logic, 2.572ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_23/D (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_23/C (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.525ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_23/D to XLXI_7/XLXI_9/XLXI_23/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BMUX     Tshcko                1.057   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/D
                                                       XLXI_7/XLXI_9/XLXI_23/F7.B
                                                       XLXI_7/XLXI_9/XLXI_23/F8
    SLICE_X18Y32.D4      net (fanout=1)        0.819   XLXI_7/ram_o<7>
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y33.B1      net (fanout=1)        0.675   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X15Y33.B       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X8Y32.DX       net (fanout=20)       1.078   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X8Y32.CLK      Tds                   0.271   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/C
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (1.953ns logic, 2.572ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/XLXI_9/XLXI_23/B (RAM)
  Destination:          XLXI_7/XLXI_9/XLXI_23/C (RAM)
  Requirement:          20.000ns
  Data Path Delay:      4.511ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 0.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_7/XLXI_9/XLXI_23/B to XLXI_7/XLXI_9/XLXI_23/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BMUX     Tshcko                1.043   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/B
                                                       XLXI_7/XLXI_9/XLXI_23/F7.A
                                                       XLXI_7/XLXI_9/XLXI_23/F8
    SLICE_X18Y32.D4      net (fanout=1)        0.819   XLXI_7/ram_o<7>
    SLICE_X18Y32.BMUX    Topdb                 0.366   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_6
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_4_f7
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_S3_D15_Mux_0_o_2_f8
    SLICE_X15Y33.B1      net (fanout=1)        0.675   XLXI_7/XLXI_130/XLXI_1/XLXI_16/S3_D15_Mux_0_o
    SLICE_X15Y33.B       Tilo                  0.259   XLXI_7/temp_o<7>
                                                       XLXI_7/XLXI_130/XLXI_1/XLXI_16/Mmux_O11
    SLICE_X8Y32.DX       net (fanout=20)       1.078   XLXI_7/XLXI_130/XLXI_1/o7
    SLICE_X8Y32.CLK      Tds                   0.271   XLXI_7/ram_o<7>
                                                       XLXI_7/XLXI_9/XLXI_23/C
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (1.939ns logic, 2.572ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point USART1/usart_clock.half_0 (SLICE_X17Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               USART1/usart_clock.half_0 (FF)
  Destination:          USART1/usart_clock.half_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: USART1/usart_clock.half_0 to USART1/usart_clock.half_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y56.AQ      Tcko                  0.198   USART1/usart_clock.half_0
                                                       USART1/usart_clock.half_0
    SLICE_X17Y56.A6      net (fanout=6)        0.031   USART1/usart_clock.half_0
    SLICE_X17Y56.CLK     Tah         (-Th)    -0.215   USART1/usart_clock.half_0
                                                       USART1/usart_clock.half_0_rstpot
                                                       USART1/usart_clock.half_0
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_51/XLXI_2/COUNT_7 (SLICE_X10Y59.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_51/XLXI_2/COUNT_7 (FF)
  Destination:          XLXI_51/XLXI_2/COUNT_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_51/XLXI_2/COUNT_7 to XLXI_51/XLXI_2/COUNT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y59.DQ      Tcko                  0.200   XLXI_51/db2<7>
                                                       XLXI_51/XLXI_2/COUNT_7
    SLICE_X10Y59.D6      net (fanout=2)        0.022   XLXI_51/db2<7>
    SLICE_X10Y59.CLK     Tah         (-Th)    -0.237   XLXI_51/db2<7>
                                                       XLXI_51/db2<7>_rt
                                                       XLXI_51/XLXI_2/Mcount_COUNT_xor<7>
                                                       XLXI_51/XLXI_2/COUNT_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7 (SLICE_X10Y42.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7 (FF)
  Destination:          XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         in_clk_BUFGP rising at 20.000ns
  Destination Clock:    in_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7 to XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.DQ      Tcko                  0.200   XLXI_7/XLXI_927/high<7>
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7
    SLICE_X10Y42.D6      net (fanout=2)        0.022   XLXI_7/XLXI_927/high<7>
    SLICE_X10Y42.CLK     Tah         (-Th)    -0.237   XLXI_7/XLXI_927/high<7>
                                                       XLXI_7/XLXI_927/high<7>_rt
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_2/Mcount_COUNT_xor<7>
                                                       XLXI_7/XLXI_927/XLXI_1/XLXI_2/COUNT_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: in_clk_BUFGP/BUFG/I0
  Logical resource: in_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: in_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: XLXI_7/ram_o<7>/CLK
  Logical resource: XLXI_7/XLXI_9/XLXI_23/A/CLK
  Location pin: SLICE_X8Y32.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: XLXI_7/ram_o<7>/CLK
  Logical resource: XLXI_7/XLXI_9/XLXI_23/B/CLK
  Location pin: SLICE_X8Y32.CLK
  Clock network: in_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |    4.901|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2201 paths, 0 nets, and 356 connections

Design statistics:
   Minimum period:   4.901ns{1}   (Maximum frequency: 204.040MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 20 10:05:33 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



