

================================================================
== Vivado HLS Report for 'dataflow_parent_loop_1'
================================================================
* Date:           Wed Nov 11 09:19:16 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.747 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1624042341|  1625988597| 16.240 sec | 16.260 sec |  1624042341|  1625988597|   none  |
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+----------+----------+-----------+-----------+----------+----------+----------+
        |                                |                      |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
        |            Instance            |        Module        |    min   |    max   |    min    |    max    |    min   |    max   |   Type   |
        +--------------------------------+----------------------+----------+----------+-----------+-----------+----------+----------+----------+
        |grp_dataflow_in_loop_lea_fu_50  |dataflow_in_loop_lea  |  65282264|  67228520| 0.653 sec | 0.672 sec |  62350403|  62350403| dataflow |
        +--------------------------------+----------------------+----------+----------+-----------+-----------+----------+----------+----------+

        * Loop: 
        +-----------+------------+------------+---------------------+-----------+-----------+------+----------+
        |           |     Latency (cycles)    |      Iteration      |  Initiation Interval  | Trip |          |
        | Loop Name |     min    |     max    |       Latency       |  achieved |   target  | Count| Pipelined|
        +-----------+------------+------------+---------------------+-----------+-----------+------+----------+
        |- learn_k  |  1624042340|  1625988596| 65282266 ~ 67228522 |          -|          -|    26|    no    |
        +-----------+------------+------------+---------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4056 x i64]* %prototype_V)"   --->   Operation 4 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %.preheader10350"   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%p_0510_0 = phi i5 [ %k_V, %arrayctor.loop10.preheader ], [ 0, %newFuncRoot ]"   --->   Operation 6 'phi' 'p_0510_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.36ns)   --->   "%icmp_ln32 = icmp eq i5 %p_0510_0, -6" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 7 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [21 x i8]* @dataflow_parent_loop, i5 %p_0510_0, i5 -6)" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 9 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.78ns)   --->   "%k_V = add i5 %p_0510_0, 1" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 10 'add' 'k_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.preheader10339.preheader.0.exitStub, label %arrayctor.loop10.preheader" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [2/2] (3.63ns)   --->   "call fastcc void @dataflow_in_loop_lea([6238 x i32]* %hcl_trainLabels_V, i5 %p_0510_0, [973128 x i64]* %hcl_in_train_V, [26 x i32]* %compute1_V, [259584 x i64]* %hcl_rdv3_V, [4056 x i64]* %prototype_V, [259584 x i32]* %prototypeCounter_V)" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 12 'call' <Predicate = (!icmp_ln32)> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 13 'ret' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 14 'specloopname' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_in_loop_lea([6238 x i32]* %hcl_trainLabels_V, i5 %p_0510_0, [973128 x i64]* %hcl_in_train_V, [26 x i32]* %compute1_V, [259584 x i64]* %hcl_rdv3_V, [4056 x i64]* %prototype_V, [259584 x i32]* %prototypeCounter_V)" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 15 'call' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "br label %.preheader10350" [HLSC_datapacking_64_bs.cpp:32]   --->   Operation 16 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hcl_trainLabels_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hcl_in_train_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ compute1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ hcl_rdv3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prototype_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ prototypeCounter_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
br_ln0                     (br                    ) [ 0111]
p_0510_0                   (phi                   ) [ 0011]
icmp_ln32                  (icmp                  ) [ 0011]
empty                      (speclooptripcount     ) [ 0000]
specdataflowpipeline_ln32  (specdataflowpipeline  ) [ 0000]
k_V                        (add                   ) [ 0111]
br_ln32                    (br                    ) [ 0000]
ret_ln0                    (ret                   ) [ 0000]
specloopname_ln32          (specloopname          ) [ 0000]
call_ln32                  (call                  ) [ 0000]
br_ln32                    (br                    ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hcl_trainLabels_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hcl_trainLabels_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hcl_in_train_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hcl_in_train_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="compute1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="hcl_rdv3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hcl_rdv3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prototype_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prototype_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="prototypeCounter_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prototypeCounter_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_parent_loop"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataflow_in_loop_lea"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1005" name="p_0510_0_reg_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="5" slack="1"/>
<pin id="40" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="p_0510_0 (phireg) "/>
</bind>
</comp>

<comp id="42" class="1004" name="p_0510_0_phi_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="5" slack="0"/>
<pin id="44" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="45" dir="0" index="2" bw="1" slack="1"/>
<pin id="46" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0510_0/2 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_dataflow_in_loop_lea_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="5" slack="0"/>
<pin id="54" dir="0" index="3" bw="64" slack="0"/>
<pin id="55" dir="0" index="4" bw="32" slack="0"/>
<pin id="56" dir="0" index="5" bw="64" slack="0"/>
<pin id="57" dir="0" index="6" bw="64" slack="0"/>
<pin id="58" dir="0" index="7" bw="32" slack="0"/>
<pin id="59" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="icmp_ln32_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="4" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="k_V_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_V/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="icmp_ln32_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="1"/>
<pin id="82" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="84" class="1005" name="k_V_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="48"><net_src comp="38" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="49"><net_src comp="42" pin="4"/><net_sink comp="38" pin=0"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="42" pin="4"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="50" pin=4"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="50" pin=5"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="50" pin=6"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="50" pin=7"/></net>

<net id="72"><net_src comp="42" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="42" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="83"><net_src comp="68" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="74" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="42" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: compute1_V | {2 3 }
	Port: prototype_V | {2 3 }
	Port: prototypeCounter_V | {2 3 }
 - Input state : 
	Port: dataflow_parent_loop.1 : hcl_trainLabels_V | {2 3 }
	Port: dataflow_parent_loop.1 : hcl_in_train_V | {2 3 }
	Port: dataflow_parent_loop.1 : hcl_rdv3_V | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln32 : 1
		specdataflowpipeline_ln32 : 1
		k_V : 1
		br_ln32 : 2
		call_ln32 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_dataflow_in_loop_lea_fu_50 |    1    |    2    | 18.0807 |   820   |   629   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |            k_V_fu_74           |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |         icmp_ln32_fu_68        |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                |    1    |    2    | 18.0807 |   820   |   655   |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|icmp_ln32_reg_80|    1   |
|   k_V_reg_84   |    5   |
| p_0510_0_reg_38|    5   |
+----------------+--------+
|      Total     |   11   |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| p_0510_0_reg_38 |  p0  |   2  |   5  |   10   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   10   ||  1.769  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    1   |    2   |   18   |   820  |   655  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   11   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   19   |   831  |   664  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
