{
  "design": {
    "design_info": {
      "boundary_crc": "0x6189E395877A9057",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../PWM_control.gen/sources_1/bd/PWM_Over",
      "name": "PWM_Over",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "Reg_0": "",
      "Upcounter_0": "",
      "DataChecker_0": "",
      "Controller_0": "",
      "Comparator_0": "",
      "processing_system7_0": ""
    },
    "ports": {
      "rst": {
        "direction": "I"
      },
      "Pwm_signal": {
        "direction": "O"
      },
      "datain": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "clk": {
        "direction": "I"
      }
    },
    "components": {
      "Reg_0": {
        "vlnv": "xilinx.com:module_ref:Reg:1.0",
        "xci_name": "PWM_Over_Reg_0_0",
        "xci_path": "ip\\PWM_Over_Reg_0_0\\PWM_Over_Reg_0_0.xci",
        "inst_hier_path": "Reg_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Reg",
          "boundary_crc": "0x0"
        },
        "ports": {
          "ld": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "info": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "regout": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "Upcounter_0": {
        "vlnv": "xilinx.com:module_ref:Upcounter:1.0",
        "xci_name": "PWM_Over_Upcounter_0_0",
        "xci_path": "ip\\PWM_Over_Upcounter_0_0\\PWM_Over_Upcounter_0_0.xci",
        "inst_hier_path": "Upcounter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Upcounter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "ld": {
            "direction": "I"
          },
          "Counterout": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "DataChecker_0": {
        "vlnv": "xilinx.com:module_ref:DataChecker:1.0",
        "xci_name": "PWM_Over_DataChecker_0_0",
        "xci_path": "ip\\PWM_Over_DataChecker_0_0\\PWM_Over_DataChecker_0_0.xci",
        "inst_hier_path": "DataChecker_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DataChecker",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Datain": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "senddata": {
            "direction": "O"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "Ready": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "Controller_0": {
        "vlnv": "xilinx.com:module_ref:Controller:1.0",
        "xci_name": "PWM_Over_Controller_0_0",
        "xci_path": "ip\\PWM_Over_Controller_0_0\\PWM_Over_Controller_0_0.xci",
        "inst_hier_path": "Controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "regld": {
            "direction": "O"
          },
          "upcounterld": {
            "direction": "O"
          },
          "dataavaibility": {
            "direction": "I"
          },
          "ready": {
            "direction": "O"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          }
        }
      },
      "Comparator_0": {
        "vlnv": "xilinx.com:module_ref:Comparator:1.0",
        "xci_name": "PWM_Over_Comparator_0_2",
        "xci_path": "ip\\PWM_Over_Comparator_0_2\\PWM_Over_Comparator_0_2.xci",
        "inst_hier_path": "Comparator_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Comparator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Dutycycle": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Counter": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "PWM": {
            "direction": "O"
          }
        }
      },
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "PWM_Over_processing_system7_0_1",
        "xci_path": "ip\\PWM_Over_processing_system7_0_1\\PWM_Over_processing_system7_0_1.xci",
        "inst_hier_path": "processing_system7_0",
        "interface_ports": {
          "M_AXI_GP0": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x40000000",
              "maximum": "0x7FFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "segment1": {
                    "name": "segment1",
                    "display_name": "segment1",
                    "base_address": "0x00000000",
                    "range": "256K",
                    "width": "18",
                    "usage": "register"
                  },
                  "segment2": {
                    "name": "segment2",
                    "display_name": "segment2",
                    "base_address": "0x00040000",
                    "range": "256K",
                    "width": "19",
                    "usage": "register"
                  },
                  "segment3": {
                    "name": "segment3",
                    "display_name": "segment3",
                    "base_address": "0x00080000",
                    "range": "512K",
                    "width": "20",
                    "usage": "register"
                  },
                  "segment4": {
                    "name": "segment4",
                    "display_name": "segment4",
                    "base_address": "0x00100000",
                    "range": "1023M",
                    "width": "30",
                    "usage": "register"
                  },
                  "M_AXI_GP0": {
                    "name": "M_AXI_GP0",
                    "display_name": "M_AXI_GP0",
                    "base_address": "0x40000000",
                    "range": "1G",
                    "width": "31",
                    "usage": "register"
                  },
                  "M_AXI_GP1": {
                    "name": "M_AXI_GP1",
                    "display_name": "M_AXI_GP1",
                    "base_address": "0x80000000",
                    "range": "1G",
                    "width": "32",
                    "usage": "register"
                  },
                  "IO_Peripheral_Registers": {
                    "name": "IO_Peripheral_Registers",
                    "display_name": "IO Peripheral Registers",
                    "base_address": "0xE0000000",
                    "range": "3M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SMC_Memories": {
                    "name": "SMC_Memories",
                    "display_name": "SMC Memories",
                    "base_address": "0xE1000000",
                    "range": "80M",
                    "width": "32",
                    "usage": "register"
                  },
                  "SLCR_Registers": {
                    "name": "SLCR_Registers",
                    "display_name": "SLCR Registers",
                    "base_address": "0xF8000000",
                    "range": "3K",
                    "width": "32",
                    "usage": "register"
                  },
                  "PS_System_Registers": {
                    "name": "PS_System_Registers",
                    "display_name": "PS System Registers",
                    "base_address": "0xF8001000",
                    "range": "8252K",
                    "width": "32",
                    "usage": "register"
                  },
                  "CPU_Private_Registers": {
                    "name": "CPU_Private_Registers",
                    "display_name": "CPU Private Registers",
                    "base_address": "0xF8900000",
                    "range": "6156K",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment5": {
                    "name": "segment5",
                    "display_name": "segment5",
                    "base_address": "0xFC000000",
                    "range": "32M",
                    "width": "32",
                    "usage": "register"
                  },
                  "segment6": {
                    "name": "segment6",
                    "display_name": "segment6",
                    "base_address": "0xFFFC0000",
                    "range": "256K",
                    "width": "32",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      }
    },
    "nets": {
      "Comparator_0_PWM": {
        "ports": [
          "Comparator_0/PWM",
          "Pwm_signal"
        ]
      },
      "Controller_0_regld": {
        "ports": [
          "Controller_0/regld",
          "Reg_0/ld"
        ]
      },
      "Controller_0_upcounterld": {
        "ports": [
          "Controller_0/upcounterld",
          "Upcounter_0/ld"
        ]
      },
      "DataChecker_0_senddata": {
        "ports": [
          "DataChecker_0/senddata",
          "Controller_0/dataavaibility"
        ]
      },
      "Net": {
        "ports": [
          "rst",
          "Reg_0/rst",
          "Upcounter_0/rst",
          "DataChecker_0/rst",
          "Controller_0/rst"
        ]
      },
      "Net1": {
        "ports": [
          "Controller_0/ready",
          "DataChecker_0/Ready"
        ]
      },
      "Reg_0_output": {
        "ports": [
          "Reg_0/regout",
          "Comparator_0/Dutycycle"
        ]
      },
      "Upcounter_0_Counterout": {
        "ports": [
          "Upcounter_0/Counterout",
          "Comparator_0/Counter"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "Reg_0/clk",
          "Upcounter_0/clk",
          "DataChecker_0/clk",
          "Controller_0/clk"
        ]
      },
      "datain_1": {
        "ports": [
          "datain",
          "Reg_0/info",
          "DataChecker_0/Datain"
        ]
      }
    }
  }
}