/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        fields_x.i
 * Purpose:     Field declarations.
 */

#if defined(BCM_88640_A0)
soc_field_info_t soc_XAUI_CONFIGr_fields[] = {
    { LFS_OVRDf, 3, 29, SOCF_LE },
    { MASKCHECKENDf, 1, 25, 0 },
    { RXMINPKTLENGTHf, 8, 0, SOCF_LE },
    { TXIDLERANDPOLYNOMf, 1, 26, 0 },
    { TXINSERT_E_ONERRf, 1, 28, SOCF_RES },
    { TXIPGDICENABLEf, 1, 24, 0 },
    { TXIPGDICTHRESHOLDf, 8, 16, SOCF_LE },
    { TXMINPKTLENGTHf, 8, 8, SOCF_LE },
    { TXTERMPKTONERRf, 1, 27, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_XCON_CCM_DEFECT_STATUSr_fields[] = {
    { FIRST_MA_INDEXf, 9, 0, SOCF_LE },
    { MULTIf, 1, 10, 0 },
    { RESERVED_MA_INDEX_0f, 1, 9, SOCF_RES },
    { VALIDf, 1, 11, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XGPORT_EXTRA_XGXS_NEWCTL_REGr_fields[] = {
    { TXD1G_FIFO_RSTBf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XGPORT_EXTRA_XGXS_NEWSTATUS0_REGr_fields[] = {
    { XGXS0_AUTONEG_COMPLETEf, 4, 0, SOCF_LE|SOCF_RO },
    { XGXS0_DUPLEX_STATUSf, 4, 4, SOCF_LE|SOCF_RO },
    { XGXS0_FIBER_RXACTf, 4, 8, SOCF_LE|SOCF_RO },
    { XGXS0_FIBER_TXACTf, 4, 12, SOCF_LE|SOCF_RO },
    { XGXS0_LINK_STATUSf, 4, 16, SOCF_LE|SOCF_RO },
    { XGXS0_SGMIIf, 4, 20, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED_10f, 4, 24, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED_100f, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XGPORT_EXTRA_XGXS_NEWSTATUS1_REGr_fields[] = {
    { XGXS0_SPEED1000f, 4, 0, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED10000f, 4, 4, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED10000_CX4f, 4, 8, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED12000f, 4, 12, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED12500f, 4, 16, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED13000f, 4, 20, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED15000f, 4, 24, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED16000f, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XGPORT_EXTRA_XGXS_NEWSTATUS2_REGr_fields[] = {
    { XGXS0_SPEED20000f, 4, 0, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED21000f, 4, 8, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED2500f, 4, 4, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED5000f, 4, 12, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED5000_SINGLEf, 4, 16, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED6000f, 4, 20, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED6364_SINGLEf, 4, 24, SOCF_LE|SOCF_RO },
    { XGXS0_TICKf, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XGPORT_EXTRA_XGXS_NEWSTATUS3_REGr_fields[] = {
    { XGXS0_LINKf, 1, 0, SOCF_RO },
    { XGXS0_LINK10Gf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56680_A0)
soc_field_info_t soc_XGPORT_MODE_REGr_fields[] = {
    { XGPORT_MODE_BITSf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_B0) || defined(BCM_56680_B0)
soc_field_info_t soc_XGPORT_MODE_REG_BCM56624_B0r_fields[] = {
    { XGPORT_MODE_BITSf, 3, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_XGPORT_SERDES_CTLr_fields[] = {
    { CLKSRCSELf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XHOL_D0r_fields[] = {
    { DATA_BYTES_0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XHOL_D1r_fields[] = {
    { DATA_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XHOL_D2r_fields[] = {
    { DATA_BYTES_8_11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XHOL_D3r_fields[] = {
    { D_BYTES_12_15f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_D0_BCM88030_A0r_fields[] = {
    { DATA_BYTES_0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_D1_BCM88030_A0r_fields[] = {
    { DATA_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_D2_BCM88030_A0r_fields[] = {
    { DATA_BYTES_8_11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_D3_BCM88030_A0r_fields[] = {
    { D_BYTES_12_15f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XHOL_MH0r_fields[] = {
    { MH_BYTES_0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XHOL_MH1r_fields[] = {
    { MH_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XHOL_MH2r_fields[] = {
    { MH_BYTES_8_11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56800_A0) || defined(BCM_56820_A0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0) || defined(BCM_88732_A0)
soc_field_info_t soc_XHOL_MH3r_fields[] = {
    { MH_BYTES_12_15f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_MH0_BCM88030_A0r_fields[] = {
    { MH_BYTES_0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_MH1_BCM88030_A0r_fields[] = {
    { MH_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_MH2_BCM88030_A0r_fields[] = {
    { MH_BYTES_8_11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_MH3_BCM88030_A0r_fields[] = {
    { MH_BYTES_12_15f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_MH_DATA0r_fields[] = {
    { RX_MH_D0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_MH_DATA1r_fields[] = {
    { RX_MH_D1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_MH_DATA2r_fields[] = {
    { RX_MH_D2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_MH_DATA3r_fields[] = {
    { RX_MH_D3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_MH_DATA0_BCM88030_A0r_fields[] = {
    { RX_MH_D0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_MH_DATA1_BCM88030_A0r_fields[] = {
    { RX_MH_D1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_MH_DATA2_BCM88030_A0r_fields[] = {
    { RX_MH_D2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_MH_DATA3_BCM88030_A0r_fields[] = {
    { RX_MH_D3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_MH_MASK0r_fields[] = {
    { RX_MH_M0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_MH_MASK1r_fields[] = {
    { RX_MH_M1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_MH_MASK2r_fields[] = {
    { RX_MH_M2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_MH_MASK3r_fields[] = {
    { RX_MH_M3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_MH_MASK0_BCM88030_A0r_fields[] = {
    { RX_MH_M0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_MH_MASK1_BCM88030_A0r_fields[] = {
    { RX_MH_M1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_MH_MASK2_BCM88030_A0r_fields[] = {
    { RX_MH_M2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_MH_MASK3_BCM88030_A0r_fields[] = {
    { RX_MH_M3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_MODID_DATAr_fields[] = {
    { ENABLE0f, 1, 8, 0 },
    { ENABLE1f, 1, 17, 0 },
    { ENABLE2f, 1, 26, 0 },
    { MODID0f, 8, 0, SOCF_LE },
    { MODID1f, 8, 9, SOCF_LE },
    { MODID2f, 8, 18, SOCF_LE }
};

#endif
#if defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_MODID_MODEr_fields[] = {
    { ENABLEf, 1, 0, 0 },
    { MISMATCHEDf, 1, 1, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_PKT_DATA0r_fields[] = {
    { RX_PKT_D0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_PKT_DATA1r_fields[] = {
    { RX_PKT_D1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_PKT_DATA2r_fields[] = {
    { RX_PKT_D2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_PKT_DATA3r_fields[] = {
    { RX_PKT_D3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_PKT_DATA0_BCM88030_A0r_fields[] = {
    { RX_PKT_D0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_PKT_DATA1_BCM88030_A0r_fields[] = {
    { RX_PKT_D1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_PKT_DATA2_BCM88030_A0r_fields[] = {
    { RX_PKT_D2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_PKT_DATA3_BCM88030_A0r_fields[] = {
    { RX_PKT_D3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_PKT_MASK0r_fields[] = {
    { RX_PKT_M0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_PKT_MASK1r_fields[] = {
    { RX_PKT_M1f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_PKT_MASK2r_fields[] = {
    { RX_PKT_M2f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XHOL_RX_PKT_MASK3r_fields[] = {
    { RX_PKT_M3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_PKT_MASK0_BCM88030_A0r_fields[] = {
    { RX_PKT_M0f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_PKT_MASK1_BCM88030_A0r_fields[] = {
    { RX_PKT_M1f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_PKT_MASK2_BCM88030_A0r_fields[] = {
    { RX_PKT_M2f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XHOL_RX_PKT_MASK3_BCM88030_A0r_fields[] = {
    { RX_PKT_M3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XIBP_D0r_fields[] = {
    { DATA_BYTES_0_3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XIBP_D1r_fields[] = {
    { DATA_BYTES_4_7f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XIBP_D2r_fields[] = {
    { DATA_BYTES_8_11f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XIBP_D3r_fields[] = {
    { D_BYTES_12_15f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XIBP_MH0r_fields[] = {
    { MH_BYTES_0_3f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_XIBP_MH1r_fields[] = {
    { MH_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XIBP_MH2r_fields[] = {
    { MH_BYTES_8_11f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XIBP_MH3r_fields[] = {
    { MH_BYTES_12_15f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XIBP_MH1_BCM56840_A0r_fields[] = {
    { MH_BYTES_4_7f, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XIBP_MH1_BCM88030_A0r_fields[] = {
    { MH_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_53400_A0) || \
    defined(BCM_88670_A0)
soc_field_info_t soc_XLMAC_CLEAR_ECC_STATUSr_fields[] = {
    { CLEAR_RX_CDC_DOUBLE_BIT_ERRf, 1, 1, SOCF_RO },
    { CLEAR_RX_CDC_SINGLE_BIT_ERRf, 1, 0, SOCF_RO },
    { CLEAR_TX_CDC_DOUBLE_BIT_ERRf, 1, 3, SOCF_RO },
    { CLEAR_TX_CDC_SINGLE_BIT_ERRf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_53400_A0) || \
    defined(BCM_88670_A0)
soc_field_info_t soc_XLMAC_CLEAR_FIFO_STATUSr_fields[] = {
    { CLEAR_RX_MSG_OVERFLOWf, 1, 1, SOCF_RO },
    { CLEAR_RX_PKT_OVERFLOWf, 1, 7, SOCF_RO },
    { CLEAR_TX_LLFC_MSG_OVERFLOWf, 1, 5, SOCF_RO },
    { CLEAR_TX_PKT_OVERFLOWf, 1, 3, SOCF_RO },
    { CLEAR_TX_PKT_UNDERFLOWf, 1, 2, SOCF_RO },
    { CLEAR_TX_TS_FIFO_OVERFLOWf, 1, 6, SOCF_RO },
    { RSVD_1f, 1, 0, SOCF_RO|SOCF_RES },
    { RSVD_2f, 1, 4, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_CLEAR_FIFO_STATUS_BCM56850_A0r_fields[] = {
    { CLEAR_RX_MSG_OVERFLOWf, 1, 1, SOCF_RO },
    { CLEAR_TX_LLFC_MSG_OVERFLOWf, 1, 5, SOCF_RO },
    { CLEAR_TX_PKT_OVERFLOWf, 1, 3, SOCF_RO },
    { CLEAR_TX_PKT_UNDERFLOWf, 1, 2, SOCF_RO },
    { CLEAR_TX_TS_FIFO_OVERFLOWf, 1, 6, SOCF_RO },
    { RSVD_1f, 1, 0, SOCF_RO|SOCF_RES },
    { RSVD_2f, 1, 4, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_XLMAC_CTRLr_fields[] = {
    { EXTENDED_HIG2_ENf, 1, 14, 0 },
    { LAG_FAILOVER_ENf, 1, 5, 0 },
    { LINK_STATUS_SELECTf, 1, 13, 0 },
    { LOCAL_LPBKf, 1, 2, 0 },
    { LOCAL_LPBK_LEAK_ENBf, 1, 8, 0 },
    { REMOVE_FAILOVER_LPBKf, 1, 4, 0 },
    { RSVD_1f, 1, 3, SOCF_RO|SOCF_SIG|SOCF_RES },
    { RSVD_4f, 1, 7, SOCF_RES },
    { RSVD_5f, 1, 9, SOCF_RES },
    { RS_SOFT_RESETf, 1, 10, 0 },
    { RX_ENf, 1, 1, 0 },
    { SOFT_RESETf, 1, 6, 0 },
    { SW_LINK_STATUSf, 1, 12, 0 },
    { TX_ENf, 1, 0, 0 },
    { XGMII_IPG_CHECK_DISABLEf, 1, 11, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_CTRL_BCM53400_A0r_fields[] = {
    { EXTENDED_HIG2_ENf, 1, 14, 0 },
    { LAG_FAILOVER_ENf, 1, 5, 0 },
    { LINK_STATUS_SELECTf, 1, 13, 0 },
    { LOCAL_LPBKf, 1, 2, 0 },
    { LOCAL_LPBK_LEAK_ENBf, 1, 8, 0 },
    { REMOVE_FAILOVER_LPBKf, 1, 4, 0 },
    { RSVD_1f, 1, 3, SOCF_RO|SOCF_RES },
    { RSVD_4f, 1, 7, SOCF_RES },
    { RSVD_5f, 1, 9, SOCF_RES },
    { RS_SOFT_RESETf, 1, 10, 0 },
    { RX_ENf, 1, 1, 0 },
    { SOFT_RESETf, 1, 6, 0 },
    { SW_LINK_STATUSf, 1, 12, 0 },
    { TX_ENf, 1, 0, 0 },
    { XGMII_IPG_CHECK_DISABLEf, 1, 11, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_CTRL_BCM56850_A0r_fields[] = {
    { DATA_MEMORY_TM_CTRLf, 2, 14, SOCF_LE },
    { LAG_FAILOVER_ENf, 1, 5, 0 },
    { LINK_STATUS_SELECTf, 1, 13, 0 },
    { LOCAL_LPBKf, 1, 2, 0 },
    { LOCAL_LPBK_LEAK_ENBf, 1, 8, 0 },
    { REMOVE_FAILOVER_LPBKf, 1, 4, 0 },
    { RSVD_1f, 1, 3, SOCF_RO|SOCF_RES },
    { RSVD_4f, 1, 7, SOCF_RES },
    { RSVD_5f, 1, 9, SOCF_RES },
    { RS_SOFT_RESETf, 1, 10, 0 },
    { RX_ENf, 1, 1, 0 },
    { SOFT_RESETf, 1, 6, 0 },
    { SW_LINK_STATUSf, 1, 12, 0 },
    { TX_ENf, 1, 0, 0 },
    { XGMII_IPG_CHECK_DISABLEf, 1, 11, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_E2ECC_DATA_HDR_0r_fields[] = {
    { E2ECC_DATA_HDR_0f, 64, 0, SOCF_LE },
    { E2ECC_DATA_HDR_0_HIf, 32, 32, SOCF_LE },
    { E2ECC_DATA_HDR_0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_E2ECC_DATA_HDR_1r_fields[] = {
    { E2ECC_DATA_HDR_1f, 64, 0, SOCF_LE },
    { E2ECC_DATA_HDR_1_HIf, 32, 32, SOCF_LE },
    { E2ECC_DATA_HDR_1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_E2ECC_DATA_HDR_0_BCM53400_A0r_fields[] = {
    { E2ECC_DATA_HDR_0f, 64, 0, SOCF_LE },
    { E2ECC_DATA_HDR_0_HIf, 32, 32, SOCF_LE },
    { E2ECC_DATA_HDR_0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_E2ECC_DATA_HDR_1_BCM53400_A0r_fields[] = {
    { E2ECC_DATA_HDR_1f, 64, 0, SOCF_LE },
    { E2ECC_DATA_HDR_1_HIf, 32, 32, SOCF_LE },
    { E2ECC_DATA_HDR_1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_E2ECC_MODULE_HDR_0r_fields[] = {
    { E2ECC_MODULE_HDR_0f, 64, 0, SOCF_LE },
    { E2ECC_MODULE_HDR_0_HIf, 32, 32, SOCF_LE },
    { E2ECC_MODULE_HDR_0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_E2ECC_MODULE_HDR_1r_fields[] = {
    { E2ECC_MODULE_HDR_1f, 64, 0, SOCF_LE },
    { E2ECC_MODULE_HDR_1_HIf, 32, 32, SOCF_LE },
    { E2ECC_MODULE_HDR_1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_E2ECC_MODULE_HDR_0_BCM53400_A0r_fields[] = {
    { E2ECC_MODULE_HDR_0f, 64, 0, SOCF_LE },
    { E2ECC_MODULE_HDR_0_HIf, 32, 32, SOCF_LE },
    { E2ECC_MODULE_HDR_0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_E2ECC_MODULE_HDR_1_BCM53400_A0r_fields[] = {
    { E2ECC_MODULE_HDR_1f, 64, 0, SOCF_LE },
    { E2ECC_MODULE_HDR_1_HIf, 32, 32, SOCF_LE },
    { E2ECC_MODULE_HDR_1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLMAC_E2EFC_DATA_HDR_0r_fields[] = {
    { E2EFC_DATA_HDR_0f, 64, 0, SOCF_LE },
    { E2EFC_DATA_HDR_0_HIf, 32, 32, SOCF_LE },
    { E2EFC_DATA_HDR_0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLMAC_E2EFC_DATA_HDR_1r_fields[] = {
    { E2EFC_DATA_HDR_1f, 64, 0, SOCF_LE },
    { E2EFC_DATA_HDR_1_HIf, 32, 32, SOCF_LE },
    { E2EFC_DATA_HDR_1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_E2EFC_DATA_HDR_0_BCM53400_A0r_fields[] = {
    { E2EFC_DATA_HDR_0f, 64, 0, SOCF_LE },
    { E2EFC_DATA_HDR_0_HIf, 32, 32, SOCF_LE },
    { E2EFC_DATA_HDR_0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_E2EFC_DATA_HDR_1_BCM53400_A0r_fields[] = {
    { E2EFC_DATA_HDR_1f, 64, 0, SOCF_LE },
    { E2EFC_DATA_HDR_1_HIf, 32, 32, SOCF_LE },
    { E2EFC_DATA_HDR_1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLMAC_E2EFC_MODULE_HDR_0r_fields[] = {
    { E2EFC_MODULE_HDR_0f, 64, 0, SOCF_LE },
    { E2EFC_MODULE_HDR_0_HIf, 32, 32, SOCF_LE },
    { E2EFC_MODULE_HDR_0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLMAC_E2EFC_MODULE_HDR_1r_fields[] = {
    { E2EFC_MODULE_HDR_1f, 64, 0, SOCF_LE },
    { E2EFC_MODULE_HDR_1_HIf, 32, 32, SOCF_LE },
    { E2EFC_MODULE_HDR_1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_E2EFC_MODULE_HDR_0_BCM53400_A0r_fields[] = {
    { E2EFC_MODULE_HDR_0f, 64, 0, SOCF_LE },
    { E2EFC_MODULE_HDR_0_HIf, 32, 32, SOCF_LE },
    { E2EFC_MODULE_HDR_0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_E2EFC_MODULE_HDR_1_BCM53400_A0r_fields[] = {
    { E2EFC_MODULE_HDR_1f, 64, 0, SOCF_LE },
    { E2EFC_MODULE_HDR_1_HIf, 32, 32, SOCF_LE },
    { E2EFC_MODULE_HDR_1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_E2E_CTRLr_fields[] = {
    { DUAL_MODID_ENf, 1, 2, 0 },
    { E2E_ENABLEf, 1, 0, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 1, 0 }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_53400_A0) || \
    defined(BCM_88670_A0)
soc_field_info_t soc_XLMAC_ECC_CTRLr_fields[] = {
    { RX_CDC_ECC_CTRL_ENf, 1, 0, 0 },
    { TX_CDC_ECC_CTRL_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_53400_A0) || \
    defined(BCM_88670_A0)
soc_field_info_t soc_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_fields[] = {
    { RX_CDC_FORCE_DOUBLE_BIT_ERRf, 1, 0, 0 },
    { TX_CDC_FORCE_DOUBLE_BIT_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_53400_A0) || \
    defined(BCM_88670_A0)
soc_field_info_t soc_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_fields[] = {
    { RX_CDC_FORCE_SINGLE_BIT_ERRf, 1, 0, 0 },
    { TX_CDC_FORCE_SINGLE_BIT_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_EEE_CTRLr_fields[] = {
    { EEE_ENf, 1, 0, 0 },
    { RSVDf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_EEE_TIMERSr_fields[] = {
    { EEE_DELAY_ENTRY_TIMERf, 32, 0, SOCF_LE },
    { EEE_REF_COUNTf, 16, 48, SOCF_LE },
    { EEE_WAKE_TIMERf, 16, 32, SOCF_LE },
    { XLMAC_EEE_TIMERS_HIf, 32, 32, SOCF_LE },
    { XLMAC_EEE_TIMERS_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_EEE_TIMERS_BCM53400_A0r_fields[] = {
    { EEE_DELAY_ENTRY_TIMERf, 32, 0, SOCF_LE },
    { EEE_REF_COUNTf, 16, 48, SOCF_LE },
    { EEE_WAKE_TIMERf, 16, 32, SOCF_LE },
    { XLMAC_EEE_TIMERS_HIf, 32, 32, SOCF_LE },
    { XLMAC_EEE_TIMERS_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_FIFO_STATUSr_fields[] = {
    { LINK_STATUSf, 1, 7, SOCF_RO },
    { RSVD_1f, 1, 0, SOCF_RO|SOCF_RES },
    { RSVD_2f, 1, 4, SOCF_RO|SOCF_RES },
    { RX_MSG_OVERFLOWf, 1, 1, SOCF_RO },
    { TX_LLFC_MSG_OVERFLOWf, 1, 5, SOCF_RO },
    { TX_PKT_OVERFLOWf, 1, 3, SOCF_RO },
    { TX_PKT_UNDERFLOWf, 1, 2, SOCF_RO },
    { TX_TS_FIFO_OVERFLOWf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_FIFO_STATUS_BCM53400_A0r_fields[] = {
    { LINK_STATUSf, 1, 8, SOCF_RO },
    { RSVD_1f, 1, 0, SOCF_RO|SOCF_RES },
    { RSVD_2f, 1, 4, SOCF_RO|SOCF_RES },
    { RX_MSG_OVERFLOWf, 1, 1, SOCF_RO },
    { RX_PKT_OVERFLOWf, 1, 7, SOCF_RO },
    { TX_LLFC_MSG_OVERFLOWf, 1, 5, SOCF_RO },
    { TX_PKT_OVERFLOWf, 1, 3, SOCF_RO },
    { TX_PKT_UNDERFLOWf, 1, 2, SOCF_RO },
    { TX_TS_FIFO_OVERFLOWf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_GMII_EEE_CTRLr_fields[] = {
    { GMII_LPI_PREDICT_MODE_ENf, 1, 16, 0 },
    { GMII_LPI_PREDICT_THRESHOLDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_HIGIG_HDR_0r_fields[] = {
    { HIGIG_HDR_0f, 64, 0, SOCF_LE },
    { HIGIG_HDR_0_HIf, 32, 32, SOCF_LE },
    { HIGIG_HDR_0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_HIGIG_HDR_1r_fields[] = {
    { HIGIG_HDR_1f, 64, 0, SOCF_LE },
    { HIGIG_HDR_1_HIf, 32, 32, SOCF_LE },
    { HIGIG_HDR_1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_HIGIG_HDR_0_BCM53400_A0r_fields[] = {
    { HIGIG_HDR_0f, 64, 0, SOCF_LE },
    { HIGIG_HDR_0_HIf, 32, 32, SOCF_LE },
    { HIGIG_HDR_0_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_HIGIG_HDR_1_BCM53400_A0r_fields[] = {
    { HIGIG_HDR_1f, 64, 0, SOCF_LE },
    { HIGIG_HDR_1_HIf, 32, 32, SOCF_LE },
    { HIGIG_HDR_1_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_LAG_FAILOVER_STATUSr_fields[] = {
    { LAG_FAILOVER_LOOPBACKf, 1, 0, SOCF_RO },
    { RSVDf, 1, 1, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_MACSEC_CTRLr_fields[] = {
    { MACSEC_PROG_TX_CRCf, 32, 3, SOCF_LE },
    { MACSEC_TX_CRC_CORRUPTION_MODEf, 1, 2, 0 },
    { MACSEC_TX_CRC_CORRUPT_ENf, 1, 1, 0 },
    { RSVDf, 1, 0, SOCF_RES },
    { XLMAC_MACSEC_CTRL_HIf, 3, 32, SOCF_LE },
    { XLMAC_MACSEC_CTRL_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_53400_A0) || \
    defined(BCM_88670_A0)
soc_field_info_t soc_XLMAC_MEM_CTRLr_fields[] = {
    { RX_CDC_MEM_CTRL_TMf, 12, 0, SOCF_LE },
    { TX_CDC_MEM_CTRL_TMf, 12, 12, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_PAUSE_CTRLr_fields[] = {
    { PAUSE_REFRESH_ENf, 1, 16, 0 },
    { PAUSE_REFRESH_TIMERf, 16, 0, SOCF_LE },
    { PAUSE_XOFF_TIMERf, 16, 21, SOCF_LE },
    { RSVD_1f, 1, 19, SOCF_RES },
    { RSVD_2f, 1, 20, SOCF_RES },
    { RX_PAUSE_ENf, 1, 18, 0 },
    { TX_PAUSE_ENf, 1, 17, 0 },
    { XLMAC_PAUSE_CTRL_HIf, 5, 32, SOCF_LE },
    { XLMAC_PAUSE_CTRL_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_PAUSE_CTRL_BCM53400_A0r_fields[] = {
    { PAUSE_REFRESH_ENf, 1, 16, 0 },
    { PAUSE_REFRESH_TIMERf, 16, 0, SOCF_LE },
    { PAUSE_XOFF_TIMERf, 16, 21, SOCF_LE },
    { RSVD_1f, 1, 19, SOCF_RES },
    { RSVD_2f, 1, 20, SOCF_RES },
    { RX_PAUSE_ENf, 1, 18, 0 },
    { TX_PAUSE_ENf, 1, 17, 0 },
    { XLMAC_PAUSE_CTRL_HIf, 5, 32, SOCF_LE },
    { XLMAC_PAUSE_CTRL_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_PFC_CTRLr_fields[] = {
    { FORCE_PFC_XONf, 1, 33, 0 },
    { PFC_REFRESH_ENf, 1, 32, 0 },
    { PFC_REFRESH_TIMERf, 16, 0, SOCF_LE },
    { PFC_STATS_ENf, 1, 35, 0 },
    { PFC_XOFF_TIMERf, 16, 16, SOCF_LE },
    { RSVDf, 1, 34, SOCF_RES },
    { RX_PFC_ENf, 1, 36, 0 },
    { TX_PFC_ENf, 1, 37, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_PFC_DAr_fields[] = {
    { PFC_MACDAf, 48, 0, SOCF_LE },
    { PFC_MACDA_HIf, 16, 32, SOCF_LE },
    { PFC_MACDA_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_RX_CDC_ECC_STATUSr_fields[] = {
    { RX_CDC_DOUBLE_BIT_ERRf, 1, 1, SOCF_RO },
    { RX_CDC_SINGLE_BIT_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_53400_A0) || \
    defined(BCM_88670_A0)
soc_field_info_t soc_XLMAC_RX_CTRLr_fields[] = {
    { RSVD_1f, 1, 0, SOCF_RES },
    { RSVD_2f, 1, 11, SOCF_RES },
    { RSVD_3f, 1, 12, SOCF_RES },
    { RUNT_THRESHOLDf, 7, 4, SOCF_LE },
    { RX_ANY_STARTf, 1, 1, 0 },
    { STRICT_PREAMBLEf, 1, 3, 0 },
    { STRIP_CRCf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_RX_CTRL_BCM56850_A0r_fields[] = {
    { RSVD_1f, 1, 0, SOCF_RES },
    { RSVD_2f, 1, 11, SOCF_RES },
    { RSVD_3f, 1, 12, SOCF_RES },
    { RUNT_THRESHOLDf, 7, 4, SOCF_LE },
    { RX_ANY_STARTf, 1, 1, 0 },
    { STRICT_PREAMBLEf, 1, 3, 0 },
    { STRIP_CRCf, 1, 2, 0 }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_53400_A0) || \
    defined(BCM_88670_A0)
soc_field_info_t soc_XLMAC_RX_LSS_CTRLr_fields[] = {
    { DROP_TX_DATA_ON_LINK_INTERRUPTf, 1, 6, 0 },
    { DROP_TX_DATA_ON_LOCAL_FAULTf, 1, 4, 0 },
    { DROP_TX_DATA_ON_REMOTE_FAULTf, 1, 5, 0 },
    { LINK_INTERRUPTION_DISABLEf, 1, 3, 0 },
    { LOCAL_FAULT_DISABLEf, 1, 0, 0 },
    { REMOTE_FAULT_DISABLEf, 1, 1, 0 },
    { RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWNf, 1, 7, 0 },
    { USE_EXTERNAL_FAULTS_FOR_TXf, 1, 2, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_RX_LSS_STATUSr_fields[] = {
    { LINK_INTERRUPTION_STATUSf, 1, 2, SOCF_RO },
    { LOCAL_FAULT_STATUSf, 1, 0, SOCF_RO },
    { REMOTE_FAULT_STATUSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_RX_MAC_SAr_fields[] = {
    { RX_SAf, 48, 0, SOCF_LE },
    { SA_HIf, 16, 32, SOCF_LE },
    { SA_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_TIMESTAMP_ADJUSTr_fields[] = {
    { TS_OSTS_ADJUSTf, 9, 0, SOCF_LE },
    { TS_TSTS_ADJUSTf, 6, 9, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_TXFIFO_CELL_CNTr_fields[] = {
    { CELL_CNTf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_TXFIFO_CELL_REQ_CNTr_fields[] = {
    { REQ_CNTf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_TXFIFO_CELL_REQ_CNT_BCM53400_A0r_fields[] = {
    { REQ_CNTf, 6, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_TX_CDC_ECC_STATUSr_fields[] = {
    { TX_CDC_DOUBLE_BIT_ERRf, 1, 1, SOCF_RO },
    { TX_CDC_SINGLE_BIT_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_TX_CRC_CORRUPT_CTRLr_fields[] = {
    { PROG_TX_CRCf, 32, 3, SOCF_LE },
    { TX_CRC_CORRUPTION_MODEf, 1, 2, 0 },
    { TX_CRC_CORRUPT_ENf, 1, 1, 0 },
    { TX_ERR_CORRUPTS_CRCf, 1, 0, 0 },
    { XLMAC_TX_CRC_CORRUPT_CTRL_HIf, 3, 32, SOCF_LE },
    { XLMAC_TX_CRC_CORRUPT_CTRL_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_TX_CTRLr_fields[] = {
    { AVERAGE_IPGf, 7, 12, SOCF_LE },
    { CRC_MODEf, 2, 0, SOCF_LE },
    { DISCARDf, 1, 2, 0 },
    { EP_DISCARDf, 1, 37, 0 },
    { PAD_ENf, 1, 4, 0 },
    { PAD_THRESHOLDf, 7, 5, SOCF_LE },
    { THROT_DENOMf, 8, 25, SOCF_LE },
    { THROT_NUMf, 6, 19, SOCF_LE },
    { TX_ANY_STARTf, 1, 3, 0 },
    { TX_PREAMBLE_LENGTHf, 4, 33, SOCF_LE },
    { XLMAC_TX_CTRL_HIf, 6, 32, SOCF_LE },
    { XLMAC_TX_CTRL_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_TX_CTRL_BCM53400_A0r_fields[] = {
    { AVERAGE_IPGf, 7, 12, SOCF_LE },
    { CRC_MODEf, 2, 0, SOCF_LE },
    { DISCARDf, 1, 2, 0 },
    { EP_DISCARDf, 1, 37, 0 },
    { PAD_ENf, 1, 4, 0 },
    { PAD_THRESHOLDf, 7, 5, SOCF_LE },
    { THROT_DENOMf, 8, 25, SOCF_LE },
    { THROT_NUMf, 6, 19, SOCF_LE },
    { TX_ANY_STARTf, 1, 3, 0 },
    { TX_PREAMBLE_LENGTHf, 4, 33, SOCF_LE },
    { TX_THRESHOLDf, 4, 38, SOCF_LE },
    { XLMAC_TX_CTRL_HIf, 10, 32, SOCF_LE },
    { XLMAC_TX_CTRL_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_TX_MAC_SAr_fields[] = {
    { CTRL_SAf, 48, 0, SOCF_LE },
    { SA_HIf, 16, 32, SOCF_LE },
    { SA_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_TX_TIMESTAMP_FIFO_DATAr_fields[] = {
    { SEQUENCE_IDf, 16, 32, SOCF_LE|SOCF_RO },
    { TIME_STAMPf, 32, 0, SOCF_LE|SOCF_RO },
    { TS_ENTRY_VALIDf, 1, 48, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_TX_TIMESTAMP_FIFO_STATUSr_fields[] = {
    { ENTRY_COUNTf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_XLMAC_VERSION_IDr_fields[] = {
    { XLMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLMAC_VERSION_ID_BCM53400_A0r_fields[] = {
    { XLMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLMAC_VERSION_ID_BCM56150_A0r_fields[] = {
    { XLMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_XLMAC_VERSION_ID_BCM56850_A0r_fields[] = {
    { XLMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLPORT_BOD_OVERFLOW_ERRORr_fields[] = {
    { XLPORT_XLP0_BOD_FULL_ERRORf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_CONFIGr_fields[] = {
    { HIGIG2_MODEf, 1, 15, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 12, 0 },
    { LLFC_ENf, 1, 14, 0 },
    { MH_INBANDf, 1, 13, 0 },
    { MY_MODIDf, 7, 5, SOCF_LE },
    { PFC_ENABLEf, 1, 18, 0 },
    { XLP_RES_0f, 1, 0, SOCF_RES },
    { XLP_RES_4_3f, 2, 3, SOCF_LE|SOCF_RES },
    { XPAUSE_ENf, 1, 2, 0 },
    { XPAUSE_RX_ENf, 1, 16, 0 },
    { XPAUSE_TX_ENf, 1, 17, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_CONFIG_BCM53400_A0r_fields[] = {
    { HIGIG2_MODEf, 1, 11, 0 },
    { HIGIG_MODEf, 1, 10, 0 },
    { MY_MODIDf, 8, 1, SOCF_LE },
    { RESERVED_0f, 1, 0, SOCF_RES },
    { RESERVED_15_12f, 4, 12, SOCF_LE|SOCF_RES },
    { RESERVED_9f, 1, 9, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_CONFIG_BCM56850_A0r_fields[] = {
    { HIGIG2_MODEf, 1, 11, 0 },
    { HIGIG_MODEf, 1, 10, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 9, 0 },
    { MY_MODIDf, 8, 1, SOCF_LE },
    { RESERVED_15_12f, 4, 12, SOCF_LE|SOCF_RES },
    { RX_E2ECC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_ECC_CONTROLr_fields[] = {
    { MIB_RSC_MEM_ENf, 1, 2, 0 },
    { MIB_TSC_MEM_ENf, 1, 1, 0 },
    { TXFIFO_MEM_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_ECC_CONTROL_BCM53400_A0r_fields[] = {
    { MIB_RSC0_MEM_EN_COR_ERR_RPTf, 1, 4, 0 },
    { MIB_RSC1_MEM_EN_COR_ERR_RPTf, 1, 5, 0 },
    { MIB_RSC_MEM_ENf, 1, 3, 0 },
    { MIB_TSC0_MEM_EN_COR_ERR_RPTf, 1, 1, 0 },
    { MIB_TSC1_MEM_EN_COR_ERR_RPTf, 1, 2, 0 },
    { MIB_TSC_MEM_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLPORT_ECC_CONTROL_BCM56150_A0r_fields[] = {
    { BOD_ECC_ENABLEf, 1, 6, 0 },
    { MIB_RSC0_MEM_EN_COR_ERR_RPTf, 1, 4, 0 },
    { MIB_RSC1_MEM_EN_COR_ERR_RPTf, 1, 5, 0 },
    { MIB_RSC_MEM_ENf, 1, 3, 0 },
    { MIB_TSC0_MEM_EN_COR_ERR_RPTf, 1, 1, 0 },
    { MIB_TSC1_MEM_EN_COR_ERR_RPTf, 1, 2, 0 },
    { MIB_TSC_MEM_ENf, 1, 0, 0 },
    { TXFIFO_ECC_ENf, 1, 8, 0 },
    { XLP0_EN_COR_ERR_RPTf, 1, 7, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_EEE_CLOCK_GATEr_fields[] = {
    { CORE0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_EEE_COUNTER_MODEr_fields[] = {
    { MODE_BITf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_EEE_DURATION_TIMER_PULSEr_fields[] = {
    { CNT_VALUEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_EEE_DURATION_TIMER_PULSE_BCM53400_A0r_fields[] = {
    { CNT_VALUEf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_ENABLE_REGr_fields[] = {
    { PORT0f, 1, 0, 0 },
    { PORT1f, 1, 1, 0 },
    { PORT2f, 1, 2, 0 },
    { PORT3f, 1, 3, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_ENABLE_REG_BCM53400_A0r_fields[] = {
    { PORT0f, 1, 0, 0 },
    { PORT1f, 1, 1, 0 },
    { PORT2f, 1, 2, 0 },
    { PORT3f, 1, 3, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_FORCE_DOUBLE_BIT_ERRORr_fields[] = {
    { MIB_RSC_MEM0f, 1, 5, SOCF_RES },
    { MIB_RSC_MEM1f, 1, 6, SOCF_RES },
    { MIB_RSC_MEM2f, 1, 7, SOCF_RES },
    { MIB_RSC_MEM3f, 1, 8, SOCF_RES },
    { MIB_RSC_MEM4f, 1, 9, SOCF_RES },
    { MIB_TSC_MEM0f, 1, 1, SOCF_RES },
    { MIB_TSC_MEM1f, 1, 2, SOCF_RES },
    { MIB_TSC_MEM2f, 1, 3, SOCF_RES },
    { MIB_TSC_MEM3f, 1, 4, SOCF_RES },
    { TXFIFO_MEMf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_FORCE_DOUBLE_BIT_ERROR_BCM53400_A0r_fields[] = {
    { MIB_RSC0_MEMf, 1, 2, SOCF_RES },
    { MIB_RSC1_MEMf, 1, 3, SOCF_RES },
    { MIB_TSC0_MEMf, 1, 0, SOCF_RES },
    { MIB_TSC1_MEMf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_INTR_ENABLEr_fields[] = {
    { MIB_RSC_MEM0_ERRf, 1, 5, SOCF_RO },
    { MIB_RSC_MEM1_ERRf, 1, 6, SOCF_RO },
    { MIB_RSC_MEM2_ERRf, 1, 7, SOCF_RO },
    { MIB_RSC_MEM3_ERRf, 1, 8, SOCF_RO },
    { MIB_RSC_MEM4_ERRf, 1, 9, SOCF_RO },
    { MIB_TSC_MEM0_ERRf, 1, 1, SOCF_RO },
    { MIB_TSC_MEM1_ERRf, 1, 2, SOCF_RO },
    { MIB_TSC_MEM2_ERRf, 1, 3, SOCF_RO },
    { MIB_TSC_MEM3_ERRf, 1, 4, SOCF_RO },
    { TXFIFO_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_XLPORT_INTR_ENABLE_BCM2801PM_A0r_fields[] = {
    { MAC_RX_CDC_MEM_ERRf, 1, 3, 0 },
    { MAC_TX_CDC_MEM_ERRf, 1, 2, 0 },
    { MIB_RX_MEM_ERRf, 1, 1, 0 },
    { MIB_TX_MEM_ERRf, 1, 0, 0 },
    { RX_FLOWCONTROL_REQ_FULLf, 4, 5, SOCF_LE },
    { TSC_ERRf, 1, 4, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_INTR_ENABLE_BCM53400_A0r_fields[] = {
    { MAC_RX_CDC_MEM_ERRf, 1, 3, 0 },
    { MAC_TX_CDC_MEM_ERRf, 1, 2, 0 },
    { MIB_RX_MEM_ERRf, 1, 1, 0 },
    { MIB_TX_MEM_ERRf, 1, 0, 0 },
    { RX_FLOWCONTROL_REQ_FULLf, 4, 5, SOCF_LE },
    { TSC_ERRf, 1, 4, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLPORT_INTR_ENABLE_BCM56150_A0r_fields[] = {
    { BOD_XLP0_ERRf, 1, 4, SOCF_RO },
    { MIB_RSC0_MEM_ERRf, 1, 2, SOCF_RO },
    { MIB_RSC1_MEM_ERRf, 1, 3, SOCF_RO },
    { MIB_TSC0_MEM_ERRf, 1, 0, SOCF_RO },
    { MIB_TSC1_MEM_ERRf, 1, 1, SOCF_RO },
    { TXFIFO0_ERRf, 1, 5, SOCF_RO },
    { TXFIFO1_ERRf, 1, 6, SOCF_RO },
    { TXFIFO2_ERRf, 1, 7, SOCF_RO },
    { TXFIFO3_ERRf, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_INTR_ENABLE_BCM56850_A0r_fields[] = {
    { RESERVED7_1f, 7, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TXFIFO0_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_INTR_STATUSr_fields[] = {
    { MIB_RSC_MEM0_ERRf, 1, 5, SOCF_RO },
    { MIB_RSC_MEM1_ERRf, 1, 6, SOCF_RO },
    { MIB_RSC_MEM2_ERRf, 1, 7, SOCF_RO },
    { MIB_RSC_MEM3_ERRf, 1, 8, SOCF_RO },
    { MIB_RSC_MEM4_ERRf, 1, 9, SOCF_RO },
    { MIB_TSC_MEM0_ERRf, 1, 1, SOCF_RO },
    { MIB_TSC_MEM1_ERRf, 1, 2, SOCF_RO },
    { MIB_TSC_MEM2_ERRf, 1, 3, SOCF_RO },
    { MIB_TSC_MEM3_ERRf, 1, 4, SOCF_RO },
    { TXFIFO_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_XLPORT_INTR_STATUS_BCM2801PM_A0r_fields[] = {
    { MAC_RX_CDC_MEM_ERRf, 1, 3, SOCF_RO },
    { MAC_TX_CDC_MEM_ERRf, 1, 2, SOCF_RO },
    { MIB_RX_MEM_ERRf, 1, 1, SOCF_RO },
    { MIB_TX_MEM_ERRf, 1, 0, SOCF_RO },
    { RX_FLOWCONTROL_REQ_FULLf, 4, 5, SOCF_LE|SOCF_RO },
    { TSC_ERRf, 1, 4, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_INTR_STATUS_BCM53400_A0r_fields[] = {
    { MAC_RX_CDC_MEM_ERRf, 1, 3, SOCF_RO },
    { MAC_TX_CDC_MEM_ERRf, 1, 2, SOCF_RO },
    { MIB_RX_MEM_ERRf, 1, 1, SOCF_RO },
    { MIB_TX_MEM_ERRf, 1, 0, SOCF_RO },
    { RX_FLOWCONTROL_REQ_FULLf, 4, 5, SOCF_LE|SOCF_RO },
    { TSC_ERRf, 1, 4, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLPORT_INTR_STATUS_BCM56150_A0r_fields[] = {
    { BOD_XLP0_ERRf, 1, 4, SOCF_RO },
    { MIB_RSC0_MEM_ERRf, 1, 2, SOCF_RO },
    { MIB_RSC1_MEM_ERRf, 1, 3, SOCF_RO },
    { MIB_TSC0_MEM_ERRf, 1, 0, SOCF_RO },
    { MIB_TSC1_MEM_ERRf, 1, 1, SOCF_RO },
    { TXFIFO0_ERRf, 1, 5, SOCF_RO },
    { TXFIFO1_ERRf, 1, 6, SOCF_RO },
    { TXFIFO2_ERRf, 1, 7, SOCF_RO },
    { TXFIFO3_ERRf, 1, 8, SOCF_RO }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_INTR_STATUS_BCM56850_A0r_fields[] = {
    { RESERVED7_1f, 7, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TXFIFO0_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_XLPORT_LINKSTATUS_DOWNr_fields[] = {
    { PORT0_LINKSTATUSf, 1, 0, SOCF_RO },
    { PORT1_LINKSTATUSf, 1, 1, SOCF_RO },
    { PORT2_LINKSTATUSf, 1, 2, SOCF_RO },
    { PORT3_LINKSTATUSf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_LINKSTATUS_DOWN_BCM53400_A0r_fields[] = {
    { PORT0_LINKSTATUSf, 1, 0, SOCF_RO },
    { PORT1_LINKSTATUSf, 1, 1, SOCF_RO },
    { PORT2_LINKSTATUSf, 1, 2, SOCF_RO },
    { PORT3_LINKSTATUSf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_LINKSTATUS_DOWN_BCM56850_A0r_fields[] = {
    { PORT0_LINKSTATUSf, 1, 0, SOCF_RO },
    { PORT1_LINKSTATUSf, 1, 1, SOCF_RO },
    { PORT2_LINKSTATUSf, 1, 2, SOCF_RO },
    { PORT3_LINKSTATUSf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_XLPORT_LINKSTATUS_DOWN_CLEARr_fields[] = {
    { PORT0_LINKDOWN_CLEARf, 1, 0, 0 },
    { PORT1_LINKDOWN_CLEARf, 1, 1, 0 },
    { PORT2_LINKDOWN_CLEARf, 1, 2, 0 },
    { PORT3_LINKDOWN_CLEARf, 1, 3, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_LINKSTATUS_DOWN_CLEAR_BCM53400_A0r_fields[] = {
    { PORT0_LINKDOWN_CLEARf, 1, 0, 0 },
    { PORT1_LINKDOWN_CLEARf, 1, 1, 0 },
    { PORT2_LINKDOWN_CLEARf, 1, 2, 0 },
    { PORT3_LINKDOWN_CLEARf, 1, 3, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_LINKSTATUS_DOWN_CLEAR_BCM56850_A0r_fields[] = {
    { PORT0_LINKDOWN_CLEARf, 1, 0, 0 },
    { PORT1_LINKDOWN_CLEARf, 1, 1, 0 },
    { PORT2_LINKDOWN_CLEARf, 1, 2, 0 },
    { PORT3_LINKDOWN_CLEARf, 1, 3, 0 }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_XLPORT_MAC_CONTROLr_fields[] = {
    { RX_FLEX_TDM_ENABLEf, 1, 2, 0 },
    { XMAC0_BYPASS_OSTSf, 1, 1, 0 },
    { XMAC0_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_MAC_CONTROL_BCM53400_A0r_fields[] = {
    { RX_FLEX_TDM_ENABLEf, 1, 2, SOCF_RES },
    { XMAC0_BYPASS_OSTSf, 1, 1, SOCF_RES },
    { XMAC0_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_MAC_CONTROL_BCM56850_A0r_fields[] = {
    { XMAC0_BYPASS_OSTSf, 1, 1, SOCF_RES },
    { XMAC0_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_MEMORY_CONTROL0r_fields[] = {
    { TXFIFO_MEM0_TMf, 8, 0, SOCF_LE|SOCF_RES },
    { TXFIFO_MEM1_TMf, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_MEMORY_CONTROL1r_fields[] = {
    { MIB_RSC_MEM0_TMf, 8, 0, SOCF_LE },
    { MIB_RSC_MEM1_TMf, 8, 8, SOCF_LE },
    { MIB_RSC_MEM2_TMf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_MEMORY_CONTROL2r_fields[] = {
    { MIB_TSC_MEM0_TMf, 8, 0, SOCF_LE },
    { MIB_TSC_MEM1_TMf, 8, 8, SOCF_LE },
    { MIB_TSC_MEM2_TMf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_MIB_RESETr_fields[] = {
    { CLR_CNTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_MIB_RESET_BCM53400_A0r_fields[] = {
    { CLR_CNTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLPORT_MIB_RESET_BCM56150_A0r_fields[] = {
    { CLR_CNTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_MIB_RSC_MEM0_ECC_STATUSr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { ECC_ERRf, 1, 0, 0 },
    { ENTRY_IDXf, 4, 3, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_MODE_REGr_fields[] = {
    { CORE_PORT_MODEf, 2, 0, SOCF_LE },
    { PHY_PORT_MODEf, 2, 2, SOCF_LE },
    { PORT0_MAC_MODEf, 1, 4, 0 },
    { PORT1_MAC_MODEf, 1, 5, 0 },
    { PORT2_MAC_MODEf, 1, 6, 0 },
    { PORT3_MAC_MODEf, 1, 7, 0 }
};

#endif
#if defined(BCM_2801PM_A0) || defined(BCM_88670_A0)
soc_field_info_t soc_XLPORT_MODE_REG_BCM2801PM_A0r_fields[] = {
    { EGR_1588_TIMESTAMPING_MODEf, 1, 6, 0 },
    { FIELD_8_8f, 1, 8, 0 },
    { FIELD_9_9f, 1, 9, 0 },
    { OSTS_TIMER_DISABLEf, 1, 7, 0 },
    { XPORT0_CORE_PORT_MODEf, 3, 3, SOCF_LE },
    { XPORT0_PHY_PORT_MODEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_MODE_REG_BCM53400_A0r_fields[] = {
    { EGR_1588_TIMESTAMPING_CMIC_48_ENf, 1, 9, SOCF_SC|SOCF_RES },
    { EGR_1588_TIMESTAMPING_MODEf, 1, 6, 0 },
    { OSTS_TIMER_DISABLEf, 1, 7, 0 },
    { TS_TIMER_OVERRIDEf, 1, 8, SOCF_SC|SOCF_RES },
    { XPORT0_CORE_PORT_MODEf, 3, 3, SOCF_LE },
    { XPORT0_PHY_PORT_MODEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLPORT_MODE_REG_BCM56150_A0r_fields[] = {
    { EGR_1588_TIMESTAMPING_MODEf, 1, 6, 0 },
    { OSTS_TIMER_DISABLEf, 1, 7, 0 },
    { TS_TIMER_OVERRIDEf, 1, 8, SOCF_SC|SOCF_RES },
    { XPORT0_CORE_PORT_MODEf, 3, 3, SOCF_LE },
    { XPORT0_PHY_PORT_MODEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_MODE_REG_BCM56850_A0r_fields[] = {
    { XPORT0_CORE_PORT_MODEf, 3, 3, SOCF_LE },
    { XPORT0_PHY_PORT_MODEf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_PORT_ENABLEr_fields[] = {
    { PORT0f, 1, 0, 0 },
    { PORT1f, 1, 1, 0 },
    { PORT2f, 1, 2, 0 },
    { PORT3f, 1, 3, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_POWER_SAVEr_fields[] = {
    { XPORT_CORE0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_POWER_SAVE_BCM53400_A0r_fields[] = {
    { XPORT_CORE0f, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_SBUS_CONTROLr_fields[] = {
    { SBUS_BCAST_BLOCK_IDf, 7, 0, SOCF_LE },
    { SBUS_CHAIN_LASTf, 1, 7, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_SGNDET_EARLYCRSr_fields[] = {
    { SGN_DETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_SOFT_RESETr_fields[] = {
    { PORT0f, 1, 0, SOCF_RES },
    { PORT1f, 1, 1, SOCF_RES },
    { PORT2f, 1, 2, SOCF_RES },
    { PORT3f, 1, 3, SOCF_RES },
    { RESERVED4f, 1, 4, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_SPARE0_REGr_fields[] = {
    { RSVDf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_SW_FLOW_CONTROLr_fields[] = {
    { FC_ENf, 1, 1, 0 },
    { FC_PAUSEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLPORT_TM_CONTROLr_fields[] = {
    { CELL_ASM_BOD_FIFO_0_TMf, 2, 24, SOCF_LE },
    { CELL_ASM_BOD_FIFO_1_TMf, 2, 22, SOCF_LE },
    { CELL_ASM_BOD_FIFO_2_TMf, 2, 20, SOCF_LE },
    { CELL_ASM_BOD_FIFO_3_TMf, 2, 18, SOCF_LE },
    { CELL_ASM_BOD_FIFO_4_TMf, 2, 16, SOCF_LE },
    { CELL_ASM_BOD_FIFO_5_TMf, 2, 14, SOCF_LE },
    { CELL_ASM_BOD_FIFO_6_TMf, 2, 12, SOCF_LE },
    { CELL_ASM_BOD_FIFO_7_TMf, 2, 10, SOCF_LE },
    { MIB_RSC_DATA_HI_TMf, 2, 8, SOCF_LE },
    { MIB_RSC_DATA_LO_TMf, 2, 6, SOCF_LE },
    { MIB_TSC_DATA_HI_TMf, 2, 4, SOCF_LE },
    { MIB_TSC_DATA_LO_TMf, 2, 2, SOCF_LE },
    { TXFIFO_TMf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_TSC_PLL_LOCK_STATUSr_fields[] = {
    { CURRENTf, 1, 0, SOCF_RO },
    { LOSTf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_TSC_PLL_LOCK_STATUS_BCM53400_A0r_fields[] = {
    { CURRENTf, 1, 0, SOCF_RO },
    { LOSTf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLPORT_TXFIFO0_ECC_STATUSr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { ECC_ERRf, 1, 0, 0 },
    { ENTRY_IDXf, 4, 3, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLPORT_TXFIFO_CTRLr_fields[] = {
    { CORE_CLR_COUNTf, 1, 0, SOCF_RES },
    { DELAY_PKTf, 2, 2, SOCF_LE|SOCF_RES },
    { MAC_CLR_COUNTf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XLPORT_TXFIFO_OVERFLOWr_fields[] = {
    { TXFIFO0f, 1, 0, SOCF_RO },
    { TXFIFO1f, 1, 1, SOCF_RO },
    { TXFIFO2f, 1, 2, SOCF_RO },
    { TXFIFO3f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_WC_UCMEM_CTRLr_fields[] = {
    { ACCESS_MODEf, 1, 0, 0 },
    { CLK_DIV_RATIOf, 2, 8, SOCF_LE },
    { RD_MARGINf, 2, 10, SOCF_LE },
    { UCMEM_CTRL_RESERVEDf, 7, 1, SOCF_LE|SOCF_RES },
    { WR_DATA_MARGINf, 2, 14, SOCF_LE },
    { WR_HOLD_MARGINf, 2, 16, SOCF_LE },
    { WR_SETUP_MARGINf, 2, 12, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_WC_UCMEM_CTRL_BCM53400_A0r_fields[] = {
    { ACCESS_MODEf, 1, 0, 0 },
    { RSVD3_1f, 3, 1, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_WC_UCMEM_CTRL_BCM56850_A0r_fields[] = {
    { ACCESS_MODEf, 1, 0, 0 },
    { RSVD3_1f, 3, 1, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_XGXS0_CTRL_REGr_fields[] = {
    { IDDQf, 1, 8, SOCF_RES },
    { PLLBYPf, 1, 0, 0 },
    { PWRDWNf, 1, 6, SOCF_RES },
    { REFIN_ENf, 1, 5, SOCF_RES },
    { REFOUT_ENf, 1, 4, SOCF_RES },
    { RSTB_HWf, 1, 2, SOCF_RES },
    { RSTB_PLLf, 1, 1, SOCF_RES },
    { RSTB_REFCLKf, 1, 3, SOCF_RES },
    { TSCCLK_ENf, 1, 7, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_XGXS0_CTRL_REG_BCM53400_A0r_fields[] = {
    { IDDQf, 1, 4, SOCF_RES },
    { PWRDWNf, 1, 3, SOCF_RES },
    { REFIN_ENf, 1, 2, SOCF_RES },
    { REFOUT_ENf, 1, 1, SOCF_RES },
    { RSTB_HWf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_XLPORT_XGXS0_LN0_STATUS0_REGr_fields[] = {
    { LINK_STATUSf, 1, 0, SOCF_RO },
    { PMD_LOCKf, 1, 2, SOCF_RO },
    { SIG_DETf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_XGXS0_LN0_STATUS0_REG_BCM53400_A0r_fields[] = {
    { LINK_STATUSf, 1, 0, SOCF_RO },
    { PMD_LOCKf, 1, 2, SOCF_RO },
    { SIG_DETf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_XGXS0_STATUS0_REGr_fields[] = {
    { RX0_ACTf, 1, 7, SOCF_RO },
    { TX0_ACTf, 1, 8, SOCF_RO },
    { XGXS0_AUTONEG_COMPLETEf, 1, 0, SOCF_RO },
    { XGXS0_DUPLEX_STATUSf, 1, 1, SOCF_RO },
    { XGXS0_FIBER_RXACTf, 1, 2, SOCF_RO },
    { XGXS0_FIBER_TXACTf, 1, 3, SOCF_RO },
    { XGXS0_LINKf, 1, 9, SOCF_RO },
    { XGXS0_LINK10Gf, 1, 10, SOCF_RO },
    { XGXS0_LINK_STATUSf, 1, 4, SOCF_RO },
    { XGXS0_SGMIIf, 1, 5, SOCF_RO },
    { XGXS0_SPEED15750_HI_DXGXSf, 1, 15, SOCF_RO },
    { XGXS0_SPEED20G_DXGXSf, 1, 16, SOCF_RO },
    { XGXS0_SPEED20G_HI_DXGXSf, 1, 17, SOCF_RO },
    { XGXS0_SPEED40Gf, 1, 18, SOCF_RO },
    { XGXS0_SPEED40G_CR4f, 1, 14, SOCF_RO },
    { XGXS0_SPEED40G_KR4f, 1, 13, SOCF_RO },
    { XGXS0_SPEED_R2_12000f, 1, 11, SOCF_RO },
    { XGXS0_SPEED_X2_10000f, 1, 12, SOCF_RO },
    { XGXS0_TICKf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_XLPORT_XGXS0_STATUS0_REG_BCM56840_B0r_fields[] = {
    { RX0_ACTf, 1, 7, SOCF_RO },
    { TX0_ACTf, 1, 8, SOCF_RO },
    { XGXS0_AUTONEG_COMPLETEf, 1, 0, SOCF_RO },
    { XGXS0_DUPLEX_STATUSf, 1, 1, SOCF_RO },
    { XGXS0_FIBER_RXACTf, 1, 2, SOCF_RO },
    { XGXS0_FIBER_TXACTf, 1, 3, SOCF_RO },
    { XGXS0_LINKf, 1, 9, SOCF_RO },
    { XGXS0_LINK10Gf, 1, 10, SOCF_RO },
    { XGXS0_LINK_STATUSf, 1, 4, SOCF_RO },
    { XGXS0_RX_TICKf, 1, 19, SOCF_RO },
    { XGXS0_SGMIIf, 1, 5, SOCF_RO },
    { XGXS0_SPEED10G_CX1f, 1, 20, SOCF_RO },
    { XGXS0_SPEED10G_ERf, 1, 24, SOCF_RO },
    { XGXS0_SPEED10G_LRf, 1, 25, SOCF_RO },
    { XGXS0_SPEED10G_LRMf, 1, 27, SOCF_RO },
    { XGXS0_SPEED10G_SRf, 1, 26, SOCF_RO },
    { XGXS0_SPEED15750_HI_DXGXSf, 1, 15, SOCF_RO },
    { XGXS0_SPEED1G_CX1f, 1, 21, SOCF_RO },
    { XGXS0_SPEED20G_CR2f, 1, 29, SOCF_RO },
    { XGXS0_SPEED20G_DXGXSf, 1, 16, SOCF_RO },
    { XGXS0_SPEED20G_HI_DXGXSf, 1, 17, SOCF_RO },
    { XGXS0_SPEED20G_KR2f, 1, 28, SOCF_RO },
    { XGXS0_SPEED40Gf, 1, 18, SOCF_RO },
    { XGXS0_SPEED40G_CR4f, 1, 14, SOCF_RO },
    { XGXS0_SPEED40G_KR4f, 1, 13, SOCF_RO },
    { XGXS0_SPEED40G_LR4f, 1, 23, SOCF_RO },
    { XGXS0_SPEED40G_SR4f, 1, 22, SOCF_RO },
    { XGXS0_SPEED_R2_12000f, 1, 11, SOCF_RO },
    { XGXS0_SPEED_X2_10000f, 1, 12, SOCF_RO },
    { XGXS0_TICKf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_XGXS0_STATUS1_REGr_fields[] = {
    { XGXS0_SPEED1000f, 1, 2, SOCF_RO },
    { XGXS0_SPEED10000f, 1, 8, SOCF_RO },
    { XGXS0_SPEED10000_CX4f, 1, 9, SOCF_RO },
    { XGXS0_SPEED10000_DXGXSf, 1, 19, SOCF_RO },
    { XGXS0_SPEED10000_HI_DXGXSf, 1, 20, SOCF_RO },
    { XGXS0_SPEED10000_KRf, 1, 25, SOCF_RO },
    { XGXS0_SPEED10000_KX4f, 1, 26, SOCF_RO },
    { XGXS0_SPEED1000_KXf, 1, 27, SOCF_RO },
    { XGXS0_SPEED10500_DXGXSf, 1, 21, SOCF_RO },
    { XGXS0_SPEED10500_HI_DXGXSf, 1, 22, SOCF_RO },
    { XGXS0_SPEED10G_SFIf, 1, 29, SOCF_RO },
    { XGXS0_SPEED10G_SINGLEf, 1, 28, SOCF_RO },
    { XGXS0_SPEED12000f, 1, 10, SOCF_RO },
    { XGXS0_SPEED12500f, 1, 11, SOCF_RO },
    { XGXS0_SPEED12773_DXGXSf, 1, 23, SOCF_RO },
    { XGXS0_SPEED12773_HI_DXGXSf, 1, 24, SOCF_RO },
    { XGXS0_SPEED13000f, 1, 12, SOCF_RO },
    { XGXS0_SPEED15000f, 1, 13, SOCF_RO },
    { XGXS0_SPEED16000f, 1, 14, SOCF_RO },
    { XGXS0_SPEED20000f, 1, 15, SOCF_RO },
    { XGXS0_SPEED21000f, 1, 16, SOCF_RO },
    { XGXS0_SPEED2500f, 1, 3, SOCF_RO },
    { XGXS0_SPEED25455f, 1, 17, SOCF_RO },
    { XGXS0_SPEED31500f, 1, 18, SOCF_RO },
    { XGXS0_SPEED5000f, 1, 4, SOCF_RO },
    { XGXS0_SPEED5000_SINGLEf, 1, 5, SOCF_RO },
    { XGXS0_SPEED6000f, 1, 6, SOCF_RO },
    { XGXS0_SPEED6364_SINGLEf, 1, 7, SOCF_RO },
    { XGXS0_SPEED_10f, 1, 0, SOCF_RO },
    { XGXS0_SPEED_100f, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_XGXS1_STATUS0_REGr_fields[] = {
    { RX1_ACTf, 1, 7, SOCF_RO },
    { TX1_ACTf, 1, 8, SOCF_RO },
    { XGXS1_AUTONEG_COMPLETEf, 1, 0, SOCF_RO },
    { XGXS1_DUPLEX_STATUSf, 1, 1, SOCF_RO },
    { XGXS1_FIBER_RXACTf, 1, 2, SOCF_RO },
    { XGXS1_FIBER_TXACTf, 1, 3, SOCF_RO },
    { XGXS1_LINKf, 1, 9, SOCF_RO },
    { XGXS1_LINK10Gf, 1, 10, SOCF_RO },
    { XGXS1_LINK_STATUSf, 1, 4, SOCF_RO },
    { XGXS1_SGMIIf, 1, 5, SOCF_RO },
    { XGXS1_SPEED15750_HI_DXGXSf, 1, 15, SOCF_RO },
    { XGXS1_SPEED20G_DXGXSf, 1, 16, SOCF_RO },
    { XGXS1_SPEED20G_HI_DXGXSf, 1, 17, SOCF_RO },
    { XGXS1_SPEED40Gf, 1, 18, SOCF_RO },
    { XGXS1_SPEED40G_CR4f, 1, 14, SOCF_RO },
    { XGXS1_SPEED40G_KR4f, 1, 13, SOCF_RO },
    { XGXS1_SPEED_R2_12000f, 1, 11, SOCF_RO },
    { XGXS1_SPEED_X2_10000f, 1, 12, SOCF_RO },
    { XGXS1_TICKf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_XLPORT_XGXS1_STATUS0_REG_BCM56840_B0r_fields[] = {
    { RX1_ACTf, 1, 7, SOCF_RO },
    { TX1_ACTf, 1, 8, SOCF_RO },
    { XGXS1_AUTONEG_COMPLETEf, 1, 0, SOCF_RO },
    { XGXS1_DUPLEX_STATUSf, 1, 1, SOCF_RO },
    { XGXS1_FIBER_RXACTf, 1, 2, SOCF_RO },
    { XGXS1_FIBER_TXACTf, 1, 3, SOCF_RO },
    { XGXS1_LINKf, 1, 9, SOCF_RO },
    { XGXS1_LINK10Gf, 1, 10, SOCF_RO },
    { XGXS1_LINK_STATUSf, 1, 4, SOCF_RO },
    { XGXS1_RX_TICKf, 1, 19, SOCF_RO },
    { XGXS1_SGMIIf, 1, 5, SOCF_RO },
    { XGXS1_SPEED10G_CX1f, 1, 20, SOCF_RO },
    { XGXS1_SPEED10G_ERf, 1, 24, SOCF_RO },
    { XGXS1_SPEED10G_LRf, 1, 25, SOCF_RO },
    { XGXS1_SPEED10G_LRMf, 1, 27, SOCF_RO },
    { XGXS1_SPEED10G_SRf, 1, 26, SOCF_RO },
    { XGXS1_SPEED15750_HI_DXGXSf, 1, 15, SOCF_RO },
    { XGXS1_SPEED1G_CX1f, 1, 21, SOCF_RO },
    { XGXS1_SPEED20G_CR2f, 1, 29, SOCF_RO },
    { XGXS1_SPEED20G_DXGXSf, 1, 16, SOCF_RO },
    { XGXS1_SPEED20G_HI_DXGXSf, 1, 17, SOCF_RO },
    { XGXS1_SPEED20G_KR2f, 1, 28, SOCF_RO },
    { XGXS1_SPEED40Gf, 1, 18, SOCF_RO },
    { XGXS1_SPEED40G_CR4f, 1, 14, SOCF_RO },
    { XGXS1_SPEED40G_KR4f, 1, 13, SOCF_RO },
    { XGXS1_SPEED40G_LR4f, 1, 23, SOCF_RO },
    { XGXS1_SPEED40G_SR4f, 1, 22, SOCF_RO },
    { XGXS1_SPEED_R2_12000f, 1, 11, SOCF_RO },
    { XGXS1_SPEED_X2_10000f, 1, 12, SOCF_RO },
    { XGXS1_TICKf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_XGXS1_STATUS1_REGr_fields[] = {
    { XGXS1_SPEED1000f, 1, 2, SOCF_RO },
    { XGXS1_SPEED10000f, 1, 8, SOCF_RO },
    { XGXS1_SPEED10000_CX4f, 1, 9, SOCF_RO },
    { XGXS1_SPEED10000_DXGXSf, 1, 19, SOCF_RO },
    { XGXS1_SPEED10000_HI_DXGXSf, 1, 20, SOCF_RO },
    { XGXS1_SPEED10000_KRf, 1, 25, SOCF_RO },
    { XGXS1_SPEED10000_KX4f, 1, 26, SOCF_RO },
    { XGXS1_SPEED1000_KXf, 1, 27, SOCF_RO },
    { XGXS1_SPEED10500_DXGXSf, 1, 21, SOCF_RO },
    { XGXS1_SPEED10500_HI_DXGXSf, 1, 22, SOCF_RO },
    { XGXS1_SPEED10G_SFIf, 1, 29, SOCF_RO },
    { XGXS1_SPEED10G_SINGLEf, 1, 28, SOCF_RO },
    { XGXS1_SPEED12000f, 1, 10, SOCF_RO },
    { XGXS1_SPEED12500f, 1, 11, SOCF_RO },
    { XGXS1_SPEED12773_DXGXSf, 1, 23, SOCF_RO },
    { XGXS1_SPEED12773_HI_DXGXSf, 1, 24, SOCF_RO },
    { XGXS1_SPEED13000f, 1, 12, SOCF_RO },
    { XGXS1_SPEED15000f, 1, 13, SOCF_RO },
    { XGXS1_SPEED16000f, 1, 14, SOCF_RO },
    { XGXS1_SPEED20000f, 1, 15, SOCF_RO },
    { XGXS1_SPEED21000f, 1, 16, SOCF_RO },
    { XGXS1_SPEED2500f, 1, 3, SOCF_RO },
    { XGXS1_SPEED25455f, 1, 17, SOCF_RO },
    { XGXS1_SPEED31500f, 1, 18, SOCF_RO },
    { XGXS1_SPEED5000f, 1, 4, SOCF_RO },
    { XGXS1_SPEED5000_SINGLEf, 1, 5, SOCF_RO },
    { XGXS1_SPEED6000f, 1, 6, SOCF_RO },
    { XGXS1_SPEED6364_SINGLEf, 1, 7, SOCF_RO },
    { XGXS1_SPEED_10f, 1, 0, SOCF_RO },
    { XGXS1_SPEED_100f, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_XGXS2_STATUS0_REGr_fields[] = {
    { RX2_ACTf, 1, 7, SOCF_RO },
    { TX2_ACTf, 1, 8, SOCF_RO },
    { XGXS2_AUTONEG_COMPLETEf, 1, 0, SOCF_RO },
    { XGXS2_DUPLEX_STATUSf, 1, 1, SOCF_RO },
    { XGXS2_FIBER_RXACTf, 1, 2, SOCF_RO },
    { XGXS2_FIBER_TXACTf, 1, 3, SOCF_RO },
    { XGXS2_LINKf, 1, 9, SOCF_RO },
    { XGXS2_LINK10Gf, 1, 10, SOCF_RO },
    { XGXS2_LINK_STATUSf, 1, 4, SOCF_RO },
    { XGXS2_SGMIIf, 1, 5, SOCF_RO },
    { XGXS2_SPEED15750_HI_DXGXSf, 1, 15, SOCF_RO },
    { XGXS2_SPEED20G_DXGXSf, 1, 16, SOCF_RO },
    { XGXS2_SPEED20G_HI_DXGXSf, 1, 17, SOCF_RO },
    { XGXS2_SPEED40Gf, 1, 18, SOCF_RO },
    { XGXS2_SPEED40G_CR4f, 1, 14, SOCF_RO },
    { XGXS2_SPEED40G_KR4f, 1, 13, SOCF_RO },
    { XGXS2_SPEED_R2_12000f, 1, 11, SOCF_RO },
    { XGXS2_SPEED_X2_10000f, 1, 12, SOCF_RO },
    { XGXS2_TICKf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_XLPORT_XGXS2_STATUS0_REG_BCM56840_B0r_fields[] = {
    { RX2_ACTf, 1, 7, SOCF_RO },
    { TX2_ACTf, 1, 8, SOCF_RO },
    { XGXS2_AUTONEG_COMPLETEf, 1, 0, SOCF_RO },
    { XGXS2_DUPLEX_STATUSf, 1, 1, SOCF_RO },
    { XGXS2_FIBER_RXACTf, 1, 2, SOCF_RO },
    { XGXS2_FIBER_TXACTf, 1, 3, SOCF_RO },
    { XGXS2_LINKf, 1, 9, SOCF_RO },
    { XGXS2_LINK10Gf, 1, 10, SOCF_RO },
    { XGXS2_LINK_STATUSf, 1, 4, SOCF_RO },
    { XGXS2_RX_TICKf, 1, 19, SOCF_RO },
    { XGXS2_SGMIIf, 1, 5, SOCF_RO },
    { XGXS2_SPEED10G_CX1f, 1, 20, SOCF_RO },
    { XGXS2_SPEED10G_ERf, 1, 24, SOCF_RO },
    { XGXS2_SPEED10G_LRf, 1, 25, SOCF_RO },
    { XGXS2_SPEED10G_LRMf, 1, 27, SOCF_RO },
    { XGXS2_SPEED10G_SRf, 1, 26, SOCF_RO },
    { XGXS2_SPEED15750_HI_DXGXSf, 1, 15, SOCF_RO },
    { XGXS2_SPEED1G_CX1f, 1, 21, SOCF_RO },
    { XGXS2_SPEED20G_CR2f, 1, 29, SOCF_RO },
    { XGXS2_SPEED20G_DXGXSf, 1, 16, SOCF_RO },
    { XGXS2_SPEED20G_HI_DXGXSf, 1, 17, SOCF_RO },
    { XGXS2_SPEED20G_KR2f, 1, 28, SOCF_RO },
    { XGXS2_SPEED40Gf, 1, 18, SOCF_RO },
    { XGXS2_SPEED40G_CR4f, 1, 14, SOCF_RO },
    { XGXS2_SPEED40G_KR4f, 1, 13, SOCF_RO },
    { XGXS2_SPEED40G_LR4f, 1, 23, SOCF_RO },
    { XGXS2_SPEED40G_SR4f, 1, 22, SOCF_RO },
    { XGXS2_SPEED_R2_12000f, 1, 11, SOCF_RO },
    { XGXS2_SPEED_X2_10000f, 1, 12, SOCF_RO },
    { XGXS2_TICKf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_XGXS2_STATUS1_REGr_fields[] = {
    { XGXS2_SPEED1000f, 1, 2, SOCF_RO },
    { XGXS2_SPEED10000f, 1, 8, SOCF_RO },
    { XGXS2_SPEED10000_CX4f, 1, 9, SOCF_RO },
    { XGXS2_SPEED10000_DXGXSf, 1, 19, SOCF_RO },
    { XGXS2_SPEED10000_HI_DXGXSf, 1, 20, SOCF_RO },
    { XGXS2_SPEED10000_KRf, 1, 25, SOCF_RO },
    { XGXS2_SPEED10000_KX4f, 1, 26, SOCF_RO },
    { XGXS2_SPEED1000_KXf, 1, 27, SOCF_RO },
    { XGXS2_SPEED10500_DXGXSf, 1, 21, SOCF_RO },
    { XGXS2_SPEED10500_HI_DXGXSf, 1, 22, SOCF_RO },
    { XGXS2_SPEED10G_SFIf, 1, 29, SOCF_RO },
    { XGXS2_SPEED10G_SINGLEf, 1, 28, SOCF_RO },
    { XGXS2_SPEED12000f, 1, 10, SOCF_RO },
    { XGXS2_SPEED12500f, 1, 11, SOCF_RO },
    { XGXS2_SPEED12773_DXGXSf, 1, 23, SOCF_RO },
    { XGXS2_SPEED12773_HI_DXGXSf, 1, 24, SOCF_RO },
    { XGXS2_SPEED13000f, 1, 12, SOCF_RO },
    { XGXS2_SPEED15000f, 1, 13, SOCF_RO },
    { XGXS2_SPEED16000f, 1, 14, SOCF_RO },
    { XGXS2_SPEED20000f, 1, 15, SOCF_RO },
    { XGXS2_SPEED21000f, 1, 16, SOCF_RO },
    { XGXS2_SPEED2500f, 1, 3, SOCF_RO },
    { XGXS2_SPEED25455f, 1, 17, SOCF_RO },
    { XGXS2_SPEED31500f, 1, 18, SOCF_RO },
    { XGXS2_SPEED5000f, 1, 4, SOCF_RO },
    { XGXS2_SPEED5000_SINGLEf, 1, 5, SOCF_RO },
    { XGXS2_SPEED6000f, 1, 6, SOCF_RO },
    { XGXS2_SPEED6364_SINGLEf, 1, 7, SOCF_RO },
    { XGXS2_SPEED_10f, 1, 0, SOCF_RO },
    { XGXS2_SPEED_100f, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_XGXS3_STATUS0_REGr_fields[] = {
    { RX3_ACTf, 1, 7, SOCF_RO },
    { TX3_ACTf, 1, 8, SOCF_RO },
    { XGXS3_AUTONEG_COMPLETEf, 1, 0, SOCF_RO },
    { XGXS3_DUPLEX_STATUSf, 1, 1, SOCF_RO },
    { XGXS3_FIBER_RXACTf, 1, 2, SOCF_RO },
    { XGXS3_FIBER_TXACTf, 1, 3, SOCF_RO },
    { XGXS3_LINKf, 1, 9, SOCF_RO },
    { XGXS3_LINK10Gf, 1, 10, SOCF_RO },
    { XGXS3_LINK_STATUSf, 1, 4, SOCF_RO },
    { XGXS3_SGMIIf, 1, 5, SOCF_RO },
    { XGXS3_SPEED15750_HI_DXGXSf, 1, 15, SOCF_RO },
    { XGXS3_SPEED20G_DXGXSf, 1, 16, SOCF_RO },
    { XGXS3_SPEED20G_HI_DXGXSf, 1, 17, SOCF_RO },
    { XGXS3_SPEED40Gf, 1, 18, SOCF_RO },
    { XGXS3_SPEED40G_CR4f, 1, 14, SOCF_RO },
    { XGXS3_SPEED40G_KR4f, 1, 13, SOCF_RO },
    { XGXS3_SPEED_R2_12000f, 1, 11, SOCF_RO },
    { XGXS3_SPEED_X2_10000f, 1, 12, SOCF_RO },
    { XGXS3_TICKf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_XLPORT_XGXS3_STATUS0_REG_BCM56840_B0r_fields[] = {
    { RX3_ACTf, 1, 7, SOCF_RO },
    { TX3_ACTf, 1, 8, SOCF_RO },
    { XGXS3_AUTONEG_COMPLETEf, 1, 0, SOCF_RO },
    { XGXS3_DUPLEX_STATUSf, 1, 1, SOCF_RO },
    { XGXS3_FIBER_RXACTf, 1, 2, SOCF_RO },
    { XGXS3_FIBER_TXACTf, 1, 3, SOCF_RO },
    { XGXS3_LINKf, 1, 9, SOCF_RO },
    { XGXS3_LINK10Gf, 1, 10, SOCF_RO },
    { XGXS3_LINK_STATUSf, 1, 4, SOCF_RO },
    { XGXS3_RX_TICKf, 1, 19, SOCF_RO },
    { XGXS3_SGMIIf, 1, 5, SOCF_RO },
    { XGXS3_SPEED10G_CX1f, 1, 20, SOCF_RO },
    { XGXS3_SPEED10G_ERf, 1, 24, SOCF_RO },
    { XGXS3_SPEED10G_LRf, 1, 25, SOCF_RO },
    { XGXS3_SPEED10G_LRMf, 1, 27, SOCF_RO },
    { XGXS3_SPEED10G_SRf, 1, 26, SOCF_RO },
    { XGXS3_SPEED15750_HI_DXGXSf, 1, 15, SOCF_RO },
    { XGXS3_SPEED1G_CX1f, 1, 21, SOCF_RO },
    { XGXS3_SPEED20G_CR2f, 1, 29, SOCF_RO },
    { XGXS3_SPEED20G_DXGXSf, 1, 16, SOCF_RO },
    { XGXS3_SPEED20G_HI_DXGXSf, 1, 17, SOCF_RO },
    { XGXS3_SPEED20G_KR2f, 1, 28, SOCF_RO },
    { XGXS3_SPEED40Gf, 1, 18, SOCF_RO },
    { XGXS3_SPEED40G_CR4f, 1, 14, SOCF_RO },
    { XGXS3_SPEED40G_KR4f, 1, 13, SOCF_RO },
    { XGXS3_SPEED40G_LR4f, 1, 23, SOCF_RO },
    { XGXS3_SPEED40G_SR4f, 1, 22, SOCF_RO },
    { XGXS3_SPEED_R2_12000f, 1, 11, SOCF_RO },
    { XGXS3_SPEED_X2_10000f, 1, 12, SOCF_RO },
    { XGXS3_TICKf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_XGXS3_STATUS1_REGr_fields[] = {
    { XGXS3_SPEED1000f, 1, 2, SOCF_RO },
    { XGXS3_SPEED10000f, 1, 8, SOCF_RO },
    { XGXS3_SPEED10000_CX4f, 1, 9, SOCF_RO },
    { XGXS3_SPEED10000_DXGXSf, 1, 19, SOCF_RO },
    { XGXS3_SPEED10000_HI_DXGXSf, 1, 20, SOCF_RO },
    { XGXS3_SPEED10000_KRf, 1, 25, SOCF_RO },
    { XGXS3_SPEED10000_KX4f, 1, 26, SOCF_RO },
    { XGXS3_SPEED1000_KXf, 1, 27, SOCF_RO },
    { XGXS3_SPEED10500_DXGXSf, 1, 21, SOCF_RO },
    { XGXS3_SPEED10500_HI_DXGXSf, 1, 22, SOCF_RO },
    { XGXS3_SPEED10G_SFIf, 1, 29, SOCF_RO },
    { XGXS3_SPEED10G_SINGLEf, 1, 28, SOCF_RO },
    { XGXS3_SPEED12000f, 1, 10, SOCF_RO },
    { XGXS3_SPEED12500f, 1, 11, SOCF_RO },
    { XGXS3_SPEED12773_DXGXSf, 1, 23, SOCF_RO },
    { XGXS3_SPEED12773_HI_DXGXSf, 1, 24, SOCF_RO },
    { XGXS3_SPEED13000f, 1, 12, SOCF_RO },
    { XGXS3_SPEED15000f, 1, 13, SOCF_RO },
    { XGXS3_SPEED16000f, 1, 14, SOCF_RO },
    { XGXS3_SPEED20000f, 1, 15, SOCF_RO },
    { XGXS3_SPEED21000f, 1, 16, SOCF_RO },
    { XGXS3_SPEED2500f, 1, 3, SOCF_RO },
    { XGXS3_SPEED25455f, 1, 17, SOCF_RO },
    { XGXS3_SPEED31500f, 1, 18, SOCF_RO },
    { XGXS3_SPEED5000f, 1, 4, SOCF_RO },
    { XGXS3_SPEED5000_SINGLEf, 1, 5, SOCF_RO },
    { XGXS3_SPEED6000f, 1, 6, SOCF_RO },
    { XGXS3_SPEED6364_SINGLEf, 1, 7, SOCF_RO },
    { XGXS3_SPEED_10f, 1, 0, SOCF_RO },
    { XGXS3_SPEED_100f, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_XGXS_COUNTER_MODEr_fields[] = {
    { CNT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_XGXS_COUNTER_MODE_BCM53400_A0r_fields[] = {
    { CNT_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_XGXS_CTRL_REGr_fields[] = {
    { IDDQf, 1, 9, SOCF_RES },
    { LCREF_ENf, 1, 11, SOCF_RES },
    { PLLBYPf, 1, 10, SOCF_RES },
    { PWRDWNf, 1, 1, SOCF_RES },
    { PWRDWN_PLLf, 1, 0, SOCF_RES },
    { RSTB_HWf, 1, 12, SOCF_RES },
    { RSTB_MDIOREGSf, 1, 13, SOCF_RES },
    { RSTB_PLLf, 1, 14, SOCF_RES },
    { TXD10G_FIFO_RSTBf, 1, 19, SOCF_RES },
    { TXD1G_FIFO_RSTBf, 4, 15, SOCF_LE|SOCF_RES },
    { XLP_XGXS_RESERVED0f, 7, 2, SOCF_LE|SOCF_RES },
    { XLP_XGXS_RESERVED1f, 2, 20, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_XGXS_STATUS_GEN_REGr_fields[] = {
    { TXPLL_LOCKf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_XMAC_CONTROLr_fields[] = {
    { XMAC_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLP_EEE_COUNTER_MODEr_fields[] = {
    { MODE_BITf, 1, 0, 0 }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_XLP_TO_MMU_BKP_STATUSr_fields[] = {
    { IL1_PRI_BITMAPf, 16, 16, SOCF_LE|SOCF_W1TC },
    { PRI_BITMAPf, 16, 0, SOCF_LE|SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLP_TXFIFO_CELL_CNTr_fields[] = {
    { CELL_CNTf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLP_TXFIFO_CELL_REQ_CNTr_fields[] = {
    { REQ_CNTf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLP_TXFIFO_PKT_DROP_CTLr_fields[] = {
    { DROP_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_CLEAR_FIFO_STATUSr_fields[] = {
    { CLEAR_RX_MSG_OVERFLOWf, 1, 1, SOCF_RO },
    { CLEAR_RX_PKT_OVERFLOWf, 1, 0, SOCF_RO },
    { CLEAR_TX_HCFC_MSG_OVERFLOWf, 1, 4, SOCF_RO },
    { CLEAR_TX_LLFC_MSG_OVERFLOWf, 1, 5, SOCF_RO },
    { CLEAR_TX_PKT_OVERFLOWf, 1, 3, SOCF_RO },
    { CLEAR_TX_PKT_UNDERFLOWf, 1, 2, SOCF_RO },
    { CLEAR_TX_TS_FIFO_OVERFLOWf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_CLEAR_FIFO_STATUS_BCM88030_A0r_fields[] = {
    { CLEAR_RX_MSG_OVERFLOWf, 1, 1, SOCF_RO },
    { CLEAR_RX_PKT_OVERFLOWf, 1, 0, SOCF_RO },
    { CLEAR_TX_HCFC_MSG_OVERFLOWf, 1, 4, SOCF_RO },
    { CLEAR_TX_LLFC_MSG_OVERFLOWf, 1, 5, SOCF_RO },
    { CLEAR_TX_PKT_OVERFLOWf, 1, 3, SOCF_RO },
    { CLEAR_TX_PKT_UNDERFLOWf, 1, 2, SOCF_RO },
    { CLEAR_TX_TS_FIFO_OVERFLOWf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_CLEAR_RX_LSS_STATUSr_fields[] = {
    { CLEAR_LOCAL_FAULT_STATUSf, 1, 0, 0 },
    { CLEAR_REMOTE_FAULT_STATUSf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_CLEAR_RX_LSS_STATUS_BCM88030_A0r_fields[] = {
    { CLEAR_LINK_INTERRUPTION_STATUSf, 1, 2, 0 },
    { CLEAR_LOCAL_FAULT_STATUSf, 1, 0, 0 },
    { CLEAR_REMOTE_FAULT_STATUSf, 1, 1, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_CTRLr_fields[] = {
    { CORE_LOCAL_LPBKf, 1, 3, SOCF_SC },
    { CORE_REMOTE_LPBKf, 1, 5, SOCF_SC },
    { LINE_LOCAL_LPBKf, 1, 2, 0 },
    { LINE_REMOTE_LPBKf, 1, 4, 0 },
    { LOCAL_LPBK_LEAK_ENBf, 1, 8, 0 },
    { REMOTE_LPBK_LEAK_ENBf, 1, 9, 0 },
    { RS_SOFT_RESETf, 1, 10, 0 },
    { RX_ENf, 1, 1, 0 },
    { SOFT_RESETf, 1, 6, 0 },
    { TX_ENf, 1, 0, 0 },
    { XLGMII_ALIGN_ENBf, 1, 7, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_XMAC_CTRL_BCM56840_B0r_fields[] = {
    { CORE_LOCAL_LPBKf, 1, 3, SOCF_SC },
    { CORE_REMOTE_LPBKf, 1, 5, SOCF_SC },
    { LINE_LOCAL_LPBKf, 1, 2, 0 },
    { LINE_REMOTE_LPBKf, 1, 4, 0 },
    { LOCAL_LPBK_LEAK_ENBf, 1, 8, 0 },
    { REMOTE_LPBK_LEAK_ENBf, 1, 9, 0 },
    { RS_SOFT_RESETf, 1, 10, 0 },
    { RX_ENf, 1, 1, 0 },
    { SOFT_RESETf, 1, 6, 0 },
    { TX_ENf, 1, 0, 0 },
    { XGMII_IPG_CHECK_DISABLEf, 1, 11, 0 },
    { XLGMII_ALIGN_ENBf, 1, 7, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_EEE_CTRLr_fields[] = {
    { EEE_DISABLE_RX_PAUSE_ACTIVEf, 1, 3, SOCF_SC },
    { EEE_DISABLE_TX_PAUSE_XOFFf, 1, 1, SOCF_SC },
    { EEE_DISABLE_TX_PFC_XOFFf, 1, 2, SOCF_SC },
    { EEE_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_EEE_TIMERSr_fields[] = {
    { EEE_DELAY_ENTRY_TIMERf, 32, 0, SOCF_LE },
    { EEE_WAKE_TIMERf, 16, 32, SOCF_LE },
    { XMAC_EEE_TIMERS_HIf, 16, 32, SOCF_LE },
    { XMAC_EEE_TIMERS_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XMAC_EEE_TIMERS_BCM56440_A0r_fields[] = {
    { EEE_DELAY_ENTRY_TIMERf, 32, 0, SOCF_LE },
    { EEE_REF_COUNTf, 16, 48, SOCF_LE },
    { EEE_WAKE_TIMERf, 16, 32, SOCF_LE },
    { XMAC_EEE_TIMERS_HIf, 32, 32, SOCF_LE },
    { XMAC_EEE_TIMERS_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_EEE_TIMERS_BCM88030_A0r_fields[] = {
    { EEE_DELAY_ENTRY_TIMERf, 32, 0, SOCF_LE },
    { EEE_REF_COUNTf, 16, 48, SOCF_LE },
    { EEE_WAKE_TIMERf, 16, 32, SOCF_LE },
    { XMAC_EEE_TIMERS_HIf, 32, 32, SOCF_LE },
    { XMAC_EEE_TIMERS_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_FIFO_STATUSr_fields[] = {
    { RX_MSG_OVERFLOWf, 1, 1, SOCF_RO },
    { RX_PKT_OVERFLOWf, 1, 0, SOCF_RO },
    { TX_HCFC_MSG_OVERFLOWf, 1, 4, SOCF_RO },
    { TX_LLFC_MSG_OVERFLOWf, 1, 5, SOCF_RO },
    { TX_PKT_OVERFLOWf, 1, 3, SOCF_RO },
    { TX_PKT_UNDERFLOWf, 1, 2, SOCF_RO },
    { TX_TS_FIFO_OVERFLOWf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_FIFO_STATUS_BCM88030_A0r_fields[] = {
    { LINK_STATUSf, 1, 7, SOCF_RO },
    { RX_MSG_OVERFLOWf, 1, 1, SOCF_RO },
    { RX_PKT_OVERFLOWf, 1, 0, SOCF_RO },
    { TX_HCFC_MSG_OVERFLOWf, 1, 4, SOCF_RO },
    { TX_LLFC_MSG_OVERFLOWf, 1, 5, SOCF_RO },
    { TX_PKT_OVERFLOWf, 1, 3, SOCF_RO },
    { TX_PKT_UNDERFLOWf, 1, 2, SOCF_RO },
    { TX_TS_FIFO_OVERFLOWf, 1, 6, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XMAC_GMII_EEE_CTRLr_fields[] = {
    { GMII_LPI_PREDICT_MODE_ENf, 1, 16, 0 },
    { GMII_LPI_PREDICT_THRESHOLDf, 16, 0, SOCF_LE },
    { GMII_TXCLK_DISf, 1, 17, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_GMII_EEE_CTRL_BCM88030_A0r_fields[] = {
    { GMII_LPI_PREDICT_MODE_ENf, 1, 16, 0 },
    { GMII_LPI_PREDICT_THRESHOLDf, 16, 0, SOCF_LE },
    { GMII_TXCLK_DISf, 1, 17, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_HCFC_CTRLr_fields[] = {
    { HCFC_CRC_IGNOREf, 1, 2, 0 },
    { HCFC_IMGf, 8, 13, SOCF_LE },
    { HCFC_IN_IPG_ONLYf, 1, 4, 0 },
    { HCFC_SOMf, 8, 5, SOCF_LE },
    { NO_SOM_FOR_CRC_HCFCf, 1, 3, 0 },
    { RX_HCFC_ENf, 1, 1, 0 },
    { TX_HCFC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_LLFC_CTRLr_fields[] = {
    { LLFC_CRC_IGNOREf, 1, 4, 0 },
    { LLFC_CUT_THROUGH_MODEf, 1, 3, 0 },
    { LLFC_IMGf, 8, 6, SOCF_LE },
    { LLFC_IN_IPG_ONLYf, 1, 2, 0 },
    { NO_SOM_FOR_CRC_LLFCf, 1, 5, 0 },
    { RX_LLFC_ENf, 1, 1, 0 },
    { TX_LLFC_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XMAC_MACSEC_CTRLr_fields[] = {
    { MACSEC_PROG_TX_CRCf, 32, 3, SOCF_LE },
    { MACSEC_TX_CRC_CORRUPTION_MODEf, 1, 2, 0 },
    { MACSEC_TX_CRC_CORRUPT_ENf, 1, 1, 0 },
    { MACSEC_TX_LAUNCH_ENf, 1, 0, 0 },
    { XMAC_MACSEC_CTRL_HIf, 3, 32, SOCF_LE },
    { XMAC_MACSEC_CTRL_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_MACSEC_CTRL_BCM88030_A0r_fields[] = {
    { MACSEC_PROG_TX_CRCf, 32, 3, SOCF_LE },
    { MACSEC_TX_CRC_CORRUPTION_MODEf, 1, 2, 0 },
    { MACSEC_TX_CRC_CORRUPT_ENf, 1, 1, 0 },
    { MACSEC_TX_LAUNCH_ENf, 1, 0, 0 },
    { XMAC_MACSEC_CTRL_HIf, 3, 32, SOCF_LE },
    { XMAC_MACSEC_CTRL_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_MODEr_fields[] = {
    { HDR_MODEf, 3, 0, SOCF_LE },
    { NO_SOP_FOR_CRC_HGf, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XMAC_MODE_BCM56440_A0r_fields[] = {
    { HDR_MODEf, 3, 0, SOCF_LE },
    { NO_SOP_FOR_CRC_HGf, 1, 3, 0 },
    { SPEED_MODEf, 3, 4, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XMAC_OSTS_TIMESTAMP_ADJUSTr_fields[] = {
    { TS_ADJUSTf, 9, 0, SOCF_LE },
    { TS_ADJUST_DEMUX_DELAY_0f, 6, 9, SOCF_LE },
    { TS_ADJUST_DEMUX_DELAY_1f, 6, 15, SOCF_LE },
    { TS_ADJUST_DEMUX_DELAY_2f, 6, 21, SOCF_LE },
    { TS_ADJUST_DEMUX_DELAY_3f, 6, 27, SOCF_LE },
    { XMAC_OSTS_TIMESTAMP_ADJUST_HIf, 1, 32, 0 },
    { XMAC_OSTS_TIMESTAMP_ADJUST_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
soc_field_info_t soc_XMAC_OSTS_TIMESTAMP_ADJUST_BCM56640_A0r_fields[] = {
    { TS_ADJUSTf, 9, 0, SOCF_LE },
    { TS_ADJUST_DEMUX_DELAY_0f, 6, 9, SOCF_LE },
    { TS_ADJUST_DEMUX_DELAY_1f, 6, 15, SOCF_LE },
    { TS_ADJUST_DEMUX_DELAY_2f, 6, 21, SOCF_LE },
    { TS_ADJUST_DEMUX_DELAY_3f, 6, 27, SOCF_LE },
    { TS_USE_CS_OFFSETf, 1, 33, 0 },
    { XMAC_OSTS_TIMESTAMP_ADJUST_HIf, 2, 32, SOCF_LE },
    { XMAC_OSTS_TIMESTAMP_ADJUST_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_OSTS_TIMESTAMP_ADJUST_BCM88030_A0r_fields[] = {
    { TS_ADJUSTf, 9, 0, SOCF_LE },
    { TS_ADJUST_DEMUX_DELAY_0f, 6, 9, SOCF_LE },
    { TS_ADJUST_DEMUX_DELAY_1f, 6, 15, SOCF_LE },
    { TS_ADJUST_DEMUX_DELAY_2f, 6, 21, SOCF_LE },
    { TS_ADJUST_DEMUX_DELAY_3f, 6, 27, SOCF_LE },
    { XMAC_OSTS_TIMESTAMP_ADJUST_HIf, 1, 32, 0 },
    { XMAC_OSTS_TIMESTAMP_ADJUST_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_PAUSE_CTRLr_fields[] = {
    { PAUSE_REFRESH_ENf, 1, 16, 0 },
    { PAUSE_REFRESH_TIMERf, 16, 0, SOCF_LE },
    { RX_PASS_PAUSEf, 1, 19, 0 },
    { RX_PAUSE_ENf, 1, 18, 0 },
    { TX_PAUSE_ENf, 1, 17, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XMAC_PAUSE_CTRL_BCM56440_A0r_fields[] = {
    { PAUSE_GMII_ON_TX_LINE_SIDEf, 1, 20, 0 },
    { PAUSE_REFRESH_ENf, 1, 16, 0 },
    { PAUSE_REFRESH_TIMERf, 16, 0, SOCF_LE },
    { RX_PASS_PAUSEf, 1, 19, 0 },
    { RX_PAUSE_ENf, 1, 18, 0 },
    { TX_PAUSE_ENf, 1, 17, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_PAUSE_CTRL_BCM88030_A0r_fields[] = {
    { PAUSE_GMII_ON_TX_LINE_SIDEf, 1, 20, 0 },
    { PAUSE_REFRESH_ENf, 1, 16, 0 },
    { PAUSE_REFRESH_TIMERf, 16, 0, SOCF_LE },
    { PAUSE_XOFF_TIMERf, 16, 21, SOCF_LE },
    { RX_PASS_PAUSEf, 1, 19, 0 },
    { RX_PAUSE_ENf, 1, 18, 0 },
    { TX_PAUSE_ENf, 1, 17, 0 },
    { XMAC_PAUSE_CTRL_HIf, 5, 32, SOCF_LE },
    { XMAC_PAUSE_CTRL_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_PFC_CTRLr_fields[] = {
    { FORCE_PFC_XONf, 1, 33, 0 },
    { PFC_REFRESH_ENf, 1, 32, 0 },
    { PFC_REFRESH_TIMERf, 16, 0, SOCF_LE },
    { PFC_STATS_ENf, 1, 35, 0 },
    { PFC_XOFF_TIMERf, 16, 16, SOCF_LE },
    { RX_PASS_PFCf, 1, 34, 0 },
    { RX_PFC_ENf, 1, 36, 0 },
    { TX_PFC_ENf, 1, 37, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_PFC_DAr_fields[] = {
    { PFC_MACDAf, 48, 0, SOCF_LE },
    { PFC_MACDA_HIf, 16, 32, SOCF_LE },
    { PFC_MACDA_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_RX_CTRLr_fields[] = {
    { RUNT_THRESHOLDf, 7, 4, SOCF_LE },
    { RX_ANY_STARTf, 1, 1, 0 },
    { RX_PASS_CTRLf, 1, 0, 0 },
    { STRICT_PREAMBLEf, 1, 3, 0 },
    { STRIP_CRCf, 1, 2, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XMAC_RX_CTRL_BCM56440_A0r_fields[] = {
    { PROCESS_VARIABLE_PREAMBLEf, 1, 12, 0 },
    { RECEIVE_18_BYTE_PKTSf, 1, 11, 0 },
    { RUNT_THRESHOLDf, 7, 4, SOCF_LE },
    { RX_ANY_STARTf, 1, 1, 0 },
    { RX_PASS_CTRLf, 1, 0, 0 },
    { STRICT_PREAMBLEf, 1, 3, 0 },
    { STRIP_CRCf, 1, 2, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_RX_CTRL_BCM88030_A0r_fields[] = {
    { PROCESS_VARIABLE_PREAMBLEf, 1, 12, 0 },
    { RECEIVE_18_BYTE_PKTSf, 1, 11, 0 },
    { RUNT_THRESHOLDf, 7, 4, SOCF_LE },
    { RX_ANY_STARTf, 1, 1, 0 },
    { RX_PASS_CTRLf, 1, 0, 0 },
    { STRICT_PREAMBLEf, 1, 3, 0 },
    { STRIP_CRCf, 1, 2, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_RX_LLFC_MSG_FIELDSr_fields[] = {
    { RX_LLFC_FC_OBJ_LOGICALf, 4, 8, SOCF_LE },
    { RX_LLFC_FC_OBJ_PHYSICALf, 4, 20, SOCF_LE },
    { RX_LLFC_MSG_TYPE_LOGICALf, 8, 0, SOCF_LE },
    { RX_LLFC_MSG_TYPE_PHYSICALf, 8, 12, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_RX_LSS_CTRLr_fields[] = {
    { LOCAL_FAULT_DISABLEf, 1, 0, 0 },
    { REMOTE_FAULT_DISABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XMAC_RX_LSS_CTRL_BCM56440_A0r_fields[] = {
    { LOCAL_FAULT_DISABLEf, 1, 0, 0 },
    { REMOTE_FAULT_DISABLEf, 1, 1, 0 },
    { USE_EXTERNAL_FAULTS_FOR_TXf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_RX_LSS_CTRL_BCM88030_A0r_fields[] = {
    { DROP_TX_DATA_ON_LINK_INTERRUPTf, 1, 6, 0 },
    { DROP_TX_DATA_ON_LOCAL_FAULTf, 1, 4, 0 },
    { DROP_TX_DATA_ON_REMOTE_FAULTf, 1, 5, 0 },
    { LINK_INTERRUPTION_DISABLEf, 1, 3, 0 },
    { LOCAL_FAULT_DISABLEf, 1, 0, 0 },
    { REMOTE_FAULT_DISABLEf, 1, 1, 0 },
    { RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWNf, 1, 7, 0 },
    { USE_EXTERNAL_FAULTS_FOR_TXf, 1, 2, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_RX_LSS_STATUSr_fields[] = {
    { LOCAL_FAULT_STATUSf, 1, 0, SOCF_RO|SOCF_RES },
    { REMOTE_FAULT_STATUSf, 1, 1, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XMAC_RX_LSS_STATUS_BCM56440_A0r_fields[] = {
    { LOCAL_FAULT_STATUSf, 1, 0, SOCF_RO },
    { REMOTE_FAULT_STATUSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_RX_LSS_STATUS_BCM88030_A0r_fields[] = {
    { LINK_INTERRUPTION_STATUSf, 1, 2, SOCF_RO },
    { LOCAL_FAULT_STATUSf, 1, 0, SOCF_RO },
    { REMOTE_FAULT_STATUSf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_RX_MAC_SAr_fields[] = {
    { RX_SAf, 48, 0, SOCF_LE },
    { SA_HIf, 16, 32, SOCF_LE },
    { SA_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_RX_MAX_SIZEr_fields[] = {
    { RX_MAX_SIZEf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_RX_VLAN_TAGr_fields[] = {
    { INNER_VLAN_TAGf, 16, 0, SOCF_LE },
    { INNER_VLAN_TAG_ENABLEf, 1, 32, 0 },
    { OUTER_VLAN_TAGf, 16, 16, SOCF_LE },
    { OUTER_VLAN_TAG_ENABLEf, 1, 33, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_SPARE1r_fields[] = {
    { RSVDf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_TX_CTRLr_fields[] = {
    { AVERAGE_IPGf, 5, 12, SOCF_LE },
    { CRC_MODEf, 2, 0, SOCF_LE },
    { DISCARDf, 1, 2, 0 },
    { PAD_ENf, 1, 4, 0 },
    { PAD_THRESHOLDf, 7, 5, SOCF_LE },
    { THROT_DENOMf, 8, 23, SOCF_LE },
    { THROT_NUMf, 6, 17, SOCF_LE },
    { TX_ANY_STARTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XMAC_TX_CTRL_BCM56440_A0r_fields[] = {
    { AVERAGE_IPGf, 7, 12, SOCF_LE },
    { CRC_MODEf, 2, 0, SOCF_LE },
    { DISCARDf, 1, 2, 0 },
    { PAD_ENf, 1, 4, 0 },
    { PAD_THRESHOLDf, 7, 5, SOCF_LE },
    { THROT_DENOMf, 8, 25, SOCF_LE },
    { THROT_NUMf, 6, 19, SOCF_LE },
    { TX_64BYTE_BUFFER_ENf, 1, 37, 0 },
    { TX_ANY_STARTf, 1, 3, 0 },
    { TX_PREAMBLE_LENGTHf, 4, 33, SOCF_LE },
    { XMAC_TX_CTRL_HIf, 6, 32, SOCF_LE },
    { XMAC_TX_CTRL_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_TX_CTRL_BCM88030_A0r_fields[] = {
    { AVERAGE_IPGf, 7, 12, SOCF_LE },
    { CRC_MODEf, 2, 0, SOCF_LE },
    { DISCARDf, 1, 2, 0 },
    { PAD_ENf, 1, 4, 0 },
    { PAD_THRESHOLDf, 7, 5, SOCF_LE },
    { THROT_DENOMf, 8, 25, SOCF_LE },
    { THROT_NUMf, 6, 19, SOCF_LE },
    { TX_64BYTE_BUFFER_ENf, 1, 37, 0 },
    { TX_ANY_STARTf, 1, 3, 0 },
    { TX_PREAMBLE_LENGTHf, 4, 33, SOCF_LE },
    { XMAC_TX_CTRL_HIf, 6, 32, SOCF_LE },
    { XMAC_TX_CTRL_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_TX_FIFO_CREDITSr_fields[] = {
    { DUAL_PORT_TX_CREDITSf, 6, 6, SOCF_LE },
    { QUAD_PORT_TX_CREDITSf, 6, 0, SOCF_LE },
    { SINGLE_PORT_TX_CREDITSf, 6, 12, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_TX_FIFO_CREDITS_BCM88030_A0r_fields[] = {
    { DUAL_PORT_TX_CREDITSf, 6, 6, SOCF_LE },
    { QUAD_PORT_TX_CREDITSf, 6, 0, SOCF_LE },
    { SINGLE_PORT_TX_CREDITSf, 6, 12, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_TX_LLFC_MSG_FIELDSr_fields[] = {
    { LLFC_XOFF_TIMEf, 16, 12, SOCF_LE },
    { TX_LLFC_FC_OBJ_LOGICALf, 4, 8, SOCF_LE },
    { TX_LLFC_MSG_TYPE_LOGICALf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_TX_MAC_SAr_fields[] = {
    { CTRL_SAf, 48, 0, SOCF_LE },
    { SA_HIf, 16, 32, SOCF_LE },
    { SA_LOf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_TX_TIMESTAMP_FIFO_DATAr_fields[] = {
    { TIME_STAMPf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XMAC_TX_TIMESTAMP_FIFO_DATA_BCM56440_A0r_fields[] = {
    { SEQUENCE_IDf, 16, 32, SOCF_LE|SOCF_RO },
    { TIME_STAMPf, 32, 0, SOCF_LE|SOCF_RO },
    { TS_ENTRY_VALIDf, 1, 48, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMAC_TX_TIMESTAMP_FIFO_STATUSr_fields[] = {
    { ENTRY_COUNTf, 3, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMAC_VERSION_IDr_fields[] = {
    { XMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_XMAC_VERSION_ID_BCM56340_A0r_fields[] = {
    { XMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XMAC_VERSION_ID_BCM56450_A0r_fields[] = {
    { XMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_XMAC_VERSION_ID_BCM56640_A0r_fields[] = {
    { XMAC_VERSIONf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_XMODIDr_fields[] = {
    { MODID0f, 8, 0, SOCF_LE },
    { MODID1f, 8, 8, SOCF_LE },
    { MODID2f, 8, 16, SOCF_LE },
    { MODID3f, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XMODID_BCM56450_A0r_fields[] = {
    { MODID0f, 8, 0, SOCF_LE },
    { MODID1f, 8, 8, SOCF_LE },
    { MODID2f, 8, 16, SOCF_LE },
    { MODID3f, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMODID_BCM56840_A0r_fields[] = {
    { MODID0f, 8, 0, SOCF_LE },
    { MODID1f, 8, 8, SOCF_LE },
    { MODID2f, 8, 16, SOCF_LE },
    { MODID3f, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_XMODID_DUAL_ENr_fields[] = {
    { DUAL_MODID_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_XMODID_ENr_fields[] = {
    { DUAL_MODID_ENf, 1, 4, 0 },
    { MODID_EN0f, 1, 0, 0 },
    { MODID_EN1f, 1, 1, 0 },
    { MODID_EN2f, 1, 2, 0 },
    { MODID_EN3f, 1, 3, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XMODID_EN_BCM56440_A0r_fields[] = {
    { MODID_EN0f, 1, 0, 0 },
    { MODID_EN1f, 1, 1, 0 },
    { MODID_EN2f, 1, 2, 0 },
    { MODID_EN3f, 1, 3, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XMODID_EN_BCM56450_A0r_fields[] = {
    { MODID_EN0f, 1, 0, 0 },
    { MODID_EN1f, 1, 1, 0 },
    { MODID_EN2f, 1, 2, 0 },
    { MODID_EN3f, 1, 3, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XMODID_EN_BCM56840_A0r_fields[] = {
    { MODID_EN0f, 1, 0, 0 },
    { MODID_EN1f, 1, 1, 0 },
    { MODID_EN2f, 1, 2, 0 },
    { MODID_EN3f, 1, 3, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPAUSE_D0r_fields[] = {
    { DATA_BYTES_0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPAUSE_D1r_fields[] = {
    { DATA_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPAUSE_D2r_fields[] = {
    { DATA_BYTES_8_11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPAUSE_D3r_fields[] = {
    { DATA_BYTES_12_15f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XPAUSE_D0_BCM88030_A0r_fields[] = {
    { DATA_BYTES_0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XPAUSE_D1_BCM88030_A0r_fields[] = {
    { DATA_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XPAUSE_D2_BCM88030_A0r_fields[] = {
    { DATA_BYTES_8_11f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XPAUSE_D3_BCM88030_A0r_fields[] = {
    { DATA_BYTES_12_15f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPAUSE_MH0r_fields[] = {
    { MH_BYTES_0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPAUSE_MH1r_fields[] = {
    { MH_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XPAUSE_MH0_BCM88030_A0r_fields[] = {
    { MH_BYTES_0_3f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XPAUSE_MH1_BCM88030_A0r_fields[] = {
    { MH_BYTES_4_7f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPAUSE_RX_DA_LSr_fields[] = {
    { DAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XPAUSE_RX_DA_LS_BCM88030_A0r_fields[] = {
    { DAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPAUSE_RX_DA_MSr_fields[] = {
    { DAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XPAUSE_RX_DA_MS_BCM88030_A0r_fields[] = {
    { DAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPAUSE_RX_LENGTH_TYPEr_fields[] = {
    { LENGTH_TYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XPAUSE_RX_LENGTH_TYPE_BCM88030_A0r_fields[] = {
    { LENGTH_TYPEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPAUSE_RX_OPCODEr_fields[] = {
    { OPCODEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XPAUSE_RX_OPCODE_BCM88030_A0r_fields[] = {
    { OPCODEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPAUSE_TX_PKT_XOFF_VALr_fields[] = {
    { XOFF_VALf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XPAUSE_TX_PKT_XOFF_VAL_BCM88030_A0r_fields[] = {
    { XOFF_VALf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPAUSE_WATCHDOG_INIT_VALr_fields[] = {
    { INIT_VALf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XPAUSE_WATCHDOG_INIT_VAL_BCM88030_A0r_fields[] = {
    { INIT_VALf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPAUSE_WATCHDOG_THRESHr_fields[] = {
    { THRESHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_88030_A0) || \
    defined(BCM_88030_A1) || defined(BCM_88030_B0)
soc_field_info_t soc_XPAUSE_WATCHDOG_THRESH_BCM88030_A0r_fields[] = {
    { THRESHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56504_A0)
soc_field_info_t soc_XPORT_CONFIGr_fields[] = {
    { BIGMAC_RESETf, 1, 12, SOCF_RES },
    { E2E_HOL_ENf, 1, 3, 0 },
    { E2E_IBP_ENf, 1, 4, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 11, 0 },
    { MY_MODIDf, 6, 5, SOCF_LE },
    { XPAUSE_ENf, 1, 2, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_XPORT_CONFIG_BCM56142_A0r_fields[] = {
    { BIGMAC_RESETf, 1, 13, 0 },
    { E2E_IBP_ENf, 1, 4, 0 },
    { HIGIG2_MODEf, 1, 15, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 12, 0 },
    { MY_MODIDf, 7, 5, SOCF_LE },
    { WAIT_FOR_5_EP_CELLSf, 1, 20, 0 },
    { XAUI1_LANE_MODEf, 1, 19, 0 },
    { XAUI_1000BASEX_MODEf, 1, 18, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { XPAUSE_RX_ENf, 1, 16, 0 },
    { XPAUSE_TX_ENf, 1, 17, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XPORT_CONFIG_BCM56334_A0r_fields[] = {
    { BIGMAC_RESETf, 1, 13, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { E2E_IBP_ENf, 1, 4, 0 },
    { HIGIG2_MODEf, 1, 15, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 12, 0 },
    { LLFC_ENf, 1, 14, 0 },
    { MY_MODIDf, 7, 5, SOCF_LE },
    { PPP_ENABLEf, 1, 21, 0 },
    { WAIT_FOR_5_EP_CELLSf, 1, 20, 0 },
    { XAUI1_LANE_MODEf, 1, 19, 0 },
    { XAUI_1000BASEX_MODEf, 1, 18, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { XPAUSE_RX_ENf, 1, 16, 0 },
    { XPAUSE_TX_ENf, 1, 17, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XPORT_CONFIG_BCM56440_A0r_fields[] = {
    { DRAIN_CONDITION_ENABLEf, 1, 19, 0 },
    { HIGIG2_MODEf, 1, 15, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 12, 0 },
    { LLFC_ENf, 1, 14, 0 },
    { MH_INBANDf, 1, 13, 0 },
    { MY_MODIDf, 8, 20, SOCF_LE },
    { PFC_ENABLEf, 1, 18, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { XPAUSE_RX_ENf, 1, 16, 0 },
    { XPAUSE_TX_ENf, 1, 17, 0 },
    { XP_RES_0f, 1, 0, SOCF_RES },
    { XP_RES_4_3f, 9, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_CONFIG_BCM56450_A0r_fields[] = {
    { CREDIT_RESETf, 1, 28, SOCF_SC },
    { DRAIN_CONDITION_ENABLEf, 1, 19, 0 },
    { HIGIG2_MODEf, 1, 15, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 12, 0 },
    { LLFC_ENf, 1, 14, 0 },
    { MH_INBANDf, 1, 13, 0 },
    { MY_MODIDf, 8, 20, SOCF_LE },
    { PFC_ENABLEf, 1, 18, 0 },
    { RESERVED_14f, 1, 11, SOCF_RES },
    { SIRIUS_PARSER_DISABLEf, 1, 29, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { XPAUSE_RX_ENf, 1, 16, 0 },
    { XPAUSE_TX_ENf, 1, 17, 0 },
    { XP_RES_0f, 1, 0, SOCF_RES },
    { XP_RES_4_3f, 8, 3, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_XPORT_CONFIG_BCM56504_B0r_fields[] = {
    { BIGMAC_RESETf, 1, 12, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { E2E_IBP_ENf, 1, 4, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 11, 0 },
    { MY_MODIDf, 6, 5, SOCF_LE },
    { XPAUSE_ENf, 1, 2, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_XPORT_CONFIG_BCM56624_A0r_fields[] = {
    { BIGMAC_RESETf, 1, 13, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { E2E_IBP_ENf, 1, 4, 0 },
    { HIGIG2_MODEf, 1, 15, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 12, 0 },
    { LLFC_ENf, 1, 14, 0 },
    { MY_MODIDf, 7, 5, SOCF_LE },
    { WAIT_FOR_5_EP_CELLSf, 1, 20, 0 },
    { XAUI1_LANE_MODEf, 1, 19, 0 },
    { XAUI_1000BASEX_MODEf, 1, 18, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { XPAUSE_RX_ENf, 1, 16, 0 },
    { XPAUSE_TX_ENf, 1, 17, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56685_A0)
soc_field_info_t soc_XPORT_CONFIG_BCM56634_A0r_fields[] = {
    { BIGMAC_RESETf, 1, 13, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { E2E_IBP_ENf, 1, 4, 0 },
    { HIGIG2_MODEf, 1, 15, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 12, 0 },
    { LLFC_ENf, 1, 14, 0 },
    { MY_MODIDf, 7, 5, SOCF_LE },
    { PPP_ENABLEf, 1, 21, SOCF_RES },
    { WAIT_FOR_5_EP_CELLSf, 1, 20, 0 },
    { XAUI1_LANE_MODEf, 1, 19, 0 },
    { XAUI_1000BASEX_MODEf, 1, 18, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { XPAUSE_RX_ENf, 1, 16, 0 },
    { XPAUSE_TX_ENf, 1, 17, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_B0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
soc_field_info_t soc_XPORT_CONFIG_BCM56634_B0r_fields[] = {
    { BIGMAC_RESETf, 1, 13, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { E2E_IBP_ENf, 1, 4, 0 },
    { HIGIG2_MODEf, 1, 15, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 12, 0 },
    { LLFC_ENf, 1, 14, 0 },
    { MY_MODIDf, 7, 5, SOCF_LE },
    { PPP_ENABLEf, 1, 21, SOCF_RES },
    { UNIMAC_HD_ECO_ENABLEf, 1, 19, 0 },
    { WAIT_FOR_5_EP_CELLSf, 1, 20, 0 },
    { XAUI1_LANE_MODEf, 1, 19, 0 },
    { XAUI_1000BASEX_MODEf, 1, 18, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { XPAUSE_RX_ENf, 1, 16, 0 },
    { XPAUSE_TX_ENf, 1, 17, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_XPORT_CONFIG_BCM56800_A0r_fields[] = {
    { BIGMAC_RESETf, 1, 13, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { E2E_IBP_ENf, 1, 4, 0 },
    { HIGIG2_MODEf, 1, 15, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 12, 0 },
    { LLFC_ENf, 1, 14, 0 },
    { MY_MODIDf, 7, 5, SOCF_LE },
    { XPAUSE_ENf, 1, 2, 0 },
    { XPAUSE_RX_ENf, 1, 16, 0 },
    { XPAUSE_TX_ENf, 1, 17, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XPORT_CONFIG_BCM56820_A0r_fields[] = {
    { BIGMAC_RESETf, 1, 14, 0 },
    { E2E_HOL_ENf, 1, 3, 0 },
    { E2E_IBP_ENf, 1, 4, 0 },
    { HIGIG2_MODEf, 1, 16, 0 },
    { HIGIG_MODEf, 1, 1, 0 },
    { HONOR_PAUSE_FOR_E2Ef, 1, 13, 0 },
    { LLFC_ENf, 1, 15, 0 },
    { MY_MODIDf, 8, 5, SOCF_LE },
    { WAIT_FOR_5_EP_CELLSf, 1, 21, 0 },
    { XAUI1_LANE_MODEf, 1, 20, 0 },
    { XAUI_1000BASEX_MODEf, 1, 19, 0 },
    { XPAUSE_ENf, 1, 2, 0 },
    { XPAUSE_RX_ENf, 1, 17, 0 },
    { XPAUSE_TX_ENf, 1, 18, 0 },
    { XPORT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XPORT_ECC_CONTROLr_fields[] = {
    { MIB_RSC_MEM_ENf, 1, 2, 0 },
    { MIB_TSC_MEM_ENf, 1, 1, 0 },
    { RXFIFO_MEM_ENf, 1, 3, 0 },
    { TXFIFO_MEM_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_ECC_CONTROL_BCM56450_A0r_fields[] = {
    { MIB_RSC_MEM_ENf, 1, 2, 0 },
    { MIB_TSC_MEM_ENf, 1, 1, 0 },
    { RXFIFO_MEM_ENf, 1, 3, 0 },
    { TXFIFO_MEM_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XPORT_FORCE_DOUBLE_BIT_ERRORr_fields[] = {
    { MIB_RSC_MEM0f, 1, 5, SOCF_RES },
    { MIB_RSC_MEM1f, 1, 6, SOCF_RES },
    { MIB_RSC_MEM2f, 1, 7, SOCF_RES },
    { MIB_RSC_MEM3f, 1, 8, SOCF_RES },
    { MIB_RSC_MEM4f, 1, 9, SOCF_RES },
    { MIB_TSC_MEM0f, 1, 1, SOCF_RES },
    { MIB_TSC_MEM1f, 1, 2, SOCF_RES },
    { MIB_TSC_MEM2f, 1, 3, SOCF_RES },
    { MIB_TSC_MEM3f, 1, 4, SOCF_RES },
    { RXFIFO_MEM0f, 1, 10, SOCF_RES },
    { RXFIFO_MEM1f, 1, 11, SOCF_RES },
    { RXFIFO_MEM2f, 1, 12, SOCF_RES },
    { RXFIFO_MEM3f, 1, 13, SOCF_RES },
    { RXFIFO_MEM4f, 1, 14, SOCF_RES },
    { TXFIFO_MEMf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_FORCE_DOUBLE_BIT_ERROR_BCM56450_A0r_fields[] = {
    { MIB_RSC_MEM0f, 1, 5, SOCF_RES },
    { MIB_RSC_MEM1f, 1, 6, SOCF_RES },
    { MIB_RSC_MEM2f, 1, 7, SOCF_RES },
    { MIB_RSC_MEM3f, 1, 8, SOCF_RES },
    { MIB_RSC_MEM4f, 1, 9, SOCF_RES },
    { MIB_TSC_MEM0f, 1, 1, SOCF_RES },
    { MIB_TSC_MEM1f, 1, 2, SOCF_RES },
    { MIB_TSC_MEM2f, 1, 3, SOCF_RES },
    { MIB_TSC_MEM3f, 1, 4, SOCF_RES },
    { RXFIFO_MEM0f, 1, 10, SOCF_RES },
    { RXFIFO_MEM1f, 1, 11, SOCF_RES },
    { RXFIFO_MEM2f, 1, 12, SOCF_RES },
    { RXFIFO_MEM3f, 1, 13, SOCF_RES },
    { RXFIFO_MEM4f, 1, 14, SOCF_RES },
    { TXFIFO_MEMf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XPORT_INTR_ENABLEr_fields[] = {
    { MIB_RSC_MEM0_ERRf, 1, 5, SOCF_RO },
    { MIB_RSC_MEM1_ERRf, 1, 6, SOCF_RO },
    { MIB_RSC_MEM2_ERRf, 1, 7, SOCF_RO },
    { MIB_RSC_MEM3_ERRf, 1, 8, SOCF_RO },
    { MIB_RSC_MEM4_ERRf, 1, 9, SOCF_RO },
    { MIB_TSC_MEM0_ERRf, 1, 1, SOCF_RO },
    { MIB_TSC_MEM1_ERRf, 1, 2, SOCF_RO },
    { MIB_TSC_MEM2_ERRf, 1, 3, SOCF_RO },
    { MIB_TSC_MEM3_ERRf, 1, 4, SOCF_RO },
    { RXFIFO_MEM0_ERRf, 1, 10, SOCF_RO },
    { RXFIFO_MEM1_ERRf, 1, 11, SOCF_RO },
    { RXFIFO_MEM2_ERRf, 1, 12, SOCF_RO },
    { RXFIFO_MEM3_ERRf, 1, 13, SOCF_RO },
    { RXFIFO_MEM4_ERRf, 1, 14, SOCF_RO },
    { TXFIFO_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_INTR_ENABLE_BCM56450_A0r_fields[] = {
    { MIB_RSC_MEM0_ERRf, 1, 5, SOCF_RO },
    { MIB_RSC_MEM1_ERRf, 1, 6, SOCF_RO },
    { MIB_RSC_MEM2_ERRf, 1, 7, SOCF_RO },
    { MIB_RSC_MEM3_ERRf, 1, 8, SOCF_RO },
    { MIB_RSC_MEM4_ERRf, 1, 9, SOCF_RO },
    { MIB_TSC_MEM0_ERRf, 1, 1, SOCF_RO },
    { MIB_TSC_MEM1_ERRf, 1, 2, SOCF_RO },
    { MIB_TSC_MEM2_ERRf, 1, 3, SOCF_RO },
    { MIB_TSC_MEM3_ERRf, 1, 4, SOCF_RO },
    { RXFIFO_MEM0_ERRf, 1, 10, SOCF_RO },
    { RXFIFO_MEM1_ERRf, 1, 11, SOCF_RO },
    { RXFIFO_MEM2_ERRf, 1, 12, SOCF_RO },
    { RXFIFO_MEM3_ERRf, 1, 13, SOCF_RO },
    { RXFIFO_MEM4_ERRf, 1, 14, SOCF_RO },
    { TXFIFO_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XPORT_INTR_STATUSr_fields[] = {
    { MIB_RSC_MEM0_ERRf, 1, 5, SOCF_RO },
    { MIB_RSC_MEM1_ERRf, 1, 6, SOCF_RO },
    { MIB_RSC_MEM2_ERRf, 1, 7, SOCF_RO },
    { MIB_RSC_MEM3_ERRf, 1, 8, SOCF_RO },
    { MIB_RSC_MEM4_ERRf, 1, 9, SOCF_RO },
    { MIB_TSC_MEM0_ERRf, 1, 1, SOCF_RO },
    { MIB_TSC_MEM1_ERRf, 1, 2, SOCF_RO },
    { MIB_TSC_MEM2_ERRf, 1, 3, SOCF_RO },
    { MIB_TSC_MEM3_ERRf, 1, 4, SOCF_RO },
    { RXFIFO_MEM0_ERRf, 1, 10, SOCF_RO },
    { RXFIFO_MEM1_ERRf, 1, 11, SOCF_RO },
    { RXFIFO_MEM2_ERRf, 1, 12, SOCF_RO },
    { RXFIFO_MEM3_ERRf, 1, 13, SOCF_RO },
    { RXFIFO_MEM4_ERRf, 1, 14, SOCF_RO },
    { TXFIFO_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_INTR_STATUS_BCM56450_A0r_fields[] = {
    { MIB_RSC_MEM0_ERRf, 1, 5, SOCF_RO },
    { MIB_RSC_MEM1_ERRf, 1, 6, SOCF_RO },
    { MIB_RSC_MEM2_ERRf, 1, 7, SOCF_RO },
    { MIB_RSC_MEM3_ERRf, 1, 8, SOCF_RO },
    { MIB_RSC_MEM4_ERRf, 1, 9, SOCF_RO },
    { MIB_TSC_MEM0_ERRf, 1, 1, SOCF_RO },
    { MIB_TSC_MEM1_ERRf, 1, 2, SOCF_RO },
    { MIB_TSC_MEM2_ERRf, 1, 3, SOCF_RO },
    { MIB_TSC_MEM3_ERRf, 1, 4, SOCF_RO },
    { RXFIFO_MEM0_ERRf, 1, 10, SOCF_RO },
    { RXFIFO_MEM1_ERRf, 1, 11, SOCF_RO },
    { RXFIFO_MEM2_ERRf, 1, 12, SOCF_RO },
    { RXFIFO_MEM3_ERRf, 1, 13, SOCF_RO },
    { RXFIFO_MEM4_ERRf, 1, 14, SOCF_RO },
    { TXFIFO_MEM_ERRf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XPORT_MEMORY_CONTROLr_fields[] = {
    { CONTROL_PKT_MIB_COUNTER_MEM0_TMf, 2, 16, SOCF_LE },
    { CONTROL_PKT_MIB_COUNTER_MEM1_TMf, 2, 18, SOCF_LE },
    { RX_FIFO_MEM0_TMf, 2, 4, SOCF_LE },
    { RX_FIFO_MEM1_TMf, 2, 6, SOCF_LE },
    { RX_MIB_COUNTER_MEM0_TMf, 2, 12, SOCF_LE },
    { RX_MIB_COUNTER_MEM1_TMf, 2, 14, SOCF_LE },
    { TX_FIFO_MEM0_TMf, 2, 0, SOCF_LE },
    { TX_FIFO_MEM1_TMf, 2, 2, SOCF_LE },
    { TX_MIB_COUNTER_MEM0_TMf, 2, 8, SOCF_LE },
    { TX_MIB_COUNTER_MEM1_TMf, 2, 10, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_MEMORY_CONTROL0r_fields[] = {
    { TXFIFO_MEM0_TMf, 8, 0, SOCF_LE|SOCF_RES },
    { TXFIFO_MEM1_TMf, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_MEMORY_CONTROL1r_fields[] = {
    { MIB_RSC_MEM0_TMf, 8, 0, SOCF_LE },
    { MIB_RSC_MEM1_TMf, 8, 8, SOCF_LE },
    { MIB_RSC_MEM2_TMf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_MEMORY_CONTROL2r_fields[] = {
    { MIB_TSC_MEM0_TMf, 8, 0, SOCF_LE },
    { MIB_TSC_MEM1_TMf, 8, 8, SOCF_LE },
    { MIB_TSC_MEM2_TMf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XPORT_MIB_RESETr_fields[] = {
    { CLR_CNTf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_MIB_RESET_BCM56450_A0r_fields[] = {
    { CLR_CNTf, 4, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_XPORT_MODE_REGr_fields[] = {
    { XPORT_MODE_BITSf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XPORT_MODE_REG_BCM56440_A0r_fields[] = {
    { CORE_PORT_MODEf, 2, 0, SOCF_LE },
    { E2E_HOL_ENf, 1, 5, 0 },
    { E2E_IBP_ENf, 1, 6, 0 },
    { PHY_PORT_MODEf, 2, 2, SOCF_LE },
    { PORT_GMII_MII_ENABLEf, 1, 4, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_MODE_REG_BCM56450_A0r_fields[] = {
    { BYPASS_DOWNSIZERf, 1, 8, 0 },
    { CORE_PORT_MODEf, 2, 0, SOCF_LE },
    { E2E_HOL_ENf, 1, 5, 0 },
    { E2E_IBP_ENf, 1, 6, 0 },
    { E2E_LOW_LATENCY_ENf, 1, 10, 0 },
    { PHY_PORT_MODEf, 2, 2, SOCF_LE },
    { PORT_GMII_MII_ENABLEf, 1, 4, 0 },
    { SW_RESET_DOWNSIZERf, 1, 9, 0 },
    { WC_10G_21G_SELf, 1, 7, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XPORT_MODE_REG_BCM56634_A0r_fields[] = {
    { MODE_RBf, 1, 2, 0 },
    { RUNT_51B_MODEf, 1, 3, 0 },
    { XPORT_MODE_BITSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_XPORT_MODE_REG_BCM56820_A0r_fields[] = {
    { XPORT_MODE_BITSf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XPORT_RXFIFO_MEM0_ECC_STATUSr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 1, 0 },
    { ECC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_RXFIFO_MEM0_ECC_STATUS_BCM56450_A0r_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 1, 0 },
    { ECC_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XPORT_RX_FIFO_MEM_ECC_STATUSr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 6, 0 },
    { ECC_ERRf, 1, 0, 0 },
    { ENTRY_IDXf, 4, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_XPORT_TO_MMU_BKPr_fields[] = {
    { PRI0_BKPf, 1, 0, SOCF_RO },
    { PRI14_BKPf, 1, 8, SOCF_RO },
    { PRI15_BKPf, 1, 9, SOCF_RO },
    { PRI1_BKPf, 1, 1, SOCF_RO },
    { PRI2_BKPf, 1, 2, SOCF_RO },
    { PRI3_BKPf, 1, 3, SOCF_RO },
    { PRI4_BKPf, 1, 4, SOCF_RO },
    { PRI5_BKPf, 1, 5, SOCF_RO },
    { PRI6_BKPf, 1, 6, SOCF_RO },
    { PRI7_BKPf, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XPORT_TO_MMU_BKP_BCM56440_A0r_fields[] = {
    { PRI15_0_BKPf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
soc_field_info_t soc_XPORT_TO_MMU_BKP_BCM56640_A0r_fields[] = {
    { PRI15_0_BKPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XPORT_TO_MMU_BKP_BCM56820_A0r_fields[] = {
    { PRI0_BKPf, 1, 0, 0 },
    { PRI10_BKPf, 1, 10, 0 },
    { PRI11_BKPf, 1, 11, 0 },
    { PRI12_BKPf, 1, 12, 0 },
    { PRI13_BKPf, 1, 13, 0 },
    { PRI14_BKPf, 1, 14, 0 },
    { PRI15_BKPf, 1, 15, 0 },
    { PRI1_BKPf, 1, 1, 0 },
    { PRI2_BKPf, 1, 2, 0 },
    { PRI3_BKPf, 1, 3, 0 },
    { PRI4_BKPf, 1, 4, 0 },
    { PRI5_BKPf, 1, 5, 0 },
    { PRI6_BKPf, 1, 6, 0 },
    { PRI7_BKPf, 1, 7, 0 },
    { PRI8_BKPf, 1, 8, 0 },
    { PRI9_BKPf, 1, 9, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_XPORT_TO_MMU_BKP_BCM56840_A0r_fields[] = {
    { PRI15_0_BKPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_XPORT_TO_MMU_BKP_BCM56850_A0r_fields[] = {
    { PRI15_0_BKPf, 16, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_XPORT_TO_MMU_BKP_HGr_fields[] = {
    { PRI15_0_BKPf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_WC_UCMEM_CTRLr_fields[] = {
    { ACCESS_MODEf, 1, 0, 0 },
    { CLK_DIV_RATIOf, 2, 8, SOCF_LE },
    { RD_MARGINf, 2, 10, SOCF_LE },
    { UCMEM_CTRL_RESERVEDf, 7, 1, SOCF_LE|SOCF_RES },
    { WR_DATA_MARGINf, 2, 14, SOCF_LE },
    { WR_HOLD_MARGINf, 2, 16, SOCF_LE },
    { WR_SETUP_MARGINf, 2, 12, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_XGXS0_STATUS0_REGr_fields[] = {
    { RESERVED_6f, 8, 23, SOCF_LE|SOCF_RES },
    { XGXS0_AUTONEG_COMPLETEf, 1, 1, SOCF_RO },
    { XGXS0_DUPLEX_STATUSf, 1, 2, SOCF_RO },
    { XGXS0_FIBER_RXACTf, 1, 4, SOCF_RO },
    { XGXS0_FIBER_TXACTf, 1, 5, SOCF_RO },
    { XGXS0_LINK_STATUSf, 1, 0, SOCF_RO },
    { XGXS0_RXD1G_FIFO_ERRf, 1, 6, SOCF_RO },
    { XGXS0_SGMIIf, 1, 3, SOCF_RO },
    { XGXS0_SPEED1000f, 1, 10, SOCF_RO },
    { XGXS0_SPEED10000f, 1, 15, SOCF_RO },
    { XGXS0_SPEED10000_CX4f, 1, 14, SOCF_RO },
    { XGXS0_SPEED12000f, 1, 16, SOCF_RO },
    { XGXS0_SPEED12500f, 1, 17, SOCF_RO },
    { XGXS0_SPEED13000f, 1, 18, SOCF_RO },
    { XGXS0_SPEED15000f, 1, 19, SOCF_RO },
    { XGXS0_SPEED16000f, 1, 20, SOCF_RO },
    { XGXS0_SPEED20000f, 1, 21, SOCF_RO },
    { XGXS0_SPEED21000f, 1, 22, SOCF_RO },
    { XGXS0_SPEED2500f, 1, 11, SOCF_RO },
    { XGXS0_SPEED5000f, 1, 12, SOCF_RO },
    { XGXS0_SPEED6000f, 1, 13, SOCF_RO },
    { XGXS0_SPEED_10f, 1, 8, SOCF_RO },
    { XGXS0_SPEED_100f, 1, 9, SOCF_RO },
    { XGXS0_TXD1G_FIFO_ERRf, 1, 7, SOCF_RO },
    { XGXS0_TX_TICKf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_XGXS0_STATUS1_REGr_fields[] = {
    { RESERVED_7f, 6, 26, SOCF_LE|SOCF_RES },
    { XGXS0_SPEED10000_DXGXSf, 1, 0, SOCF_RO },
    { XGXS0_SPEED10000_HI_DXGXSf, 1, 1, SOCF_RO },
    { XGXS0_SPEED10000_KRf, 1, 12, SOCF_RO },
    { XGXS0_SPEED10000_KX4f, 1, 11, SOCF_RO },
    { XGXS0_SPEED1000_KXf, 1, 13, SOCF_RO },
    { XGXS0_SPEED10500_DXGXSf, 1, 2, SOCF_RO },
    { XGXS0_SPEED10500_HI_DXGXSf, 1, 3, SOCF_RO },
    { XGXS0_SPEED10G_CX1f, 1, 18, SOCF_RO },
    { XGXS0_SPEED10G_ERf, 1, 20, SOCF_RO },
    { XGXS0_SPEED10G_LRf, 1, 21, SOCF_RO },
    { XGXS0_SPEED10G_LRMf, 1, 23, SOCF_RO },
    { XGXS0_SPEED10G_SFIf, 1, 10, SOCF_RO },
    { XGXS0_SPEED10G_SINGLEf, 1, 9, SOCF_RO },
    { XGXS0_SPEED10G_SRf, 1, 22, SOCF_RO },
    { XGXS0_SPEED12773_DXGXSf, 1, 4, SOCF_RO },
    { XGXS0_SPEED12773_HI_DXGXSf, 1, 5, SOCF_RO },
    { XGXS0_SPEED15750_HI_DXGXSf, 1, 8, SOCF_RO },
    { XGXS0_SPEED1G_CX1f, 1, 19, SOCF_RO },
    { XGXS0_SPEED20G_CR2f, 1, 24, SOCF_RO },
    { XGXS0_SPEED20G_DXGXSf, 1, 6, SOCF_RO },
    { XGXS0_SPEED20G_HI_DXGXSf, 1, 7, SOCF_RO },
    { XGXS0_SPEED20G_KR2f, 1, 25, SOCF_RO },
    { XGXS0_SPEED5000_SINGLEf, 1, 14, SOCF_RO },
    { XGXS0_SPEED6364_SINGLEf, 1, 15, SOCF_RO },
    { XGXS0_SPEED_R2_12000f, 1, 16, SOCF_RO },
    { XGXS0_SPEED_X2_10000f, 1, 17, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_XGXS1_STATUS0_REGr_fields[] = {
    { RESERVED_8f, 8, 23, SOCF_LE|SOCF_RES },
    { XGXS1_AUTONEG_COMPLETEf, 1, 1, SOCF_RO },
    { XGXS1_DUPLEX_STATUSf, 1, 2, SOCF_RO },
    { XGXS1_FIBER_RXACTf, 1, 4, SOCF_RO },
    { XGXS1_FIBER_TXACTf, 1, 5, SOCF_RO },
    { XGXS1_LINK_STATUSf, 1, 0, SOCF_RO },
    { XGXS1_RXD1G_FIFO_ERRf, 1, 6, SOCF_RO },
    { XGXS1_SGMIIf, 1, 3, SOCF_RO },
    { XGXS1_SPEED1000f, 1, 10, SOCF_RO },
    { XGXS1_SPEED10000f, 1, 15, SOCF_RO },
    { XGXS1_SPEED10000_CX4f, 1, 14, SOCF_RO },
    { XGXS1_SPEED12000f, 1, 16, SOCF_RO },
    { XGXS1_SPEED12500f, 1, 17, SOCF_RO },
    { XGXS1_SPEED13000f, 1, 18, SOCF_RO },
    { XGXS1_SPEED15000f, 1, 19, SOCF_RO },
    { XGXS1_SPEED16000f, 1, 20, SOCF_RO },
    { XGXS1_SPEED20000f, 1, 21, SOCF_RO },
    { XGXS1_SPEED21000f, 1, 22, SOCF_RO },
    { XGXS1_SPEED2500f, 1, 11, SOCF_RO },
    { XGXS1_SPEED5000f, 1, 12, SOCF_RO },
    { XGXS1_SPEED6000f, 1, 13, SOCF_RO },
    { XGXS1_SPEED_10f, 1, 8, SOCF_RO },
    { XGXS1_SPEED_100f, 1, 9, SOCF_RO },
    { XGXS1_TXD1G_FIFO_ERRf, 1, 7, SOCF_RO },
    { XGXS1_TX_TICKf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_XGXS1_STATUS1_REGr_fields[] = {
    { RESERVED_9f, 6, 26, SOCF_LE|SOCF_RES },
    { XGXS1_SPEED10000_DXGXSf, 1, 0, SOCF_RO },
    { XGXS1_SPEED10000_HI_DXGXSf, 1, 1, SOCF_RO },
    { XGXS1_SPEED10000_KRf, 1, 12, SOCF_RO },
    { XGXS1_SPEED10000_KX4f, 1, 11, SOCF_RO },
    { XGXS1_SPEED1000_KXf, 1, 13, SOCF_RO },
    { XGXS1_SPEED10500_DXGXSf, 1, 2, SOCF_RO },
    { XGXS1_SPEED10500_HI_DXGXSf, 1, 3, SOCF_RO },
    { XGXS1_SPEED10G_CX1f, 1, 18, SOCF_RO },
    { XGXS1_SPEED10G_ERf, 1, 20, SOCF_RO },
    { XGXS1_SPEED10G_LRf, 1, 21, SOCF_RO },
    { XGXS1_SPEED10G_LRMf, 1, 23, SOCF_RO },
    { XGXS1_SPEED10G_SFIf, 1, 10, SOCF_RO },
    { XGXS1_SPEED10G_SINGLEf, 1, 9, SOCF_RO },
    { XGXS1_SPEED10G_SRf, 1, 22, SOCF_RO },
    { XGXS1_SPEED12773_DXGXSf, 1, 4, SOCF_RO },
    { XGXS1_SPEED12773_HI_DXGXSf, 1, 5, SOCF_RO },
    { XGXS1_SPEED15750_HI_DXGXSf, 1, 8, SOCF_RO },
    { XGXS1_SPEED1G_CX1f, 1, 19, SOCF_RO },
    { XGXS1_SPEED20G_CR2f, 1, 24, SOCF_RO },
    { XGXS1_SPEED20G_DXGXSf, 1, 6, SOCF_RO },
    { XGXS1_SPEED20G_HI_DXGXSf, 1, 7, SOCF_RO },
    { XGXS1_SPEED20G_KR2f, 1, 25, SOCF_RO },
    { XGXS1_SPEED5000_SINGLEf, 1, 14, SOCF_RO },
    { XGXS1_SPEED6364_SINGLEf, 1, 15, SOCF_RO },
    { XGXS1_SPEED_R2_12000f, 1, 16, SOCF_RO },
    { XGXS1_SPEED_X2_10000f, 1, 17, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_XGXS2_STATUS0_REGr_fields[] = {
    { RESERVED_10f, 8, 23, SOCF_LE|SOCF_RES },
    { XGXS2_AUTONEG_COMPLETEf, 1, 1, SOCF_RO },
    { XGXS2_DUPLEX_STATUSf, 1, 2, SOCF_RO },
    { XGXS2_FIBER_RXACTf, 1, 4, SOCF_RO },
    { XGXS2_FIBER_TXACTf, 1, 5, SOCF_RO },
    { XGXS2_LINK_STATUSf, 1, 0, SOCF_RO },
    { XGXS2_RXD1G_FIFO_ERRf, 1, 6, SOCF_RO },
    { XGXS2_SGMIIf, 1, 3, SOCF_RO },
    { XGXS2_SPEED1000f, 1, 10, SOCF_RO },
    { XGXS2_SPEED10000f, 1, 15, SOCF_RO },
    { XGXS2_SPEED10000_CX4f, 1, 14, SOCF_RO },
    { XGXS2_SPEED12000f, 1, 16, SOCF_RO },
    { XGXS2_SPEED12500f, 1, 17, SOCF_RO },
    { XGXS2_SPEED13000f, 1, 18, SOCF_RO },
    { XGXS2_SPEED15000f, 1, 19, SOCF_RO },
    { XGXS2_SPEED16000f, 1, 20, SOCF_RO },
    { XGXS2_SPEED20000f, 1, 21, SOCF_RO },
    { XGXS2_SPEED21000f, 1, 22, SOCF_RO },
    { XGXS2_SPEED2500f, 1, 11, SOCF_RO },
    { XGXS2_SPEED5000f, 1, 12, SOCF_RO },
    { XGXS2_SPEED6000f, 1, 13, SOCF_RO },
    { XGXS2_SPEED_10f, 1, 8, SOCF_RO },
    { XGXS2_SPEED_100f, 1, 9, SOCF_RO },
    { XGXS2_TXD1G_FIFO_ERRf, 1, 7, SOCF_RO },
    { XGXS2_TX_TICKf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_XGXS2_STATUS1_REGr_fields[] = {
    { RESERVED_11f, 6, 26, SOCF_LE|SOCF_RES },
    { XGXS2_SPEED10000_DXGXSf, 1, 0, SOCF_RO },
    { XGXS2_SPEED10000_HI_DXGXSf, 1, 1, SOCF_RO },
    { XGXS2_SPEED10000_KRf, 1, 12, SOCF_RO },
    { XGXS2_SPEED10000_KX4f, 1, 11, SOCF_RO },
    { XGXS2_SPEED1000_KXf, 1, 13, SOCF_RO },
    { XGXS2_SPEED10500_DXGXSf, 1, 2, SOCF_RO },
    { XGXS2_SPEED10500_HI_DXGXSf, 1, 3, SOCF_RO },
    { XGXS2_SPEED10G_CX1f, 1, 18, SOCF_RO },
    { XGXS2_SPEED10G_ERf, 1, 20, SOCF_RO },
    { XGXS2_SPEED10G_LRf, 1, 21, SOCF_RO },
    { XGXS2_SPEED10G_LRMf, 1, 23, SOCF_RO },
    { XGXS2_SPEED10G_SFIf, 1, 10, SOCF_RO },
    { XGXS2_SPEED10G_SINGLEf, 1, 9, SOCF_RO },
    { XGXS2_SPEED10G_SRf, 1, 22, SOCF_RO },
    { XGXS2_SPEED12773_DXGXSf, 1, 4, SOCF_RO },
    { XGXS2_SPEED12773_HI_DXGXSf, 1, 5, SOCF_RO },
    { XGXS2_SPEED15750_HI_DXGXSf, 1, 8, SOCF_RO },
    { XGXS2_SPEED1G_CX1f, 1, 19, SOCF_RO },
    { XGXS2_SPEED20G_CR2f, 1, 24, SOCF_RO },
    { XGXS2_SPEED20G_DXGXSf, 1, 6, SOCF_RO },
    { XGXS2_SPEED20G_HI_DXGXSf, 1, 7, SOCF_RO },
    { XGXS2_SPEED20G_KR2f, 1, 25, SOCF_RO },
    { XGXS2_SPEED5000_SINGLEf, 1, 14, SOCF_RO },
    { XGXS2_SPEED6364_SINGLEf, 1, 15, SOCF_RO },
    { XGXS2_SPEED_R2_12000f, 1, 16, SOCF_RO },
    { XGXS2_SPEED_X2_10000f, 1, 17, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_XGXS3_STATUS0_REGr_fields[] = {
    { RESERVED_12f, 8, 23, SOCF_LE|SOCF_RES },
    { XGXS3_AUTONEG_COMPLETEf, 1, 1, SOCF_RO },
    { XGXS3_DUPLEX_STATUSf, 1, 2, SOCF_RO },
    { XGXS3_FIBER_RXACTf, 1, 4, SOCF_RO },
    { XGXS3_FIBER_TXACTf, 1, 5, SOCF_RO },
    { XGXS3_LINK_STATUSf, 1, 0, SOCF_RO },
    { XGXS3_RXD1G_FIFO_ERRf, 1, 6, SOCF_RO },
    { XGXS3_SGMIIf, 1, 3, SOCF_RO },
    { XGXS3_SPEED1000f, 1, 10, SOCF_RO },
    { XGXS3_SPEED10000f, 1, 15, SOCF_RO },
    { XGXS3_SPEED10000_CX4f, 1, 14, SOCF_RO },
    { XGXS3_SPEED12000f, 1, 16, SOCF_RO },
    { XGXS3_SPEED12500f, 1, 17, SOCF_RO },
    { XGXS3_SPEED13000f, 1, 18, SOCF_RO },
    { XGXS3_SPEED15000f, 1, 19, SOCF_RO },
    { XGXS3_SPEED16000f, 1, 20, SOCF_RO },
    { XGXS3_SPEED20000f, 1, 21, SOCF_RO },
    { XGXS3_SPEED21000f, 1, 22, SOCF_RO },
    { XGXS3_SPEED2500f, 1, 11, SOCF_RO },
    { XGXS3_SPEED5000f, 1, 12, SOCF_RO },
    { XGXS3_SPEED6000f, 1, 13, SOCF_RO },
    { XGXS3_SPEED_10f, 1, 8, SOCF_RO },
    { XGXS3_SPEED_100f, 1, 9, SOCF_RO },
    { XGXS3_TXD1G_FIFO_ERRf, 1, 7, SOCF_RO },
    { XGXS3_TX_TICKf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_XGXS3_STATUS1_REGr_fields[] = {
    { RESERVED_13f, 6, 26, SOCF_LE|SOCF_RES },
    { XGXS3_SPEED10000_DXGXSf, 1, 0, SOCF_RO },
    { XGXS3_SPEED10000_HI_DXGXSf, 1, 1, SOCF_RO },
    { XGXS3_SPEED10000_KRf, 1, 12, SOCF_RO },
    { XGXS3_SPEED10000_KX4f, 1, 11, SOCF_RO },
    { XGXS3_SPEED1000_KXf, 1, 13, SOCF_RO },
    { XGXS3_SPEED10500_DXGXSf, 1, 2, SOCF_RO },
    { XGXS3_SPEED10500_HI_DXGXSf, 1, 3, SOCF_RO },
    { XGXS3_SPEED10G_CX1f, 1, 18, SOCF_RO },
    { XGXS3_SPEED10G_ERf, 1, 20, SOCF_RO },
    { XGXS3_SPEED10G_LRf, 1, 21, SOCF_RO },
    { XGXS3_SPEED10G_LRMf, 1, 23, SOCF_RO },
    { XGXS3_SPEED10G_SFIf, 1, 10, SOCF_RO },
    { XGXS3_SPEED10G_SINGLEf, 1, 9, SOCF_RO },
    { XGXS3_SPEED10G_SRf, 1, 22, SOCF_RO },
    { XGXS3_SPEED12773_DXGXSf, 1, 4, SOCF_RO },
    { XGXS3_SPEED12773_HI_DXGXSf, 1, 5, SOCF_RO },
    { XGXS3_SPEED15750_HI_DXGXSf, 1, 8, SOCF_RO },
    { XGXS3_SPEED1G_CX1f, 1, 19, SOCF_RO },
    { XGXS3_SPEED20G_CR2f, 1, 24, SOCF_RO },
    { XGXS3_SPEED20G_DXGXSf, 1, 6, SOCF_RO },
    { XGXS3_SPEED20G_HI_DXGXSf, 1, 7, SOCF_RO },
    { XGXS3_SPEED20G_KR2f, 1, 25, SOCF_RO },
    { XGXS3_SPEED5000_SINGLEf, 1, 14, SOCF_RO },
    { XGXS3_SPEED6364_SINGLEf, 1, 15, SOCF_RO },
    { XGXS3_SPEED_R2_12000f, 1, 16, SOCF_RO },
    { XGXS3_SPEED_X2_10000f, 1, 17, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XPORT_XGXS_CTRLr_fields[] = {
    { HW_RSTLf, 1, 2, SOCF_RES },
    { IDDQf, 1, 1, SOCF_RES },
    { PLLBYPf, 1, 8, 0 },
    { PWRDWNf, 1, 0, SOCF_RES },
    { REFDIVf, 2, 10, SOCF_LE|SOCF_RES },
    { REFOUT_ENf, 1, 15, SOCF_RES },
    { REFSELf, 2, 12, SOCF_LE|SOCF_RES },
    { REF_TERM_SELf, 1, 14, SOCF_RES },
    { RESERVEDf, 5, 19, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 1, 9, SOCF_RES },
    { RESERVED_1f, 1, 7, SOCF_RES },
    { RESERVED_2f, 1, 5, SOCF_RES },
    { RSTB_MDIOREGSf, 1, 3, SOCF_RES },
    { RSTB_PLLf, 1, 4, SOCF_RES },
    { TXFIFO_RSTLf, 1, 6, SOCF_RES },
    { TX_RESCALf, 3, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_XGXS_CTRL_BCM56450_A0r_fields[] = {
    { IDDQf, 1, 1, SOCF_RES },
    { LCREF_ENf, 1, 9, SOCF_RES },
    { PLLBYPf, 1, 8, 0 },
    { PWRDWNf, 1, 0, SOCF_RES },
    { REFDIVf, 2, 10, SOCF_LE|SOCF_RES },
    { REFOUT_ENf, 1, 15, SOCF_RES },
    { REFSELf, 2, 12, SOCF_LE|SOCF_RES },
    { REF_TERM_SELf, 1, 14, SOCF_RES },
    { RESERVED_1f, 4, 28, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 1, 19, SOCF_RES },
    { RESERVED_3f, 1, 5, SOCF_RES },
    { RSTB_HWf, 1, 2, SOCF_RES },
    { RSTB_MDIOREGSf, 1, 3, SOCF_RES },
    { RSTB_PLLf, 1, 4, SOCF_RES },
    { RXN_LNSWAPf, 2, 26, SOCF_LE|SOCF_RES },
    { TXD10G_FIFO_RSTBf, 1, 6, SOCF_RES },
    { TXD10G_FIFO_RSTB_DXGXS1f, 1, 7, SOCF_RES },
    { TXD1G_FIFO_RSTBf, 4, 20, SOCF_LE|SOCF_RES },
    { TXN_LNSWAPf, 2, 24, SOCF_LE|SOCF_RES },
    { TX_RESCALf, 3, 16, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_XGXS_GEN_STATUS_REGr_fields[] = {
    { LINK10G_DXGXS1f, 1, 5, SOCF_RO },
    { RESERVED_4f, 8, 16, SOCF_LE|SOCF_RES },
    { RESERVED_5f, 1, 7, SOCF_RES },
    { RXACTIVEf, 4, 8, SOCF_LE|SOCF_RO },
    { TXACTIVEf, 4, 12, SOCF_LE|SOCF_RO },
    { TXPLL_LOCKf, 1, 6, SOCF_RO },
    { XGXS0_LINKf, 4, 0, SOCF_LE|SOCF_RO },
    { XGXS0_LINK10Gf, 1, 4, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XPORT_XGXS_NEWCTL_REGr_fields[] = {
    { TXD1G_FIFO_RSTBf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XPORT_XGXS_NEWSTATUS0_REGr_fields[] = {
    { XGXS0_AUTONEG_COMPLETEf, 4, 0, SOCF_LE|SOCF_RO },
    { XGXS0_DUPLEX_STATUSf, 4, 4, SOCF_LE|SOCF_RO },
    { XGXS0_FIBER_RXACTf, 4, 8, SOCF_LE|SOCF_RO },
    { XGXS0_FIBER_TXACTf, 4, 12, SOCF_LE|SOCF_RO },
    { XGXS0_LINK_STATUSf, 4, 16, SOCF_LE|SOCF_RO },
    { XGXS0_SGMIIf, 4, 20, SOCF_LE|SOCF_RO },
    { XGXS0_TICKf, 4, 24, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XPORT_XGXS_NEWSTATUS1_REGr_fields[] = {
    { XGXS0_LINKf, 1, 24, SOCF_RO },
    { XGXS0_LINK10Gf, 1, 25, SOCF_RO },
    { XGXS0_SPEED1000f, 1, 2, SOCF_RO },
    { XGXS0_SPEED10000f, 1, 8, SOCF_RO },
    { XGXS0_SPEED10000_CX4f, 1, 9, SOCF_RO },
    { XGXS0_SPEED10000_DXGXSf, 1, 18, SOCF_RO },
    { XGXS0_SPEED10000_HI_DXGXSf, 1, 19, SOCF_RO },
    { XGXS0_SPEED10500_DXGXSf, 1, 20, SOCF_RO },
    { XGXS0_SPEED10500_HI_DXGXSf, 1, 21, SOCF_RO },
    { XGXS0_SPEED12000f, 1, 10, SOCF_RO },
    { XGXS0_SPEED12500f, 1, 11, SOCF_RO },
    { XGXS0_SPEED12773_DXGXSf, 1, 22, SOCF_RO },
    { XGXS0_SPEED12773_HI_DXGXSf, 1, 23, SOCF_RO },
    { XGXS0_SPEED13000f, 1, 12, SOCF_RO },
    { XGXS0_SPEED15000f, 1, 13, SOCF_RO },
    { XGXS0_SPEED16000f, 1, 14, SOCF_RO },
    { XGXS0_SPEED20000f, 1, 15, SOCF_RO },
    { XGXS0_SPEED21000f, 1, 16, SOCF_RO },
    { XGXS0_SPEED2500f, 1, 3, SOCF_RO },
    { XGXS0_SPEED25455f, 1, 17, SOCF_RO },
    { XGXS0_SPEED5000f, 1, 4, SOCF_RO },
    { XGXS0_SPEED5000_SINGLEf, 1, 5, SOCF_RO },
    { XGXS0_SPEED6000f, 1, 6, SOCF_RO },
    { XGXS0_SPEED6364_SINGLEf, 1, 7, SOCF_RO },
    { XGXS0_SPEED_10f, 1, 0, SOCF_RO },
    { XGXS0_SPEED_100f, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XPORT_XGXS_NEWSTATUS2_REGr_fields[] = {
    { XGXS0_SPEED2500f, 4, 4, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED5000f, 4, 12, SOCF_LE|SOCF_RO },
    { XGXS0_TICKf, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_XPORT_XGXS_STATUS_REGr_fields[] = {
    { AUTONEG_COMPLETEf, 1, 6, SOCF_RO },
    { DIG1000X_RX_FIFO_ERRORf, 1, 23, SOCF_RO },
    { DIG1000X_TX_FIFO_ERRORf, 1, 22, SOCF_RO },
    { DUPLEX_STATUSf, 1, 7, SOCF_RO },
    { LINK10Gf, 1, 1, SOCF_RO },
    { LINKOREDf, 1, 0, SOCF_RO },
    { LINKSERDESf, 1, 2, SOCF_RO },
    { RXACTf, 1, 3, SOCF_RO },
    { SGMIIf, 1, 8, SOCF_RO },
    { SPEED_10f, 1, 9, SOCF_RO },
    { SPEED_100f, 1, 10, SOCF_RO },
    { SPEED_1000f, 1, 11, SOCF_RO },
    { SPEED_10000f, 1, 15, SOCF_RO },
    { SPEED_10000_CX4f, 1, 16, SOCF_RO },
    { SPEED_12000f, 1, 17, SOCF_RO },
    { SPEED_12500f, 1, 18, SOCF_RO },
    { SPEED_13000f, 1, 19, SOCF_RO },
    { SPEED_15000f, 1, 20, SOCF_RO },
    { SPEED_16000f, 1, 21, SOCF_RO },
    { SPEED_2500f, 1, 12, SOCF_RO },
    { SPEED_5000f, 1, 13, SOCF_RO },
    { SPEED_6000f, 1, 14, SOCF_RO },
    { TXACTf, 1, 4, SOCF_RO },
    { TXPLL_LOCKf, 1, 5, SOCF_RO }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XPORT_XMAC_CONTROLr_fields[] = {
    { XMAC_BYPASS_OSTSf, 1, 2, SOCF_RES },
    { XMAC_RESETf, 1, 0, SOCF_RES },
    { XMAC_RESET_LINE_LPBKf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_XP_EEE_COUNTER_MODEr_fields[] = {
    { MODE_BITf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_XP_XBODE_CELL_CNTr_fields[] = {
    { CELL_CNTf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_88230_A0) || \
    defined(BCM_88230_B0) || defined(BCM_88230_C0)
soc_field_info_t soc_XP_XBODE_CELL_REQ_CNTr_fields[] = {
    { REQ_CNTf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0)
soc_field_info_t soc_XQCOSARBSELr_fields[] = {
    { COSARBf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XQCOSARBSEL_BCM53400_A0r_fields[] = {
    { COSARBf, 2, 0, SOCF_LE },
    { MTU_QUANTA_SELECTf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XQCOSARBSEL_BCM56150_A0r_fields[] = {
    { COSARBf, 2, 0, SOCF_LE },
    { MTU_QUANTA_SELECTf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_XQCOSARBSEL_BCM56218_A0r_fields[] = {
    { COSARBf, 2, 0, SOCF_LE },
    { MTU_QUANTA_SELECTf, 2, 2, SOCF_LE }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_XQCOSARBSEL_BCM56514_A0r_fields[] = {
    { COSARBf, 2, 0, SOCF_LE },
    { MTU_QUANTAf, 1, 2, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_XQCOSPTRr_fields[] = {
    { COSf, 4, 22, SOCF_LE|SOCF_SC },
    { HEADPOINTERf, 11, 11, SOCF_LE|SOCF_RO|SOCF_SC },
    { TAILPOINTERf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XQCOSPTR_BCM53400_A0r_fields[] = {
    { COSf, 4, 26, SOCF_LE|SOCF_SC },
    { HEADPOINTERf, 13, 13, SOCF_LE|SOCF_RO|SOCF_SC },
    { TAILPOINTERf, 13, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XQCOSPTR_BCM56150_A0r_fields[] = {
    { COSf, 4, 22, SOCF_LE|SOCF_SC },
    { HEADPOINTERf, 11, 11, SOCF_LE|SOCF_RO|SOCF_SC },
    { TAILPOINTERf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_XQEMPTYr_fields[] = {
    { COS0f, 1, 0, SOCF_RO },
    { COS1f, 1, 1, SOCF_RO },
    { COS2f, 1, 2, SOCF_RO },
    { COS3f, 1, 3, SOCF_RO },
    { COS4f, 1, 4, SOCF_RO },
    { COS5f, 1, 5, SOCF_RO },
    { COS6f, 1, 6, SOCF_RO },
    { COS7f, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_XQEMPTY_BCM53314_A0r_fields[] = {
    { COS0f, 1, 0, SOCF_RO },
    { COS1f, 1, 1, SOCF_RO },
    { COS2f, 1, 2, SOCF_RO },
    { COS3f, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XQEMPTY_BCM53400_A0r_fields[] = {
    { COS0f, 1, 0, SOCF_RO },
    { COS1f, 1, 1, SOCF_RO },
    { COS2f, 1, 2, SOCF_RO },
    { COS3f, 1, 3, SOCF_RO },
    { COS4f, 1, 4, SOCF_RO },
    { COS5f, 1, 5, SOCF_RO },
    { COS6f, 1, 6, SOCF_RO },
    { COS7f, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XQEMPTY_BCM56150_A0r_fields[] = {
    { COS0f, 1, 0, SOCF_RO },
    { COS1f, 1, 1, SOCF_RO },
    { COS2f, 1, 2, SOCF_RO },
    { COS3f, 1, 3, SOCF_RO },
    { COS4f, 1, 4, SOCF_RO },
    { COS5f, 1, 5, SOCF_RO },
    { COS6f, 1, 6, SOCF_RO },
    { COS7f, 1, 7, SOCF_RO }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_XQFLLPARITYERRORPTRr_fields[] = {
    { XQFLLPARITYERRORPTRf, 11, 0, SOCF_LE|SOCF_RO },
    { XQFLLPARITYERRORTYPEf, 2, 11, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XQFLLPARITYERRORPTR_BCM53400_A0r_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 14, SOCF_RO },
    { ENTRY_INDEXf, 13, 0, SOCF_LE|SOCF_RO },
    { SINGLE_BIT_ERRf, 1, 13, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XQFLLPARITYERRORPTR_BCM56150_A0r_fields[] = {
    { XQFLLPARITYERRORPTRf, 11, 0, SOCF_LE|SOCF_RO },
    { XQFLLPARITYERRORTYPEf, 2, 11, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_XQMEMDEBUGr_fields[] = {
    { CCMf, 1, 0, SOCF_RES },
    { CT0f, 1, 2, SOCF_RES },
    { CT1f, 1, 3, SOCF_RES },
    { CT2f, 1, 4, SOCF_RES },
    { RMf, 1, 1, SOCF_RES },
    { SAMf, 2, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_XQMEMDEBUG_BCM56514_A0r_fields[] = {
    { CCMf, 1, 0, SOCF_RES },
    { CT0f, 1, 4, SOCF_RES },
    { CT1f, 1, 5, SOCF_RES },
    { CT2f, 1, 6, SOCF_RES },
    { RMf, 1, 1, SOCF_RES },
    { SAMf, 2, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_XQPARITYERRORPBMr_fields[] = {
    { XQPARITYERRORPBMf, 29, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_XQPARITYERRORPBM_BCM53314_A0r_fields[] = {
    { XQPARITYERRORPBMf, 25, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XQPARITYERRORPBM_BCM56150_A0r_fields[] = {
    { XQPARITYERRORPBMf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_XQPARITYERRORPBM_BCM56218_A0r_fields[] = {
    { XQPARITYERRORPBMf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0)
soc_field_info_t soc_XQPARITYERRORPBM_BCM56224_A0r_fields[] = {
    { XQPARITYERRORPBMf, 30, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56218_A0)
soc_field_info_t soc_XQPARITYERRORPBM_HIr_fields[] = {
    { XQPARITYERRORPBM_HIf, 22, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_XQPARITYERRORPTRr_fields[] = {
    { XQPARITYERRORPKTPTRf, 14, 11, SOCF_LE|SOCF_RO },
    { XQPARITYERRORPTRf, 11, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_XQPARITYERRORPTR_BCM53314_A0r_fields[] = {
    { XQPARITYERRORPKTPTRf, 12, 9, SOCF_LE|SOCF_RO },
    { XQPARITYERRORPTRf, 9, 0, SOCF_LE|SOCF_RO },
    { XQPARITYERRORTYPEf, 4, 21, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XQPARITYERRORPTR_BCM53400_A0r_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 28, SOCF_RO },
    { ENTRY_INDEXf, 13, 0, SOCF_LE|SOCF_RO },
    { SINGLE_BIT_ERRf, 1, 27, SOCF_RO },
    { XQPARITYERRORPKTPTRf, 14, 13, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_XQPARITYERRORPTR_BCM56142_A0r_fields[] = {
    { XQPARITYERRORPKTPTRf, 14, 11, SOCF_LE|SOCF_RO },
    { XQPARITYERRORPTRf, 11, 0, SOCF_LE|SOCF_RO },
    { XQPARITYERRORTYPEf, 3, 25, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XQPARITYERRORPTR_BCM56150_A0r_fields[] = {
    { XQPARITYERRORPKTPTRf, 14, 11, SOCF_LE|SOCF_RO },
    { XQPARITYERRORPTRf, 11, 0, SOCF_LE|SOCF_RO },
    { XQPARITYERRORTYPEf, 3, 25, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_XQPARITYERRORPTR_BCM56224_A0r_fields[] = {
    { XQPARITYERRORPKTPTRf, 14, 11, SOCF_LE|SOCF_RO },
    { XQPARITYERRORPTRf, 11, 0, SOCF_LE|SOCF_RO },
    { XQPARITYERRORTYPEf, 4, 25, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_XQPORT_FORCE_DOUBLE_BIT_ERRORr_fields[] = {
    { EHG_RX_DATAf, 1, 1, SOCF_RES },
    { EHG_RX_MASKf, 1, 2, SOCF_RES },
    { EHG_TX_DATAf, 1, 0, SOCF_RES },
    { XQBODE_TXFIFOf, 1, 4, SOCF_RES },
    { XQBOD_RXFIFOf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_XQPORT_FORCE_DOUBLE_BIT_ERROR_BCM56142_A0r_fields[] = {
    { XQBODE_TXFIFOf, 1, 4, SOCF_RES },
    { XQBOD_RXFIFOf, 1, 3, SOCF_RES }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_XQPORT_INTR_ENABLEr_fields[] = {
    { EHG_RX_DATAf, 1, 1, 0 },
    { EHG_RX_MASKf, 1, 2, 0 },
    { EHG_TX_DATAf, 1, 0, 0 },
    { XQBODE_TXFIFOf, 1, 4, 0 },
    { XQBOD_RXFIFOf, 1, 3, 0 }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_XQPORT_INTR_ENABLE_BCM56142_A0r_fields[] = {
    { XQBODE_TXFIFOf, 1, 4, 0 },
    { XQBOD_RXFIFOf, 1, 3, 0 }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_XQPORT_INTR_STATUSr_fields[] = {
    { EHG_RX_DATAf, 1, 1, SOCF_RO },
    { EHG_RX_MASKf, 1, 2, SOCF_RO },
    { EHG_TX_DATAf, 1, 0, SOCF_RO },
    { XQBODE_TXFIFOf, 1, 4, SOCF_RO },
    { XQBOD_RXFIFOf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_XQPORT_INTR_STATUS_BCM56142_A0r_fields[] = {
    { XQBODE_TXFIFOf, 1, 4, SOCF_RO },
    { XQBOD_RXFIFOf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
soc_field_info_t soc_XQPORT_MODE_REGr_fields[] = {
    { XQPORT_MODE_BITSf, 2, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0)
soc_field_info_t soc_XQPORT_XGXS_NEWCTL_REGr_fields[] = {
    { TXD1G_FIFO_RSTBf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_XQPORT_XGXS_NEWSTATUS0_REGr_fields[] = {
    { XGXS0_AUTONEG_COMPLETEf, 1, 0, SOCF_RO },
    { XGXS0_DUPLEX_STATUSf, 1, 4, SOCF_RO },
    { XGXS0_FIBER_RXACTf, 1, 8, SOCF_RO },
    { XGXS0_FIBER_TXACTf, 1, 12, SOCF_RO },
    { XGXS0_LINK_STATUSf, 1, 16, SOCF_RO },
    { XGXS0_SGMIIf, 1, 20, SOCF_RO },
    { XGXS0_SPEED_10f, 1, 24, SOCF_RO },
    { XGXS0_SPEED_100f, 1, 28, SOCF_RO }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_XQPORT_XGXS_NEWSTATUS1_REGr_fields[] = {
    { XGXS0_SPEED1000f, 1, 0, SOCF_RO },
    { XGXS0_SPEED10000f, 1, 4, SOCF_RO },
    { XGXS0_SPEED10000_CX4f, 1, 8, SOCF_RO },
    { XGXS0_SPEED12000f, 1, 12, SOCF_RO },
    { XGXS0_SPEED12500f, 1, 16, SOCF_RO },
    { XGXS0_SPEED13000f, 1, 20, SOCF_RO },
    { XGXS0_SPEED15000f, 1, 24, SOCF_RO },
    { XGXS0_SPEED16000f, 1, 28, SOCF_RO }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_XQPORT_XGXS_NEWSTATUS2_REGr_fields[] = {
    { XGXS0_SPEED20000f, 4, 0, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED2500f, 4, 4, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED25455f, 4, 8, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED5000f, 4, 12, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED5000_SINGLEf, 4, 16, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED6000f, 4, 20, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED6364_SINGLEf, 4, 24, SOCF_LE|SOCF_RO },
    { XGXS0_TICKf, 4, 28, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_XQPORT_XGXS_NEWSTATUS2_REG_BCM56142_A0r_fields[] = {
    { XGXS0_SPEED2500f, 1, 4, SOCF_RO },
    { XGXS0_SPEED5000f, 1, 12, SOCF_RO },
    { XGXS0_SPEED5000_SINGLEf, 1, 16, SOCF_RO },
    { XGXS0_SPEED6364_SINGLEf, 1, 24, SOCF_RO },
    { XGXS0_TICKf, 1, 28, SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_XQPORT_XGXS_NEWSTATUS2_REG_BCM56334_A0r_fields[] = {
    { XGXS0_SPEED2500f, 1, 4, SOCF_RO },
    { XGXS0_SPEED5000f, 1, 12, SOCF_RO },
    { XGXS0_TICKf, 1, 28, SOCF_RO }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_XQPORT_XGXS_NEWSTATUS3_REGr_fields[] = {
    { XGXS0_LINKf, 1, 0, SOCF_RO },
    { XGXS0_LINK10Gf, 1, 1, SOCF_RO },
    { XGXS0_SPEED10000_DUALf, 2, 12, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED10000_HI_DUALf, 2, 14, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED10500_DUALf, 2, 16, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED10500_HI_DUALf, 2, 18, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED12773_DUALf, 2, 20, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED12773_HI_DUALf, 2, 22, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED5000_DUALf, 2, 8, SOCF_LE|SOCF_RO },
    { XGXS0_SPEED5000_HI_DUALf, 2, 10, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56218_A0) || \
    defined(BCM_56224_A0) || defined(BCM_56224_B0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_XQREADPOINTERr_fields[] = {
    { COSf, 3, 11, SOCF_LE|SOCF_RO|SOCF_SC },
    { READPOINTERf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_XQREADPOINTER_BCM53400_A0r_fields[] = {
    { COSf, 3, 11, SOCF_LE|SOCF_RO|SOCF_SC },
    { READPOINTERf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_XQREADPOINTER_BCM56150_A0r_fields[] = {
    { COSf, 3, 11, SOCF_LE|SOCF_RO|SOCF_SC },
    { READPOINTERf, 11, 0, SOCF_LE|SOCF_RO|SOCF_SC }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_X_CPU_SLOT_COUNTr_fields[] = {
    { BUBBLE_CNTLf, 2, 10, SOCF_LE },
    { COUNT_VALUEf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_X_GPORT_CONFIGr_fields[] = {
    { NO_CONNECTf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_XLPORT_WC_UCMEM_DATAm_fields[] = {
    { UC_DATAf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_XLPORT_WC_UCMEM_DATA_BCM53400_A0m_fields[] = {
    { UC_DATAf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XPORT_EHG_RX_TUNNEL_DATAm_fields[] = {
    { TUNNEL_DATAf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_XPORT_EHG_RX_TUNNEL_MASKm_fields[] = {
    { TUNNEL_MASKf, 128, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_X_ARB_TDM_TABLEm_fields[] = {
    { PORT_NUMf, 5, 0, SOCF_LE | SOCF_GLOBAL },
    { WRAP_ENf, 1, 5, 0 | SOCF_GLOBAL }
};
#endif

