

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Thu Apr 08 02:13:09 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4520 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _TMR1	set	4046
    49  0000                     _PIR1bits	set	3998
    50  0000                     _T1CONbits	set	4045
    51  0000                     _PORTB	set	3969
    52  0000                     _TRISB	set	3987
    53                           
    54                           ; #config settings
    55                           
    56                           	psect	cinit
    57  007FC0                     __pcinit:
    58                           	callstack 0
    59  007FC0                     start_initialization:
    60                           	callstack 0
    61  007FC0                     __initialization:
    62                           	callstack 0
    63  007FC0                     end_of_initialization:
    64                           	callstack 0
    65  007FC0                     __end_of__initialization:
    66                           	callstack 0
    67  007FC0  0100               	movlb	0
    68  007FC2  EFE3  F03F         	goto	_main	;jump to C main() function
    69                           
    70                           	psect	cstackCOMRAM
    71  000000                     __pcstackCOMRAM:
    72                           	callstack 0
    73  000000                     
    74                           ; 1 bytes @ 0x0
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 76 in file "newmain.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg, status,2, status,0, cstack
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    94 ;;      Params:         0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0
    96 ;;      Temps:          0       0       0       0       0       0       0
    97 ;;      Totals:         0       0       0       0       0       0       0
    98 ;;Total ram usage:        0 bytes
    99 ;; Hardware stack levels required when called: 1
   100 ;; This function calls:
   101 ;;		_Timer1_Configuration
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108  007FC6                     __ptext0:
   109                           	callstack 0
   110  007FC6                     _main:
   111                           	callstack 30
   112  007FC6                     
   113                           ;newmain.c: 77:     TRISB = 0;
   114  007FC6  0E00               	movlw	0
   115  007FC8  6E93               	movwf	147,c	;volatile
   116                           
   117                           ;newmain.c: 78:     PORTB = 0;
   118  007FCA  0E00               	movlw	0
   119  007FCC  6E81               	movwf	129,c	;volatile
   120  007FCE                     l710:
   121                           
   122                           ;newmain.c: 80:     {;newmain.c: 81:         Timer1_Configuration();
   123  007FCE  ECEE  F03F         	call	_Timer1_Configuration	;wreg free
   124  007FD2                     
   125                           ;newmain.c: 82:         PORTB = ~PORTB;
   126  007FD2  1E81               	comf	129,f,c	;volatile
   127  007FD4  EFE7  F03F         	goto	l710
   128  007FD8  EF00  F000         	goto	start
   129  007FDC                     __end_of_main:
   130                           	callstack 0
   131                           
   132 ;; *************** function _Timer1_Configuration *****************
   133 ;; Defined at:
   134 ;;		line 87 in file "newmain.c"
   135 ;; Parameters:    Size  Location     Type
   136 ;;		None
   137 ;; Auto vars:     Size  Location     Type
   138 ;;		None
   139 ;; Return value:  Size  Location     Type
   140 ;;                  1    wreg      void 
   141 ;; Registers used:
   142 ;;		wreg, status,2
   143 ;; Tracked objects:
   144 ;;		On entry : 0/0
   145 ;;		On exit  : 0/0
   146 ;;		Unchanged: 0/0
   147 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   148 ;;      Params:         0       0       0       0       0       0       0
   149 ;;      Locals:         0       0       0       0       0       0       0
   150 ;;      Temps:          0       0       0       0       0       0       0
   151 ;;      Totals:         0       0       0       0       0       0       0
   152 ;;Total ram usage:        0 bytes
   153 ;; Hardware stack levels used: 1
   154 ;; This function calls:
   155 ;;		Nothing
   156 ;; This function is called by:
   157 ;;		_main
   158 ;; This function uses a non-reentrant model
   159 ;;
   160                           
   161                           	psect	text1
   162  007FDC                     __ptext1:
   163                           	callstack 0
   164  007FDC                     _Timer1_Configuration:
   165                           	callstack 30
   166  007FDC                     
   167                           ;newmain.c: 89:     T1CONbits.TMR1CS = 0;
   168  007FDC  92CD               	bcf	205,1,c	;volatile
   169                           
   170                           ;newmain.c: 91:     T1CONbits.T1CKPS0 = 0;
   171  007FDE  98CD               	bcf	205,4,c	;volatile
   172                           
   173                           ;newmain.c: 92:     T1CONbits.T1CKPS1 = 1;
   174  007FE0  8ACD               	bsf	205,5,c	;volatile
   175  007FE2                     
   176                           ;newmain.c: 93:     TMR1 = 64287;
   177  007FE2  0EFB               	movlw	251
   178  007FE4  6ECF               	movwf	207,c	;volatile
   179  007FE6  0E1F               	movlw	31
   180  007FE8  6ECE               	movwf	206,c	;volatile
   181  007FEA                     
   182                           ;newmain.c: 94:     T1CONbits.TMR1ON = 1;
   183  007FEA  80CD               	bsf	205,0,c	;volatile
   184  007FEC                     l23:
   185                           
   186                           ;newmain.c: 96:     while (PIR1bits.TMR1IF == 0)
   187  007FEC  A09E               	btfss	158,0,c	;volatile
   188  007FEE  EFFB  F03F         	goto	u11
   189  007FF2  EFFD  F03F         	goto	u10
   190  007FF6                     u11:
   191  007FF6  EFF6  F03F         	goto	l23
   192  007FFA                     u10:
   193  007FFA                     
   194                           ;newmain.c: 100:     PIR1bits.TMR1IF = 0;
   195  007FFA  909E               	bcf	158,0,c	;volatile
   196                           
   197                           ;newmain.c: 101:     T1CONbits.TMR1ON = 0;
   198  007FFC  90CD               	bcf	205,0,c	;volatile
   199  007FFE  0012               	return		;funcret
   200  008000                     __end_of_Timer1_Configuration:
   201                           	callstack 0
   202  0000                     
   203                           	psect	rparam
   204  0000                     
   205                           	psect	idloc
   206                           
   207                           ;Config register IDLOC0 @ 0x200000
   208                           ;	unspecified, using default values
   209  200000                     	org	2097152
   210  200000  FF                 	db	255
   211                           
   212                           ;Config register IDLOC1 @ 0x200001
   213                           ;	unspecified, using default values
   214  200001                     	org	2097153
   215  200001  FF                 	db	255
   216                           
   217                           ;Config register IDLOC2 @ 0x200002
   218                           ;	unspecified, using default values
   219  200002                     	org	2097154
   220  200002  FF                 	db	255
   221                           
   222                           ;Config register IDLOC3 @ 0x200003
   223                           ;	unspecified, using default values
   224  200003                     	org	2097155
   225  200003  FF                 	db	255
   226                           
   227                           ;Config register IDLOC4 @ 0x200004
   228                           ;	unspecified, using default values
   229  200004                     	org	2097156
   230  200004  FF                 	db	255
   231                           
   232                           ;Config register IDLOC5 @ 0x200005
   233                           ;	unspecified, using default values
   234  200005                     	org	2097157
   235  200005  FF                 	db	255
   236                           
   237                           ;Config register IDLOC6 @ 0x200006
   238                           ;	unspecified, using default values
   239  200006                     	org	2097158
   240  200006  FF                 	db	255
   241                           
   242                           ;Config register IDLOC7 @ 0x200007
   243                           ;	unspecified, using default values
   244  200007                     	org	2097159
   245  200007  FF                 	db	255
   246                           
   247                           	psect	config
   248                           
   249                           ; Padding undefined space
   250  300000                     	org	3145728
   251  300000  FF                 	db	255
   252                           
   253                           ;Config register CONFIG1H @ 0x300001
   254                           ;	Oscillator Selection bits
   255                           ;	OSC = RCIO6, External RC oscillator, port function on RA6
   256                           ;	Fail-Safe Clock Monitor Enable bit
   257                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   258                           ;	Internal/External Oscillator Switchover bit
   259                           ;	IESO = OFF, Oscillator Switchover mode disabled
   260  300001                     	org	3145729
   261  300001  07                 	db	7
   262                           
   263                           ;Config register CONFIG2L @ 0x300002
   264                           ;	Power-up Timer Enable bit
   265                           ;	PWRT = OFF, PWRT disabled
   266                           ;	Brown-out Reset Enable bits
   267                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   268                           ;	Brown Out Reset Voltage bits
   269                           ;	BORV = 3, Minimum setting
   270  300002                     	org	3145730
   271  300002  1F                 	db	31
   272                           
   273                           ;Config register CONFIG2H @ 0x300003
   274                           ;	Watchdog Timer Enable bit
   275                           ;	WDT = ON, WDT enabled
   276                           ;	Watchdog Timer Postscale Select bits
   277                           ;	WDTPS = 32768, 1:32768
   278  300003                     	org	3145731
   279  300003  1F                 	db	31
   280                           
   281                           ; Padding undefined space
   282  300004                     	org	3145732
   283  300004  FF                 	db	255
   284                           
   285                           ;Config register CONFIG3H @ 0x300005
   286                           ;	CCP2 MUX bit
   287                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   288                           ;	PORTB A/D Enable bit
   289                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   290                           ;	Low-Power Timer1 Oscillator Enable bit
   291                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   292                           ;	MCLR Pin Enable bit
   293                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   294  300005                     	org	3145733
   295  300005  83                 	db	131
   296                           
   297                           ;Config register CONFIG4L @ 0x300006
   298                           ;	Stack Full/Underflow Reset Enable bit
   299                           ;	STVREN = ON, Stack full/underflow will cause Reset
   300                           ;	Single-Supply ICSP Enable bit
   301                           ;	LVP = ON, Single-Supply ICSP enabled
   302                           ;	Extended Instruction Set Enable bit
   303                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   304                           ;	Background Debugger Enable bit
   305                           ;	DEBUG = 0x1, unprogrammed default
   306  300006                     	org	3145734
   307  300006  85                 	db	133
   308                           
   309                           ; Padding undefined space
   310  300007                     	org	3145735
   311  300007  FF                 	db	255
   312                           
   313                           ;Config register CONFIG5L @ 0x300008
   314                           ;	Code Protection bit
   315                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   316                           ;	Code Protection bit
   317                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   318                           ;	Code Protection bit
   319                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   320                           ;	Code Protection bit
   321                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   322  300008                     	org	3145736
   323  300008  0F                 	db	15
   324                           
   325                           ;Config register CONFIG5H @ 0x300009
   326                           ;	Boot Block Code Protection bit
   327                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   328                           ;	Data EEPROM Code Protection bit
   329                           ;	CPD = OFF, Data EEPROM not code-protected
   330  300009                     	org	3145737
   331  300009  C0                 	db	192
   332                           
   333                           ;Config register CONFIG6L @ 0x30000A
   334                           ;	Write Protection bit
   335                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   336                           ;	Write Protection bit
   337                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   338                           ;	Write Protection bit
   339                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   340                           ;	Write Protection bit
   341                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   342  30000A                     	org	3145738
   343  30000A  0F                 	db	15
   344                           
   345                           ;Config register CONFIG6H @ 0x30000B
   346                           ;	Configuration Register Write Protection bit
   347                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   348                           ;	Boot Block Write Protection bit
   349                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   350                           ;	Data EEPROM Write Protection bit
   351                           ;	WRTD = OFF, Data EEPROM not write-protected
   352  30000B                     	org	3145739
   353  30000B  E0                 	db	224
   354                           
   355                           ;Config register CONFIG7L @ 0x30000C
   356                           ;	Table Read Protection bit
   357                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   358                           ;	Table Read Protection bit
   359                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   360                           ;	Table Read Protection bit
   361                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   362                           ;	Table Read Protection bit
   363                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   364  30000C                     	org	3145740
   365  30000C  0F                 	db	15
   366                           
   367                           ;Config register CONFIG7H @ 0x30000D
   368                           ;	Boot Block Table Read Protection bit
   369                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   370  30000D                     	org	3145741
   371  30000D  40                 	db	64
   372                           tosu	equ	0xFFF
   373                           tosh	equ	0xFFE
   374                           tosl	equ	0xFFD
   375                           stkptr	equ	0xFFC
   376                           pclatu	equ	0xFFB
   377                           pclath	equ	0xFFA
   378                           pcl	equ	0xFF9
   379                           tblptru	equ	0xFF8
   380                           tblptrh	equ	0xFF7
   381                           tblptrl	equ	0xFF6
   382                           tablat	equ	0xFF5
   383                           prodh	equ	0xFF4
   384                           prodl	equ	0xFF3
   385                           indf0	equ	0xFEF
   386                           postinc0	equ	0xFEE
   387                           postdec0	equ	0xFED
   388                           preinc0	equ	0xFEC
   389                           plusw0	equ	0xFEB
   390                           fsr0h	equ	0xFEA
   391                           fsr0l	equ	0xFE9
   392                           wreg	equ	0xFE8
   393                           indf1	equ	0xFE7
   394                           postinc1	equ	0xFE6
   395                           postdec1	equ	0xFE5
   396                           preinc1	equ	0xFE4
   397                           plusw1	equ	0xFE3
   398                           fsr1h	equ	0xFE2
   399                           fsr1l	equ	0xFE1
   400                           bsr	equ	0xFE0
   401                           indf2	equ	0xFDF
   402                           postinc2	equ	0xFDE
   403                           postdec2	equ	0xFDD
   404                           preinc2	equ	0xFDC
   405                           plusw2	equ	0xFDB
   406                           fsr2h	equ	0xFDA
   407                           fsr2l	equ	0xFD9
   408                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
               _Timer1_Configuration
 ---------------------------------------------------------------------------------
 (1) _Timer1_Configuration                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Timer1_Configuration

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
ABS                  0      0       0      15        0.0%
BITBANK5           100      0       0      16        0.0%
BIGRAM             5FF      0       0      17        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Thu Apr 08 02:13:09 2021

                           l23 7FEC                             l25 7FFA                             l26 7FFE  
                           u10 7FFA                             u11 7FF6                            l702 7FDC  
                          l710 7FCE                            l704 7FE2                            l712 7FD2  
                          l706 7FEA                            l708 7FC6                           _TMR1 000FCE  
                         _main 7FC6                           start 0000                   ___param_bank 000000  
                        ?_main 0000                          _PORTB 000F81                          _TRISB 000F93  
              __initialization 7FC0                   __end_of_main 7FDC           _Timer1_Configuration 7FDC  
                       ??_main 0000                  __activetblptr 000000          ?_Timer1_Configuration 0000  
                       isa$std 000001                     __accesstop 0080        __end_of__initialization 7FC0  
                ___rparam_used 000001                 __pcstackCOMRAM 0000         ??_Timer1_Configuration 0000  
                      __Hparam 0000                        __Lparam 0000                        __pcinit 7FC0  
                      __ramtop 0600                        __ptext0 7FC6                        __ptext1 7FDC  
                    _T1CONbits 000FCD           end_of_initialization 7FC0            start_initialization 7FC0  
__size_of_Timer1_Configuration 0024                       _PIR1bits 000F9E                       __Hrparam 0000  
                     __Lrparam 0000                  __size_of_main 0016                       isa$xinst 000000  
 __end_of_Timer1_Configuration 8000  
