<stg><name>compute_neighbor_tables_Pipeline_VITIS_LOOP_17_1</name>


<trans_list>

<trans id="197" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %csum_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="csum_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %neighbor_table_offsets, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_degree_table, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %num_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_nodes

]]></Node>
<StgValue><ssdm name="num_nodes_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %csum_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i31 1, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="31">
<![CDATA[
for.inc:1 %zext_ln17_1 = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln17_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:2 %icmp_ln17 = icmp_slt  i32 %zext_ln17_1, i32 %num_nodes_read

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln17 = br i1 %icmp_ln17, void %for.inc28.preheader.exitStub, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="31">
<![CDATA[
for.inc.split:4 %trunc_ln19 = trunc i31 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc.split:5 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %trunc_ln19, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.split:6 %add_ln19 = add i9 %shl_ln, i9 508

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="7" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:7 %lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %add_ln19, i32 2, i32 8

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:8 %zext_ln19 = zext i7 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:9 %in_degree_table_addr = getelementptr i32 %in_degree_table, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="in_degree_table_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:10 %in_degree_table_load = load i7 %in_degree_table_addr

]]></Node>
<StgValue><ssdm name="in_degree_table_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="38" op_0_bw="31">
<![CDATA[
for.inc.split:14 %zext_ln21_1 = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="38" op_0_bw="38" op_1_bw="38">
<![CDATA[
for.inc.split:15 %mul_ln21 = mul i38 %zext_ln21_1, i38 2748779070

]]></Node>
<StgValue><ssdm name="mul_ln21"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="35" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="38" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:22 %trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i38.i32.i32, i38 %mul_ln21, i32 36, i32 37

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc.split:23 %switch_ln21 = switch i2 %trunc_ln, void %arrayidx9.case.3, i2 0, void %arrayidx9.case.0, i2 1, void %arrayidx9.case.1, i2 2, void %arrayidx9.case.2

]]></Node>
<StgValue><ssdm name="switch_ln21"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
arrayidx9.exit:0 %add_ln17 = add i31 %i_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx9.exit:2 %store_ln17 = store i31 %add_ln17, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.split:0 %csum_1_load = load i32 %csum_1

]]></Node>
<StgValue><ssdm name="csum_1_load"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="31">
<![CDATA[
for.inc.split:1 %zext_ln17 = zext i31 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="7">
<![CDATA[
for.inc.split:10 %in_degree_table_load = load i7 %in_degree_table_addr

]]></Node>
<StgValue><ssdm name="in_degree_table_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:11 %csum = add i32 %in_degree_table_load, i32 %csum_1_load

]]></Node>
<StgValue><ssdm name="csum"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:12 %neighbor_table_offsets_addr = getelementptr i32 %neighbor_table_offsets, i64 0, i64 %zext_ln17

]]></Node>
<StgValue><ssdm name="neighbor_table_offsets_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc.split:13 %store_ln20 = store i32 %csum, i7 %neighbor_table_offsets_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="34" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx9.exit:1 %store_ln17 = store i32 %csum, i32 %csum_1

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.exit:3 %br_ln17 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="73" st_id="3" stage="33" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="74" st_id="4" stage="32" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="75" st_id="5" stage="31" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="76" st_id="6" stage="30" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="77" st_id="7" stage="29" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="78" st_id="8" stage="28" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="79" st_id="9" stage="27" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="80" st_id="10" stage="26" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="81" st_id="11" stage="25" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="82" st_id="12" stage="24" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="83" st_id="13" stage="23" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="84" st_id="14" stage="22" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="85" st_id="15" stage="21" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="86" st_id="16" stage="20" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="87" st_id="17" stage="19" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="88" st_id="18" stage="18" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="89" st_id="19" stage="17" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="90" st_id="20" stage="16" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="91" st_id="21" stage="15" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="92" st_id="22" stage="14" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="93" st_id="23" stage="13" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="94" st_id="24" stage="12" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="95" st_id="25" stage="11" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="96" st_id="26" stage="10" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="97" st_id="27" stage="9" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="98" st_id="28" stage="8" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="99" st_id="29" stage="7" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="100" st_id="30" stage="6" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="101" st_id="31" stage="5" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="102" st_id="32" stage="4" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="103" st_id="33" stage="3" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="104" st_id="34" stage="2" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>

<operation id="121" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0">
<![CDATA[
for.inc28.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="105" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln18 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="106" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="107" st_id="35" stage="1" lat="35">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc.split:16 %urem_ln21 = urem i31 %i_2, i31 25

]]></Node>
<StgValue><ssdm name="urem_ln21"/></StgValue>
</operation>

<operation id="108" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="31">
<![CDATA[
for.inc.split:17 %zext_ln21 = zext i31 %urem_ln21

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="109" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %neightbor_table_offsets_temp_addr = getelementptr i32 %neightbor_table_offsets_temp, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_addr"/></StgValue>
</operation>

<operation id="110" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:19 %neightbor_table_offsets_temp_1_addr = getelementptr i32 %neightbor_table_offsets_temp_1, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_1_addr"/></StgValue>
</operation>

<operation id="111" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %neightbor_table_offsets_temp_2_addr = getelementptr i32 %neightbor_table_offsets_temp_2, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_2_addr"/></StgValue>
</operation>

<operation id="112" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %neightbor_table_offsets_temp_3_addr = getelementptr i32 %neightbor_table_offsets_temp_3, i64 0, i64 %zext_ln21

]]></Node>
<StgValue><ssdm name="neightbor_table_offsets_temp_3_addr"/></StgValue>
</operation>

<operation id="113" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx9.case.2:0 %store_ln21 = store i32 %csum, i5 %neightbor_table_offsets_temp_2_addr

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="114" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.case.2:1 %br_ln21 = br void %arrayidx9.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="115" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx9.case.1:0 %store_ln21 = store i32 %csum, i5 %neightbor_table_offsets_temp_1_addr

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="116" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.case.1:1 %br_ln21 = br void %arrayidx9.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="117" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx9.case.0:0 %store_ln21 = store i32 %csum, i5 %neightbor_table_offsets_temp_addr

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="118" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.case.0:1 %br_ln21 = br void %arrayidx9.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="119" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx9.case.3:0 %store_ln21 = store i32 %csum, i5 %neightbor_table_offsets_temp_3_addr

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="120" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx9.case.3:1 %br_ln21 = br void %arrayidx9.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
