<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: Qspi Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">Qspi Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> hardware registers.  
 <a href="struct_qspi.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2qspi_8h_source.html">qspi.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for Qspi:</div>
<div class="dyncontent">
<div class="center"><img src="struct_qspi__coll__graph.gif" border="0" usemap="#a_qspi_coll__map" alt="Collaboration graph"/></div>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a568109a701c00882bec4a6307f95b5dd"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a568109a701c00882bec4a6307f95b5dd">QSPI_CR</a></td></tr>
<tr class="memdesc:a568109a701c00882bec4a6307f95b5dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x00) Control Register  <br /></td></tr>
<tr class="separator:a568109a701c00882bec4a6307f95b5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b72dad02643f1523b149eccf486c9b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a70b72dad02643f1523b149eccf486c9b">QSPI_IAR</a></td></tr>
<tr class="memdesc:a70b72dad02643f1523b149eccf486c9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x30) Instruction Address Register  <br /></td></tr>
<tr class="separator:a70b72dad02643f1523b149eccf486c9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5c61d2cf8fca6d7cb39cb701366e366"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#ab5c61d2cf8fca6d7cb39cb701366e366">QSPI_ICR</a></td></tr>
<tr class="memdesc:ab5c61d2cf8fca6d7cb39cb701366e366"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x34) Instruction Code Register  <br /></td></tr>
<tr class="separator:ab5c61d2cf8fca6d7cb39cb701366e366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a1eb144324df765856c394cc19d336"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a51a1eb144324df765856c394cc19d336">QSPI_IDR</a></td></tr>
<tr class="memdesc:a51a1eb144324df765856c394cc19d336"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x18) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a51a1eb144324df765856c394cc19d336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae658b151a8292cd68054ca58150d6bbf"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#ae658b151a8292cd68054ca58150d6bbf">QSPI_IER</a></td></tr>
<tr class="memdesc:ae658b151a8292cd68054ca58150d6bbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x14) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:ae658b151a8292cd68054ca58150d6bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96864a59fec645179b97a341dabdeab7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a96864a59fec645179b97a341dabdeab7">QSPI_IFR</a></td></tr>
<tr class="memdesc:a96864a59fec645179b97a341dabdeab7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x38) Instruction Frame Register  <br /></td></tr>
<tr class="separator:a96864a59fec645179b97a341dabdeab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d157f3578d539ce48be0cd8b8eaec32"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a0d157f3578d539ce48be0cd8b8eaec32">QSPI_IMR</a></td></tr>
<tr class="memdesc:a0d157f3578d539ce48be0cd8b8eaec32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x1C) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:a0d157f3578d539ce48be0cd8b8eaec32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5738c4defd648cbb9b8d376d24c3f8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a6e5738c4defd648cbb9b8d376d24c3f8">QSPI_MR</a></td></tr>
<tr class="memdesc:a6e5738c4defd648cbb9b8d376d24c3f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x04) Mode Register  <br /></td></tr>
<tr class="separator:a6e5738c4defd648cbb9b8d376d24c3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5e7d885774eedf6c53ed64c96b5d0d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#ade5e7d885774eedf6c53ed64c96b5d0d">QSPI_RDR</a></td></tr>
<tr class="memdesc:ade5e7d885774eedf6c53ed64c96b5d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x08) Receive Data Register  <br /></td></tr>
<tr class="separator:ade5e7d885774eedf6c53ed64c96b5d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fd69b17320c731f217eb93ca080d004"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a0fd69b17320c731f217eb93ca080d004">QSPI_SCR</a></td></tr>
<tr class="memdesc:a0fd69b17320c731f217eb93ca080d004"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x20) Serial Clock Register  <br /></td></tr>
<tr class="separator:a0fd69b17320c731f217eb93ca080d004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a581d7496746e8c2db1e57e4c72690ea7"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a581d7496746e8c2db1e57e4c72690ea7">QSPI_SKR</a></td></tr>
<tr class="memdesc:a581d7496746e8c2db1e57e4c72690ea7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x44) Scrambling Key Register  <br /></td></tr>
<tr class="separator:a581d7496746e8c2db1e57e4c72690ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d2e718e014af79dd4a8d0ce6851132"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#aa9d2e718e014af79dd4a8d0ce6851132">QSPI_SMR</a></td></tr>
<tr class="memdesc:aa9d2e718e014af79dd4a8d0ce6851132"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x40) Scrambling Mode Register  <br /></td></tr>
<tr class="separator:aa9d2e718e014af79dd4a8d0ce6851132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bfac023f7b78002f45c1ab0f8676678"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a2bfac023f7b78002f45c1ab0f8676678">QSPI_SR</a></td></tr>
<tr class="memdesc:a2bfac023f7b78002f45c1ab0f8676678"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x10) Status Register  <br /></td></tr>
<tr class="separator:a2bfac023f7b78002f45c1ab0f8676678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dba40b323785845dee562016c2f9ab5"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a6dba40b323785845dee562016c2f9ab5">QSPI_TDR</a></td></tr>
<tr class="memdesc:a6dba40b323785845dee562016c2f9ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x0C) Transmit Data Register  <br /></td></tr>
<tr class="separator:a6dba40b323785845dee562016c2f9ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff95e1988aaddc0588824a40c481d03d"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#aff95e1988aaddc0588824a40c481d03d">QSPI_VERSION</a></td></tr>
<tr class="memdesc:aff95e1988aaddc0588824a40c481d03d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x00FC) Version Register  <br /></td></tr>
<tr class="separator:aff95e1988aaddc0588824a40c481d03d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f668a6fc6c510f696d6f0c3cd83aaf9"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a0f668a6fc6c510f696d6f0c3cd83aaf9">QSPI_WPMR</a></td></tr>
<tr class="memdesc:a0f668a6fc6c510f696d6f0c3cd83aaf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0xE4) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a0f668a6fc6c510f696d6f0c3cd83aaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09bd23205fb10a7b74009efacd9d731"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#ab09bd23205fb10a7b74009efacd9d731">QSPI_WPSR</a></td></tr>
<tr class="memdesc:ab09bd23205fb10a7b74009efacd9d731"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0xE8) Write Protection Status Register  <br /></td></tr>
<tr class="separator:ab09bd23205fb10a7b74009efacd9d731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5512817d93341d729c1ad315d04e3514"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a5512817d93341d729c1ad315d04e3514">Reserved1</a> [3]</td></tr>
<tr class="separator:a5512817d93341d729c1ad315d04e3514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633fb9634d5f43188d31a0e22b667137"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a633fb9634d5f43188d31a0e22b667137">Reserved2</a> [1]</td></tr>
<tr class="separator:a633fb9634d5f43188d31a0e22b667137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7a0c8bb1d2d33e8de49c96f2ec42fe"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#aba7a0c8bb1d2d33e8de49c96f2ec42fe">Reserved3</a> [39]</td></tr>
<tr class="separator:aba7a0c8bb1d2d33e8de49c96f2ec42fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d6e84cc05216d44a10511ed6a119d2"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_qspi.html#a92d6e84cc05216d44a10511ed6a119d2">Reserved4</a> [4]</td></tr>
<tr class="separator:a92d6e84cc05216d44a10511ed6a119d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00046">46</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a568109a701c00882bec4a6307f95b5dd" name="a568109a701c00882bec4a6307f95b5dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a568109a701c00882bec4a6307f95b5dd">&#9670;&#160;</a></span>QSPI_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Qspi::QSPI_CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x00) Control Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00047">47</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a70b72dad02643f1523b149eccf486c9b" name="a70b72dad02643f1523b149eccf486c9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b72dad02643f1523b149eccf486c9b">&#9670;&#160;</a></span>QSPI_IAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Qspi::QSPI_IAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x30) Instruction Address Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00057">57</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ab5c61d2cf8fca6d7cb39cb701366e366" name="ab5c61d2cf8fca6d7cb39cb701366e366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5c61d2cf8fca6d7cb39cb701366e366">&#9670;&#160;</a></span>QSPI_ICR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Qspi::QSPI_ICR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x34) Instruction Code Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00058">58</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a51a1eb144324df765856c394cc19d336" name="a51a1eb144324df765856c394cc19d336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a1eb144324df765856c394cc19d336">&#9670;&#160;</a></span>QSPI_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Qspi::QSPI_IDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x18) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00053">53</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ae658b151a8292cd68054ca58150d6bbf" name="ae658b151a8292cd68054ca58150d6bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae658b151a8292cd68054ca58150d6bbf">&#9670;&#160;</a></span>QSPI_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Qspi::QSPI_IER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x14) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00052">52</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a96864a59fec645179b97a341dabdeab7" name="a96864a59fec645179b97a341dabdeab7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96864a59fec645179b97a341dabdeab7">&#9670;&#160;</a></span>QSPI_IFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Qspi::QSPI_IFR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x38) Instruction Frame Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00059">59</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a0d157f3578d539ce48be0cd8b8eaec32" name="a0d157f3578d539ce48be0cd8b8eaec32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d157f3578d539ce48be0cd8b8eaec32">&#9670;&#160;</a></span>QSPI_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Qspi::QSPI_IMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x1C) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00054">54</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a6e5738c4defd648cbb9b8d376d24c3f8" name="a6e5738c4defd648cbb9b8d376d24c3f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e5738c4defd648cbb9b8d376d24c3f8">&#9670;&#160;</a></span>QSPI_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Qspi::QSPI_MR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x04) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00048">48</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ade5e7d885774eedf6c53ed64c96b5d0d" name="ade5e7d885774eedf6c53ed64c96b5d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade5e7d885774eedf6c53ed64c96b5d0d">&#9670;&#160;</a></span>QSPI_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Qspi::QSPI_RDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x08) Receive Data Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00049">49</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a0fd69b17320c731f217eb93ca080d004" name="a0fd69b17320c731f217eb93ca080d004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fd69b17320c731f217eb93ca080d004">&#9670;&#160;</a></span>QSPI_SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Qspi::QSPI_SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x20) Serial Clock Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00055">55</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a581d7496746e8c2db1e57e4c72690ea7" name="a581d7496746e8c2db1e57e4c72690ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a581d7496746e8c2db1e57e4c72690ea7">&#9670;&#160;</a></span>QSPI_SKR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Qspi::QSPI_SKR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x44) Scrambling Key Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00062">62</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aa9d2e718e014af79dd4a8d0ce6851132" name="aa9d2e718e014af79dd4a8d0ce6851132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d2e718e014af79dd4a8d0ce6851132">&#9670;&#160;</a></span>QSPI_SMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Qspi::QSPI_SMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x40) Scrambling Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00061">61</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a2bfac023f7b78002f45c1ab0f8676678" name="a2bfac023f7b78002f45c1ab0f8676678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bfac023f7b78002f45c1ab0f8676678">&#9670;&#160;</a></span>QSPI_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Qspi::QSPI_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x10) Status Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00051">51</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a6dba40b323785845dee562016c2f9ab5" name="a6dba40b323785845dee562016c2f9ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dba40b323785845dee562016c2f9ab5">&#9670;&#160;</a></span>QSPI_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__O uint32_t Qspi::QSPI_TDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x0C) Transmit Data Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00050">50</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aff95e1988aaddc0588824a40c481d03d" name="aff95e1988aaddc0588824a40c481d03d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff95e1988aaddc0588824a40c481d03d">&#9670;&#160;</a></span>QSPI_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Qspi::QSPI_VERSION</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0x00FC) Version Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00067">67</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a0f668a6fc6c510f696d6f0c3cd83aaf9" name="a0f668a6fc6c510f696d6f0c3cd83aaf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f668a6fc6c510f696d6f0c3cd83aaf9">&#9670;&#160;</a></span>QSPI_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t Qspi::QSPI_WPMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0xE4) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00064">64</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="ab09bd23205fb10a7b74009efacd9d731" name="ab09bd23205fb10a7b74009efacd9d731"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09bd23205fb10a7b74009efacd9d731">&#9670;&#160;</a></span>QSPI_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Qspi::QSPI_WPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_qspi.html" title="Qspi hardware registers.">Qspi</a> Offset: 0xE8) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00065">65</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a5512817d93341d729c1ad315d04e3514" name="a5512817d93341d729c1ad315d04e3514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5512817d93341d729c1ad315d04e3514">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Qspi::Reserved1[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00056">56</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a633fb9634d5f43188d31a0e22b667137" name="a633fb9634d5f43188d31a0e22b667137"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633fb9634d5f43188d31a0e22b667137">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Qspi::Reserved2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00060">60</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="aba7a0c8bb1d2d33e8de49c96f2ec42fe" name="aba7a0c8bb1d2d33e8de49c96f2ec42fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7a0c8bb1d2d33e8de49c96f2ec42fe">&#9670;&#160;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Qspi::Reserved3[39]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00063">63</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
<a id="a92d6e84cc05216d44a10511ed6a119d2" name="a92d6e84cc05216d44a10511ed6a119d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d6e84cc05216d44a10511ed6a119d2">&#9670;&#160;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t Qspi::Reserved4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2qspi_8h_source.html#l00066">66</a> of file <a class="el" href="component_2qspi_8h_source.html">component/qspi.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:39 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
