DIV_ROUND_UP_ULL,FUNC_0
DRM_ERROR,FUNC_1
T_HS_EXIT,VAR_0
T_HS_PREP,VAR_1
T_HS_TRAIL,VAR_2
T_HS_ZERO,VAR_3
T_LPX,VAR_4
clk_disable_unprepare,FUNC_2
clk_prepare_enable,FUNC_3
clk_set_rate,FUNC_4
dev_err,FUNC_5
drm_panel_prepare,FUNC_6
mtk_dsi_clk_hs_mode,FUNC_7
mtk_dsi_clk_ulp_mode_leave,FUNC_8
mtk_dsi_config_vdo_timing,FUNC_9
mtk_dsi_enable,FUNC_10
mtk_dsi_lane0_ulp_mode_leave,FUNC_11
mtk_dsi_phy_timconfig,FUNC_12
mtk_dsi_ps_control_vact,FUNC_13
mtk_dsi_reset_engine,FUNC_14
mtk_dsi_rxtx_control,FUNC_15
mtk_dsi_set_interrupt_enable,FUNC_16
mtk_dsi_set_vm_cmd,FUNC_17
phy_power_off,FUNC_18
phy_power_on,FUNC_19
mtk_dsi_poweron,FUNC_20
dsi,VAR_5
dev,VAR_6
ret,VAR_7
pixel_clock,VAR_8
total_bits,VAR_9
htotal,VAR_10
htotal_bits,VAR_11
bit_per_pixel,VAR_12
overhead_cycles,VAR_13
overhead_bits,VAR_14
