# UART_Verilog_Simulation
 
Environment: Sysnopsys VCS Simulator in EDAplayground

Simple UART communication simulation - write to learn UART protocol

#### Design
![Design](./Figure/Design.png)

#### FSM Receiver
![FSM Receiver](./Figure/FSM_Receiver.png)

#### FSM Transmitter
![FSM Transmitter](./Figure/FSM_Transmitter.png)

#### UART Block
![UART Block](./Figure/UART_Block.png)

#### Mô phỏng truyền
![Simulate TX](./Figure/simulate.png)

#### Mô phỏng nhận
![Simulate RX](./Figure/simulate_rx.png)
