//===----------------------------------------------------------------------===//
//
// Copyright (C) 2022 Sophgo Technologies Inc.  All rights reserved.
//
// TPU-MLIR is licensed under the 2-Clause BSD License except for the
// third-party components.
//
//===----------------------------------------------------------------------===//

#include "tpu_mlir/Conversion/TopToTpu/LoweringBM1684.h"

namespace tpu_mlir {
namespace bm1684 {

static void LoweringLSTM(PatternRewriter &rewriter, top::LSTMOp op, Type type) {
  rewriter.setInsertionPointAfter(op);
  std::vector<Value> operands;
  const int nInputs = op->getNumOperands();
  for (auto i = 0; i < nInputs; ++i) {
    auto opd = op->getOperand(i);
    if (isa<top::WeightOp>(opd.getDefiningOp())) {
      auto weightOp = opd.getDefiningOp<top::WeightOp>();
        operands.push_back(opd);
    } else {
      operands.push_back(opd);
    }
  }
  // add buffer
  operands.push_back(module::getNoneOp(op));
  std::vector<NamedAttribute> attrs;
  for (auto &attr : op->getAttrs()) {
    attrs.push_back(attr);
  }
  if (type.isF32()) {
    rewriter.replaceOpWithNewOp<tpu::LSTMOp>(op, op.getResultTypes(), operands,
                                             attrs);
    return;
  }
  std::vector<Type> new_types;
  for (auto out : op.getResults()) {
      new_types.push_back(out.getType());
  }
  rewriter.replaceOpWithNewOp<tpu::LSTMOp>(op, new_types, operands, attrs);
  return;
}

void LSTMLowering::LoweringINT8(PatternRewriter &rewriter, top::LSTMOp op,
                               bool asymmetric) const {
  LoweringLSTM(rewriter, op, rewriter.getF32Type());
}

void LSTMLowering::LoweringF32(PatternRewriter &rewriter, top::LSTMOp op) const {
  LoweringLSTM(rewriter, op, rewriter.getF32Type());
}

} // namespace bm1684
} // namespace tpu_mlir
