* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Nov 26 2023 20:45:12

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: D:\IceCube2\sbt_backend\bin\win32\opt\packer.exe  D:\IceCube2\sbt_backend\devices\ICE40P01.dev  D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\netlist\oadb-PWM_Generator_Verilog  --package  TQ144  --outdir  D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer  --translator  D:\IceCube2\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\placer\PWM_Generator_Verilog_pl.sdc  --dst_sdc_file  D:/IceCube2/verilog/Projects/PWMtest/PWMtest_Implmnt\sbt\outputs\packer\PWM_Generator_Verilog_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: PWM_Generator_Verilog
Used Logic Cell: 167/1280
Used Logic Tile: 31/160
Used IO Cell:    7/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_c_g
Clock Source: clk 
Clock Driver: clk_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 72
Fanout to Tile: 17


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 0   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 0   
12|   0 0 0 0 0 0 0 0 0 0 0 0   
11|   0 0 0 0 0 0 0 0 0 0 0 0   
10|   1 8 0 0 0 0 0 0 0 0 0 0   
 9|   1 8 0 0 0 0 0 0 0 0 0 0   
 8|   8 4 0 0 0 0 0 0 0 0 0 0   
 7|   8 0 0 0 8 1 0 0 0 0 0 0   
 6|   2 0 0 5 8 6 0 0 0 0 0 0   
 5|   0 0 0 3 8 4 0 0 0 0 0 0   
 4|   0 6 0 8 8 1 2 0 0 0 0 0   
 3|   1 7 0 8 7 4 0 0 0 0 0 0   
 2|   8 6 0 0 2 0 0 0 0 0 0 0   
 1|   8 8 0 0 0 0 0 0 0 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.39

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0 21  0  0  0  0  0  0  0  0  0  0    
 9|     2 24  0  0  0  0  0  0  0  0  0  0    
 8|    16 14  0  0  0  0  0  0  0  0  0  0    
 7|    16  0  0  0 22  2  0  0  0  0  0  0    
 6|     2  0  0 10 23 13  0  0  0  0  0  0    
 5|     0  0  0  9 22 14  0  0  0  0  0  0    
 4|     0 15  0 22  9  4  2  0  0  0  0  0    
 3|     2 11  0 23 22  4  0  0  0  0  0  0    
 2|    16 16  0  0  2  0  0  0  0  0  0  0    
 1|    16 24  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 13.27

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  0    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  0    
12|     0  0  0  0  0  0  0  0  0  0  0  0    
11|     0  0  0  0  0  0  0  0  0  0  0  0    
10|     0 21  0  0  0  0  0  0  0  0  0  0    
 9|     2 24  0  0  0  0  0  0  0  0  0  0    
 8|    16 14  0  0  0  0  0  0  0  0  0  0    
 7|    16  0  0  0 24  2  0  0  0  0  0  0    
 6|     3  0  0 19 23 19  0  0  0  0  0  0    
 5|     0  0  0 12 27 14  0  0  0  0  0  0    
 4|     0 22  0 26 17  4  2  0  0  0  0  0    
 3|     2 25  0 23 24  4  0  0  0  0  0  0    
 2|    16 16  0  0  2  0  0  0  0  0  0  0    
 1|    16 24  0  0  0  0  0  0  0  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 27
Average number of input pins per logic tile: 15.30

***** Run Time Info *****
Run Time:  0
