# Read the SystemVerilog design files
read_verilog -sv or.sv

# Elaborate the design and specify the top module
hierarchy -top OR

# Perform generic synthesis optimizations
synth -top OR

# Clean up and optimize further
clean

# Write the synthesized Verilog netlist
write_verilog or_synth.sv
