{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":51
      , "name":"lu"
      , "children":
      [
        {
          "type":"inst"
          , "id":66
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":410
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"211"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":67
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":68
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":69
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":70
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":71
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"lu_a_buffer_in"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":72
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":73
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":74
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":75
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"8"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":76
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":430
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"lu_a_buffer_in"
              , "Start Cycle":"15"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":77
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":234
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_in"
              , "Start Cycle":"16"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":78
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":254
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_in"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":79
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":260
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_in"
              , "Start Cycle":"9"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":80
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":260
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"lu_a_buffer_out"
              , "Start Cycle":"19"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":81
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":82
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":83
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":84
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":85
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":86
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":87
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":88
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":89
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":90
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":91
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":92
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":93
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":94
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":95
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"1"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":96
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":443
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"6"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":97
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":452
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"16"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":98
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":452
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"16"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":99
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":452
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"16"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":100
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":452
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"16"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":101
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":452
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"16"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":102
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":452
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"16"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":103
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":452
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"16"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":104
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":452
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"16"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":105
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":448
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"lu_a_buffer_out"
              , "Start Cycle":"16"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":106
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":505
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_buffer"
              , "Start Cycle":"16"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":107
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":513
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"13"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":108
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":513
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"13"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":109
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":513
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"13"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":110
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":513
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"13"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":111
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":513
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"13"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":112
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":513
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"13"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":113
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":513
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"13"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":114
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":513
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"13"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":115
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":520
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_buffer"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":116
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":534
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_buffer"
              , "Start Cycle":"37"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":117
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":540
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_buffer"
              , "Start Cycle":"37"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":118
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":547
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"36"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":119
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":547
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"36"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":120
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":547
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"36"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":121
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":547
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"36"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":122
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":547
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"36"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":123
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":547
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"36"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":124
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":547
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"36"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":125
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":547
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"36"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":126
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":560
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":127
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":561
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":128
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":561
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":129
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":561
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":130
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":561
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":131
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":561
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":132
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":561
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":133
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":561
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":134
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":561
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":137
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":575
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":153
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":154
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":395
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":155
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":395
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":163
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":179
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":156
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":395
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":165
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":181
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":157
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":395
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":167
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":183
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":158
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":395
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":169
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":185
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":159
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":395
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":171
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":187
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":160
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":395
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":173
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":189
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":161
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":395
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":175
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":191
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":162
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":395
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":177
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":193
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"8"
                  , "Bank width":"256 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":195
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":401
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":196
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":401
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":197
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":198
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"64B requested\n64B implemented"
                    }
                  ]
                  , "Requested size":"64 bytes"
                  , "Implemented size":"64 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"2 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":199
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":400
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":200
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":400
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":201
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":202
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"64 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":203
              , "name":"lu_a_buffer_in"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":425
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":204
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":425
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":205
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":207
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"256B requested\n256B implemented"
                    }
                  ]
                  , "Requested size":"256 bytes"
                  , "Implemented size":"256 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"2 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":209
              , "name":"lu_a_buffer_out"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":434
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":210
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":434
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":211
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":212
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":213
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":214
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":215
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":216
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":217
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":218
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":219
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":220
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":221
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":222
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":223
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":224
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":225
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":226
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":227
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":228
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"18 total ports/bank\n17 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"18"
                      , "Number of read ports per bank":"17"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"17"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"256B requested\n4352B implemented"
                    }
                  ]
                  , "Requested size":"256 bytes"
                  , "Implemented size":"4352 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"8 words"
                  , "Total replication":"17"
                  , "Additional Information":"Replicated 17 times to efficiently support multiple accesses"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":164
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":166
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":168
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":170
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":172
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":174
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":176
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":178
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":180
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":182
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":184
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":186
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":188
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":190
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":192
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":194
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":206
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":208
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":229
      , "name":"top_update"
      , "children":
      [
        {
          "type":"inst"
          , "id":242
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":606
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"227"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":245
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":632
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"222"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":246
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":657
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_lu_col"
              , "Start Cycle":"219"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":247
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":677
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_row"
              , "Start Cycle":"232"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":248
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":683
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"232"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":251
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":695
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_lu_col"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":252
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":701
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_row"
              , "Start Cycle":"11"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":253
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":701
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":254
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":701
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"20"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":255
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":715
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":265
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":266
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":596
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":267
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":596
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":268
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":270
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":272
              , "name":"current_lu_col"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":620
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":273
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":620
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":274
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":275
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"64 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":276
              , "name":"current_row"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":621
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":277
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":621
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":278
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":279
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"64 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":269
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":271
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":280
      , "name":"left_update"
      , "children":
      [
        {
          "type":"inst"
          , "id":293
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":745
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"227"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":296
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":767
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"221"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":297
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":767
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"222"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":298
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":767
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"222"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":299
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":767
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"222"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":300
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":767
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"222"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":301
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":767
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"222"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":302
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":767
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"222"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":303
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":767
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"222"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":304
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":775
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_col"
              , "Start Cycle":"229"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":305
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":800
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"current_lu_row"
              , "Start Cycle":"219"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":308
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":815
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_col"
              , "Start Cycle":"12"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":309
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":821
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"current_lu_row"
              , "Start Cycle":"12"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":310
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":821
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":311
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":821
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"21"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":312
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":821
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":313
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":821
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"21"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":314
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":821
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":315
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":821
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"21"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":316
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":821
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"10"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":317
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":821
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"21"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":318
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":835
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":328
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":329
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":736
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":330
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":736
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":334
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":336
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":331
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":736
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":338
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":340
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":332
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":736
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":342
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":344
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":333
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":736
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":346
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":348
                      , "name":"R"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"4"
                  , "Bank width":"512 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":350
              , "name":"current_lu_row"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":759
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":351
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":759
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":352
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":353
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"64 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":354
              , "name":"current_col"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":760
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":355
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":760
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":356
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":357
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"256 bits"
                  , "Bank depth":"64 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":335
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":337
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":339
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":341
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":343
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":345
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":347
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":349
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":358
      , "name":"inner_update_mm0"
      , "children":
      [
        {
          "type":"inst"
          , "id":369
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":868
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":370
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":872
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":371
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":876
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":372
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":897
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":373
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":905
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":374
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":928
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"24"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":375
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":928
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"34"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":376
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":940
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":384
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":385
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":857
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":386
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":857
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":387
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":389
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":391
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":858
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":392
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":858
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":393
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":394
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":395
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":859
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":396
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":859
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":397
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":398
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":388
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":390
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":399
      , "name":"inner_update_mm1"
      , "children":
      [
        {
          "type":"inst"
          , "id":410
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":973
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":411
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":977
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":412
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":981
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":413
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1002
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":414
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1010
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":415
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1033
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"24"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":416
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1033
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"34"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":417
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1045
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":425
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":426
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":962
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":427
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":962
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":428
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":430
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":432
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":963
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":433
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":963
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":434
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":435
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":436
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":964
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":437
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":964
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":438
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":439
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":429
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":431
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":440
      , "name":"inner_update_mm2"
      , "children":
      [
        {
          "type":"inst"
          , "id":451
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1078
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":452
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1082
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":453
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1086
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":454
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1107
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":455
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1115
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":456
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1138
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"24"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":457
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1138
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"34"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":458
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1150
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":466
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":467
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":1067
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":468
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":1067
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":469
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":471
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":473
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":1068
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":474
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":1068
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":475
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":476
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":477
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":1069
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":478
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":1069
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":479
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":480
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":470
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":472
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":481
      , "name":"inner_update_mm3"
      , "children":
      [
        {
          "type":"inst"
          , "id":492
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1183
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":493
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1187
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":494
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1191
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":495
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1212
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":496
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1220
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":497
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1243
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"24"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":498
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1243
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"34"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":499
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1255
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":507
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":508
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":1172
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":509
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":1172
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":510
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":512
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":514
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":1173
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":515
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":1173
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":516
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":517
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":518
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":1174
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":519
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":1174
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":520
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":521
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":511
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":513
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":522
      , "name":"inner_update_mm4"
      , "children":
      [
        {
          "type":"inst"
          , "id":533
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1288
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":534
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1292
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"top_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":535
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1296
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"left_buffer"
              , "Start Cycle":"231"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":536
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1317
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"top_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":537
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1325
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"left_buffer"
              , "Start Cycle":"9"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":538
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1348
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"24"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":539
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1348
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"a_buffer"
              , "Start Cycle":"34"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":540
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"hpl_torus_IEC_replicated_intel.cl"
                , "line":1360
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"a_buffer"
              , "Start Cycle":"11"
              , "Latency":"6"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":548
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":549
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":1277
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":550
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":1277
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":551
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":553
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":555
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":1278
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":556
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":1278
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":557
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":558
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":559
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_IEC_replicated_intel.cl"
                    , "line":1279
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":560
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"hpl_torus_IEC_replicated_intel.cl"
                        , "line":1279
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":561
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":562
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":552
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":554
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":164
      , "to":67
    }
    , {
      "from":164
      , "to":107
    }
    , {
      "from":164
      , "to":127
    }
    , {
      "from":164
      , "to":137
    }
    , {
      "from":163
      , "to":164
    }
    , {
      "from":166
      , "to":68
    }
    , {
      "from":166
      , "to":108
    }
    , {
      "from":166
      , "to":128
    }
    , {
      "from":166
      , "to":137
    }
    , {
      "from":165
      , "to":166
    }
    , {
      "from":168
      , "to":69
    }
    , {
      "from":168
      , "to":109
    }
    , {
      "from":168
      , "to":129
    }
    , {
      "from":168
      , "to":137
    }
    , {
      "from":167
      , "to":168
    }
    , {
      "from":170
      , "to":70
    }
    , {
      "from":170
      , "to":110
    }
    , {
      "from":170
      , "to":130
    }
    , {
      "from":170
      , "to":137
    }
    , {
      "from":169
      , "to":170
    }
    , {
      "from":172
      , "to":72
    }
    , {
      "from":172
      , "to":111
    }
    , {
      "from":172
      , "to":131
    }
    , {
      "from":172
      , "to":137
    }
    , {
      "from":171
      , "to":172
    }
    , {
      "from":174
      , "to":73
    }
    , {
      "from":174
      , "to":112
    }
    , {
      "from":174
      , "to":132
    }
    , {
      "from":174
      , "to":137
    }
    , {
      "from":173
      , "to":174
    }
    , {
      "from":176
      , "to":74
    }
    , {
      "from":176
      , "to":113
    }
    , {
      "from":176
      , "to":133
    }
    , {
      "from":176
      , "to":137
    }
    , {
      "from":175
      , "to":176
    }
    , {
      "from":178
      , "to":75
    }
    , {
      "from":178
      , "to":114
    }
    , {
      "from":178
      , "to":134
    }
    , {
      "from":178
      , "to":137
    }
    , {
      "from":177
      , "to":178
    }
    , {
      "from":66
      , "to":180
    }
    , {
      "from":82
      , "to":180
    }
    , {
      "from":118
      , "to":180
    }
    , {
      "from":180
      , "to":126
    }
    , {
      "from":180
      , "to":179
    }
    , {
      "from":179
      , "to":180
    }
    , {
      "from":66
      , "to":182
    }
    , {
      "from":84
      , "to":182
    }
    , {
      "from":119
      , "to":182
    }
    , {
      "from":182
      , "to":126
    }
    , {
      "from":182
      , "to":181
    }
    , {
      "from":181
      , "to":182
    }
    , {
      "from":66
      , "to":184
    }
    , {
      "from":86
      , "to":184
    }
    , {
      "from":120
      , "to":184
    }
    , {
      "from":184
      , "to":126
    }
    , {
      "from":184
      , "to":183
    }
    , {
      "from":183
      , "to":184
    }
    , {
      "from":66
      , "to":186
    }
    , {
      "from":88
      , "to":186
    }
    , {
      "from":121
      , "to":186
    }
    , {
      "from":186
      , "to":126
    }
    , {
      "from":186
      , "to":185
    }
    , {
      "from":185
      , "to":186
    }
    , {
      "from":66
      , "to":188
    }
    , {
      "from":90
      , "to":188
    }
    , {
      "from":122
      , "to":188
    }
    , {
      "from":188
      , "to":126
    }
    , {
      "from":188
      , "to":187
    }
    , {
      "from":187
      , "to":188
    }
    , {
      "from":66
      , "to":190
    }
    , {
      "from":92
      , "to":190
    }
    , {
      "from":123
      , "to":190
    }
    , {
      "from":190
      , "to":126
    }
    , {
      "from":190
      , "to":189
    }
    , {
      "from":189
      , "to":190
    }
    , {
      "from":66
      , "to":192
    }
    , {
      "from":94
      , "to":192
    }
    , {
      "from":124
      , "to":192
    }
    , {
      "from":192
      , "to":126
    }
    , {
      "from":192
      , "to":191
    }
    , {
      "from":191
      , "to":192
    }
    , {
      "from":66
      , "to":194
    }
    , {
      "from":96
      , "to":194
    }
    , {
      "from":125
      , "to":194
    }
    , {
      "from":194
      , "to":126
    }
    , {
      "from":194
      , "to":193
    }
    , {
      "from":193
      , "to":194
    }
    , {
      "from":197
      , "to":106
    }
    , {
      "from":117
      , "to":198
    }
    , {
      "from":201
      , "to":115
    }
    , {
      "from":116
      , "to":202
    }
    , {
      "from":76
      , "to":206
    }
    , {
      "from":206
      , "to":77
    }
    , {
      "from":206
      , "to":79
    }
    , {
      "from":206
      , "to":205
    }
    , {
      "from":205
      , "to":206
    }
    , {
      "from":71
      , "to":208
    }
    , {
      "from":208
      , "to":78
    }
    , {
      "from":208
      , "to":207
    }
    , {
      "from":207
      , "to":208
    }
    , {
      "from":211
      , "to":81
    }
    , {
      "from":212
      , "to":83
    }
    , {
      "from":213
      , "to":85
    }
    , {
      "from":214
      , "to":87
    }
    , {
      "from":215
      , "to":89
    }
    , {
      "from":216
      , "to":91
    }
    , {
      "from":217
      , "to":93
    }
    , {
      "from":218
      , "to":95
    }
    , {
      "from":219
      , "to":97
    }
    , {
      "from":220
      , "to":98
    }
    , {
      "from":221
      , "to":99
    }
    , {
      "from":222
      , "to":100
    }
    , {
      "from":223
      , "to":101
    }
    , {
      "from":224
      , "to":102
    }
    , {
      "from":225
      , "to":103
    }
    , {
      "from":226
      , "to":104
    }
    , {
      "from":227
      , "to":105
    }
    , {
      "from":80
      , "to":228
    }
    , {
      "from":269
      , "to":245
    }
    , {
      "from":269
      , "to":253
    }
    , {
      "from":269
      , "to":255
    }
    , {
      "from":268
      , "to":269
    }
    , {
      "from":242
      , "to":271
    }
    , {
      "from":248
      , "to":271
    }
    , {
      "from":254
      , "to":271
    }
    , {
      "from":271
      , "to":270
    }
    , {
      "from":274
      , "to":251
    }
    , {
      "from":246
      , "to":275
    }
    , {
      "from":278
      , "to":252
    }
    , {
      "from":247
      , "to":279
    }
    , {
      "from":293
      , "to":335
    }
    , {
      "from":335
      , "to":296
    }
    , {
      "from":311
      , "to":335
    }
    , {
      "from":335
      , "to":334
    }
    , {
      "from":334
      , "to":335
    }
    , {
      "from":337
      , "to":297
    }
    , {
      "from":337
      , "to":310
    }
    , {
      "from":337
      , "to":318
    }
    , {
      "from":336
      , "to":337
    }
    , {
      "from":293
      , "to":339
    }
    , {
      "from":339
      , "to":298
    }
    , {
      "from":313
      , "to":339
    }
    , {
      "from":339
      , "to":338
    }
    , {
      "from":338
      , "to":339
    }
    , {
      "from":341
      , "to":299
    }
    , {
      "from":341
      , "to":312
    }
    , {
      "from":341
      , "to":318
    }
    , {
      "from":340
      , "to":341
    }
    , {
      "from":293
      , "to":343
    }
    , {
      "from":343
      , "to":300
    }
    , {
      "from":315
      , "to":343
    }
    , {
      "from":343
      , "to":342
    }
    , {
      "from":342
      , "to":343
    }
    , {
      "from":345
      , "to":301
    }
    , {
      "from":345
      , "to":314
    }
    , {
      "from":345
      , "to":318
    }
    , {
      "from":344
      , "to":345
    }
    , {
      "from":293
      , "to":347
    }
    , {
      "from":347
      , "to":302
    }
    , {
      "from":317
      , "to":347
    }
    , {
      "from":347
      , "to":346
    }
    , {
      "from":346
      , "to":347
    }
    , {
      "from":349
      , "to":303
    }
    , {
      "from":349
      , "to":316
    }
    , {
      "from":349
      , "to":318
    }
    , {
      "from":348
      , "to":349
    }
    , {
      "from":352
      , "to":309
    }
    , {
      "from":305
      , "to":353
    }
    , {
      "from":356
      , "to":308
    }
    , {
      "from":304
      , "to":357
    }
    , {
      "from":388
      , "to":374
    }
    , {
      "from":388
      , "to":376
    }
    , {
      "from":387
      , "to":388
    }
    , {
      "from":369
      , "to":390
    }
    , {
      "from":375
      , "to":390
    }
    , {
      "from":390
      , "to":389
    }
    , {
      "from":393
      , "to":372
    }
    , {
      "from":370
      , "to":394
    }
    , {
      "from":397
      , "to":373
    }
    , {
      "from":371
      , "to":398
    }
    , {
      "from":429
      , "to":417
    }
    , {
      "from":429
      , "to":415
    }
    , {
      "from":428
      , "to":429
    }
    , {
      "from":410
      , "to":431
    }
    , {
      "from":416
      , "to":431
    }
    , {
      "from":431
      , "to":430
    }
    , {
      "from":434
      , "to":413
    }
    , {
      "from":411
      , "to":435
    }
    , {
      "from":438
      , "to":414
    }
    , {
      "from":412
      , "to":439
    }
    , {
      "from":470
      , "to":456
    }
    , {
      "from":470
      , "to":458
    }
    , {
      "from":469
      , "to":470
    }
    , {
      "from":451
      , "to":472
    }
    , {
      "from":457
      , "to":472
    }
    , {
      "from":472
      , "to":471
    }
    , {
      "from":475
      , "to":454
    }
    , {
      "from":452
      , "to":476
    }
    , {
      "from":479
      , "to":455
    }
    , {
      "from":453
      , "to":480
    }
    , {
      "from":511
      , "to":497
    }
    , {
      "from":511
      , "to":499
    }
    , {
      "from":510
      , "to":511
    }
    , {
      "from":492
      , "to":513
    }
    , {
      "from":498
      , "to":513
    }
    , {
      "from":513
      , "to":512
    }
    , {
      "from":516
      , "to":495
    }
    , {
      "from":493
      , "to":517
    }
    , {
      "from":520
      , "to":496
    }
    , {
      "from":494
      , "to":521
    }
    , {
      "from":552
      , "to":538
    }
    , {
      "from":552
      , "to":540
    }
    , {
      "from":551
      , "to":552
    }
    , {
      "from":533
      , "to":554
    }
    , {
      "from":539
      , "to":554
    }
    , {
      "from":554
      , "to":553
    }
    , {
      "from":557
      , "to":536
    }
    , {
      "from":534
      , "to":558
    }
    , {
      "from":561
      , "to":537
    }
    , {
      "from":535
      , "to":562
    }
  ]
}
