<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\EthernetBRIDGE\src\fifo_buff.v<br>
E:\EthernetBRIDGE\src\mac_controller.v<br>
E:\EthernetBRIDGE\src\mac_mii_tx_model.v<br>
E:\EthernetBRIDGE\src\phy_conf.v<br>
E:\EthernetBRIDGE\src\phy_mii_rx_model.v<br>
E:\EthernetBRIDGE\src\rx_control.v<br>
E:\EthernetBRIDGE\src\tb_buff.v<br>
E:\EthernetBRIDGE\src\tb_mac_controller.v<br>
E:\EthernetBRIDGE\src\tb_mdio.v<br>
E:\EthernetBRIDGE\src\tb_phy_mac_trans.v<br>
E:\EthernetBRIDGE\src\top_bridge.v<br>
E:\EthernetBRIDGE\src\top_mac_to_fifo_test.v<br>
E:\EthernetBRIDGE\src\triple_speed_ethernet_mac\triple_speed_ethernet_mac.v<br>
E:\EthernetBRIDGE\src\tx_control.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>GowinSynthesis V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18EQ144C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri May 19 20:25:43 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top_mac_to_fifo_test</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.359s, Elapsed time = 0h 0m 0.42s, Peak memory usage = 139.055MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.034s, Peak memory usage = 139.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.026s, Peak memory usage = 139.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.047s, Peak memory usage = 139.055MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 139.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 139.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 139.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 139.055MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.027s, Peak memory usage = 139.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.017s, Peak memory usage = 139.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 139.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.734s, Elapsed time = 0h 0m 0.745s, Peak memory usage = 139.055MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.044s, Peak memory usage = 139.055MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.063s, Peak memory usage = 139.055MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 139.055MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>31</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>669</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>91</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>41</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>261</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>252</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>857</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>139</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>219</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>499</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>73</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>73</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>23</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>1077(866 LUTs, 73 ALUs, 23 SSRAMs) / 20736</td>
<td>6%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>669 / 15909</td>
<td>5%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15909</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>669 / 15909</td>
<td>5%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 46</td>
<td>5%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>phy_rx_clk_ibuf/I </td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>phy_tx_clk_ibuf/I </td>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>phy_mdc_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>phy_rx_clk</td>
<td>100.0(MHz)</td>
<td>183.7(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>phy_tx_clk</td>
<td>100.0(MHz)</td>
<td>195.5(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>236.9(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>phy_mdc_d</td>
<td>100.0(MHz)</td>
<td>493.8(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>5.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>5.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s2/I2</td>
</tr>
<tr>
<td>6.453</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s2/F</td>
</tr>
<tr>
<td>6.633</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0</td>
</tr>
<tr>
<td>10.793</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/InProgress_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.863</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.979, 59.951%; route: 0.417, 25.536%; tC2Q: 0.237, 14.513%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.295</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.498</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.793</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_mdc_d[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>phy_mdc_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>10</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Mdc_s2/Q</td>
</tr>
<tr>
<td>5.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/I0</td>
</tr>
<tr>
<td>5.754</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/MdcEn_Z_s0/F</td>
</tr>
<tr>
<td>5.991</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s2/I3</td>
</tr>
<tr>
<td>6.318</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s2/F</td>
</tr>
<tr>
<td>6.498</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0</td>
</tr>
<tr>
<td>10.793</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/WriteOp_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.863</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 0.844, 56.342%; route: 0.417, 27.837%; tC2Q: 0.237, 15.821%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 100.000%; route: 0.000, 0.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.555</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.272</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/count_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/count_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rx_frm_len_fifo/count_13_s1/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>rx_frm_len_fifo/count_13_s1/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s5/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s5/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s4/I3</td>
</tr>
<tr>
<td>2.495</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s4/F</td>
</tr>
<tr>
<td>2.732</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s2/I3</td>
</tr>
<tr>
<td>3.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n8_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n194_s2/I3</td>
</tr>
<tr>
<td>3.711</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n194_s2/F</td>
</tr>
<tr>
<td>3.948</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n194_1_s1/I0</td>
</tr>
<tr>
<td>4.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>n194_1_s1/F</td>
</tr>
<tr>
<td>4.702</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n90_1_s/I3</td>
</tr>
<tr>
<td>5.073</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n90_1_s/COUT</td>
</tr>
<tr>
<td>5.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n89_1_s/CIN</td>
</tr>
<tr>
<td>5.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n89_1_s/COUT</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n88_1_s/CIN</td>
</tr>
<tr>
<td>5.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n88_1_s/COUT</td>
</tr>
<tr>
<td>5.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n87_1_s/CIN</td>
</tr>
<tr>
<td>5.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n87_1_s/COUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n86_1_s/CIN</td>
</tr>
<tr>
<td>5.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n86_1_s/COUT</td>
</tr>
<tr>
<td>5.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n85_1_s/CIN</td>
</tr>
<tr>
<td>5.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n85_1_s/COUT</td>
</tr>
<tr>
<td>5.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n84_1_s/CIN</td>
</tr>
<tr>
<td>5.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n84_1_s/COUT</td>
</tr>
<tr>
<td>5.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n83_1_s/CIN</td>
</tr>
<tr>
<td>5.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n83_1_s/COUT</td>
</tr>
<tr>
<td>5.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n82_1_s/CIN</td>
</tr>
<tr>
<td>5.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n82_1_s/COUT</td>
</tr>
<tr>
<td>5.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n81_1_s/CIN</td>
</tr>
<tr>
<td>5.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n81_1_s/COUT</td>
</tr>
<tr>
<td>5.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n80_1_s/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n80_1_s/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n79_1_s/CIN</td>
</tr>
<tr>
<td>5.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n79_1_s/COUT</td>
</tr>
<tr>
<td>5.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n78_1_s/CIN</td>
</tr>
<tr>
<td>5.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n78_1_s/COUT</td>
</tr>
<tr>
<td>5.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n77_1_s/CIN</td>
</tr>
<tr>
<td>5.530</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n77_1_s/COUT</td>
</tr>
<tr>
<td>5.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n76_1_s/CIN</td>
</tr>
<tr>
<td>5.565</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n76_1_s/COUT</td>
</tr>
<tr>
<td>5.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n75_1_s/CIN</td>
</tr>
<tr>
<td>6.035</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n75_1_s/SUM</td>
</tr>
<tr>
<td>6.272</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/count_15_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rx_frm_len_fifo/count_15_s1/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rx_frm_len_fifo/count_15_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.519, 65.044%; route: 1.659, 30.667%; tC2Q: 0.232, 4.289%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/count_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/count_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rx_frm_len_fifo/count_13_s1/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>rx_frm_len_fifo/count_13_s1/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s5/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s5/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s4/I3</td>
</tr>
<tr>
<td>2.495</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s4/F</td>
</tr>
<tr>
<td>2.732</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s2/I3</td>
</tr>
<tr>
<td>3.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n8_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n194_s2/I3</td>
</tr>
<tr>
<td>3.711</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n194_s2/F</td>
</tr>
<tr>
<td>3.948</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n194_1_s1/I0</td>
</tr>
<tr>
<td>4.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>n194_1_s1/F</td>
</tr>
<tr>
<td>4.702</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n90_1_s/I3</td>
</tr>
<tr>
<td>5.073</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n90_1_s/COUT</td>
</tr>
<tr>
<td>5.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n89_1_s/CIN</td>
</tr>
<tr>
<td>5.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n89_1_s/COUT</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n88_1_s/CIN</td>
</tr>
<tr>
<td>5.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n88_1_s/COUT</td>
</tr>
<tr>
<td>5.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n87_1_s/CIN</td>
</tr>
<tr>
<td>5.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n87_1_s/COUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n86_1_s/CIN</td>
</tr>
<tr>
<td>5.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n86_1_s/COUT</td>
</tr>
<tr>
<td>5.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n85_1_s/CIN</td>
</tr>
<tr>
<td>5.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n85_1_s/COUT</td>
</tr>
<tr>
<td>5.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n84_1_s/CIN</td>
</tr>
<tr>
<td>5.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n84_1_s/COUT</td>
</tr>
<tr>
<td>5.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n83_1_s/CIN</td>
</tr>
<tr>
<td>5.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n83_1_s/COUT</td>
</tr>
<tr>
<td>5.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n82_1_s/CIN</td>
</tr>
<tr>
<td>5.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n82_1_s/COUT</td>
</tr>
<tr>
<td>5.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n81_1_s/CIN</td>
</tr>
<tr>
<td>5.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n81_1_s/COUT</td>
</tr>
<tr>
<td>5.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n80_1_s/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n80_1_s/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n79_1_s/CIN</td>
</tr>
<tr>
<td>5.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n79_1_s/COUT</td>
</tr>
<tr>
<td>5.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n78_1_s/CIN</td>
</tr>
<tr>
<td>5.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n78_1_s/COUT</td>
</tr>
<tr>
<td>5.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n77_1_s/CIN</td>
</tr>
<tr>
<td>5.530</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n77_1_s/COUT</td>
</tr>
<tr>
<td>5.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n76_1_s/CIN</td>
</tr>
<tr>
<td>6.000</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n76_1_s/SUM</td>
</tr>
<tr>
<td>6.237</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/count_14_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rx_frm_len_fifo/count_14_s1/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rx_frm_len_fifo/count_14_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.484, 64.816%; route: 1.659, 30.867%; tC2Q: 0.232, 4.317%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/count_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/count_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rx_frm_len_fifo/count_13_s1/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>rx_frm_len_fifo/count_13_s1/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s5/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s5/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s4/I3</td>
</tr>
<tr>
<td>2.495</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s4/F</td>
</tr>
<tr>
<td>2.732</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n8_s2/I3</td>
</tr>
<tr>
<td>3.103</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n8_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n194_s2/I3</td>
</tr>
<tr>
<td>3.711</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>n194_s2/F</td>
</tr>
<tr>
<td>3.948</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n194_1_s1/I0</td>
</tr>
<tr>
<td>4.465</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>n194_1_s1/F</td>
</tr>
<tr>
<td>4.702</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n90_1_s/I3</td>
</tr>
<tr>
<td>5.073</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n90_1_s/COUT</td>
</tr>
<tr>
<td>5.073</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n89_1_s/CIN</td>
</tr>
<tr>
<td>5.108</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n89_1_s/COUT</td>
</tr>
<tr>
<td>5.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n88_1_s/CIN</td>
</tr>
<tr>
<td>5.143</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n88_1_s/COUT</td>
</tr>
<tr>
<td>5.143</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n87_1_s/CIN</td>
</tr>
<tr>
<td>5.178</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n87_1_s/COUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n86_1_s/CIN</td>
</tr>
<tr>
<td>5.213</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n86_1_s/COUT</td>
</tr>
<tr>
<td>5.213</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n85_1_s/CIN</td>
</tr>
<tr>
<td>5.249</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n85_1_s/COUT</td>
</tr>
<tr>
<td>5.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n84_1_s/CIN</td>
</tr>
<tr>
<td>5.284</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n84_1_s/COUT</td>
</tr>
<tr>
<td>5.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n83_1_s/CIN</td>
</tr>
<tr>
<td>5.319</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n83_1_s/COUT</td>
</tr>
<tr>
<td>5.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n82_1_s/CIN</td>
</tr>
<tr>
<td>5.354</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n82_1_s/COUT</td>
</tr>
<tr>
<td>5.354</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n81_1_s/CIN</td>
</tr>
<tr>
<td>5.389</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n81_1_s/COUT</td>
</tr>
<tr>
<td>5.389</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n80_1_s/CIN</td>
</tr>
<tr>
<td>5.425</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n80_1_s/COUT</td>
</tr>
<tr>
<td>5.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n79_1_s/CIN</td>
</tr>
<tr>
<td>5.460</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n79_1_s/COUT</td>
</tr>
<tr>
<td>5.460</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n78_1_s/CIN</td>
</tr>
<tr>
<td>5.495</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n78_1_s/COUT</td>
</tr>
<tr>
<td>5.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>rx_frm_len_fifo/n77_1_s/CIN</td>
</tr>
<tr>
<td>5.965</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/n77_1_s/SUM</td>
</tr>
<tr>
<td>6.202</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>rx_frm_len_fifo/count_13_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>rx_frm_len_fifo/count_13_s1/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>rx_frm_len_fifo/count_13_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 3.448, 64.584%; route: 1.659, 31.071%; tC2Q: 0.232, 4.345%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
