FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 *	Copyright (C) 2004, 2006  MIPS Technologies, Inc.  All rights reserved.
 *	    Author:	Maciej W. Rozycki <macro@mips.com>
 *	Copyright (C) 2018  Maciej W. Rozycki
 */

/* bench 13425.1.0 c9d35adcc111 */
/* bench 13425.1.1 7eabeb83c729 */
/* bench 13425.1.2 39cf9a35059b */
/* bench 13425.1.3 d8885c330fc7 */
/* bench 13425.1.4 a7bbcd7fbe96 */
/* bench 13425.1.5 13f3859ad22b */
/* bench 13425.1.6 4008451079da */
/* bench 13425.1.7 b2cff46bd0c6 */
/* bench 13425.1.8 ef1df82bda5b */
/* bench 13425.1.9 1e36663e808d */
/* bench 13425.1.10 210314733ad3 */
/* bench 13425.1.11 273029d87fcf */
/* bench 13425.1.12 11626e08a2b0 */
/* bench 13425.1.13 9326776a7da7 */
/* bench 13425.1.14 68037d39226c */
#include <linux/dma-mapping.h>
#include <linux/pci.h>

/*
 * Set the BCM1250, etc. PCI host bridge's TRDY timeout
 * to the finite max.
 */
static void quirk_sb1250_pci(struct pci_dev *dev)
{
	pci_write_config_byte(dev, 0x40, 0xff);
}
DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SIBYTE, PCI_DEVICE_ID_BCM1250_PCI,
			quirk_sb1250_pci);

/*
 * The BCM1250, etc. PCI host bridge does not support DAC on its 32-bit
 * bus, so we set the bus's DMA limit accordingly.  However the HT link
 * down the artificial PCI-HT bridge supports 40-bit addressing and the
 * SP1011 HT-PCI bridge downstream supports both DAC and a 64-bit bus
 * width, so we record the PCI-HT bridge's secondary and subordinate bus
 * numbers and do not set the limit for devices present in the inclusive
 * range of those.
 */
struct sb1250_bus_dma_limit_exclude {
	bool set;
	unsigned char start;
	unsigned char end;
};

static int sb1250_bus_dma_limit(struct pci_dev *dev, void *data)
{
	struct sb1250_bus_dma_limit_exclude *exclude = data;
/* bench 9275.3.0 b5e53dff844b */
/* bench 9275.3.1 a6add67a23f3 */
/* bench 9275.3.2 916b76f440fe */
/* bench 9275.3.3 b6a5b595cd3b */

	exclude_this = exclude->set && (dev->bus->number >= exclude->start &&
					dev->bus->number <= exclude->end);
	ht_bridge = !exclude->set && (dev->vendor == PCI_VENDOR_ID_SIBYTE &&
				      dev->device == PCI_DEVICE_ID_BCM1250_HT);

	if (exclude_this) {
		dev_dbg(&dev->dev, "not disabling DAC for device");
	} else if (ht_bridge) {
		exclude->start = dev->subordinate->number;
		exclude->end = pci_bus_max_busnr(dev->subordinate);
		exclude->set = true;
		dev_dbg(&dev->dev, "not disabling DAC for [bus %02x-%02x]",
			exclude->start, exclude->end);
	} else {
		dev_dbg(&dev->dev, "disabling DAC for device");
		dev->dev.bus_dma_limit = DMA_BIT_MASK(32);
	}

	return 0;
}

static void quirk_sb1250_pci_dac(struct pci_dev *dev)
{
	struct sb1250_bus_dma_limit_exclude exclude = { .set = false };

	pci_walk_bus(dev->bus, sb1250_bus_dma_limit, &exclude);
}
DECLARE_PCI_FIXUP_FINAL(PCI_VENDOR_ID_SIBYTE, PCI_DEVICE_ID_BCM1250_PCI,
			quirk_sb1250_pci_dac);

/*
 * The BCM1250, etc. PCI/HT bridge reports as a host bridge.
 */
static void quirk_sb1250_ht(struct pci_dev *dev)
{
	dev->class = PCI_CLASS_BRIDGE_PCI << 8;
}
DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_SIBYTE, PCI_DEVICE_ID_BCM1250_HT,
			quirk_sb1250_ht);

/*
 * Set the SP1011 HT/PCI bridge's TRDY timeout to the finite max.
 */
static void quirk_sp1011(struct pci_dev *dev)
{
	pci_write_config_byte(dev, 0x64, 0xff);
/* bench 4150.2.0 091dc455e2c3 */
/* bench 4150.2.1 c029cdc246e7 */
/* bench 4150.2.2 1ca27e99281e */
/* bench 4150.2.3 f83bdff40604 */
/* bench 4150.2.4 5816662d6bbc */
/* bench 4150.2.5 5a14d33b41ed */
/* bench 4150.2.6 8346bdcb6a3a */
/* bench 4150.2.7 e89844bab848 */
/* bench 4150.2.8 bb05c4be7914 */
			quirk_sp1011);
