# This test tests the behavior of continuous, back-to-back external exceptions
# if the interrupt is asserted but not de-asserted.  We use a loop variable to
# disable the external exception after it has been taken four times to avoid
# infinite loop.
# This test needs to be driven by ../cli/c38.cli.

CORE n=:P

= asm

      addi r1,r1,1
      addi r1,r1,1
      addi r1,r1,1
      addi r1,r1,1
      addi r1,r1,1
      .long 0
      subic. r2,r2,1
      bne skip
      mtspr SRR1,r2
skip:
      rfi

= /asm

RD n=IVOR4   d=0x18
RD n=NIA     d=0x00
RD n=MSR     d=0x00040000
RD n=GPR i=2 d=0x04

# <GEN>
MD n=Mem ra=0x00000000 d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x00000004 d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x00000008 d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x0000000c d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x00000010 d=0x38210001	#	addi r1,r1,1
MD n=Mem ra=0x00000014 d=0x00000000	#	.long 0
MD n=Mem ra=0x00000018 d=0x3442FFFF	#	subic. r2,r2,1
MD n=Mem ra=0x0000001c d=0x40820008	#	bne skip
MD n=Mem ra=0x00000020 d=0x7C5B03A6	#	mtspr SRR1,r2
MD n=Mem ra=0x00000024 d=0x4C000064	#	rfi
# </GEN>

CORE n=:P

TRACE

I ea=0x0 id=1
R n=dsESR d=0x00000000
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x0 ra=0x0 d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000001
E n=External
R n=SRR0 d=0x00000004
R n=SRR1 d=0x00040000
R n=MSR d=0x00000000
R n=NIA d=0x00000018

I ea=0x18 id=2
R n=dsESR d=0x00000000
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x18 ra=0x18 d=0x3442ffff
INSTR op=0x3442ffff					asm="addic. r2,r2,-1"
R n=CR d=0x40000000
R n=GPR i=2 d=0x00000003
R n=XER d=0x20000000
R n=dsESR d=0x00000000

I ea=0x1c id=3
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x1c ra=0x1c d=0x40820008
INSTR op=0x40820008					asm="bc 0x4,0x2,0x0000000000000024"
R n=NIA d=0x00000024

I ea=0x24 id=4
R n=dsESR d=0x00000000
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x24 ra=0x24 d=0x4c000064
INSTR op=0x4c000064					asm="rfi r0,r0,r0"
R n=MSR d=0x00040000
E n=External
R n=SRR0 d=0x00000004
R n=SRR1 d=0x00040000
R n=MSR d=0x00000000

I ea=0x18 id=5
R n=dsESR d=0x00000000
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x18 ra=0x18 d=0x3442ffff
INSTR op=0x3442ffff					asm="addic. r2,r2,-1"
R n=CR d=0x40000000
R n=GPR i=2 d=0x00000002
R n=XER d=0x20000000

I ea=0x1c id=6
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x1c ra=0x1c d=0x40820008
INSTR op=0x40820008					asm="bc 0x4,0x2,0x0000000000000024"
R n=NIA d=0x00000024

I ea=0x24 id=7
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x24 ra=0x24 d=0x4c000064
INSTR op=0x4c000064					asm="rfi r0,r0,r0"
R n=MSR d=0x00040000
E n=External
R n=SRR0 d=0x00000004
R n=SRR1 d=0x00040000
R n=MSR d=0x00000000

I ea=0x18 id=8
R n=dsESR d=0x00000000
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x18 ra=0x18 d=0x3442ffff
INSTR op=0x3442ffff					asm="addic. r2,r2,-1"
R n=CR d=0x40000000
R n=GPR i=2 d=0x00000001
R n=XER d=0x20000000
R n=dsESR d=0x00000000

I ea=0x1c id=9
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x1c ra=0x1c d=0x40820008
INSTR op=0x40820008					asm="bc 0x4,0x2,0x0000000000000024"
R n=NIA d=0x00000024

I ea=0x24 id=10
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x24 ra=0x24 d=0x4c000064
INSTR op=0x4c000064					asm="rfi r0,r0,r0"
R n=MSR d=0x00040000
E n=External
R n=SRR0 d=0x00000004
R n=SRR1 d=0x00040000
R n=MSR d=0x00000000

I ea=0x18 id=11
R n=dsESR d=0x00000000
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x18 ra=0x18 d=0x3442ffff
INSTR op=0x3442ffff					asm="addic. r2,r2,-1"
R n=CR d=0x20000000
R n=GPR i=2 d=0x00000000
R n=XER d=0x20000000
R n=dsESR d=0x00000000

I ea=0x1c id=12
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x1c ra=0x1c d=0x40820008
INSTR op=0x40820008					asm="bc 0x4,0x2,0x0000000000000024"

I ea=0x20 id=13
R n=dsESR d=0x00000000
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x20 ra=0x20 d=0x7c5b03a6
INSTR op=0x7c5b03a6					asm="mtspr r2,SRR1"
R n=SRR1 d=0x00000000
R n=dsESR d=0x00000000

I ea=0x24 id=14
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x24 ra=0x24 d=0x4c000064
INSTR op=0x4c000064					asm="rfi r0,r0,r0"
R n=MSR d=0x00000000
R n=NIA d=0x00000004

I ea=0x4 id=15
R n=dsESR d=0x00000000
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x4 ra=0x4 d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000002
R n=dsESR d=0x00000000

I ea=0x8 id=16
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x8 ra=0x8 d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000003
R n=dsESR d=0x00000000

I ea=0xc id=17
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0xc ra=0xc d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000004

I ea=0x10 id=18
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x10 ra=0x10 d=0x38210001
INSTR op=0x38210001					asm="addi r1,r1,1"
R n=GPR i=1 d=0x00000005
R n=dsESR d=0x00000000

I ea=0x14 id=19
T n=TlbCam t=instr  E=0x0 EPN=0x0 RPN=0x0 SIZE=0x1 SR=0x0 SW=0x0 SX=0x0 TID=0x0 TS=0x0 UR=0x0 UW=0x0 UX=0x0 V=0x0 WIMG=0x0
M n=Mem t=ifetch ea=0x14 ra=0x14 d=0x00000000
INSTR op=0x00					asm="halt "


RESULTS

RD n=GPR i=1 d=0x00000005
RD n=GPR i=2 d=0x00000000
