

================================================================
== Vitis HLS Report for 'Transposed_FIR_HLS'
================================================================
* Date:           Sun Nov 16 16:09:13 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Transposed_FIR_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.928 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.92>
ST_1 : Operation 3 [1/1] (0.07ns)   --->   "%input_r_read = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %input_r" [FIR_HLS.cpp:11]   --->   Operation 3 'read' 'input_r_read' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 4 [1/1] (3.39ns)   --->   "%p_0 = call i16 @FIR_filter, i16 %input_r_read, i32 %p_ZL10H_accu_FIR_0, i32 %p_ZL10H_accu_FIR_1, i32 %p_ZL10H_accu_FIR_2, i32 %p_ZL10H_accu_FIR_3, i32 %p_ZL10H_accu_FIR_4, i32 %p_ZL10H_accu_FIR_5, i32 %p_ZL10H_accu_FIR_6, i32 %p_ZL10H_accu_FIR_7, i32 %p_ZL10H_accu_FIR_8, i32 %p_ZL10H_accu_FIR_9, i32 %p_ZL10H_accu_FIR_10, i32 %p_ZL10H_accu_FIR_11, i32 %p_ZL10H_accu_FIR_12, i32 %p_ZL10H_accu_FIR_13, i32 %p_ZL10H_accu_FIR_14, i32 %p_ZL10H_accu_FIR_15, i32 %p_ZL10H_accu_FIR_16, i32 %p_ZL10H_accu_FIR_17, i32 %p_ZL10H_accu_FIR_18, i32 %p_ZL10H_accu_FIR_19, i32 %p_ZL10H_accu_FIR_20, i32 %p_ZL10H_accu_FIR_21, i32 %p_ZL10H_accu_FIR_22, i32 %p_ZL10H_accu_FIR_23, i32 %p_ZL10H_accu_FIR_24, i32 %p_ZL10H_accu_FIR_25, i32 %p_ZL10H_accu_FIR_26, i32 %p_ZL10H_accu_FIR_27, i32 %p_ZL10H_accu_FIR_28, i32 %p_ZL10H_accu_FIR_29, i32 %p_ZL10H_accu_FIR_30, i32 %p_ZL10H_accu_FIR_31, i32 %p_ZL10H_accu_FIR_32, i32 %p_ZL10H_accu_FIR_33, i32 %p_ZL10H_accu_FIR_34, i32 %p_ZL10H_accu_FIR_35, i32 %p_ZL10H_accu_FIR_36, i32 %p_ZL10H_accu_FIR_37, i32 %p_ZL10H_accu_FIR_38, i32 %p_ZL10H_accu_FIR_39, i32 %p_ZL10H_accu_FIR_40, i32 %p_ZL10H_accu_FIR_41, i32 %p_ZL10H_accu_FIR_42, i32 %p_ZL10H_accu_FIR_43, i32 %p_ZL10H_accu_FIR_44, i32 %p_ZL10H_accu_FIR_45, i32 %p_ZL10H_accu_FIR_46, i32 %p_ZL10H_accu_FIR_47, i32 %p_ZL10H_accu_FIR_48, i32 %p_ZL10H_accu_FIR_49, i32 %p_ZL10H_accu_FIR_50, i32 %p_ZL10H_accu_FIR_51, i32 %p_ZL10H_accu_FIR_52, i32 %p_ZL10H_accu_FIR_53, i32 %p_ZL10H_accu_FIR_54, i32 %p_ZL10H_accu_FIR_55, i32 %p_ZL10H_accu_FIR_56, i32 %p_ZL10H_accu_FIR_57, i32 %p_ZL10H_accu_FIR_58, i32 %p_ZL10H_accu_FIR_59, i32 %p_ZL10H_accu_FIR_60, i32 %p_ZL10H_accu_FIR_61, i32 %p_ZL10H_accu_FIR_62, i32 %p_ZL10H_accu_FIR_63, i32 %p_ZL10H_accu_FIR_64, i32 %p_ZL10H_accu_FIR_65, i32 %p_ZL10H_accu_FIR_66, i32 %p_ZL10H_accu_FIR_67, i32 %p_ZL10H_accu_FIR_68, i32 %p_ZL10H_accu_FIR_69, i32 %p_ZL10H_accu_FIR_70, i32 %p_ZL10H_accu_FIR_71, i32 %p_ZL10H_accu_FIR_72, i32 %p_ZL10H_accu_FIR_73, i32 %p_ZL10H_accu_FIR_74, i32 %p_ZL10H_accu_FIR_75, i32 %p_ZL10H_accu_FIR_76, i32 %p_ZL10H_accu_FIR_77, i32 %p_ZL10H_accu_FIR_78, i32 %p_ZL10H_accu_FIR_79, i32 %p_ZL10H_accu_FIR_80, i32 %p_ZL10H_accu_FIR_81, i32 %p_ZL10H_accu_FIR_82, i32 %p_ZL10H_accu_FIR_83, i32 %p_ZL10H_accu_FIR_84, i32 %p_ZL10H_accu_FIR_85, i32 %p_ZL10H_accu_FIR_86, i32 %p_ZL10H_accu_FIR_87, i32 %p_ZL10H_accu_FIR_88, i32 %p_ZL10H_accu_FIR_89, i32 %p_ZL10H_accu_FIR_90, i32 %p_ZL10H_accu_FIR_91, i32 %p_ZL10H_accu_FIR_92, i32 %p_ZL10H_accu_FIR_93, i32 %p_ZL10H_accu_FIR_94, i32 %p_ZL10H_accu_FIR_95, i32 %p_ZL10H_accu_FIR_96, i32 %p_ZL10H_accu_FIR_97, i32 %p_ZL10H_accu_FIR_98, i32 %p_ZL10H_accu_FIR_99, i32 %p_ZL10H_accu_FIR_100, i32 %p_ZL10H_accu_FIR_101, i32 %p_ZL10H_accu_FIR_102, i32 %p_ZL10H_accu_FIR_103, i32 %p_ZL10H_accu_FIR_104, i32 %p_ZL10H_accu_FIR_105, i32 %p_ZL10H_accu_FIR_106, i32 %p_ZL10H_accu_FIR_107, i32 %p_ZL10H_accu_FIR_108, i32 %p_ZL10H_accu_FIR_109, i32 %p_ZL10H_accu_FIR_110, i32 %p_ZL10H_accu_FIR_111, i32 %p_ZL10H_accu_FIR_112, i32 %p_ZL10H_accu_FIR_113, i32 %p_ZL10H_accu_FIR_114, i32 %p_ZL10H_accu_FIR_115, i32 %p_ZL10H_accu_FIR_116, i32 %p_ZL10H_accu_FIR_117, i32 %p_ZL10H_accu_FIR_118, i32 %p_ZL10H_accu_FIR_119, i32 %p_ZL10H_accu_FIR_120, i32 %p_ZL10H_accu_FIR_121, i32 %p_ZL10H_accu_FIR_122, i32 %p_ZL10H_accu_FIR_123, i32 %p_ZL10H_accu_FIR_124, i32 %p_ZL10H_accu_FIR_125, i32 %p_ZL10H_accu_FIR_126, i32 %p_ZL10H_accu_FIR_127, i32 %p_ZL10H_accu_FIR_128, i32 %p_ZL10H_accu_FIR_129, i32 %p_ZL10H_accu_FIR_130, i32 %p_ZL10H_accu_FIR_131, i32 %p_ZL10H_accu_FIR_132, i32 %p_ZL10H_accu_FIR_133, i32 %p_ZL10H_accu_FIR_134, i32 %p_ZL10H_accu_FIR_135, i32 %p_ZL10H_accu_FIR_136, i32 %p_ZL10H_accu_FIR_137, i32 %p_ZL10H_accu_FIR_138, i32 %p_ZL10H_accu_FIR_139, i32 %p_ZL10H_accu_FIR_140, i32 %p_ZL10H_accu_FIR_141, i32 %p_ZL10H_accu_FIR_142, i32 %p_ZL10H_accu_FIR_143, i32 %p_ZL10H_accu_FIR_144, i32 %p_ZL10H_accu_FIR_145, i32 %p_ZL10H_accu_FIR_146, i32 %p_ZL10H_accu_FIR_147, i32 %p_ZL10H_accu_FIR_148, i32 %p_ZL10H_accu_FIR_149, i32 %p_ZL10H_accu_FIR_150, i32 %p_ZL10H_accu_FIR_151, i32 %p_ZL10H_accu_FIR_152, i32 %p_ZL10H_accu_FIR_153, i32 %p_ZL10H_accu_FIR_154, i32 %p_ZL10H_accu_FIR_155, i32 %p_ZL10H_accu_FIR_156, i32 %p_ZL10H_accu_FIR_157, i32 %p_ZL10H_accu_FIR_158, i32 %p_ZL10H_accu_FIR_159, i32 %p_ZL10H_accu_FIR_160, i32 %p_ZL10H_accu_FIR_161, i32 %p_ZL10H_accu_FIR_162, i32 %p_ZL10H_accu_FIR_163, i32 %p_ZL10H_accu_FIR_164, i32 %p_ZL10H_accu_FIR_165, i32 %p_ZL10H_accu_FIR_166, i32 %p_ZL10H_accu_FIR_167, i32 %p_ZL10H_accu_FIR_168, i32 %p_ZL10H_accu_FIR_169, i32 %p_ZL10H_accu_FIR_170, i32 %p_ZL10H_accu_FIR_171, i32 %p_ZL10H_accu_FIR_172, i32 %p_ZL10H_accu_FIR_173, i32 %p_ZL10H_accu_FIR_174, i32 %p_ZL10H_accu_FIR_175, i32 %p_ZL10H_accu_FIR_176, i32 %p_ZL10H_accu_FIR_177, i32 %p_ZL10H_accu_FIR_178, i32 %p_ZL10H_accu_FIR_179, i32 %p_ZL10H_accu_FIR_180, i32 %p_ZL10H_accu_FIR_181, i32 %p_ZL10H_accu_FIR_182, i32 %p_ZL10H_accu_FIR_183, i32 %p_ZL10H_accu_FIR_184, i32 %p_ZL10H_accu_FIR_185, i32 %p_ZL10H_accu_FIR_186, i32 %p_ZL10H_accu_FIR_187, i32 %p_ZL10H_accu_FIR_188, i32 %p_ZL10H_accu_FIR_189, i32 %p_ZL10H_accu_FIR_190, i32 %p_ZL10H_accu_FIR_191, i32 %p_ZL10H_accu_FIR_192, i32 %p_ZL10H_accu_FIR_193, i32 %p_ZL10H_accu_FIR_194, i32 %p_ZL10H_accu_FIR_195, i32 %p_ZL10H_accu_FIR_196, i32 %p_ZL10H_accu_FIR_197, i32 %p_ZL10H_accu_FIR_198, i32 %p_ZL10H_accu_FIR_199, i32 %p_ZL10H_accu_FIR_200, i32 %p_ZL10H_accu_FIR_201, i32 %p_ZL10H_accu_FIR_202, i32 %p_ZL10H_accu_FIR_203, i32 %p_ZL10H_accu_FIR_204, i32 %p_ZL10H_accu_FIR_205, i32 %p_ZL10H_accu_FIR_206, i32 %p_ZL10H_accu_FIR_207, i32 %p_ZL10H_accu_FIR_208, i32 %p_ZL10H_accu_FIR_209, i32 %p_ZL10H_accu_FIR_210, i32 %p_ZL10H_accu_FIR_211, i32 %p_ZL10H_accu_FIR_212, i32 %p_ZL10H_accu_FIR_213, i32 %p_ZL10H_accu_FIR_214, i32 %p_ZL10H_accu_FIR_215, i32 %p_ZL10H_accu_FIR_216, i32 %p_ZL10H_accu_FIR_217, i32 %p_ZL10H_accu_FIR_218, i32 %p_ZL10H_accu_FIR_219, i32 %p_ZL10H_accu_FIR_220, i32 %p_ZL10H_accu_FIR_221, i32 %p_ZL10H_accu_FIR_222, i32 %p_ZL10H_accu_FIR_223, i32 %p_ZL10H_accu_FIR_224, i32 %p_ZL10H_accu_FIR_225, i32 %p_ZL10H_accu_FIR_226, i32 %p_ZL10H_accu_FIR_227, i32 %p_ZL10H_accu_FIR_228, i32 %p_ZL10H_accu_FIR_229, i32 %p_ZL10H_accu_FIR_230, i32 %p_ZL10H_accu_FIR_231, i32 %p_ZL10H_accu_FIR_232, i32 %p_ZL10H_accu_FIR_233, i32 %p_ZL10H_accu_FIR_234, i32 %p_ZL10H_accu_FIR_235, i32 %p_ZL10H_accu_FIR_236, i32 %p_ZL10H_accu_FIR_237, i32 %p_ZL10H_accu_FIR_238, i32 %p_ZL10H_accu_FIR_239, i32 %p_ZL10H_accu_FIR_240, i32 %p_ZL10H_accu_FIR_241, i32 %p_ZL10H_accu_FIR_242, i32 %p_ZL10H_accu_FIR_243, i32 %p_ZL10H_accu_FIR_244, i32 %p_ZL10H_accu_FIR_245, i32 %p_ZL10H_accu_FIR_246, i32 %p_ZL10H_accu_FIR_247, i32 %p_ZL10H_accu_FIR_248, i32 %p_ZL10H_accu_FIR_249, i32 %p_ZL10H_accu_FIR_250, i32 %p_ZL10H_accu_FIR_251, i32 %p_ZL10H_accu_FIR_252, i32 %p_ZL10H_accu_FIR_253, i32 %p_ZL10H_accu_FIR_254, i32 %p_ZL10H_accu_FIR_255, i32 %p_ZL10H_accu_FIR_256, i32 %p_ZL10H_accu_FIR_257, i32 %p_ZL10H_accu_FIR_258, i32 %p_ZL10H_accu_FIR_259, i32 %p_ZL10H_accu_FIR_260, i32 %p_ZL10H_accu_FIR_261, i32 %p_ZL10H_accu_FIR_262, i32 %p_ZL10H_accu_FIR_263, i32 %p_ZL10H_accu_FIR_264, i32 %p_ZL10H_accu_FIR_265, i32 %p_ZL10H_accu_FIR_266, i32 %p_ZL10H_accu_FIR_267, i32 %p_ZL10H_accu_FIR_268, i32 %p_ZL10H_accu_FIR_269, i32 %p_ZL10H_accu_FIR_270, i32 %p_ZL10H_accu_FIR_271, i32 %p_ZL10H_accu_FIR_272, i32 %p_ZL10H_accu_FIR_273, i32 %p_ZL10H_accu_FIR_274, i32 %p_ZL10H_accu_FIR_275, i32 %p_ZL10H_accu_FIR_276, i32 %p_ZL10H_accu_FIR_277, i32 %p_ZL10H_accu_FIR_278, i32 %p_ZL10H_accu_FIR_279, i32 %p_ZL10H_accu_FIR_280, i32 %p_ZL10H_accu_FIR_281, i32 %p_ZL10H_accu_FIR_282, i32 %p_ZL10H_accu_FIR_283, i32 %p_ZL10H_accu_FIR_284, i32 %p_ZL10H_accu_FIR_285, i32 %p_ZL10H_accu_FIR_286, i32 %p_ZL10H_accu_FIR_287, i32 %p_ZL10H_accu_FIR_288, i32 %p_ZL10H_accu_FIR_289, i32 %p_ZL10H_accu_FIR_290, i32 %p_ZL10H_accu_FIR_291, i32 %p_ZL10H_accu_FIR_292, i32 %p_ZL10H_accu_FIR_293, i32 %p_ZL10H_accu_FIR_294, i32 %p_ZL10H_accu_FIR_295, i32 %p_ZL10H_accu_FIR_296, i32 %p_ZL10H_accu_FIR_297, i32 %p_ZL10H_accu_FIR_298, i32 %p_ZL10H_accu_FIR_299, i32 %p_ZL10H_accu_FIR_300, i32 %p_ZL10H_accu_FIR_301, i32 %p_ZL10H_accu_FIR_302, i32 %p_ZL10H_accu_FIR_303, i32 %p_ZL10H_accu_FIR_304, i32 %p_ZL10H_accu_FIR_305, i32 %p_ZL10H_accu_FIR_306, i32 %p_ZL10H_accu_FIR_307, i32 %p_ZL10H_accu_FIR_308, i32 %p_ZL10H_accu_FIR_309, i32 %p_ZL10H_accu_FIR_310, i32 %p_ZL10H_accu_FIR_311, i32 %p_ZL10H_accu_FIR_312, i32 %p_ZL10H_accu_FIR_313, i32 %p_ZL10H_accu_FIR_314, i32 %p_ZL10H_accu_FIR_315, i32 %p_ZL10H_accu_FIR_316, i32 %p_ZL10H_accu_FIR_317, i32 %p_ZL10H_accu_FIR_318, i32 %p_ZL10H_accu_FIR_319, i32 %p_ZL10H_accu_FIR_320, i32 %p_ZL10H_accu_FIR_321, i32 %p_ZL10H_accu_FIR_322, i32 %p_ZL10H_accu_FIR_323, i32 %p_ZL10H_accu_FIR_324, i32 %p_ZL10H_accu_FIR_325, i32 %p_ZL10H_accu_FIR_326, i32 %p_ZL10H_accu_FIR_327, i32 %p_ZL10H_accu_FIR_328, i32 %p_ZL10H_accu_FIR_329, i32 %p_ZL10H_accu_FIR_330, i32 %p_ZL10H_accu_FIR_331, i32 %p_ZL10H_accu_FIR_332, i32 %p_ZL10H_accu_FIR_333, i32 %p_ZL10H_accu_FIR_334, i32 %p_ZL10H_accu_FIR_335, i32 %p_ZL10H_accu_FIR_336, i32 %p_ZL10H_accu_FIR_337, i32 %p_ZL10H_accu_FIR_338, i32 %p_ZL10H_accu_FIR_339, i32 %p_ZL10H_accu_FIR_340, i32 %p_ZL10H_accu_FIR_341, i32 %p_ZL10H_accu_FIR_342, i32 %p_ZL10H_accu_FIR_343, i32 %p_ZL10H_accu_FIR_344, i32 %p_ZL10H_accu_FIR_345, i32 %p_ZL10H_accu_FIR_346, i32 %p_ZL10H_accu_FIR_347, i32 %p_ZL10H_accu_FIR_348, i32 %p_ZL10H_accu_FIR_349, i32 %p_ZL10H_accu_FIR_350, i32 %p_ZL10H_accu_FIR_351, i32 %p_ZL10H_accu_FIR_352, i32 %p_ZL10H_accu_FIR_353, i32 %p_ZL10H_accu_FIR_354, i32 %p_ZL10H_accu_FIR_355, i32 %p_ZL10H_accu_FIR_356, i32 %p_ZL10H_accu_FIR_357, i32 %p_ZL10H_accu_FIR_358, i32 %p_ZL10H_accu_FIR_359, i32 %p_ZL10H_accu_FIR_360, i32 %p_ZL10H_accu_FIR_361, i32 %p_ZL10H_accu_FIR_362, i32 %p_ZL10H_accu_FIR_363, i32 %p_ZL10H_accu_FIR_364, i32 %p_ZL10H_accu_FIR_365, i32 %p_ZL10H_accu_FIR_366, i32 %p_ZL10H_accu_FIR_367, i32 %p_ZL10H_accu_FIR_368, i32 %p_ZL10H_accu_FIR_369, i32 %p_ZL10H_accu_FIR_370, i32 %p_ZL10H_accu_FIR_371, i32 %p_ZL10H_accu_FIR_372, i32 %p_ZL10H_accu_FIR_373, i32 %p_ZL10H_accu_FIR_374, i32 %p_ZL10H_accu_FIR_375, i32 %p_ZL10H_accu_FIR_376, i32 %p_ZL10H_accu_FIR_377, i32 %p_ZL10H_accu_FIR_378, i32 %p_ZL10H_accu_FIR_379, i32 %p_ZL10H_accu_FIR_380, i31 %p_ZL10H_accu_FIR_381, i30 %p_ZL10H_accu_FIR_382, i29 %p_ZL10H_accu_FIR_383, i28 %p_ZL10H_accu_FIR_384, i28 %p_ZL10H_accu_FIR_385, i27 %p_ZL10H_accu_FIR_386, i26 %p_ZL10H_accu_FIR_387, i26 %p_ZL10H_accu_FIR_388, i25 %p_ZL10H_accu_FIR_389, i25 %p_ZL10H_accu_FIR_390" [FIR_HLS.cpp:11]   --->   Operation 4 'call' 'p_0' <Predicate = true> <Delay = 3.39> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 5 [2/2] (0.45ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:11]   --->   Operation 5 'write' 'write_ln11' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 0.45>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [FIR_HLS.cpp:6]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln6 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0" [FIR_HLS.cpp:6]   --->   Operation 7 'specinterface' 'specinterface_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 1, i32 1, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.45ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.axis.volatile.i16P128A, i16 %output_r, i16 %p_0" [FIR_HLS.cpp:11]   --->   Operation 12 'write' 'write_ln11' <Predicate = true> <Delay = 0.45> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.59> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln12 = ret" [FIR_HLS.cpp:12]   --->   Operation 13 'ret' 'ret_ln12' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.928ns
The critical path consists of the following:
	axis read operation ('input_r_read', FIR_HLS.cpp:11) on port 'input_r' (FIR_HLS.cpp:11) [400]  (0.079 ns)
	'call' operation 16 bit ('p_0', FIR_HLS.cpp:11) to 'FIR_filter' [401]  (3.396 ns)
	axis write operation ('write_ln11', FIR_HLS.cpp:11) on port 'output_r' (FIR_HLS.cpp:11) [402]  (0.453 ns)

 <State 2>: 0.453ns
The critical path consists of the following:
	axis write operation ('write_ln11', FIR_HLS.cpp:11) on port 'output_r' (FIR_HLS.cpp:11) [402]  (0.453 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
