{"vcs1":{"timestamp_begin":1748111211.776921655, "rt":7.02, "ut":7.12, "st":0.27}}
{"vcselab":{"timestamp_begin":1748111218.842210564, "rt":0.20, "ut":0.13, "st":0.03}}
{"link":{"timestamp_begin":1748111219.083689948, "rt":0.66, "ut":0.55, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1748111211.422001878}
{"VCS_COMP_START_TIME": 1748111211.422001878}
{"VCS_COMP_END_TIME": 1748111219.831748813}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/SPI_Master.v ./rtl/SPI_Slave.v ./rtl/SPI_top.v ./tb/tb_SPI.sv"}
{"vcs1": {"peak_mem": 455292}}
{"vcselab": {"peak_mem": 161896}}
