<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="timer_microblaze_0_axi_intc_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_microblaze_0_axi_intc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_mdm_1_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_mdm_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_microblaze_0_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_microblaze_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_ilmb_v10_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_ilmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_lmb_bram_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_lmb_bram_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_dlmb_v10_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_dlmb_v10_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="timer_ilmb_v10_0_synth_1"/>
	</Run>
	<Run Id="timer_rst_clk_wiz_0_100M_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_rst_clk_wiz_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_ilmb_bram_if_cntlr_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_ilmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_xbar_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_clk_wiz_0_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_PmodHYGRO_0_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_PmodHYGRO_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_PmodOLEDrgb_0_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_PmodOLEDrgb_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_axi_timer_0_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_axi_timer_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_PmodALS_0_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_PmodALS_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="timer_axi_uartlite_0_0_synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/timer_axi_uartlite_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="timer_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="timer_mdm_1_0_synth_1"/>
		<Parent Id="timer_microblaze_0_0_synth_1"/>
		<Parent Id="timer_ilmb_v10_0_synth_1"/>
		<Parent Id="timer_lmb_bram_0_synth_1"/>
		<Parent Id="timer_dlmb_v10_0_synth_1"/>
		<Parent Id="timer_rst_clk_wiz_0_100M_0_synth_1"/>
		<Parent Id="timer_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="timer_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="timer_xbar_0_synth_1"/>
		<Parent Id="timer_clk_wiz_0_0_synth_1"/>
		<Parent Id="timer_PmodHYGRO_0_0_synth_1"/>
		<Parent Id="timer_PmodOLEDrgb_0_0_synth_1"/>
		<Parent Id="timer_axi_timer_0_0_synth_1"/>
		<Parent Id="timer_PmodALS_0_0_synth_1"/>
		<Parent Id="timer_axi_uartlite_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="E:/FPGA_projects/MicroBlaze/timer/timer.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="timer_microblaze_0_axi_intc_0_synth_1"/>
		<Parent Id="timer_mdm_1_0_synth_1"/>
		<Parent Id="timer_microblaze_0_0_synth_1"/>
		<Parent Id="timer_ilmb_v10_0_synth_1"/>
		<Parent Id="timer_lmb_bram_0_synth_1"/>
		<Parent Id="timer_dlmb_v10_0_synth_1"/>
		<Parent Id="timer_rst_clk_wiz_0_100M_0_synth_1"/>
		<Parent Id="timer_dlmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="timer_ilmb_bram_if_cntlr_0_synth_1"/>
		<Parent Id="timer_xbar_0_synth_1"/>
		<Parent Id="timer_clk_wiz_0_0_synth_1"/>
		<Parent Id="timer_PmodHYGRO_0_0_synth_1"/>
		<Parent Id="timer_PmodOLEDrgb_0_0_synth_1"/>
		<Parent Id="timer_axi_timer_0_0_synth_1"/>
		<Parent Id="timer_PmodALS_0_0_synth_1"/>
		<Parent Id="timer_axi_uartlite_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

