# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../prj_ip.srcs/sources_1/ip/clk_wiz_0" \
"top_tb_func_synth.v" \
"../../../../../prj_ip.srcs/sources_1/ip_package/maxtri3x3_shift/maxtri3x3_shift.v" \
"../../../../../prj_ip.srcs/sim_1/new/read_file.v" \
"../../../../../prj_ip.srcs/sources_1/ip_package/img_cap/video_caputure.v" \
"../../../../../prj_ip.srcs/sim_1/new/top_tb.v" \

# Do not sort compile order
nosort
