// Seed: 4145230700
module module_0 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri1 id_2,
    input  wire id_3,
    input  wand id_4
);
  parameter id_6 = 1'b0;
endmodule
module module_1 #(
    parameter id_6 = 32'd12
) (
    input wand id_0,
    input wire id_1,
    input supply1 id_2,
    output supply1 id_3,
    input wor id_4,
    input wor id_5,
    input tri _id_6
);
  parameter id_8 = 1;
  assign id_3 = id_6 || id_6;
  assign id_3 = !-1;
  logic [-1 : (  -1  )  &&  -1 'b0 ?  -1 : id_6  ?  -1 : -1  |  -1  ?  -1  |  1 'h0 : -1] id_9;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
  parameter id_10 = id_8;
  wire id_11;
  ;
  logic id_12;
endmodule
