// Seed: 2511165074
module module_0 (
    output wand  id_0,
    input  tri1  id_1,
    input  uwire id_2
);
  assign id_0 = id_1;
  module_2 modCall_1 ();
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    output logic id_2,
    input wand id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6,
    output supply0 id_7,
    output tri1 id_8
);
  initial begin : LABEL_0
    id_2 <= 1'h0 == -1;
  end
  module_0 modCall_1 (
      id_7,
      id_1,
      id_1
  );
  wire id_10;
endmodule
module module_2 #(
    parameter id_1 = 32'd81
);
  wire _id_1;
  wire [id_1  ==  1  &  -1  &  -1  &  id_1 : 1] id_2;
  wire id_3;
endmodule
