Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1937
design__instance__area,40821.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_5v00,0
design__max_fanout_violation__count__corner:nom_tt_025C_5v00,13
design__max_cap_violation__count__corner:nom_tt_025C_5v00,1
power__internal__total,0.002442499389871955
power__switching__total,0.0021254676394164562
power__leakage__total,3.6877904108223447E-7
power__total,0.004568335600197315
clock__skew__worst_hold__corner:nom_tt_025C_5v00,-0.2725090230603321
clock__skew__worst_setup__corner:nom_tt_025C_5v00,0.27197134203429946
timing__hold__ws__corner:nom_tt_025C_5v00,0.6286049636518523
timing__setup__ws__corner:nom_tt_025C_5v00,1.777563924145564
timing__hold__tns__corner:nom_tt_025C_5v00,0.0
timing__setup__tns__corner:nom_tt_025C_5v00,0.0
timing__hold__wns__corner:nom_tt_025C_5v00,0
timing__setup__wns__corner:nom_tt_025C_5v00,0.0
timing__hold_vio__count__corner:nom_tt_025C_5v00,0
timing__hold_r2r__ws__corner:nom_tt_025C_5v00,0.628605
timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00,0
timing__setup_vio__count__corner:nom_tt_025C_5v00,0
timing__setup_r2r__ws__corner:nom_tt_025C_5v00,1.777564
timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00,0
design__max_slew_violation__count__corner:nom_ss_125C_4v50,3
design__max_fanout_violation__count__corner:nom_ss_125C_4v50,13
design__max_cap_violation__count__corner:nom_ss_125C_4v50,1
clock__skew__worst_hold__corner:nom_ss_125C_4v50,-0.28699551880667895
clock__skew__worst_setup__corner:nom_ss_125C_4v50,0.286176729302861
timing__hold__ws__corner:nom_ss_125C_4v50,1.3380372744068383
timing__setup__ws__corner:nom_ss_125C_4v50,0.7960214934742754
timing__hold__tns__corner:nom_ss_125C_4v50,0.0
timing__setup__tns__corner:nom_ss_125C_4v50,0.0
timing__hold__wns__corner:nom_ss_125C_4v50,0
timing__setup__wns__corner:nom_ss_125C_4v50,0.0
timing__hold_vio__count__corner:nom_ss_125C_4v50,0
timing__hold_r2r__ws__corner:nom_ss_125C_4v50,1.338037
timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50,0
timing__setup_vio__count__corner:nom_ss_125C_4v50,0
timing__setup_r2r__ws__corner:nom_ss_125C_4v50,0.796022
timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50,0
design__max_slew_violation__count__corner:nom_ff_n40C_5v50,0
design__max_fanout_violation__count__corner:nom_ff_n40C_5v50,13
design__max_cap_violation__count__corner:nom_ff_n40C_5v50,1
clock__skew__worst_hold__corner:nom_ff_n40C_5v50,-0.2658150996774913
clock__skew__worst_setup__corner:nom_ff_n40C_5v50,0.265600993161137
timing__hold__ws__corner:nom_ff_n40C_5v50,0.2923685820641911
timing__setup__ws__corner:nom_ff_n40C_5v50,2.207041056825768
timing__hold__tns__corner:nom_ff_n40C_5v50,0.0
timing__setup__tns__corner:nom_ff_n40C_5v50,0.0
timing__hold__wns__corner:nom_ff_n40C_5v50,0
timing__setup__wns__corner:nom_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:nom_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:nom_ff_n40C_5v50,0.292369
timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50,0
timing__setup_vio__count__corner:nom_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:nom_ff_n40C_5v50,2.207041
timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50,0
design__max_slew_violation__count,13
design__max_fanout_violation__count,13
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.2642513782586573
clock__skew__worst_setup,0.2640311100043421
timing__hold__ws,0.2895516686152932
timing__setup__ws,0.7960214934742754
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.289552
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,0.796022
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 160.72
design__core__bbox,3.36 3.92 343.28 156.8
design__io,45
design__die__area,55712
design__core__area,51967
design__instance__count__stdcell,1937
design__instance__area__stdcell,40821.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.785536
design__instance__utilization__stdcell,0.785536
design__instance__count__class:tie_cell,9
design__instance__count__class:buffer,2
design__instance__count__class:inverter,141
design__instance__count__class:sequential_cell,208
design__instance__count__class:multi_input_combinational_cell,1045
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,78
design__instance__count__class:tap_cell,348
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,52584
design__violations,0
design__instance__count__class:timing_repair_buffer,74
design__instance__count__class:clock_buffer,19
design__instance__count__class:clock_inverter,13
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1515
route__net__special,2
route__drc_errors__iter:1,521
route__wirelength__iter:1,59015
route__drc_errors__iter:2,184
route__wirelength__iter:2,58434
route__drc_errors__iter:3,165
route__wirelength__iter:3,58199
route__drc_errors__iter:4,3
route__wirelength__iter:4,58059
route__drc_errors__iter:5,0
route__wirelength__iter:5,58060
route__drc_errors,0
route__wirelength,58060
route__vias,10479
route__vias__singlecut,10479
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,620.57
design__instance__count__class:fill_cell,848
timing__unannotated_net__count__corner:nom_tt_025C_5v00,65
timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00,0
timing__unannotated_net__count__corner:nom_ss_125C_4v50,65
timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50,0
timing__unannotated_net__count__corner:nom_ff_n40C_5v50,65
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50,0
design__max_slew_violation__count__corner:min_tt_025C_5v00,0
design__max_fanout_violation__count__corner:min_tt_025C_5v00,13
design__max_cap_violation__count__corner:min_tt_025C_5v00,1
clock__skew__worst_hold__corner:min_tt_025C_5v00,-0.27037581272491035
clock__skew__worst_setup__corner:min_tt_025C_5v00,0.2698374655650441
timing__hold__ws__corner:min_tt_025C_5v00,0.6243147286964571
timing__setup__ws__corner:min_tt_025C_5v00,1.777563924145564
timing__hold__tns__corner:min_tt_025C_5v00,0.0
timing__setup__tns__corner:min_tt_025C_5v00,0.0
timing__hold__wns__corner:min_tt_025C_5v00,0
timing__setup__wns__corner:min_tt_025C_5v00,0.0
timing__hold_vio__count__corner:min_tt_025C_5v00,0
timing__hold_r2r__ws__corner:min_tt_025C_5v00,0.624315
timing__hold_r2r_vio__count__corner:min_tt_025C_5v00,0
timing__setup_vio__count__corner:min_tt_025C_5v00,0
timing__setup_r2r__ws__corner:min_tt_025C_5v00,1.777564
timing__setup_r2r_vio__count__corner:min_tt_025C_5v00,0
timing__unannotated_net__count__corner:min_tt_025C_5v00,65
timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00,0
design__max_slew_violation__count__corner:min_ss_125C_4v50,3
design__max_fanout_violation__count__corner:min_ss_125C_4v50,13
design__max_cap_violation__count__corner:min_ss_125C_4v50,1
clock__skew__worst_hold__corner:min_ss_125C_4v50,-0.2835727011249557
clock__skew__worst_setup__corner:min_ss_125C_4v50,0.28280165121254675
timing__hold__ws__corner:min_ss_125C_4v50,1.3380372744068383
timing__setup__ws__corner:min_ss_125C_4v50,0.7960214934742754
timing__hold__tns__corner:min_ss_125C_4v50,0.0
timing__setup__tns__corner:min_ss_125C_4v50,0.0
timing__hold__wns__corner:min_ss_125C_4v50,0
timing__setup__wns__corner:min_ss_125C_4v50,0.0
timing__hold_vio__count__corner:min_ss_125C_4v50,0
timing__hold_r2r__ws__corner:min_ss_125C_4v50,1.338037
timing__hold_r2r_vio__count__corner:min_ss_125C_4v50,0
timing__setup_vio__count__corner:min_ss_125C_4v50,0
timing__setup_r2r__ws__corner:min_ss_125C_4v50,0.796022
timing__setup_r2r_vio__count__corner:min_ss_125C_4v50,0
timing__unannotated_net__count__corner:min_ss_125C_4v50,65
timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50,0
design__max_slew_violation__count__corner:min_ff_n40C_5v50,0
design__max_fanout_violation__count__corner:min_ff_n40C_5v50,13
design__max_cap_violation__count__corner:min_ff_n40C_5v50,1
clock__skew__worst_hold__corner:min_ff_n40C_5v50,-0.2642513782586573
clock__skew__worst_setup__corner:min_ff_n40C_5v50,0.2640311100043421
timing__hold__ws__corner:min_ff_n40C_5v50,0.2895516686152932
timing__setup__ws__corner:min_ff_n40C_5v50,2.207041056825768
timing__hold__tns__corner:min_ff_n40C_5v50,0.0
timing__setup__tns__corner:min_ff_n40C_5v50,0.0
timing__hold__wns__corner:min_ff_n40C_5v50,0
timing__setup__wns__corner:min_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:min_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:min_ff_n40C_5v50,0.289552
timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50,0
timing__setup_vio__count__corner:min_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:min_ff_n40C_5v50,2.207041
timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50,0
timing__unannotated_net__count__corner:min_ff_n40C_5v50,65
timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50,0
design__max_slew_violation__count__corner:max_tt_025C_5v00,0
design__max_fanout_violation__count__corner:max_tt_025C_5v00,13
design__max_cap_violation__count__corner:max_tt_025C_5v00,1
clock__skew__worst_hold__corner:max_tt_025C_5v00,-0.2750379168929209
clock__skew__worst_setup__corner:max_tt_025C_5v00,0.2745135585435605
timing__hold__ws__corner:max_tt_025C_5v00,0.6337958115502944
timing__setup__ws__corner:max_tt_025C_5v00,1.777563924145564
timing__hold__tns__corner:max_tt_025C_5v00,0.0
timing__setup__tns__corner:max_tt_025C_5v00,0.0
timing__hold__wns__corner:max_tt_025C_5v00,0
timing__setup__wns__corner:max_tt_025C_5v00,0.0
timing__hold_vio__count__corner:max_tt_025C_5v00,0
timing__hold_r2r__ws__corner:max_tt_025C_5v00,0.633796
timing__hold_r2r_vio__count__corner:max_tt_025C_5v00,0
timing__setup_vio__count__corner:max_tt_025C_5v00,0
timing__setup_r2r__ws__corner:max_tt_025C_5v00,1.777564
timing__setup_r2r_vio__count__corner:max_tt_025C_5v00,0
timing__unannotated_net__count__corner:max_tt_025C_5v00,65
timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00,0
design__max_slew_violation__count__corner:max_ss_125C_4v50,13
design__max_fanout_violation__count__corner:max_ss_125C_4v50,13
design__max_cap_violation__count__corner:max_ss_125C_4v50,1
clock__skew__worst_hold__corner:max_ss_125C_4v50,-0.2914224222202707
clock__skew__worst_setup__corner:max_ss_125C_4v50,0.290217608159873
timing__hold__ws__corner:max_ss_125C_4v50,1.3380372744068383
timing__setup__ws__corner:max_ss_125C_4v50,0.7960214934742754
timing__hold__tns__corner:max_ss_125C_4v50,0.0
timing__setup__tns__corner:max_ss_125C_4v50,0.0
timing__hold__wns__corner:max_ss_125C_4v50,0
timing__setup__wns__corner:max_ss_125C_4v50,0.0
timing__hold_vio__count__corner:max_ss_125C_4v50,0
timing__hold_r2r__ws__corner:max_ss_125C_4v50,1.338037
timing__hold_r2r_vio__count__corner:max_ss_125C_4v50,0
timing__setup_vio__count__corner:max_ss_125C_4v50,0
timing__setup_r2r__ws__corner:max_ss_125C_4v50,0.796022
timing__setup_r2r_vio__count__corner:max_ss_125C_4v50,0
timing__unannotated_net__count__corner:max_ss_125C_4v50,65
timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50,0
design__max_slew_violation__count__corner:max_ff_n40C_5v50,0
design__max_fanout_violation__count__corner:max_ff_n40C_5v50,13
design__max_cap_violation__count__corner:max_ff_n40C_5v50,1
clock__skew__worst_hold__corner:max_ff_n40C_5v50,-0.2676491881660436
clock__skew__worst_setup__corner:max_ff_n40C_5v50,0.26744979210518166
timing__hold__ws__corner:max_ff_n40C_5v50,0.2957817963164797
timing__setup__ws__corner:max_ff_n40C_5v50,2.207041056825768
timing__hold__tns__corner:max_ff_n40C_5v50,0.0
timing__setup__tns__corner:max_ff_n40C_5v50,0.0
timing__hold__wns__corner:max_ff_n40C_5v50,0
timing__setup__wns__corner:max_ff_n40C_5v50,0.0
timing__hold_vio__count__corner:max_ff_n40C_5v50,0
timing__hold_r2r__ws__corner:max_ff_n40C_5v50,0.295782
timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50,0
timing__setup_vio__count__corner:max_ff_n40C_5v50,0
timing__setup_r2r__ws__corner:max_ff_n40C_5v50,2.207041
timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50,0
timing__unannotated_net__count__corner:max_ff_n40C_5v50,65
timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50,0
timing__unannotated_net__count,65
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_5v00,4.99994
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_5v00,4.99998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_5v00,0.0000632067
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_5v00,0.0000603083
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_5v00,0.0000171546
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_5v00,0.0000603083
design_powergrid__voltage__worst,0.0000603083
design_powergrid__voltage__worst__net:VPWR,4.99994
design_powergrid__drop__worst,0.0000632067
design_powergrid__drop__worst__net:VPWR,0.0000632067
design_powergrid__voltage__worst__net:VGND,0.0000603083
design_powergrid__drop__worst__net:VGND,0.0000603083
ir__voltage__worst,5
ir__drop__avg,0.00001739999999999999942437538258399598589676315896213054656982421875
ir__drop__worst,0.000063200000000000004763377192684714600545703433454036712646484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
