module top_module(clk, reset, in, out);
    input clk;
    input reset;    // Synchronous reset to state B
    input in;
    output out;//  
    reg out;

    // Fill in state name declarations

    reg state, next_state;
    parameter A=0,B=1;

    always @(posedge clk) begin
        if (reset)  
            // Fill in reset logic
            state<=B;
            else
            state<=next_state;
        end
        
        always@(*)begin
            case(state)
                A : next_state = in?A:B;
                B : next_state = in?B:A;
                default : next_state=B;
            endcase
        end
        
        assign out=(state==B);
            
       

endmodule
