0.7
2020.2
Oct 19 2021
02:56:52
/home/agustin/Escritorio/Github/fpga_verification/Part_2/Section_9/Section_9.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
/home/agustin/Escritorio/Github/fpga_verification/Part_2/Section_9/Section_9.srcs/sim_1/new/tb.sv,1694798615,systemVerilog,,,,tb,,uvm,,,,,,
/home/agustin/Escritorio/Github/fpga_verification/Part_2/Section_9/Section_9.srcs/sources_1/new/mem_wb.sv,1694798559,systemVerilog,/home/agustin/Escritorio/Github/fpga_verification/Part_2/Section_9/Section_9.srcs/sim_1/new/tb.sv,/home/agustin/Escritorio/Github/fpga_verification/Part_2/Section_9/Section_9.srcs/sim_1/new/tb.sv,,$unit_mem_wb_sv;mem_wb;wb_if,,uvm,,,,,,
