Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Feb  9 14:47:32 2018
| Host         : LAPTOP-0K0F3IH1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vgadisplaydriver_timing_summary_routed.rpt -rpx vgadisplaydriver_timing_summary_routed.rpx -warn_on_violation
| Design       : vgadisplaydriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.555        0.000                      0                   62        0.244        0.000                      0                   62        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.555        0.000                      0                   62        0.244        0.000                      0                   62        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.139ns (29.494%)  route 2.723ns (70.506%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.478     5.795 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=8, routed)           1.055     6.850    myvgatimer/xy/x[3]
    SLICE_X88Y141        LUT5 (Prop_lut5_I0_O)        0.330     7.180 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.111     8.291    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.331     8.622 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.557     9.179    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y145        FDRE                                         r  myvgatimer/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y145        FDRE                                         r  myvgatimer/xy/y_reg[4]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y145        FDRE (Setup_fdre_C_R)       -0.524    14.734    myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.139ns (28.847%)  route 2.809ns (71.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.478     5.795 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=8, routed)           1.055     6.850    myvgatimer/xy/x[3]
    SLICE_X88Y141        LUT5 (Prop_lut5_I0_O)        0.330     7.180 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.111     8.291    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.331     8.622 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.643     9.266    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y144        FDRE                                         r  myvgatimer/xy/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X89Y144        FDRE                                         r  myvgatimer/xy/y_reg[0]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X89Y144        FDRE (Setup_fdre_C_R)       -0.429    14.829    myvgatimer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.563ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.139ns (28.847%)  route 2.809ns (71.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.478     5.795 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=8, routed)           1.055     6.850    myvgatimer/xy/x[3]
    SLICE_X88Y141        LUT5 (Prop_lut5_I0_O)        0.330     7.180 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.111     8.291    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.331     8.622 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.643     9.266    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y144        FDRE                                         r  myvgatimer/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X89Y144        FDRE                                         r  myvgatimer/xy/y_reg[1]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X89Y144        FDRE (Setup_fdre_C_R)       -0.429    14.829    myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.563    

Slack (MET) :             5.628ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 1.139ns (30.065%)  route 2.650ns (69.935%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.478     5.795 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=8, routed)           1.055     6.850    myvgatimer/xy/x[3]
    SLICE_X88Y141        LUT5 (Prop_lut5_I0_O)        0.330     7.180 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.029     8.209    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.331     8.540 r  myvgatimer/xy/x[9]_i_1/O
                         net (fo=10, routed)          0.566     9.106    myvgatimer/xy/x[9]_i_1_n_0
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/x_reg[6]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X88Y143        FDRE (Setup_fdre_C_R)       -0.524    14.734    myvgatimer/xy/x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  5.628    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.139ns (29.494%)  route 2.723ns (70.506%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.478     5.795 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=8, routed)           1.055     6.850    myvgatimer/xy/x[3]
    SLICE_X88Y141        LUT5 (Prop_lut5_I0_O)        0.330     7.180 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.111     8.291    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.331     8.622 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.557     9.179    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X89Y145        FDRE (Setup_fdre_C_R)       -0.429    14.829    myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.139ns (29.494%)  route 2.723ns (70.506%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.478     5.795 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=8, routed)           1.055     6.850    myvgatimer/xy/x[3]
    SLICE_X88Y141        LUT5 (Prop_lut5_I0_O)        0.330     7.180 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.111     8.291    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.331     8.622 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.557     9.179    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[7]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X89Y145        FDRE (Setup_fdre_C_R)       -0.429    14.829    myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.139ns (29.494%)  route 2.723ns (70.506%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.478     5.795 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=8, routed)           1.055     6.850    myvgatimer/xy/x[3]
    SLICE_X88Y141        LUT5 (Prop_lut5_I0_O)        0.330     7.180 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.111     8.291    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.331     8.622 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.557     9.179    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X89Y145        FDRE (Setup_fdre_C_R)       -0.429    14.829    myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 1.139ns (29.494%)  route 2.723ns (70.506%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.478     5.795 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=8, routed)           1.055     6.850    myvgatimer/xy/x[3]
    SLICE_X88Y141        LUT5 (Prop_lut5_I0_O)        0.330     7.180 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.111     8.291    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.331     8.622 r  myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.557     9.179    myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.596    15.018    myvgatimer/xy/CLK
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.258    
    SLICE_X89Y145        FDRE (Setup_fdre_C_R)       -0.429    14.829    myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -9.179    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.139ns (30.489%)  route 2.597ns (69.511%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.478     5.795 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=8, routed)           1.055     6.850    myvgatimer/xy/x[3]
    SLICE_X88Y141        LUT5 (Prop_lut5_I0_O)        0.330     7.180 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.029     8.209    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.331     8.540 r  myvgatimer/xy/x[9]_i_1/O
                         net (fo=10, routed)          0.513     9.053    myvgatimer/xy/x[9]_i_1_n_0
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.595    15.017    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[0]/C
                         clock pessimism              0.300    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X88Y141        FDRE (Setup_fdre_C_R)       -0.524    14.758    myvgatimer/xy/x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 myvgatimer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 1.139ns (30.489%)  route 2.597ns (69.511%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.715     5.317    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.478     5.795 r  myvgatimer/xy/x_reg[3]/Q
                         net (fo=8, routed)           1.055     6.850    myvgatimer/xy/x[3]
    SLICE_X88Y141        LUT5 (Prop_lut5_I0_O)        0.330     7.180 f  myvgatimer/xy/x[9]_i_4/O
                         net (fo=7, routed)           1.029     8.209    myvgatimer/xy/x[9]_i_4_n_0
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.331     8.540 r  myvgatimer/xy/x[9]_i_1/O
                         net (fo=10, routed)          0.513     9.053    myvgatimer/xy/x[9]_i_1_n_0
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.595    15.017    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[1]/C
                         clock pessimism              0.300    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X88Y141        FDRE (Setup_fdre_C_R)       -0.524    14.758    myvgatimer/xy/x_reg[1]
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    myvgatimer/CLK
    SLICE_X87Y141        FDRE                                         r  myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  myvgatimer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.168     1.829    myvgatimer/clk_count[0]
    SLICE_X87Y141        LUT2 (Prop_lut2_I0_O)        0.042     1.871 r  myvgatimer/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    myvgatimer/p_0_in[1]
    SLICE_X87Y141        FDRE                                         r  myvgatimer/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.037    myvgatimer/CLK
    SLICE_X87Y141        FDRE                                         r  myvgatimer/clk_count_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X87Y141        FDRE (Hold_fdre_C_D)         0.107     1.626    myvgatimer/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y141        FDRE (Prop_fdre_C_Q)         0.164     1.683 r  myvgatimer/xy/x_reg[5]/Q
                         net (fo=11, routed)          0.160     1.844    myvgatimer/xy/x[5]
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.045     1.889 r  myvgatimer/xy/x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.889    myvgatimer/xy/x[5]_i_1_n_0
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.037    myvgatimer/xy/CLK
    SLICE_X88Y141        FDRE                                         r  myvgatimer/xy/x_reg[5]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X88Y141        FDRE (Hold_fdre_C_D)         0.121     1.640    myvgatimer/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y143        FDRE (Prop_fdre_C_Q)         0.128     1.648 r  myvgatimer/xy/y_reg[3]/Q
                         net (fo=11, routed)          0.114     1.762    myvgatimer/xy/y[3]
    SLICE_X89Y143        LUT6 (Prop_lut6_I1_O)        0.099     1.861 r  myvgatimer/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000     1.861    myvgatimer/xy/p_0_in__1[5]
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X89Y143        FDRE                                         r  myvgatimer/xy/y_reg[5]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X89Y143        FDRE (Hold_fdre_C_D)         0.092     1.612    myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.600     1.519    myvgatimer/CLK
    SLICE_X87Y141        FDRE                                         r  myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  myvgatimer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.168     1.829    myvgatimer/clk_count[0]
    SLICE_X87Y141        LUT1 (Prop_lut1_I0_O)        0.045     1.874 r  myvgatimer/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.874    myvgatimer/p_0_in[0]
    SLICE_X87Y141        FDRE                                         r  myvgatimer/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.871     2.037    myvgatimer/CLK
    SLICE_X87Y141        FDRE                                         r  myvgatimer/clk_count_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X87Y141        FDRE (Hold_fdre_C_D)         0.091     1.610    myvgatimer/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  myvgatimer/xy/y_reg[7]/Q
                         net (fo=5, routed)           0.189     1.851    myvgatimer/xy/y_reg_n_0_[7]
    SLICE_X89Y145        LUT4 (Prop_lut4_I3_O)        0.042     1.893 r  myvgatimer/xy/y[8]_i_1/O
                         net (fo=1, routed)           0.000     1.893    myvgatimer/xy/p_0_in__1[8]
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[8]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.107     1.627    myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.057%)  route 0.190ns (50.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X89Y144        FDRE                                         r  myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y144        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  myvgatimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.190     1.851    myvgatimer/xy/y_reg_n_0_[0]
    SLICE_X89Y144        LUT2 (Prop_lut2_I0_O)        0.042     1.893 r  myvgatimer/xy/y[1]_i_1/O
                         net (fo=1, routed)           0.000     1.893    myvgatimer/xy/p_0_in__1[1]
    SLICE_X89Y144        FDRE                                         r  myvgatimer/xy/y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X89Y144        FDRE                                         r  myvgatimer/xy/y_reg[1]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X89Y144        FDRE (Hold_fdre_C_D)         0.107     1.627    myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 myvgatimer/xy/x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.921%)  route 0.200ns (49.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y143        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  myvgatimer/xy/x_reg[6]/Q
                         net (fo=8, routed)           0.200     1.884    myvgatimer/xy/x_reg_n_0_[6]
    SLICE_X88Y143        LUT3 (Prop_lut3_I0_O)        0.043     1.927 r  myvgatimer/xy/x[6]_i_1/O
                         net (fo=1, routed)           0.000     1.927    myvgatimer/xy/p_0_in__0[6]
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X88Y143        FDRE                                         r  myvgatimer/xy/x_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X88Y143        FDRE (Hold_fdre_C_D)         0.133     1.653    myvgatimer/xy/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  myvgatimer/xy/y_reg[6]/Q
                         net (fo=6, routed)           0.181     1.843    myvgatimer/xy/y_reg_n_0_[6]
    SLICE_X89Y145        LUT2 (Prop_lut2_I0_O)        0.045     1.888 r  myvgatimer/xy/y[6]_i_1/O
                         net (fo=1, routed)           0.000     1.888    myvgatimer/xy/p_0_in__1[6]
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.092     1.612    myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.545%)  route 0.189ns (50.455%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y145        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  myvgatimer/xy/y_reg[7]/Q
                         net (fo=5, routed)           0.189     1.851    myvgatimer/xy/y_reg_n_0_[7]
    SLICE_X89Y145        LUT3 (Prop_lut3_I0_O)        0.045     1.896 r  myvgatimer/xy/y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.896    myvgatimer/xy/p_0_in__1[7]
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X89Y145        FDRE                                         r  myvgatimer/xy/y_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X89Y145        FDRE (Hold_fdre_C_D)         0.091     1.611    myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myvgatimer/xy/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.464%)  route 0.190ns (50.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.601     1.520    myvgatimer/xy/CLK
    SLICE_X89Y144        FDRE                                         r  myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y144        FDRE (Prop_fdre_C_Q)         0.141     1.661 f  myvgatimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.190     1.851    myvgatimer/xy/y_reg_n_0_[0]
    SLICE_X89Y144        LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  myvgatimer/xy/y[0]_i_1/O
                         net (fo=1, routed)           0.000     1.896    myvgatimer/xy/p_0_in__1[0]
    SLICE_X89Y144        FDRE                                         r  myvgatimer/xy/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.872     2.038    myvgatimer/xy/CLK
    SLICE_X89Y144        FDRE                                         r  myvgatimer/xy/y_reg[0]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X89Y144        FDRE (Hold_fdre_C_D)         0.091     1.611    myvgatimer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y141   myvgatimer/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y141   myvgatimer/clk_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y141   myvgatimer/xy/x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y141   myvgatimer/xy/x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y141   myvgatimer/xy/x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y141   myvgatimer/xy/x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y141   myvgatimer/xy/x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y141   myvgatimer/xy/x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y143   myvgatimer/xy/x_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   myvgatimer/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   myvgatimer/clk_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/xy/x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/xy/x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/xy/x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/xy/x_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141   myvgatimer/xy/x_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/xy/x_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y143   myvgatimer/xy/x_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y143   myvgatimer/xy/x_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   myvgatimer/clk_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y141   myvgatimer/clk_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/xy/x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/xy/x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/xy/x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/xy/x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y141   myvgatimer/xy/x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y141   myvgatimer/xy/x_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y142   myvgatimer/xy/x_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y142   myvgatimer/xy/x_reg[8]/C



