source ../yosys_common.tcl

write_verilog
