// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.


// Generated by Quartus Prime Version 22.1 (Build Build 915 10/25/2022)
// Created on Wed Nov 22 12:57:34 2023

topLevel topLevel_inst
(
	.I2S_RST(I2S_RST_sig) ,	// input  I2S_RST_sig
	.DSD_ON(DSD_ON_sig) ,	// input  DSD_ON_sig
	.I2S_BCKorDSDCLK(I2S_BCKorDSDCLK_sig) ,	// input  I2S_BCKorDSDCLK_sig
	.I2S_LRCKorDSD2(I2S_LRCKorDSD2_sig) ,	// input  I2S_LRCKorDSD2_sig
	.I2S_DATAorDSD1(I2S_DATAorDSD1_sig) ,	// input  I2S_DATAorDSD1_sig
	.DSDCLK(DSDCLK_sig) ,	// output  DSDCLK_sig
	.DSDLEFT(DSDLEFT_sig) ,	// output  DSDLEFT_sig
	.DSDRIGHT(DSDRIGHT_sig) 	// output  DSDRIGHT_sig
);

