// Seed: 4014933901
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_5 = -1;
  wand [-1 : -1] id_6 = id_5 ? id_3 : -1;
  always if ((1)) disable id_7;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input uwire   id_0,
    input supply0 id_1
);
  wire [1 : -1 'd0] id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2;
  tri0 id_1 = id_1 - 1 && id_1 && -1'b0;
endmodule
