OpenROAD da0053d7b0014ab9c87ea148875ff6c2a0f9b658 
Features included (+) or not (-):  +Charts +GPU +GUI +MPL2 +PAR +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/vboxuser/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty -corner Typical /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/../../ip/Neuromorphic_X1_32x32/lib/ETM_AV_TC_RCTYPICAL.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[WARNING ODB-0176] error: undefined layer (li) referenced
[INFO ODB-0227] LEF file: /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/tmp/merged.nom.lef, created 14 layers, 25 vias, 442 library cells
Reading netlist '/home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/results/synthesis/ReRAM_Wishbone_Interface.v'…
[WARNING STA-0201] /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/results/synthesis/ReRAM_Wishbone_Interface.v line 182, instance \functional.NEUROMORPHIC_X1_inst  port CLKin not found.
[WARNING STA-0201] /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/results/synthesis/ReRAM_Wishbone_Interface.v line 182, instance \functional.NEUROMORPHIC_X1_inst  port RSTin not found.
[WARNING STA-0201] /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/results/synthesis/ReRAM_Wishbone_Interface.v line 182, instance \functional.NEUROMORPHIC_X1_inst  port SM not found.
[WARNING STA-0201] /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/results/synthesis/ReRAM_Wishbone_Interface.v line 182, instance \functional.NEUROMORPHIC_X1_inst  port VCC_read not found.
[WARNING STA-0201] /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/results/synthesis/ReRAM_Wishbone_Interface.v line 182, instance \functional.NEUROMORPHIC_X1_inst  port VCC_reset not found.
[WARNING STA-0201] /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/results/synthesis/ReRAM_Wishbone_Interface.v line 182, instance \functional.NEUROMORPHIC_X1_inst  port VCC_set not found.
[WARNING STA-0201] /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/results/synthesis/ReRAM_Wishbone_Interface.v line 182, instance \functional.NEUROMORPHIC_X1_inst  port VCC_wl_read not found.
[WARNING STA-0201] /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/results/synthesis/ReRAM_Wishbone_Interface.v line 182, instance \functional.NEUROMORPHIC_X1_inst  port VCC_wl_reset not found.
[WARNING STA-0201] /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/results/synthesis/ReRAM_Wishbone_Interface.v line 182, instance \functional.NEUROMORPHIC_X1_inst  port VCC_wl_set not found.
[WARNING STA-0201] /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/results/synthesis/ReRAM_Wishbone_Interface.v line 182, instance \functional.NEUROMORPHIC_X1_inst  port func_ack not found.
[WARNING ORD-2011] LEF master NEUROMORPHIC_X1_macro has no liberty cell.
Reading design constraints file at '/home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/base.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.1
[INFO]: Setting maximum transition to: 1.5
[INFO]: Setting maximum fanout to: 15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
[INFO] Using the set CORE_AREA; ignoring core margin parameters
[WARNING IFP-0028] Core area lower left (5.000, 5.000) snapped to (5.060, 5.440).
[INFO IFP-0001] Added 156 rows of 804 site unithd.
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/LO.
[INFO IFP-0030] Inserted 0 tiecells using sky130_fd_sc_hd__conb_1/HI.
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
[INFO] Floorplanned on a die area of 0.0 0.0 380.0 435.0 (microns). Saving to /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/reports/floorplan/3-initial_fp_die_area.rpt.
[INFO] Floorplanned on a core area of 5.06 5.44 374.9 429.76 (microns). Saving to /home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/reports/floorplan/3-initial_fp_core_area.rpt.
Writing OpenROAD database to '/home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/tmp/floorplan/3-initial_fp.odb'…
Writing layout to '/home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/tmp/floorplan/3-initial_fp.def'…
Writing timing constraints to '/home/vboxuser/caravel_user_Neuromorphic_X1_32x32/openlane/Neuromorphic_X1_32x32_wb_wrapper/runs/25_08_19_19_24/tmp/floorplan/3-initial_fp.sdc'…
