/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [7:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_4z = ~(_00_ | _00_);
  assign celloutsig_0_5z = ~(celloutsig_0_4z | celloutsig_0_4z);
  assign celloutsig_0_6z = ~(celloutsig_0_5z | celloutsig_0_1z[1]);
  assign celloutsig_0_9z = ~((celloutsig_0_5z | celloutsig_0_6z) & _01_);
  assign celloutsig_0_22z = { in_data[26:23], celloutsig_0_11z } + { in_data[74:72], celloutsig_0_6z, celloutsig_0_12z };
  reg [3:0] _09_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[32])
    if (clkin_data[32]) _09_ <= 4'h0;
    else _09_ <= in_data[75:72];
  assign { _01_, _02_[2:1], _00_ } = _09_;
  assign celloutsig_0_12z = in_data[59:57] && celloutsig_0_1z[7:5];
  assign celloutsig_0_0z = in_data[83:79] || in_data[61:57];
  assign celloutsig_0_21z = celloutsig_0_9z & ~(celloutsig_0_0z);
  assign celloutsig_1_0z = in_data[129] & ~(in_data[150]);
  assign celloutsig_1_18z = & { celloutsig_1_12z, celloutsig_1_1z[4:0] };
  assign celloutsig_0_11z = & { _01_, _00_, _02_[2:1] };
  assign celloutsig_1_19z = ~^ { celloutsig_1_1z[4:1], celloutsig_1_18z };
  assign celloutsig_1_1z = { in_data[139:135], celloutsig_1_0z } >>> { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_1z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_1z = { in_data[78:74], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _02_[3], _02_[0] } = { _01_, _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
