<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p430" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_430{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_430{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_430{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_430{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t5_430{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t6_430{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t7_430{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t8_430{left:69px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t9_430{left:69px;bottom:996px;letter-spacing:-0.15px;word-spacing:-1.32px;}
#ta_430{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_430{left:69px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_430{left:69px;bottom:938px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#td_430{left:69px;bottom:879px;letter-spacing:0.13px;}
#te_430{left:151px;bottom:879px;letter-spacing:0.17px;word-spacing:0.01px;}
#tf_430{left:69px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tg_430{left:69px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#th_430{left:69px;bottom:822px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_430{left:69px;bottom:805px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tj_430{left:69px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_430{left:69px;bottom:771px;letter-spacing:-0.15px;}
#tl_430{left:69px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#tm_430{left:69px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_430{left:69px;bottom:713px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#to_430{left:69px;bottom:697px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#tp_430{left:69px;bottom:680px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tq_430{left:69px;bottom:663px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_430{left:69px;bottom:646px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#ts_430{left:69px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_430{left:69px;bottom:605px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_430{left:69px;bottom:588px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_430{left:69px;bottom:571px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tw_430{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tx_430{left:479px;bottom:561px;}
#ty_430{left:494px;bottom:554px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tz_430{left:69px;bottom:538px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t10_430{left:69px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t11_430{left:69px;bottom:496px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t12_430{left:69px;bottom:480px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t13_430{left:345px;bottom:115px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t14_430{left:437px;bottom:115px;letter-spacing:0.14px;word-spacing:0.02px;}
#t15_430{left:519px;bottom:406px;letter-spacing:-0.13px;}
#t16_430{left:364px;bottom:331px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t17_430{left:364px;bottom:375px;letter-spacing:-0.19px;}
#t18_430{left:364px;bottom:213px;letter-spacing:-0.22px;}
#t19_430{left:364px;bottom:423px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#t1a_430{left:519px;bottom:143px;}
#t1b_430{left:364px;bottom:312px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#t1c_430{left:364px;bottom:294px;letter-spacing:-0.18px;word-spacing:-0.47px;}

.s1_430{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_430{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_430{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_430{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_430{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_430{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts430" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg430Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg430" style="-webkit-user-select: none;"><object width="935" height="1210" data="430/430.svg" type="image/svg+xml" id="pdf430" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_430" class="t s1_430">19-2 </span><span id="t2_430" class="t s1_430">Vol. 1 </span>
<span id="t3_430" class="t s2_430">INPUT/OUTPUT </span>
<span id="t4_430" class="t s3_430">single bus cycle. Likewise, 32-bit ports should be aligned to addresses that are multiples of four (0, 4, 8, ...). The </span>
<span id="t5_430" class="t s3_430">processor supports data transfers to unaligned ports, but there is a performance penalty because one or more </span>
<span id="t6_430" class="t s3_430">extra bus cycle must be used. </span>
<span id="t7_430" class="t s3_430">The exact order of bus cycles used to access unaligned ports is undefined and is not guaranteed to remain the same </span>
<span id="t8_430" class="t s3_430">in future IA-32 processors. If hardware or software requires that I/O ports be written to in a particular order, that </span>
<span id="t9_430" class="t s3_430">order must be specified explicitly. For example, to load a word-length I/O port at address 2H and then another word </span>
<span id="ta_430" class="t s3_430">port at 4H, two word-length writes must be used, rather than a single doubleword write at 2H. </span>
<span id="tb_430" class="t s3_430">Note that the processor does not mask parity errors for bus cycles to the I/O address space. Accessing I/O ports </span>
<span id="tc_430" class="t s3_430">through the I/O address space is thus a possible source of parity errors. </span>
<span id="td_430" class="t s4_430">19.3.1 </span><span id="te_430" class="t s4_430">Memory-Mapped I/O </span>
<span id="tf_430" class="t s3_430">I/O devices that respond like memory components can be accessed through the processor’s physical-memory </span>
<span id="tg_430" class="t s3_430">address space (see Figure 19-1). When using memory-mapped I/O, any of the processor’s instructions that refer- </span>
<span id="th_430" class="t s3_430">ence memory can be used to access an I/O port located at a physical-memory address. For example, the MOV </span>
<span id="ti_430" class="t s3_430">instruction can transfer data between any register and a memory-mapped I/O port. The AND, OR, and TEST </span>
<span id="tj_430" class="t s3_430">instructions may be used to manipulate bits in the control and status registers of a memory-mapped peripheral </span>
<span id="tk_430" class="t s3_430">device. </span>
<span id="tl_430" class="t s3_430">Certain instructions may take an exception or VM exit after completing a memory access (either a read or a write) </span>
<span id="tm_430" class="t s3_430">to a memory-mapped I/O address. This exception or VM exit could be due to the instruction performing multiple </span>
<span id="tn_430" class="t s3_430">memory accesses (e.g., MOVS, PUSH mem, POP mem, PUSHAD, etc.) or could be due to the ordering of exceptions </span>
<span id="to_430" class="t s3_430">or VM exits within the instruction (e.g., a DIV mem that takes a #DE or a CALL that causes a task switch VM exit). </span>
<span id="tp_430" class="t s3_430">If software later re-executes that instruction (e.g., after an IRET or VMRESUME), the MMIO (memory-mapped I/O) </span>
<span id="tq_430" class="t s3_430">access may occur again. If the memory-mapped I/O access has a side-effect, that side-effect may be executed </span>
<span id="tr_430" class="t s3_430">each time the memory-mapped I/O access occurs. If that is problematic, software must ensure that exceptions or </span>
<span id="ts_430" class="t s3_430">VM exits do not occur after accessing the MMIO. </span>
<span id="tt_430" class="t s3_430">When using memory-mapped I/O, caching of the address space mapped for I/O operations must be prevented. </span>
<span id="tu_430" class="t s3_430">With the Pentium 4, Intel Xeon, and P6 family processors, caching of I/O accesses can be prevented by using </span>
<span id="tv_430" class="t s3_430">memory type range registers (MTRRs) to map the address space used for the memory-mapped I/O as uncacheable </span>
<span id="tw_430" class="t s3_430">(UC). See Chapter 12, “Memory Cache Control,” in the Intel </span>
<span id="tx_430" class="t s5_430">® </span>
<span id="ty_430" class="t s3_430">64 and IA-32 Architectures Software Developer’s </span>
<span id="tz_430" class="t s3_430">Manual, Volume 3A, for a complete discussion of the MTRRs. </span>
<span id="t10_430" class="t s3_430">The Pentium and Intel486 processors do not support MTRRs. Instead, they provide the KEN# pin, which when held </span>
<span id="t11_430" class="t s3_430">inactive (high) prevents caching of all addresses sent out on the system bus. To use this pin, external address </span>
<span id="t12_430" class="t s3_430">decoding logic is required to block caching in specific address spaces. </span>
<span id="t13_430" class="t s6_430">Figure 19-1. </span><span id="t14_430" class="t s6_430">Memory-Mapped I/O </span>
<span id="t15_430" class="t s3_430">FFFF </span>
<span id="t16_430" class="t s3_430">I/O Port </span>
<span id="t17_430" class="t s3_430">EPROM </span>
<span id="t18_430" class="t s3_430">RAM </span>
<span id="t19_430" class="t s3_430">Physical Memory </span>
<span id="t1a_430" class="t s3_430">0 </span>
<span id="t1b_430" class="t s3_430">I/O Port </span>
<span id="t1c_430" class="t s3_430">I/O Port </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
