{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1658357667369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658357667369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 23:54:27 2022 " "Processing started: Wed Jul 20 23:54:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658357667369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1658357667369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arithmetic_coding -c arithmetic_coding " "Command: quartus_map --read_settings_files=on --write_settings_files=off arithmetic_coding -c arithmetic_coding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1658357667369 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1658357667585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shilei wang/desktop/fyp/fpga/arithmetic_coding/rtl/encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shilei wang/desktop/fyp/fpga/arithmetic_coding/rtl/encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658357667619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658357667619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/shilei wang/desktop/fyp/fpga/arithmetic_coding/rtl/symbol_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/shilei wang/desktop/fyp/fpga/arithmetic_coding/rtl/symbol_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 symbol_to_binary " "Found entity 1: symbol_to_binary" {  } { { "../RTL/symbol_to_binary.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/symbol_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658357667621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658357667621 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder " "Elaborating entity \"encoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1658357667665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(94) " "Verilog HDL assignment warning at encoder.v(94): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667666 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 encoder.v(103) " "Verilog HDL assignment warning at encoder.v(103): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667666 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 encoder.v(106) " "Verilog HDL assignment warning at encoder.v(106): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667667 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(129) " "Verilog HDL assignment warning at encoder.v(129): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667667 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 encoder.v(137) " "Verilog HDL assignment warning at encoder.v(137): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667668 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 encoder.v(147) " "Verilog HDL assignment warning at encoder.v(147): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667668 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(152) " "Verilog HDL assignment warning at encoder.v(152): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667668 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 encoder.v(159) " "Verilog HDL assignment warning at encoder.v(159): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667668 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 encoder.v(171) " "Verilog HDL assignment warning at encoder.v(171): truncated value with size 32 to match size of target (10)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667669 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 encoder.v(174) " "Verilog HDL assignment warning at encoder.v(174): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667669 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 encoder.v(210) " "Verilog HDL assignment warning at encoder.v(210): truncated value with size 32 to match size of target (5)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667670 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(211) " "Verilog HDL assignment warning at encoder.v(211): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667670 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 encoder.v(219) " "Verilog HDL assignment warning at encoder.v(219): truncated value with size 32 to match size of target (5)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667670 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(224) " "Verilog HDL assignment warning at encoder.v(224): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667671 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 encoder.v(235) " "Verilog HDL assignment warning at encoder.v(235): truncated value with size 32 to match size of target (7)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667671 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(239) " "Verilog HDL assignment warning at encoder.v(239): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667671 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(251) " "Verilog HDL assignment warning at encoder.v(251): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667672 "|encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 encoder.v(280) " "Verilog HDL assignment warning at encoder.v(280): truncated value with size 32 to match size of target (8)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1658357667678 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[0\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[0\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667705 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[1\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[1\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667705 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[2\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[2\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667705 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[3\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[3\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667705 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[4\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[4\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667705 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[5\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[5\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667705 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[6\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[6\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667705 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[0\]\[7\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[0\]\[7\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667705 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[0\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[0\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667705 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[1\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[1\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[2\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[2\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[3\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[3\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[4\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[4\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[5\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[5\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[6\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[6\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[1\]\[7\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[1\]\[7\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[0\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[0\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[1\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[1\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[2\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[2\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[3\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[3\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[4\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[4\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[5\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[5\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[6\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[6\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[2\]\[7\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[2\]\[7\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[0\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[0\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[1\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[1\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[2\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[2\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[3\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[3\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[4\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[4\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[5\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[5\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667706 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[6\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[6\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[3\]\[7\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[3\]\[7\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[0\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[0\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[1\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[1\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[2\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[2\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[3\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[3\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[4\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[4\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[5\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[5\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[6\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[6\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[4\]\[7\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[4\]\[7\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[0\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[0\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[1\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[1\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[2\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[2\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[3\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[3\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[4\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[4\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[5\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[5\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[6\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[6\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cumulative_counts\[5\]\[7\] encoder.v(44) " "Inferred latch for \"cumulative_counts\[5\]\[7\]\" at encoder.v(44)" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658357667707 "|encoder"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../RTL/encoder.v" "Mult0" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658357668894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../RTL/encoder.v" "Div0" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658357668894 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "../RTL/encoder.v" "Mult1" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 106 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658357668894 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "../RTL/encoder.v" "Div1" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 106 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658357668894 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1658357668894 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658357668926 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658357668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658357668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658357668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658357668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658357668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658357668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658357668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658357668926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658357668926 ""}  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1658357668926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rbt " "Found entity 1: mult_rbt" {  } { { "db/mult_rbt.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/db/mult_rbt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658357668967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658357668967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658357668986 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658357668986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658357668986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658357668986 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658357668986 ""}  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 103 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1658357668986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658357669026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658357669026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658357669037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658357669037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658357669070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658357669070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658357669124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658357669124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658357669168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658357669168 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "70 " "Ignored 70 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "70 " "Ignored 70 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1658357669494 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1658357669494 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 76 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1658357669519 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1658357669519 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "terminate_flag\[0\] VCC " "Pin \"terminate_flag\[0\]\" is stuck at VCC" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1658357670029 "|encoder|terminate_flag[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "terminate_flag\[1\] GND " "Pin \"terminate_flag\[1\]\" is stuck at GND" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1658357670029 "|encoder|terminate_flag[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1658357670029 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1658357670155 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1658357670536 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1658357670699 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658357670699 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1589 " "Implemented 1589 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1658357670805 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1658357670805 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1572 " "Implemented 1572 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1658357670805 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1658357670805 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1658357670805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658357670824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 23:54:30 2022 " "Processing ended: Wed Jul 20 23:54:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658357670824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658357670824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658357670824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1658357670824 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1658357671758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658357671758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 23:54:31 2022 " "Processing started: Wed Jul 20 23:54:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658357671758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1658357671758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off arithmetic_coding -c arithmetic_coding " "Command: quartus_fit --read_settings_files=off --write_settings_files=off arithmetic_coding -c arithmetic_coding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1658357671758 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1658357671801 ""}
{ "Info" "0" "" "Project  = arithmetic_coding" {  } {  } 0 0 "Project  = arithmetic_coding" 0 0 "Fitter" 0 0 1658357671802 ""}
{ "Info" "0" "" "Revision = arithmetic_coding" {  } {  } 0 0 "Revision = arithmetic_coding" 0 0 "Fitter" 0 0 1658357671802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1658357671852 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "arithmetic_coding EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"arithmetic_coding\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1658357671867 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1658357671911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1658357671911 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1658357671972 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1658357672102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1658357672102 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1658357672102 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1658357672102 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 3321 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1658357672105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 3323 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1658357672105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 3325 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1658357672105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 3327 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1658357672105 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 3329 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1658357672105 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1658357672105 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1658357672106 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_bit\[0\] " "Pin output_bit\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { output_bit[0] } } } { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 277 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_bit[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658357672472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "terminate_flag\[0\] " "Pin terminate_flag\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { terminate_flag[0] } } } { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 76 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { terminate_flag[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658357672472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "terminate_flag\[1\] " "Pin terminate_flag\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { terminate_flag[1] } } } { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 76 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { terminate_flag[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658357672472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "index_ready\[0\] " "Pin index_ready\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { index_ready[0] } } } { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 76 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { index_ready[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658357672472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_clk " "Pin sys_clk not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 4 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658357672472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_reset " "Pin sys_reset not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { sys_reset } } } { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 5 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658357672472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "symbol_in\[1\] " "Pin symbol_in\[1\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { symbol_in[1] } } } { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 3 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { symbol_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658357672472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "symbol_in\[2\] " "Pin symbol_in\[2\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { symbol_in[2] } } } { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 3 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { symbol_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658357672472 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "symbol_in\[0\] " "Pin symbol_in\[0\] not assigned to an exact location on the device" {  } { { "d:/quartus ii/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus ii/quartus/bin64/pin_planner.ppl" { symbol_in[0] } } } { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 3 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { symbol_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1658357672472 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1658357672472 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arithmetic_coding.sdc " "Synopsys Design Constraints File file not found: 'arithmetic_coding.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1658357672700 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1658357672700 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1658357672708 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1658357672708 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1658357672709 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658357672766 ""}  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 4 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 3312 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658357672766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1658357672766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "output_bit\[0\]~reg0 " "Destination node output_bit\[0\]~reg0" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 277 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_bit[0]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1658357672766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "code\[168\]~13 " "Destination node code\[168\]~13" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 76 -1 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { code[168]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 1429 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1658357672766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "E3_flag.1~2 " "Destination node E3_flag.1~2" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 41 -1 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { E3_flag.1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 2966 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1658357672766 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cumulative_index\[2\]~1 " "Destination node cumulative_index\[2\]~1" {  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 76 -1 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cumulative_index[2]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 3049 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1658357672766 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1658357672766 ""}  } { { "../RTL/encoder.v" "" { Text "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/RTL/encoder.v" 5 0 0 } } { "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus ii/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 0 { 0 ""} 0 3313 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1658357672766 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1658357673047 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1658357673048 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1658357673049 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1658357673050 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1658357673052 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1658357673054 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1658357673085 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1658357673086 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1658357673086 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 3 4 0 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 3 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1658357673088 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1658357673088 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1658357673088 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658357673089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658357673089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658357673089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658357673089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658357673089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658357673089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658357673089 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1658357673089 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1658357673089 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1658357673089 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658357673110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1658357673652 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658357673934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1658357673947 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1658357674983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658357674983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1658357675305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1658357675843 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1658357675843 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658357677308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1658357677309 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1658357677309 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.89 " "Total time spent on timing analysis during the Fitter is 0.89 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1658357677330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1658357677372 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1658357677535 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1658357677575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1658357677772 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1658357678164 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/output_files/arithmetic_coding.fit.smsg " "Generated suppressed messages file C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/output_files/arithmetic_coding.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1658357678680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5567 " "Peak virtual memory: 5567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658357679067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 23:54:39 2022 " "Processing ended: Wed Jul 20 23:54:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658357679067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658357679067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658357679067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1658357679067 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1658357680027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658357680027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 23:54:39 2022 " "Processing started: Wed Jul 20 23:54:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658357680027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1658357680027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off arithmetic_coding -c arithmetic_coding " "Command: quartus_asm --read_settings_files=off --write_settings_files=off arithmetic_coding -c arithmetic_coding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1658357680027 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1658357680455 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1658357680469 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658357680612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 23:54:40 2022 " "Processing ended: Wed Jul 20 23:54:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658357680612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658357680612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658357680612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1658357680612 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1658357681345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1658357681717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658357681718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 23:54:41 2022 " "Processing started: Wed Jul 20 23:54:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658357681718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1658357681718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta arithmetic_coding -c arithmetic_coding " "Command: quartus_sta arithmetic_coding -c arithmetic_coding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1658357681718 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1658357681775 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1658357681883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1658357681922 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1658357681922 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "arithmetic_coding.sdc " "Synopsys Design Constraints File file not found: 'arithmetic_coding.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1658357682148 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1658357682148 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sys_clk sys_clk " "create_clock -period 1.000 -name sys_clk sys_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1658357682152 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1658357682152 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1658357682222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1658357682222 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1658357682223 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1658357682230 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1658357682283 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1658357682283 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -91.661 " "Worst-case setup slack is -91.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357682285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357682285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -91.661     -3734.507 sys_clk  " "  -91.661     -3734.507 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357682285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658357682285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357682291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357682291 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 sys_clk  " "    0.452         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357682291 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658357682291 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1658357682293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1658357682296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357682297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357682297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -385.159 sys_clk  " "   -3.000      -385.159 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357682297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658357682297 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1658357682790 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1658357682811 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1658357683082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683177 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1658357683187 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1658357683187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -84.012 " "Worst-case setup slack is -84.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -84.012     -3477.500 sys_clk  " "  -84.012     -3477.500 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658357683188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 sys_clk  " "    0.400         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658357683193 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1658357683195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1658357683197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -385.159 sys_clk  " "   -3.000      -385.159 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658357683200 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1658357683572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683725 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1658357683728 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1658357683728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -39.261 " "Worst-case setup slack is -39.261" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.261     -1554.875 sys_clk  " "  -39.261     -1554.875 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658357683732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 sys_clk  " "    0.186         0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658357683738 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1658357683742 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1658357683745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000      -276.720 sys_clk  " "   -3.000      -276.720 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1658357683748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1658357683748 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1658357684331 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1658357684332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658357684385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 23:54:44 2022 " "Processing ended: Wed Jul 20 23:54:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658357684385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658357684385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658357684385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1658357684385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1658357685321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658357685321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 20 23:54:45 2022 " "Processing started: Wed Jul 20 23:54:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658357685321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1658357685321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off arithmetic_coding -c arithmetic_coding " "Command: quartus_eda --read_settings_files=off --write_settings_files=off arithmetic_coding -c arithmetic_coding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1658357685321 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_8_1200mv_85c_slow.vo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_8_1200mv_85c_slow.vo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1658357685815 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_8_1200mv_0c_slow.vo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_8_1200mv_0c_slow.vo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1658357685941 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_min_1200mv_0c_fast.vo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_min_1200mv_0c_fast.vo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1658357686064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding.vo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding.vo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1658357686187 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_8_1200mv_85c_v_slow.sdo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1658357686290 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_8_1200mv_0c_v_slow.sdo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1658357686405 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_min_1200mv_0c_v_fast.sdo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1658357686510 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "arithmetic_coding_v.sdo C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/ simulation " "Generated file arithmetic_coding_v.sdo in folder \"C:/Users/SHILEI WANG/Desktop/FYP/FPGA/arithmetic_coding/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1658357686611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4538 " "Peak virtual memory: 4538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658357686644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 23:54:46 2022 " "Processing ended: Wed Jul 20 23:54:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658357686644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658357686644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658357686644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1658357686644 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus II Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1658357687238 ""}
