-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity forward_forward_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_INPUT_r_0_AWVALID : OUT STD_LOGIC;
    m_axi_INPUT_r_0_AWREADY : IN STD_LOGIC;
    m_axi_INPUT_r_0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_INPUT_r_0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_INPUT_r_0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_WVALID : OUT STD_LOGIC;
    m_axi_INPUT_r_0_WREADY : IN STD_LOGIC;
    m_axi_INPUT_r_0_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_INPUT_r_0_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_0_WLAST : OUT STD_LOGIC;
    m_axi_INPUT_r_0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_ARVALID : OUT STD_LOGIC;
    m_axi_INPUT_r_0_ARREADY : IN STD_LOGIC;
    m_axi_INPUT_r_0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_INPUT_r_0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_INPUT_r_0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_INPUT_r_0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_INPUT_r_0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_RVALID : IN STD_LOGIC;
    m_axi_INPUT_r_0_RREADY : OUT STD_LOGIC;
    m_axi_INPUT_r_0_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_INPUT_r_0_RLAST : IN STD_LOGIC;
    m_axi_INPUT_r_0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_INPUT_r_0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_0_BVALID : IN STD_LOGIC;
    m_axi_INPUT_r_0_BREADY : OUT STD_LOGIC;
    m_axi_INPUT_r_0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_INPUT_r_0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_INPUT_r_0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    sext_ln36 : IN STD_LOGIC_VECTOR (61 downto 0);
    input_r_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_r_r_ce0 : OUT STD_LOGIC;
    input_r_r_we0 : OUT STD_LOGIC;
    input_r_r_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_1_ce0 : OUT STD_LOGIC;
    input_1_we0 : OUT STD_LOGIC;
    input_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_2_ce0 : OUT STD_LOGIC;
    input_2_we0 : OUT STD_LOGIC;
    input_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_3_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_3_ce0 : OUT STD_LOGIC;
    input_3_we0 : OUT STD_LOGIC;
    input_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_4_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_4_ce0 : OUT STD_LOGIC;
    input_4_we0 : OUT STD_LOGIC;
    input_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_5_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_5_ce0 : OUT STD_LOGIC;
    input_5_we0 : OUT STD_LOGIC;
    input_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_6_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_6_ce0 : OUT STD_LOGIC;
    input_6_we0 : OUT STD_LOGIC;
    input_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_7_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_7_ce0 : OUT STD_LOGIC;
    input_7_we0 : OUT STD_LOGIC;
    input_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_8_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_8_ce0 : OUT STD_LOGIC;
    input_8_we0 : OUT STD_LOGIC;
    input_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_9_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_9_ce0 : OUT STD_LOGIC;
    input_9_we0 : OUT STD_LOGIC;
    input_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_10_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_10_ce0 : OUT STD_LOGIC;
    input_10_we0 : OUT STD_LOGIC;
    input_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_11_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_11_ce0 : OUT STD_LOGIC;
    input_11_we0 : OUT STD_LOGIC;
    input_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_12_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_12_ce0 : OUT STD_LOGIC;
    input_12_we0 : OUT STD_LOGIC;
    input_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_13_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_13_ce0 : OUT STD_LOGIC;
    input_13_we0 : OUT STD_LOGIC;
    input_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_14_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_14_ce0 : OUT STD_LOGIC;
    input_14_we0 : OUT STD_LOGIC;
    input_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_15_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_15_ce0 : OUT STD_LOGIC;
    input_15_we0 : OUT STD_LOGIC;
    input_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_16_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_16_ce0 : OUT STD_LOGIC;
    input_16_we0 : OUT STD_LOGIC;
    input_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_17_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_17_ce0 : OUT STD_LOGIC;
    input_17_we0 : OUT STD_LOGIC;
    input_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_18_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_18_ce0 : OUT STD_LOGIC;
    input_18_we0 : OUT STD_LOGIC;
    input_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_19_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_19_ce0 : OUT STD_LOGIC;
    input_19_we0 : OUT STD_LOGIC;
    input_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_20_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_20_ce0 : OUT STD_LOGIC;
    input_20_we0 : OUT STD_LOGIC;
    input_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_21_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_21_ce0 : OUT STD_LOGIC;
    input_21_we0 : OUT STD_LOGIC;
    input_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_22_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_22_ce0 : OUT STD_LOGIC;
    input_22_we0 : OUT STD_LOGIC;
    input_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_23_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_23_ce0 : OUT STD_LOGIC;
    input_23_we0 : OUT STD_LOGIC;
    input_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    input_24_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_24_ce0 : OUT STD_LOGIC;
    input_24_we0 : OUT STD_LOGIC;
    input_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of forward_forward_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv11_4E2 : STD_LOGIC_VECTOR (10 downto 0) := "10011100010";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln36_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal INPUT_r_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal bitcast_ln38_fu_545_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln38_reg_710 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln36_fu_583_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal j_fu_152 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal add_ln37_fu_664_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal i_fu_156 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal select_ln36_1_fu_575_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten_fu_160 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln36_1_fu_528_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal input_23_we0_local : STD_LOGIC;
    signal select_ln36_fu_567_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_23_ce0_local : STD_LOGIC;
    signal input_22_we0_local : STD_LOGIC;
    signal input_22_ce0_local : STD_LOGIC;
    signal input_21_we0_local : STD_LOGIC;
    signal input_21_ce0_local : STD_LOGIC;
    signal input_20_we0_local : STD_LOGIC;
    signal input_20_ce0_local : STD_LOGIC;
    signal input_19_we0_local : STD_LOGIC;
    signal input_19_ce0_local : STD_LOGIC;
    signal input_18_we0_local : STD_LOGIC;
    signal input_18_ce0_local : STD_LOGIC;
    signal input_17_we0_local : STD_LOGIC;
    signal input_17_ce0_local : STD_LOGIC;
    signal input_16_we0_local : STD_LOGIC;
    signal input_16_ce0_local : STD_LOGIC;
    signal input_15_we0_local : STD_LOGIC;
    signal input_15_ce0_local : STD_LOGIC;
    signal input_14_we0_local : STD_LOGIC;
    signal input_14_ce0_local : STD_LOGIC;
    signal input_13_we0_local : STD_LOGIC;
    signal input_13_ce0_local : STD_LOGIC;
    signal input_12_we0_local : STD_LOGIC;
    signal input_12_ce0_local : STD_LOGIC;
    signal input_11_we0_local : STD_LOGIC;
    signal input_11_ce0_local : STD_LOGIC;
    signal input_10_we0_local : STD_LOGIC;
    signal input_10_ce0_local : STD_LOGIC;
    signal input_9_we0_local : STD_LOGIC;
    signal input_9_ce0_local : STD_LOGIC;
    signal input_8_we0_local : STD_LOGIC;
    signal input_8_ce0_local : STD_LOGIC;
    signal input_7_we0_local : STD_LOGIC;
    signal input_7_ce0_local : STD_LOGIC;
    signal input_6_we0_local : STD_LOGIC;
    signal input_6_ce0_local : STD_LOGIC;
    signal input_5_we0_local : STD_LOGIC;
    signal input_5_ce0_local : STD_LOGIC;
    signal input_4_we0_local : STD_LOGIC;
    signal input_4_ce0_local : STD_LOGIC;
    signal input_3_we0_local : STD_LOGIC;
    signal input_3_ce0_local : STD_LOGIC;
    signal input_2_we0_local : STD_LOGIC;
    signal input_2_ce0_local : STD_LOGIC;
    signal input_1_we0_local : STD_LOGIC;
    signal input_1_ce0_local : STD_LOGIC;
    signal input_r_r_we0_local : STD_LOGIC;
    signal input_r_r_ce0_local : STD_LOGIC;
    signal input_24_we0_local : STD_LOGIC;
    signal input_24_ce0_local : STD_LOGIC;
    signal icmp_ln37_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln36_fu_555_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component forward_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component forward_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    i_fu_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    i_fu_156 <= ap_const_lv6_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    i_fu_156 <= select_ln36_1_fu_575_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln36_fu_522_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_160 <= add_ln36_1_fu_528_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_160 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_152_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0))) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    j_fu_152 <= ap_const_lv5_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    j_fu_152 <= add_ln37_fu_664_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                bitcast_ln38_reg_710 <= bitcast_ln38_fu_545_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;

    INPUT_r_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            INPUT_r_blk_n_R <= m_axi_INPUT_r_0_RVALID;
        else 
            INPUT_r_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    add_ln36_1_fu_528_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv11_1));
    add_ln36_fu_555_p2 <= std_logic_vector(unsigned(i_fu_156) + unsigned(ap_const_lv6_1));
    add_ln37_fu_664_p2 <= std_logic_vector(unsigned(select_ln36_fu_567_p3) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, m_axi_INPUT_r_0_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((m_axi_INPUT_r_0_RVALID = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln36_fu_522_p2)
    begin
        if (((icmp_ln36_fu_522_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, indvar_flatten_fu_160, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_160;
        end if; 
    end process;

    bitcast_ln38_fu_545_p1 <= m_axi_INPUT_r_0_RDATA;
    icmp_ln36_fu_522_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv11_4E2) else "0";
    icmp_ln37_fu_561_p2 <= "1" when (j_fu_152 = ap_const_lv5_19) else "0";
    input_10_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_10_ce0 <= input_10_ce0_local;

    input_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_10_ce0_local <= ap_const_logic_1;
        else 
            input_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_10_d0 <= bitcast_ln38_reg_710;
    input_10_we0 <= input_10_we0_local;

    input_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_A) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_10_we0_local <= ap_const_logic_1;
        else 
            input_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_11_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_11_ce0 <= input_11_ce0_local;

    input_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_11_ce0_local <= ap_const_logic_1;
        else 
            input_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_11_d0 <= bitcast_ln38_reg_710;
    input_11_we0 <= input_11_we0_local;

    input_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_B) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_11_we0_local <= ap_const_logic_1;
        else 
            input_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_12_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_12_ce0 <= input_12_ce0_local;

    input_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_12_ce0_local <= ap_const_logic_1;
        else 
            input_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_12_d0 <= bitcast_ln38_reg_710;
    input_12_we0 <= input_12_we0_local;

    input_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_C) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_12_we0_local <= ap_const_logic_1;
        else 
            input_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_13_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_13_ce0 <= input_13_ce0_local;

    input_13_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_13_ce0_local <= ap_const_logic_1;
        else 
            input_13_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_13_d0 <= bitcast_ln38_reg_710;
    input_13_we0 <= input_13_we0_local;

    input_13_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_D) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_13_we0_local <= ap_const_logic_1;
        else 
            input_13_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_14_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_14_ce0 <= input_14_ce0_local;

    input_14_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_14_ce0_local <= ap_const_logic_1;
        else 
            input_14_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_14_d0 <= bitcast_ln38_reg_710;
    input_14_we0 <= input_14_we0_local;

    input_14_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_E) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_14_we0_local <= ap_const_logic_1;
        else 
            input_14_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_15_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_15_ce0 <= input_15_ce0_local;

    input_15_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_15_ce0_local <= ap_const_logic_1;
        else 
            input_15_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_15_d0 <= bitcast_ln38_reg_710;
    input_15_we0 <= input_15_we0_local;

    input_15_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_F) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_15_we0_local <= ap_const_logic_1;
        else 
            input_15_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_16_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_16_ce0 <= input_16_ce0_local;

    input_16_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_16_ce0_local <= ap_const_logic_1;
        else 
            input_16_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_16_d0 <= bitcast_ln38_reg_710;
    input_16_we0 <= input_16_we0_local;

    input_16_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_10) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_16_we0_local <= ap_const_logic_1;
        else 
            input_16_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_17_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_17_ce0 <= input_17_ce0_local;

    input_17_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_17_ce0_local <= ap_const_logic_1;
        else 
            input_17_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_17_d0 <= bitcast_ln38_reg_710;
    input_17_we0 <= input_17_we0_local;

    input_17_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_11) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_17_we0_local <= ap_const_logic_1;
        else 
            input_17_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_18_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_18_ce0 <= input_18_ce0_local;

    input_18_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_18_ce0_local <= ap_const_logic_1;
        else 
            input_18_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_18_d0 <= bitcast_ln38_reg_710;
    input_18_we0 <= input_18_we0_local;

    input_18_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_12) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_18_we0_local <= ap_const_logic_1;
        else 
            input_18_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_19_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_19_ce0 <= input_19_ce0_local;

    input_19_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_19_ce0_local <= ap_const_logic_1;
        else 
            input_19_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_19_d0 <= bitcast_ln38_reg_710;
    input_19_we0 <= input_19_we0_local;

    input_19_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_13) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_19_we0_local <= ap_const_logic_1;
        else 
            input_19_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_1_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_1_ce0 <= input_1_ce0_local;

    input_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_1_ce0_local <= ap_const_logic_1;
        else 
            input_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_1_d0 <= bitcast_ln38_reg_710;
    input_1_we0 <= input_1_we0_local;

    input_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_1_we0_local <= ap_const_logic_1;
        else 
            input_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_20_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_20_ce0 <= input_20_ce0_local;

    input_20_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_20_ce0_local <= ap_const_logic_1;
        else 
            input_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_20_d0 <= bitcast_ln38_reg_710;
    input_20_we0 <= input_20_we0_local;

    input_20_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_14) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_20_we0_local <= ap_const_logic_1;
        else 
            input_20_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_21_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_21_ce0 <= input_21_ce0_local;

    input_21_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_21_ce0_local <= ap_const_logic_1;
        else 
            input_21_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_21_d0 <= bitcast_ln38_reg_710;
    input_21_we0 <= input_21_we0_local;

    input_21_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_15) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_21_we0_local <= ap_const_logic_1;
        else 
            input_21_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_22_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_22_ce0 <= input_22_ce0_local;

    input_22_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_22_ce0_local <= ap_const_logic_1;
        else 
            input_22_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_22_d0 <= bitcast_ln38_reg_710;
    input_22_we0 <= input_22_we0_local;

    input_22_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_16) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_22_we0_local <= ap_const_logic_1;
        else 
            input_22_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_23_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_23_ce0 <= input_23_ce0_local;

    input_23_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_23_ce0_local <= ap_const_logic_1;
        else 
            input_23_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_23_d0 <= bitcast_ln38_reg_710;
    input_23_we0 <= input_23_we0_local;

    input_23_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_17) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_23_we0_local <= ap_const_logic_1;
        else 
            input_23_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_24_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_24_ce0 <= input_24_ce0_local;

    input_24_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_24_ce0_local <= ap_const_logic_1;
        else 
            input_24_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_24_d0 <= bitcast_ln38_reg_710;
    input_24_we0 <= input_24_we0_local;

    input_24_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((select_ln36_fu_567_p3 = ap_const_lv5_18) or ((select_ln36_fu_567_p3 = ap_const_lv5_19) or ((select_ln36_fu_567_p3 = ap_const_lv5_1A) or ((select_ln36_fu_567_p3 = ap_const_lv5_1B) or ((select_ln36_fu_567_p3 = ap_const_lv5_1C) or ((select_ln36_fu_567_p3 = ap_const_lv5_1D) or ((select_ln36_fu_567_p3 = ap_const_lv5_1E) or (select_ln36_fu_567_p3 = ap_const_lv5_1F)))))))))) then 
            input_24_we0_local <= ap_const_logic_1;
        else 
            input_24_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_2_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_2_ce0 <= input_2_ce0_local;

    input_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_2_ce0_local <= ap_const_logic_1;
        else 
            input_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_2_d0 <= bitcast_ln38_reg_710;
    input_2_we0 <= input_2_we0_local;

    input_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_2_we0_local <= ap_const_logic_1;
        else 
            input_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_3_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_3_ce0 <= input_3_ce0_local;

    input_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_3_ce0_local <= ap_const_logic_1;
        else 
            input_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_3_d0 <= bitcast_ln38_reg_710;
    input_3_we0 <= input_3_we0_local;

    input_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_3_we0_local <= ap_const_logic_1;
        else 
            input_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_4_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_4_ce0 <= input_4_ce0_local;

    input_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_4_ce0_local <= ap_const_logic_1;
        else 
            input_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_4_d0 <= bitcast_ln38_reg_710;
    input_4_we0 <= input_4_we0_local;

    input_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_4) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_4_we0_local <= ap_const_logic_1;
        else 
            input_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_5_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_5_ce0 <= input_5_ce0_local;

    input_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_5_ce0_local <= ap_const_logic_1;
        else 
            input_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_5_d0 <= bitcast_ln38_reg_710;
    input_5_we0 <= input_5_we0_local;

    input_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_5) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_5_we0_local <= ap_const_logic_1;
        else 
            input_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_6_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_6_ce0 <= input_6_ce0_local;

    input_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_6_ce0_local <= ap_const_logic_1;
        else 
            input_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_6_d0 <= bitcast_ln38_reg_710;
    input_6_we0 <= input_6_we0_local;

    input_6_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_6) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_6_we0_local <= ap_const_logic_1;
        else 
            input_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_7_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_7_ce0 <= input_7_ce0_local;

    input_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_7_ce0_local <= ap_const_logic_1;
        else 
            input_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_7_d0 <= bitcast_ln38_reg_710;
    input_7_we0 <= input_7_we0_local;

    input_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_7) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_7_we0_local <= ap_const_logic_1;
        else 
            input_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_8_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_8_ce0 <= input_8_ce0_local;

    input_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_8_ce0_local <= ap_const_logic_1;
        else 
            input_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_8_d0 <= bitcast_ln38_reg_710;
    input_8_we0 <= input_8_we0_local;

    input_8_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_8) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_8_we0_local <= ap_const_logic_1;
        else 
            input_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_9_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_9_ce0 <= input_9_ce0_local;

    input_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_9_ce0_local <= ap_const_logic_1;
        else 
            input_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_9_d0 <= bitcast_ln38_reg_710;
    input_9_we0 <= input_9_we0_local;

    input_9_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_9) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_9_we0_local <= ap_const_logic_1;
        else 
            input_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_r_r_address0 <= zext_ln36_fu_583_p1(6 - 1 downto 0);
    input_r_r_ce0 <= input_r_r_ce0_local;

    input_r_r_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_r_r_ce0_local <= ap_const_logic_1;
        else 
            input_r_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_r_r_d0 <= bitcast_ln38_reg_710;
    input_r_r_we0 <= input_r_r_we0_local;

    input_r_r_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, select_ln36_fu_567_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (select_ln36_fu_567_p3 = ap_const_lv5_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            input_r_r_we0_local <= ap_const_logic_1;
        else 
            input_r_r_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_INPUT_r_0_ARADDR <= ap_const_lv64_0;
    m_axi_INPUT_r_0_ARBURST <= ap_const_lv2_0;
    m_axi_INPUT_r_0_ARCACHE <= ap_const_lv4_0;
    m_axi_INPUT_r_0_ARID <= ap_const_lv1_0;
    m_axi_INPUT_r_0_ARLEN <= ap_const_lv32_0;
    m_axi_INPUT_r_0_ARLOCK <= ap_const_lv2_0;
    m_axi_INPUT_r_0_ARPROT <= ap_const_lv3_0;
    m_axi_INPUT_r_0_ARQOS <= ap_const_lv4_0;
    m_axi_INPUT_r_0_ARREGION <= ap_const_lv4_0;
    m_axi_INPUT_r_0_ARSIZE <= ap_const_lv3_0;
    m_axi_INPUT_r_0_ARUSER <= ap_const_lv1_0;
    m_axi_INPUT_r_0_ARVALID <= ap_const_logic_0;
    m_axi_INPUT_r_0_AWADDR <= ap_const_lv64_0;
    m_axi_INPUT_r_0_AWBURST <= ap_const_lv2_0;
    m_axi_INPUT_r_0_AWCACHE <= ap_const_lv4_0;
    m_axi_INPUT_r_0_AWID <= ap_const_lv1_0;
    m_axi_INPUT_r_0_AWLEN <= ap_const_lv32_0;
    m_axi_INPUT_r_0_AWLOCK <= ap_const_lv2_0;
    m_axi_INPUT_r_0_AWPROT <= ap_const_lv3_0;
    m_axi_INPUT_r_0_AWQOS <= ap_const_lv4_0;
    m_axi_INPUT_r_0_AWREGION <= ap_const_lv4_0;
    m_axi_INPUT_r_0_AWSIZE <= ap_const_lv3_0;
    m_axi_INPUT_r_0_AWUSER <= ap_const_lv1_0;
    m_axi_INPUT_r_0_AWVALID <= ap_const_logic_0;
    m_axi_INPUT_r_0_BREADY <= ap_const_logic_0;

    m_axi_INPUT_r_0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m_axi_INPUT_r_0_RREADY <= ap_const_logic_1;
        else 
            m_axi_INPUT_r_0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_INPUT_r_0_WDATA <= ap_const_lv32_0;
    m_axi_INPUT_r_0_WID <= ap_const_lv1_0;
    m_axi_INPUT_r_0_WLAST <= ap_const_logic_0;
    m_axi_INPUT_r_0_WSTRB <= ap_const_lv4_0;
    m_axi_INPUT_r_0_WUSER <= ap_const_lv1_0;
    m_axi_INPUT_r_0_WVALID <= ap_const_logic_0;
    select_ln36_1_fu_575_p3 <= 
        add_ln36_fu_555_p2 when (icmp_ln37_fu_561_p2(0) = '1') else 
        i_fu_156;
    select_ln36_fu_567_p3 <= 
        ap_const_lv5_0 when (icmp_ln37_fu_561_p2(0) = '1') else 
        j_fu_152;
    zext_ln36_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln36_1_fu_575_p3),64));
end behav;
