
[options]
isa rv32ic

insn            20
reg       15    30
pc_fwd    10    30
pc_bwd    10    30
liveness  1  10 30
unique    1  10 30
causal    10    30

[script-defines]
verilog_defines -D RISCV_FORMAL_ALIGNED_MEM
verilog_defines -D RISCV_FORMAL_TRAP_ALIGNED_MEM
verilog_defines -D RISCV_FORMAL_TRAP_ALIGNED_INSN
verilog_defines -D DEBUGNETS

[script-defines liveness]
verilog_defines -D PICORV32_FAIRNESS

[script-sources]
read_verilog -sv @basedir@/cores/@core@/wrapper.sv
read_verilog @basedir@/cores/@core@/@core@.v

