-- import ClocksAndRegisters.TestClks_n_regs_4
-- import ClocksAndRegisters.TestClks_n_regs_5
-- import ClocksAndRegisters.TestDflop_en_clr
-- import ClocksAndRegisters.TestDflop_sync_enable
-- import ClocksAndRegisters.TestSimpleDFlop
-- import ClocksAndRegisters.TestSimpleDFlopWithReset
-- import qualified ClocksAndRegisters.Models.Clks_n_regs_4 as CR
-- import ClocksAndRegisters.Models.Clks_n_regs_5
-- import ClocksAndRegisters.Models.Dflop_en_clr
-- import ClocksAndRegisters.Models.Dflop_sync_enable
-- import ClocksAndRegisters.Models.SimpleDFlop
-- import ClocksAndRegisters.Models.SimpleDFlopWithReset

-- import InAndOut.TestBusBreakout
-- import InAndOut.TestIntermediateSignal
-- import InAndOut.TestBusSignals
-- import InAndOut.TestSimpleInOut
-- import InAndOut.TestStandardMux1
-- import InAndOut.TestStandardMux2
-- import InAndOut.Models.BusBreakout
-- import InAndOut.Models.BusSignals
-- import InAndOut.Models.IntermediateSignal
-- import InAndOut.Models.SimpleInOut
-- import InAndOut.Models.StandardMux1
-- import InAndOut.Models.StandardMux2

-- import SAFE.CommonClash
-- import SAFE.TestingTools

-- import StateMachines.TestStateMachine
-- import StateMachines.TestStateMachine2
-- import StateMachines.Models.StateMachine
-- import StateMachines.Models.StateMachine2

-- import ModularDesign.TestModular1
-- import ModularDesign.TestModular2
-- import ModularDesign.Models.Modular1
-- import ModularDesign.Models.Modular2
-- import ModularDesign.Models.StateMachine

import Prelude


main = print ppSetupAndRun


-- topEntity = CR.topEntity
