// Seed: 1525564218
module module_0 ();
  assign id_1 = 1;
  supply1 id_2 = 1 ? 1 | 1 : 1;
  uwire   id_3;
  assign id_3 = 1;
endmodule
module module_0 (
    input  tri0  id_0,
    output tri1  id_1,
    output wire  id_2,
    output wire  id_3,
    input  tri   id_4,
    output tri0  module_1,
    output tri   id_6,
    input  uwire id_7,
    input  wand  id_8,
    input  tri   id_9,
    input  tri   id_10,
    input  wire  id_11
);
  assign id_2 = 1;
  uwire id_13;
  assign id_13 = id_7;
  module_0();
endmodule
