---Dinero IV cache simulator, version 7
---Written by Jan Edler and Mark D. Hill
---Copyright (C) 1997 NEC Research Institute, Inc. and Mark D. Hill.
---All rights reserved.
---Copyright (C) 1985, 1989 Mark D. Hill.  All rights reserved.
---See -copyright option for details

---Summary of options (-help option gives usage information).

-l2-usize 262144
-l1-isize 32768
-l1-dsize 32768
-l2-ubsize 64
-l1-ibsize 64
-l1-dbsize 64
-l2-usbsize 64
-l1-isbsize 64
-l1-dsbsize 64
-l2-uassoc 4
-l1-iassoc 1
-l1-dassoc 1
-l2-urepl r
-l1-irepl r
-l1-drepl r
-l2-ufetch d
-l1-ifetch d
-l1-dfetch d
-l2-uwalloc a
-l1-dwalloc a
-l2-uwback a
-l1-dwback a
-skipcount 0
-flushcount 0
-maxcount 0
-stat-interval 0
-informat D
-on-trigger 0x0
-off-trigger 0x0

---Simulation begins.
---Simulation complete.
l1-icache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      768543	      768543	           0	           0	           0	           0
  Fraction of total	      1.0000	      1.0000	      0.0000	      0.0000	      0.0000	      0.0000

 Demand Misses		        1120	        1120	           0	           0	           0	           0
  Demand miss rate	      0.0015	      0.0015	      0.0000	      0.0000	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	       71680
 ( / Demand Fetches)	      0.0933
 Bytes To Memory	           0
 ( / Demand Writes)	      0.0000
 Total Bytes r/w Mem	       71680
 ( / Demand Fetches)	      0.0933

l1-dcache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		      232995	           0	      232995	      169441	       63554	           0
  Fraction of total	      1.0000	      0.0000	      1.0000	      0.7272	      0.2728	      0.0000

 Demand Misses		        1439	           0	        1439	         771	         668	           0
  Demand miss rate	      0.0062	      0.0000	      0.0062	      0.0046	      0.0105	      0.0000

 Multi-block refs              1538
 Bytes From Memory	       92096
 ( / Demand Fetches)	      0.3953
 Bytes To Memory	       59136
 ( / Demand Writes)	      0.9305
 Total Bytes r/w Mem	      151232
 ( / Demand Fetches)	      0.6491

l2-ucache
 Metrics		      Total	      Instrn	       Data	       Read	      Write	       Misc
 -----------------	      ------	      ------	      ------	      ------	      ------	      ------
 Demand Fetches		        3483	        1120	        2363	        1439	         924	           0
  Fraction of total	      1.0000	      0.3216	      0.6784	      0.4131	      0.2653	      0.0000

 Demand Misses		        1423	         609	         814	         814	           0	           0
  Demand miss rate	      0.4086	      0.5437	      0.3445	      0.5657	      0.0000	      0.0000

 Multi-block refs                 0
 Bytes From Memory	       91072
 ( / Demand Fetches)	     26.1476
 Bytes To Memory	       48064
 ( / Demand Writes)	     52.0173
 Total Bytes r/w Mem	      139136
 ( / Demand Fetches)	     39.9472

---Execution complete.
