library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Encoder4_2 is
 Port ( a: in STD_LOGIC_VECTOR (3 downto 0);
 b: out STD_LOGIC_VECTOR (1 downto 0));
end Encoder4_2;
architecture Behavioral of Encoder4_2 is
begin
 process(a)
 begin
 if (a=”0001”) then
 b <= “00”;
 elsif (a=”0010”) then
 b <= “01”;
 elsif (a=”0100”) then
 b <= “10”;
 elsif (a=”1000”) then
 b <= “11”;
 else
 b <= “ZZ”;
 end if;
 end process;
end Behavioral;