// SPDX-License-Identifier: MIT OR Apache-2.0
//
// Copyright (c) 2022-2023 SUSE LLC
//
// Author: Joerg Roedel <jroedel@suse.de>

use crate::BIT_MASK;
use crate::address::{Address, PhysAddr, VirtAddr};
use crate::cpu::control_regs::write_cr3;
use crate::cpu::idt::common::PageFaultError;
use crate::cpu::percpu::this_cpu;
use crate::cpu::registers::RFlags;
use crate::cpu::{flush_tlb_global_percpu, flush_tlb_global_sync};
use crate::error::SvsmError;
use crate::mm::{
    PGTABLE_LVL3_IDX_PTE_SELFMAP, PGTABLE_LVL3_IDX_SHARED, PGTABLE_LVL3_IDX_TEMP_SELFMAP, PageBox,
    SVSM_PTE_BASE, free_page_phys, virt_from_idx, virt_to_phys,
};
use crate::platform::SvsmPlatform;
use crate::types::{
    PAGE_SHIFT, PAGE_SHIFT_1G, PAGE_SHIFT_2M, PAGE_SIZE, PAGE_SIZE_1G, PAGE_SIZE_2M, PageSize,
};
use crate::utils::MemoryRegion;
use crate::utils::immut_after_init::{ImmutAfterInitCell, ImmutAfterInitResult};
use bitflags::bitflags;
use core::cmp;
use core::ops::{Deref, DerefMut, Index, IndexMut};
use core::ptr::NonNull;
use cpuarch::x86::CR0Flags;
use cpuarch::x86::CR4Flags;
use cpuarch::x86::EFERFlags;
use zerocopy::FromBytes;
use zerocopy::FromZeros;

/// Number of entries in a page table (4KB/8B).
pub const ENTRY_COUNT: usize = 512;

/// Mask for private page table entry.
static PRIVATE_PTE_MASK: ImmutAfterInitCell<usize> = ImmutAfterInitCell::uninit();

/// Mask for shared page table entry.
static SHARED_PTE_MASK: ImmutAfterInitCell<usize> = ImmutAfterInitCell::uninit();

/// Maximum physical address supported by the system.
static MAX_PHYS_ADDR: ImmutAfterInitCell<u64> = ImmutAfterInitCell::uninit();

/// Maximum physical address bits supported by the system.
static PHYS_ADDR_SIZE: ImmutAfterInitCell<u32> = ImmutAfterInitCell::uninit();

/// Physical address for the Launch VMSA (Virtual Machine Saving Area).
pub const LAUNCH_VMSA_ADDR: PhysAddr = PhysAddr::new(0xFFFFFFFFF000);

/// Feature mask for page table entry flags.
static FEATURE_MASK: ImmutAfterInitCell<PTEntryFlags> = ImmutAfterInitCell::uninit();

/// Initializes paging settings.
pub fn paging_init(platform: &dyn SvsmPlatform, suppress_global: bool) -> ImmutAfterInitResult<()> {
    init_encrypt_mask(platform)?;

    let mut feature_mask = PTEntryFlags::all();
    if suppress_global {
        feature_mask.remove(PTEntryFlags::GLOBAL);
    }
    FEATURE_MASK.init(feature_mask)
}

/// Initializes the encrypt mask.
fn init_encrypt_mask(platform: &dyn SvsmPlatform) -> ImmutAfterInitResult<()> {
    let masks = platform.get_page_encryption_masks();

    PRIVATE_PTE_MASK.init(masks.private_pte_mask)?;
    SHARED_PTE_MASK.init(masks.shared_pte_mask)?;

    let guest_phys_addr_size = (masks.phys_addr_sizes >> 16) & 0xff;
    let host_phys_addr_size = masks.phys_addr_sizes & 0xff;
    let phys_addr_size = if guest_phys_addr_size == 0 {
        // When [GuestPhysAddrSize] is zero, refer to the PhysAddrSize field
        // for the maximum guest physical address size.
        // - APM3, E.4.7 Function 8000_0008h - Processor Capacity Parameters and Extended Feature Identification
        host_phys_addr_size
    } else {
        guest_phys_addr_size
    };

    PHYS_ADDR_SIZE.init(phys_addr_size)?;

    // If the C-bit is a physical address bit however, the guest physical
    // address space is effectively reduced by 1 bit.
    // - APM2, 15.34.6 Page Table Support
    let effective_phys_addr_size = cmp::min(masks.addr_mask_width, phys_addr_size);

    let max_addr = 1 << effective_phys_addr_size;
    MAX_PHYS_ADDR.init(max_addr)
}

/// Returns the private encrypt mask value.
pub fn private_pte_mask() -> usize {
    *PRIVATE_PTE_MASK
}

/// Returns the shared encrypt mask value.
fn shared_pte_mask() -> usize {
    *SHARED_PTE_MASK
}

/// Returns the exclusive end of the physical address space.
pub fn max_phys_addr() -> PhysAddr {
    PhysAddr::from(*MAX_PHYS_ADDR)
}

/// Returns the supported flags considering the feature mask.
fn supported_flags(flags: PTEntryFlags) -> PTEntryFlags {
    flags & *FEATURE_MASK
}

/// Set address as shared via mask.
fn make_shared_address(paddr: PhysAddr) -> PhysAddr {
    (strip_confidentiality_bits(paddr).bits() | shared_pte_mask()).into()
}

/// Set address as private via mask.
pub fn make_private_address(paddr: PhysAddr) -> PhysAddr {
    (strip_shared_address_bits(paddr).bits() | private_pte_mask()).into()
}

// Returns true if the address is shared.
fn is_shared(paddr: PhysAddr) -> bool {
    paddr == make_shared_address(paddr)
}

fn strip_confidentiality_bits(paddr: PhysAddr) -> PhysAddr {
    (paddr.bits() & !private_pte_mask()).into()
}

fn strip_shared_address_bits(paddr: PhysAddr) -> PhysAddr {
    (paddr.bits() & !shared_pte_mask()).into()
}

bitflags! {
    #[derive(Copy, Clone, Debug, Default)]
    pub struct PTEntryFlags: u64 {
        const PRESENT       = 1 << 0;
        const WRITABLE      = 1 << 1;
        const USER      = 1 << 2;
        const ACCESSED      = 1 << 5;
        const DIRTY     = 1 << 6;
        const HUGE      = 1 << 7;
        const GLOBAL        = 1 << 8;
        const NX        = 1 << 63;
    }
}

impl PTEntryFlags {
    pub fn exec() -> Self {
        Self::PRESENT | Self::GLOBAL | Self::ACCESSED
    }

    pub fn data() -> Self {
        Self::PRESENT | Self::GLOBAL | Self::WRITABLE | Self::NX | Self::ACCESSED | Self::DIRTY
    }

    pub fn data_ro() -> Self {
        Self::PRESENT | Self::GLOBAL | Self::NX | Self::ACCESSED
    }

    pub fn task_exec() -> Self {
        Self::PRESENT | Self::ACCESSED
    }

    pub fn task_data() -> Self {
        Self::PRESENT | Self::WRITABLE | Self::NX | Self::ACCESSED | Self::DIRTY
    }

    pub fn task_data_ro() -> Self {
        Self::PRESENT | Self::NX | Self::ACCESSED
    }
}

/// Represents paging mode.
#[derive(Clone, Copy, Debug, Eq, PartialEq)]
pub enum PagingMode {
    // Paging mode is disabled
    NoPaging,
    // 32bit legacy paging mode
    NonPAE,
    // 32bit PAE paging mode
    PAE,
    // 4 level paging mode
    PML4,
    // 5 level paging mode
    PML5,
}

impl PagingMode {
    pub fn new(efer: EFERFlags, cr0: CR0Flags, cr4: CR4Flags) -> Self {
        if !cr0.contains(CR0Flags::PG) {
            // Paging is disabled
            PagingMode::NoPaging
        } else if efer.contains(EFERFlags::LMA) {
            // Long mode is activated
            if cr4.contains(CR4Flags::LA57) {
                PagingMode::PML5
            } else {
                PagingMode::PML4
            }
        } else if cr4.contains(CR4Flags::PAE) {
            // PAE mode
            PagingMode::PAE
        } else {
            // Non PAE mode
            PagingMode::NonPAE
        }
    }
}

/// Represents a page table entry.
#[repr(C)]
#[derive(Copy, Clone, Debug, FromBytes)]
pub struct PTEntry(PhysAddr);

impl PTEntry {
    /// Check if the page table entry is clear (null).
    pub fn is_clear(&self) -> bool {
        self.0.is_null()
    }

    /// Clear the page table entry, returning the previous value
    pub fn clear(&mut self) -> Self {
        let prev = *self;
        self.0 = PhysAddr::null();
        prev
    }

    /// Check if the page table entry is present.
    pub fn present(&self) -> bool {
        self.flags().contains(PTEntryFlags::PRESENT)
    }

    /// Check if the page table entry is huge.
    pub fn huge(&self) -> bool {
        self.flags().contains(PTEntryFlags::HUGE)
    }

    /// Check if the page table entry is writable.
    pub fn writable(&self) -> bool {
        self.flags().contains(PTEntryFlags::WRITABLE)
    }

    /// Check if the page table entry is NX (no-execute).
    pub fn nx(&self) -> bool {
        self.flags().contains(PTEntryFlags::NX)
    }

    /// Check if the page table entry is user-accessible.
    pub fn user(&self) -> bool {
        self.flags().contains(PTEntryFlags::USER)
    }

    /// Check if the page table entry is global.
    pub fn global(&self) -> bool {
        self.flags().contains(PTEntryFlags::GLOBAL)
    }

    /// Check if the page table entry has reserved bits set.
    pub fn has_reserved_bits(&self, pm: PagingMode, level: usize) -> bool {
        let reserved_mask = match pm {
            PagingMode::NoPaging => unreachable!("NoPaging does not have page table"),
            PagingMode::NonPAE => {
                match level {
                    // No reserved bits in 4k PTE.
                    0 => 0,
                    1 => {
                        if self.huge() {
                            // Bit21 is reserved in 4M PDE.
                            BIT_MASK!(21, 21)
                        } else {
                            // No reserved bits in PDE.
                            0
                        }
                    }
                    _ => unreachable!("Invalid NonPAE page table level"),
                }
            }
            PagingMode::PAE => {
                // Bit62 ~ MAXPHYSADDR are reserved for each
                // level in PAE page table.
                BIT_MASK!(62, *PHYS_ADDR_SIZE)
                    | match level {
                        // No additional reserved bits in 4k PTE.
                        0 => 0,
                        1 => {
                            if self.huge() {
                                // Bit20 ~ Bit13 are reserved in 2M PDE.
                                BIT_MASK!(20, 13)
                            } else {
                                // No additional reserved bits in PDE.
                                0
                            }
                        }
                        // Bit63 and Bit8 ~ Bit5 are reserved in PDPTE.
                        2 => BIT_MASK!(63, 63) | BIT_MASK!(8, 5),
                        _ => unreachable!("Invalid PAE page table level"),
                    }
            }
            PagingMode::PML4 | PagingMode::PML5 => {
                // Bit51 ~ MAXPHYSADDR are reserved for each level
                // in PML4 and PML5 page table.
                let common = if *PHYS_ADDR_SIZE > 51 {
                    0
                } else {
                    // Remove the encryption mask bit as this bit is not reserved
                    BIT_MASK!(51, *PHYS_ADDR_SIZE)
                        & !((shared_pte_mask() | private_pte_mask()) as u64)
                };

                common
                    | match level {
                        // No additional reserved bits in 4k PTE.
                        0 => 0,
                        1 => {
                            if self.huge() {
                                // Bit20 ~ Bit13 are reserved in 2M PDE.
                                BIT_MASK!(20, 13)
                            } else {
                                // No additional reserved bits in PDE.
                                0
                            }
                        }
                        2 => {
                            if self.huge() {
                                // Bit29 ~ Bit13 are reserved in 1G PDPTE.
                                BIT_MASK!(29, 13)
                            } else {
                                // No additional reserved bits in PDPTE.
                                0
                            }
                        }
                        // Bit8 ~ Bit7 are reserved in PML4E.
                        3 => BIT_MASK!(8, 7),
                        4 => {
                            if pm == PagingMode::PML4 {
                                unreachable!("Invalid PML4 page table level");
                            } else {
                                // Bit8 ~ Bit7 are reserved in PML5E.
                                BIT_MASK!(8, 7)
                            }
                        }
                        _ => unreachable!("Invalid PML4/PML5 page table level"),
                    }
            }
        };

        self.raw() & reserved_mask != 0
    }

    /// Get the raw bits (`u64`) of the page table entry.
    pub fn raw(&self) -> u64 {
        self.0.bits() as u64
    }

    /// Get the flags of the page table entry.
    pub fn flags(&self) -> PTEntryFlags {
        PTEntryFlags::from_bits_truncate(self.0.bits() as u64)
    }

    /// Set the page table entry with the specified address and flags.
    pub fn set_unrestricted(&mut self, addr: PhysAddr, flags: PTEntryFlags) {
        let addr = addr.bits() as u64;
        assert_eq!(addr & !0x000f_ffff_ffff_f000, 0);
        self.0 = PhysAddr::from(addr | flags.bits());
    }

    /// Set the page table entry with the specified address, with flags
    /// constrained to the supported feature flags.
    pub fn set(&mut self, addr: PhysAddr, flags: PTEntryFlags) {
        self.set_unrestricted(addr, supported_flags(flags));
    }

    /// Inserts the private address mask if the page is present.
    pub fn make_private_if_present(&mut self) {
        if self.present() {
            self.0 = make_private_address(self.0);
        }
    }

    /// Get the address from the page table entry, including the shared bit.
    pub fn page_frame(&self) -> PhysAddr {
        let addr = PhysAddr::from(self.0.bits() & 0x000f_ffff_ffff_f000);
        strip_confidentiality_bits(addr)
    }

    /// Get the address from the page table entry, excluding the C/shared bit.
    pub fn address(&self) -> PhysAddr {
        strip_shared_address_bits(self.page_frame())
    }

    /// Read a page table entry from the specified virtual address.
    ///
    /// # Safety
    ///
    /// Reads from an arbitrary virtual address, making this essentially a
    /// raw pointer read.  The caller must be certain to calculate the correct
    /// address.
    pub unsafe fn read_pte(vaddr: VirtAddr) -> Self {
        // SAFETY: When the methods safety requirements are met, the raw
        // pointer read is safe.
        unsafe { *vaddr.as_ptr::<Self>() }
    }
}

/// A pagetable page with multiple entries.
#[repr(C)]
#[derive(Debug, FromBytes)]
pub struct PTPage {
    entries: [PTEntry; ENTRY_COUNT],
}

impl PTPage {
    /// Allocates a zeroed pagetable page and returns a `PageBox` containing
    /// the allocation.
    ///
    /// # Errors
    ///
    /// Returns [`SvsmError`] if the page cannot be allocated.
    pub fn alloc_box() -> Result<PageBox<Self>, SvsmError> {
        PageBox::try_new_zeroed()
    }

    /// Allocates a zeroed pagetable page and returns a mutable reference to
    /// it, plus its physical address.
    ///
    /// # Errors
    ///
    /// Returns [`SvsmError`] if the page cannot be allocated.
    fn alloc() -> Result<(&'static mut Self, PhysAddr), SvsmError> {
        let page = Self::alloc_box()?;
        let paddr = virt_to_phys(page.vaddr());
        Ok((PageBox::leak(page), paddr))
    }

    /// Generates a `PTPage` from a virtual address.
    /// # Safety
    /// The caller must ensure that the virtual address is a valid page table.
    pub unsafe fn from_vaddr(vaddr: VirtAddr) -> &'static mut Self {
        // SAFETY: the caller guarantees the correctness of the virtual
        // address.
        unsafe { &mut *vaddr.as_mut_ptr::<PTPage>() }
    }
}

/// Can be used to access page table entries by index.
impl Index<usize> for PTPage {
    type Output = PTEntry;

    fn index(&self, index: usize) -> &PTEntry {
        &self.entries[index]
    }
}

/// Can be used to modify page table entries by index.
impl IndexMut<usize> for PTPage {
    fn index_mut(&mut self, index: usize) -> &mut PTEntry {
        &mut self.entries[index]
    }
}

/// Mapping levels of page table entries.
#[derive(Debug)]
pub struct Mapping<'a> {
    level: usize,
    entry: &'a mut PTEntry,
}

impl<'a> Mapping<'a> {
    const fn new(entry: &'a mut PTEntry, level: usize) -> Self {
        Self { entry, level }
    }
}

/// A physical address within a page frame
#[derive(Clone, Copy, Debug)]
pub enum PageFrame {
    Size4K(PhysAddr),
    Size2M(PhysAddr),
    Size1G(PhysAddr),
}

impl PageFrame {
    /// Get the address from the page frame, including the shared bit.
    pub fn page_frame(&self) -> PhysAddr {
        let paddr = match *self {
            Self::Size4K(pa) => pa,
            Self::Size2M(pa) => pa,
            Self::Size1G(pa) => pa,
        };
        strip_confidentiality_bits(paddr)
    }

    /// Get the address from the page frame, excluding the C/shared bit.
    pub fn address(&self) -> PhysAddr {
        strip_shared_address_bits(self.page_frame())
    }

    pub fn size(&self) -> usize {
        match self {
            Self::Size4K(_) => PAGE_SIZE,
            Self::Size2M(_) => PAGE_SIZE_2M,
            Self::Size1G(_) => PAGE_SIZE_1G,
        }
    }

    pub fn start(&self) -> PhysAddr {
        let end = self.address().bits() & !(self.size() - 1);
        end.into()
    }

    pub fn end(&self) -> PhysAddr {
        self.start() + self.size()
    }
}

/// A wrapper over a [`RawPageTable`] for a page table that is currently
/// loaded in CR3. It allows allows using methods that rely on the page
/// table self-map.
///
/// `L` represents the 0-indexed level in the page table hierarchy that
/// this `ActivePageTable` maps. This is typically 3 for a 4-level page
/// table, but can be smaller for page table subtrees.
#[derive(Debug)]
pub struct ActivePageTable<'a, const L: usize = 3> {
    pt: &'a mut PTPage,
    selfmap_idx: usize,
    temp_pml4: Option<NonNull<PTPage>>,
}

impl<'a> ActivePageTable<'a, 3> {
    /// # Safety
    ///
    /// The caller must ensure that `pt` is currently loaded in CR3.
    unsafe fn from_active(pt: &'a mut PageTable) -> Self {
        Self {
            pt: &mut pt.root,
            selfmap_idx: PGTABLE_LVL3_IDX_PTE_SELFMAP,
            temp_pml4: None,
        }
    }
}

impl<'a> ActivePageTable<'a, 2> {
    /// Creates an ActivePageTable for an inactive page table subtree,
    /// using a temporary self-map.
    ///
    /// # Parameters
    /// - `root`: The root page table structure to wrap
    /// - `idx`: The top-level PML4 index this page table subtree is populated at.
    ///
    /// # Safety
    ///
    /// Caller must ensure that `root` points to a level 2 page table subtree,
    /// and that a page table with a selfmap at `PGTABLE_LVL3_IDX_PTE_SELFMAP`
    /// is active.
    unsafe fn from_inactive(root: &'a mut PTPage, idx: usize) -> Result<Self, SvsmError> {
        // Get access to the active PML4 via the real self-map
        // To access the PML4 page through the self-map, we need address [S, S, S, S, 0]
        // where S = PGTABLE_LVL3_IDX_PTE_SELFMAP
        let s = PGTABLE_LVL3_IDX_PTE_SELFMAP;
        let active_pml4_vaddr = VirtAddr::new((s << 39) | (s << 30) | (s << 21) | (s << 12));
        // SAFETY: the caller ensures that the selfmap is installed in the current page table.
        let active_pml4 = unsafe { &mut *(active_pml4_vaddr.as_mut_ptr::<PTPage>()) };

        // Find the physical address of the page table root
        let root_phys = virt_to_phys(VirtAddr::from(core::ptr::from_mut(root)));

        // Allocate intermediate PML4, make it point to the inactive
        // PDPT, and to itself to set up the recursive self-map
        let (temp_pml4, pml4_phys) = PTPage::alloc()?;
        temp_pml4[idx].set(make_private_address(root_phys), PTEntryFlags::task_data());
        temp_pml4[PGTABLE_LVL3_IDX_TEMP_SELFMAP]
            .set(make_private_address(pml4_phys), PTEntryFlags::task_data());
        let temp_pml4_ptr = Some(NonNull::from(temp_pml4));

        // Install temporary self-map in active page table
        active_pml4[PGTABLE_LVL3_IDX_TEMP_SELFMAP]
            .set(make_private_address(pml4_phys), PTEntryFlags::task_data());
        flush_tlb_global_sync();

        Ok(Self {
            pt: root,
            selfmap_idx: PGTABLE_LVL3_IDX_TEMP_SELFMAP,
            temp_pml4: temp_pml4_ptr,
        })
    }
}

impl<const L: usize> ActivePageTable<'_, L> {
    /// Obtain a pointer to a PTE in the self-map, which maps the specified
    /// virtual address.
    ///
    /// # Parameters
    /// - `vaddr': The virtual address whose PTE should be located.
    #[inline]
    fn get_pte_address(&self, vaddr: VirtAddr) -> *mut PTEntry {
        let base = virt_from_idx(self.selfmap_idx);
        let vaddr = base + ((usize::from(vaddr) & 0x0000_FFFF_FFFF_F000) >> 9);
        vaddr.as_mut_ptr()
    }

    /// Walks the page table using self-map to find the mapping for a virtual address.
    ///
    /// Returns a `Mapping` representing the found PTE.
    pub fn walk_addr(&mut self, vaddr: VirtAddr) -> Mapping<'_> {
        let pte_addr = self.get_pte_address(vaddr);
        let pde_addr = self.get_pte_address(pte_addr.into());
        let pdpe_addr = self.get_pte_address(pde_addr.into());
        let pml4e_addr = self.get_pte_address(pdpe_addr.into());

        let addrs = [pte_addr, pde_addr, pdpe_addr, pml4e_addr];
        for (level, addr) in addrs.into_iter().enumerate().skip(1).rev() {
            // SAFETY: the top-level entry is guaranteed to be valid
            // memory by construction. We then read the hierarchy from
            // from the top down, so each subsequent access is safe.
            let entry = unsafe { &mut *addr };
            let is_huge = (level == 1 || level == 2) && entry.huge();
            if !entry.present() || is_huge {
                return Mapping::new(entry, level);
            }
        }

        // SAFETY: we have traversed the hierarcy from the top down
        // and only encountered present entries.
        let entry = unsafe { &mut *addrs[0] };
        Mapping::new(entry, 0)
    }

    /// Splits a page into 4KB pages if it is part of a larger mapping.
    fn split_4k(mapping: Mapping<'_>) -> Result<(), SvsmError> {
        match mapping.level {
            0 => return Ok(()),
            1 => (),
            _ => return Err(SvsmError::Mem),
        }

        // Allocate a new page to hold the PTEs
        let (page, paddr) = PTPage::alloc()?;

        let mut flags = mapping.entry.flags();
        assert!(flags.contains(PTEntryFlags::HUGE));
        flags.remove(PTEntryFlags::HUGE);

        // Prepare PTE leaf page
        let addr_2m = PhysAddr::from(mapping.entry.address().bits() & 0x000f_ffff_fff0_0000);
        for (i, e) in page.entries.iter_mut().enumerate() {
            let addr_4k = addr_2m + (i * PAGE_SIZE);
            e.clear();
            e.set(make_private_address(addr_4k), flags);
        }

        mapping.entry.set(make_private_address(paddr), flags);
        flush_tlb_global_sync();
        Ok(())
    }

    #[inline]
    fn make_pte_shared(entry: &mut PTEntry) {
        // entry.address() returned with c-bit clear already
        entry.set(make_shared_address(entry.address()), entry.flags());
    }

    #[inline]
    fn make_pte_private(entry: &mut PTEntry) {
        // entry.address() returned with c-bit clear already
        entry.set(make_private_address(entry.address()), entry.flags());
    }

    fn set_pte_visibility_4k(&mut self, vaddr: VirtAddr, shared: bool) -> Result<(), SvsmError> {
        let mapping = self.walk_addr(vaddr);
        Self::split_4k(mapping)?;

        let mapping = self.walk_addr(vaddr);
        if mapping.level != 0 {
            return Err(SvsmError::Mem);
        }

        match shared {
            true => Self::make_pte_shared(mapping.entry),
            false => Self::make_pte_private(mapping.entry),
        }
        Ok(())
    }

    /// Sets the shared state for a 4KB page.
    ///
    /// # Parameters
    /// - `vaddr`: The virtual address of the page.
    ///
    /// # Returns
    /// A result indicating success or an error [`SvsmError`] if the
    /// operation fails.
    pub fn set_shared_4k(&mut self, vaddr: VirtAddr) -> Result<(), SvsmError> {
        self.set_pte_visibility_4k(vaddr, true)
    }

    /// Sets the encryption state for a 4KB page.
    ///
    /// # Parameters
    /// - `vaddr`: The virtual address of the page.
    ///
    /// # Returns
    /// A result indicating success or an error [`SvsmError`].
    pub fn set_encrypted_4k(&mut self, vaddr: VirtAddr) -> Result<(), SvsmError> {
        self.set_pte_visibility_4k(vaddr, false)
    }

    /// Allocates a page table entry for the given virtual address and
    /// the given page size.
    ///
    /// # Parameters
    /// - `vaddr`: The virtual address for which to allocate the PTE.
    ///
    /// # Returns
    /// A `Mapping` representing the allocated or existing PTE for the address.
    fn alloc_pte(&mut self, vaddr: VirtAddr, size: PageSize) -> Mapping<'_> {
        let m = self.walk_addr(vaddr);
        PageTable::alloc_intermediate_ptes(m, vaddr, size)
    }

    /// Maps a 4KB page.
    ///
    /// # Parameters
    /// - `vaddr`: The virtual address to map.
    /// - `paddr`: The physical address to map to.
    /// - `flags`: The flags to apply to the mapping.
    /// - `shared`: Indicates whether the mapping is shared.
    ///
    /// # Returns
    /// A result indicating success or failure ([`SvsmError`]).
    pub fn map_4k(
        &mut self,
        vaddr: VirtAddr,
        paddr: PhysAddr,
        flags: PTEntryFlags,
        shared: bool,
    ) -> Result<(), SvsmError> {
        let mapping = self.alloc_pte(vaddr, PageSize::Regular);
        let addr = if !shared {
            make_private_address(paddr)
        } else {
            make_shared_address(paddr)
        };

        if mapping.level == 0 {
            mapping.entry.set(addr, flags);
            Ok(())
        } else {
            Err(SvsmError::Mem)
        }
    }

    /// Unmaps a 4KB page.
    ///
    /// # Parameters
    /// - `vaddr`: The virtual address of the mapping to unmap.
    pub fn unmap_4k(&mut self, vaddr: VirtAddr) -> Option<PTEntry> {
        let mapping = self.walk_addr(vaddr);
        match mapping.level {
            0 => Some(mapping.entry.clear()),
            _ => {
                assert!(!mapping.entry.present());
                None
            }
        }
    }

    /// Maps a region of memory using 4KB pages.
    ///
    /// # Parameters
    /// - `vregion`: The virtual memory region to map.
    /// - `phys`: The starting physical address to map to.
    /// - `flags`: The flags to apply to the mapping.
    /// - `shared`: Indicates whether the mapping is shared.
    ///
    /// # Returns
    /// A result indicating success or failure ([`SvsmError`]).
    pub fn map_region_4k(
        &mut self,
        vregion: MemoryRegion<VirtAddr>,
        phys: PhysAddr,
        flags: PTEntryFlags,
        shared: bool,
    ) -> Result<(), SvsmError> {
        for addr in vregion.iter_pages(PageSize::Regular) {
            let offset = addr - vregion.start();
            self.map_4k(addr, phys + offset, flags, shared)?;
        }
        Ok(())
    }

    /// Unmaps a region of memory using 4KB pages.
    ///
    /// # Parameters
    /// - `vregion`: The virtual memory region to unmap.
    pub fn unmap_region_4k(&mut self, vregion: MemoryRegion<VirtAddr>) {
        for addr in vregion.iter_pages(PageSize::Regular) {
            self.unmap_4k(addr);
        }
    }

    /// Maps a 2MB page.
    ///
    /// # Parameters
    /// - `vaddr`: The virtual address to map.
    /// - `paddr`: The physical address to map to.
    /// - `flags`: The flags to apply to the mapping.
    /// - `shared`: Indicates whether the mapping is shared.
    ///
    /// # Returns
    /// A result indicating success or failure ([`SvsmError`]).
    ///
    /// # Panics
    /// Panics if either `vaddr` or `paddr` is not aligned to a 2MB boundary.
    pub fn map_2m(
        &mut self,
        vaddr: VirtAddr,
        paddr: PhysAddr,
        flags: PTEntryFlags,
        shared: bool,
    ) -> Result<(), SvsmError> {
        assert!(vaddr.is_aligned(PAGE_SIZE_2M));
        assert!(paddr.is_aligned(PAGE_SIZE_2M));

        let mapping = self.alloc_pte(vaddr, PageSize::Huge);
        let addr = if !shared {
            make_private_address(paddr)
        } else {
            make_shared_address(paddr)
        };

        if mapping.level == 1 {
            mapping.entry.set(addr, flags | PTEntryFlags::HUGE);
            Ok(())
        } else {
            Err(SvsmError::Mem)
        }
    }

    /// Unmaps a 2MB page.
    ///
    /// # Parameters
    /// - `vaddr`: The virtual address of the mapping to unmap.
    ///
    /// # Panics
    /// Panics if `vaddr` is not aligned to a 2MB boundary.
    pub fn unmap_2m(&mut self, vaddr: VirtAddr) -> Option<PTEntry> {
        assert!(vaddr.is_aligned(PAGE_SIZE_2M));
        let mapping = self.walk_addr(vaddr);
        match mapping.level {
            1 => Some(mapping.entry.clear()),
            2 | 3 => {
                assert!(!mapping.entry.present());
                None
            }
            _ => unreachable!(),
        }
    }

    /// Maps a region of memory using 2MB pages.
    ///
    /// # Parameters
    /// - `vregion`: The virtual memory region to map.
    /// - `phys`: The starting physical address to map to.
    /// - `flags`: The flags to apply to the mapping.
    /// - `shared`: Indicates whether the mapping is shared.
    ///
    /// # Returns
    /// A result indicating success or failure ([`SvsmError`]).
    pub fn map_region_2m(
        &mut self,
        vregion: MemoryRegion<VirtAddr>,
        phys: PhysAddr,
        flags: PTEntryFlags,
        shared: bool,
    ) -> Result<(), SvsmError> {
        for addr in vregion.iter_pages(PageSize::Huge) {
            let offset = addr - vregion.start();
            self.map_2m(addr, phys + offset, flags, shared)?;
        }
        Ok(())
    }

    /// Unmaps a region `vregion` of 2MB pages. The region must be
    /// 2MB-aligned and correspond to a set of huge mappings.
    pub fn unmap_region_2m(&mut self, vregion: MemoryRegion<VirtAddr>) {
        for addr in vregion.iter_pages(PageSize::Huge) {
            self.unmap_2m(addr);
        }
    }

    /// Maps a memory region to physical memory with specified flags.
    ///
    /// # Parameters
    /// - `region`: The virtual memory region to map.
    /// - `phys`: The starting physical address to map to.
    /// - `flags`: The flags to apply to the page table entries.
    ///
    /// # Returns
    /// A result indicating success (`Ok`) or failure (`Err`).
    pub fn map_region(
        &mut self,
        region: MemoryRegion<VirtAddr>,
        phys: PhysAddr,
        flags: PTEntryFlags,
    ) -> Result<(), SvsmError> {
        let mut vaddr = region.start();
        let end = region.end();
        let mut paddr = phys;

        while vaddr < end {
            if vaddr.is_aligned(PAGE_SIZE_2M)
                && paddr.is_aligned(PAGE_SIZE_2M)
                && vaddr + PAGE_SIZE_2M <= end
                && self.map_2m(vaddr, paddr, flags, false).is_ok()
            {
                vaddr = vaddr + PAGE_SIZE_2M;
                paddr = paddr + PAGE_SIZE_2M;
                continue;
            }

            self.map_4k(vaddr, paddr, flags, false)?;
            vaddr = vaddr + PAGE_SIZE;
            paddr = paddr + PAGE_SIZE;
        }

        Ok(())
    }

    /// Unmaps the virtual memory region `vregion`.
    pub fn unmap_region(&mut self, vregion: MemoryRegion<VirtAddr>) {
        let mut vaddr = vregion.start();
        let end = vregion.end();

        while vaddr < end {
            let mapping = self.walk_addr(vaddr);

            match mapping.level {
                0 => {
                    mapping.entry.clear();
                    vaddr = vaddr + PAGE_SIZE;
                }
                1 => {
                    mapping.entry.clear();
                    vaddr = vaddr + PAGE_SIZE_2M;
                }
                _ => {
                    log::error!("Can't unmap - address not mapped {vaddr:#x}");
                    vaddr = vaddr + PAGE_SIZE;
                }
            }
        }
    }

    /// Makes the memory region pages read-only.
    /// This method is meant for global pages only.
    ///
    /// # Safety
    ///
    /// The caller should verify that `region` can be made read-only, i.e. that
    /// no write can happen or that a #PF raised by any tentative write is
    /// expected.
    /// The caller must also ensure that the region start and size are 4k
    /// aligned.
    pub unsafe fn make_region_ro_4k(
        &mut self,
        region: MemoryRegion<VirtAddr>,
    ) -> Result<(), SvsmError> {
        for page in region.iter_pages(PageSize::Regular) {
            let mapping = self.walk_addr(page);
            match mapping.level {
                0 => {
                    let entry = mapping.entry;
                    if !entry.present() || !entry.global() {
                        return Err(SvsmError::Mem);
                    }

                    let flags = PTEntryFlags::data_ro();

                    let paddr = if is_shared(entry.0) {
                        make_shared_address(entry.address())
                    } else {
                        make_private_address(entry.address())
                    };

                    entry.set(paddr, flags);
                }
                1 | 2 => {
                    // Ensure we never fell on a huge page while iterating over the region pages.
                    if mapping.entry.huge() {
                        return Err(SvsmError::Mem);
                    }
                }
                _ => {}
            }
        }

        Ok(())
    }

    /// Retrieves the physical address of a mapping.
    ///
    /// # Parameters
    /// - `vaddr`: The virtual address to query.
    ///
    /// # Returns
    /// The physical address of the mapping if present; otherwise, an error
    /// ([`SvsmError`]).
    pub fn phys_addr(&mut self, vaddr: VirtAddr) -> Result<PhysAddr, SvsmError> {
        let mapping = self.walk_addr(vaddr);

        match mapping.level {
            0 => {
                let entry = mapping.entry;
                let offset = vaddr.page_offset();
                if !entry.present() {
                    return Err(SvsmError::Mem);
                }
                Ok(entry.address() + offset)
            }
            1 => {
                let entry = mapping.entry;
                let offset = vaddr.bits() & (PAGE_SIZE_2M - 1);
                if !entry.present() || !entry.huge() {
                    return Err(SvsmError::Mem);
                }

                Ok(entry.address() + offset)
            }
            _ => Err(SvsmError::Mem),
        }
    }
}

impl Deref for ActivePageTable<'_, 3> {
    type Target = PageTable;

    fn deref(&self) -> &Self::Target {
        // SAFETY: self.pt is a PTPage, and PageTable is repr(C) with
        // a single PTPage field, so both types have the same layout.
        // We only permit the conversion when the generic L parameter
        // is 3, which means that self.pt is a top-level page table.
        unsafe { &*core::ptr::from_ref(self.pt).cast::<PageTable>() }
    }
}

impl DerefMut for ActivePageTable<'_, 3> {
    fn deref_mut(&mut self) -> &mut Self::Target {
        // SAFETY: See comment in deref()
        unsafe { &mut *core::ptr::from_mut(self.pt).cast::<PageTable>() }
    }
}

impl<const L: usize> Drop for ActivePageTable<'_, L> {
    fn drop(&mut self) {
        if L == 3 {
            return;
        }

        // Get access to the active PML4 via the real self-map, and clear
        // the temporary mapping.
        // To access the PML4 page through the self-map, we need address [S, S, S, S, 0]
        // where S = PGTABLE_LVL3_IDX_PTE_SELFMAP
        let s = PGTABLE_LVL3_IDX_PTE_SELFMAP;
        let active_pml4_vaddr = VirtAddr::new((s << 39) | (s << 30) | (s << 21) | (s << 12));
        let active_pml4 = unsafe { &mut *(active_pml4_vaddr.as_mut_ptr::<PTPage>()) };
        active_pml4[self.selfmap_idx].clear();
        flush_tlb_global_percpu();

        if let Some(ptr) = self.temp_pml4.take() {
            // SAFETY: We allocated this in from_inactive
            unsafe {
                let _ = PageBox::from_raw(ptr);
            }
        }

        // this_cpu().dec_temp_selfmap_nesting();
    }
}

impl ActivePageTable<'_, 2> {
    /// Frees all level 0 pages under the given level 1 page table.
    fn free_lvl1(page: &PTPage) {
        for entry in page.entries.iter() {
            if entry.present() && !entry.huge() {
                free_page_phys(entry.address());
            }
        }
    }

    /// Frees all Level 1 and Level 0 page table pages in this Level 2 subtree.
    pub fn free_lvl2(&mut self, idx: usize) {
        // In the self-map, a Level 1 page at PML4[idx].PDPT[i] appears at
        // virtual address [S, S, idx, i, 0] where S = selfmap_idx.
        let base = virt_from_idx(self.selfmap_idx)
            + (self.selfmap_idx << PAGE_SHIFT_1G)
            + (idx << PAGE_SHIFT_2M);

        for (i, entry) in self.pt.entries.iter().enumerate() {
            if entry.present() && !entry.huge() {
                let l1_vaddr = base + (i << PAGE_SHIFT);
                // SAFETY: Level 1 page is accessible via self-map at computed address
                let l1_page = unsafe { &*l1_vaddr.as_ptr::<PTPage>() };

                Self::free_lvl1(l1_page);
                free_page_phys(entry.address());
            }
        }
    }
}

/// Page table structure containing a root page with multiple entries.
#[repr(C)]
#[derive(Debug, FromZeros)]
pub struct PageTable {
    root: PTPage,
}

impl PageTable {
    /// Reinterpret this page table as an [`ActivePageTable`].
    ///
    /// # Safety
    ///
    /// The caller must ensure that this page table is currently loaded
    /// in CR3.
    pub unsafe fn as_active(&mut self) -> ActivePageTable<'_> {
        // SAFETY: delegated to caller
        unsafe { ActivePageTable::from_active(self) }
    }

    /// Load the current page table into the CR3 register.
    ///
    /// # Safety
    ///
    /// The caller must ensure to take other actions to make sure a memory safe
    /// execution state is warranted (e.g. changing the stack and register state)
    pub unsafe fn load(&self) {
        // SAFETY: demanded to the caller
        unsafe {
            write_cr3(self.cr3_value());
        }
    }

    /// Get the CR3 register value for the current page table.
    pub fn cr3_value(&self) -> PhysAddr {
        let pgtable = VirtAddr::from(self as *const Self);
        virt_to_phys(pgtable)
    }

    /// Allocate a new page table root.
    ///
    /// # Errors
    /// Returns [`SvsmError`] if the page cannot be allocated.
    pub fn allocate_new() -> Result<PageBox<Self>, SvsmError> {
        let mut pgtable: PageBox<Self> = PageBox::try_new_zeroed()?;
        let paddr = virt_to_phys(pgtable.vaddr());

        // Set the self-map entry.
        let entry = &mut pgtable.root[PGTABLE_LVL3_IDX_PTE_SELFMAP];
        let flags = PTEntryFlags::PRESENT
            | PTEntryFlags::WRITABLE
            | PTEntryFlags::ACCESSED
            | PTEntryFlags::DIRTY
            | PTEntryFlags::NX;
        entry.set(make_private_address(paddr), flags);

        Ok(pgtable)
    }

    /// Clone the shared part of the page table; excluding the private
    /// parts.
    ///
    /// # Errors
    /// Returns [`SvsmError`] if the page cannot be allocated.
    pub fn clone_shared(&self) -> Result<PageBox<PageTable>, SvsmError> {
        let mut pgtable = Self::allocate_new()?;
        pgtable.root.entries[PGTABLE_LVL3_IDX_SHARED] = self.root.entries[PGTABLE_LVL3_IDX_SHARED];
        Ok(pgtable)
    }

    /// Copy an entry `entry` from another [`PageTable`].
    pub fn copy_entry(&mut self, other: &Self, entry: usize) {
        self.root.entries[entry] = other.root.entries[entry];
    }

    /// Computes the index within a page table at the given level for a
    /// virtual address `vaddr`.
    ///
    /// # Parameters
    /// - `vaddr`: The virtual address to compute the index for.
    ///
    /// # Returns
    /// The index within the page table.
    pub fn index<const L: usize>(vaddr: VirtAddr) -> usize {
        vaddr.to_pgtbl_idx::<L>()
        //vaddr.bits() >> (12 + L * 9) & 0x1ff
    }

    /// A non-const version of [`Self::index()`].
    fn index_at(vaddr: VirtAddr, level: usize) -> usize {
        vaddr.bits() >> (12 + level * 9) & 0x1ff
    }

    /// Calculate the virtual address of a PTE in the self-map, which maps a
    /// specified virtual address.
    ///
    /// # Parameters
    /// - `vaddr': The virtual address whose PTE should be located.
    ///
    /// # Returns
    /// The virtual address of the PTE.
    fn get_pte_address(vaddr: VirtAddr) -> VirtAddr {
        SVSM_PTE_BASE + ((usize::from(vaddr) & 0x0000_FFFF_FFFF_F000) >> 9)
    }

    /// Perform a virtual to physical translation using the self-map.
    ///
    /// # Parameters
    /// - `vaddr': The virtual address to translate.
    ///
    /// # Returns
    /// Some(PageFrame) if the virtual address is valid.
    /// None if the virtual address is not valid.
    pub fn virt_to_frame(vaddr: VirtAddr) -> Option<PageFrame> {
        // Calculate the virtual addresses of each level of the paging
        // hierarchy in the self-map.
        let pte_addr = Self::get_pte_address(vaddr);
        let pde_addr = Self::get_pte_address(pte_addr);
        let pdpe_addr = Self::get_pte_address(pde_addr);
        let pml4e_addr = Self::get_pte_address(pdpe_addr);

        // SAFETY: Check each entry in the paging hierarchy to determine
        // whether this address is mapped.  Because the hierarchy is read from
        // the top down using self-map addresses that were calculated
        // correctly, the reads are safe to perform.
        let pml4e = unsafe { PTEntry::read_pte(pml4e_addr) };
        if !pml4e.present() {
            return None;
        }

        // There is no need to check for a large page in the PML4E because
        // the architecture does not support the large bit at the top-level
        // entry.  If a large page is detected at a lower level of the
        // hierarchy, the low bits from the virtual address must be combined
        // with the physical address from the PDE/PDPE.

        // SAFETY: The PML4E was checked to be present, so the PDPE exists and
        // can be read safely.
        let pdpe = unsafe { PTEntry::read_pte(pdpe_addr) };
        if !pdpe.present() {
            return None;
        }
        if pdpe.huge() {
            let pa = pdpe.page_frame() + (usize::from(vaddr) & 0x3FFF_FFFF);
            return Some(PageFrame::Size1G(pa));
        }

        // SAFETY: The PDPE was checked to be present and not to be a huge
        // page. So the PDE exists and can be read safely.
        let pde = unsafe { PTEntry::read_pte(pde_addr) };
        if !pde.present() {
            return None;
        }
        if pde.huge() {
            let pa = pde.page_frame() + (usize::from(vaddr) & 0x001F_FFFF);
            return Some(PageFrame::Size2M(pa));
        }

        // SAFETY: The PDE was checked to be present and not to be a huge
        // page. So the PTE exists and can be read safely.
        let pte = unsafe { PTEntry::read_pte(pte_addr) };
        if pte.present() {
            let pa = pte.page_frame() + (usize::from(vaddr) & 0xFFF);
            Some(PageFrame::Size4K(pa))
        } else {
            None
        }
    }

    /// In x86_64, effective permission = parent perm & children perm.
    /// parent flags is constant: present, writable, user-accessible.
    /// ACCESSED & DIRTY => prevent future hardware mutations.
    fn parent_flags() -> PTEntryFlags {
        PTEntryFlags::PRESENT
            | PTEntryFlags::WRITABLE
            | PTEntryFlags::USER
            | PTEntryFlags::ACCESSED
            | PTEntryFlags::DIRTY
    }

    fn alloc_intermediate_ptes(
        mapping: Mapping<'_>,
        vaddr: VirtAddr,
        size: PageSize,
    ) -> Mapping<'_> {
        let level = mapping.level;
        let mut entry = mapping.entry;

        for lvl in (1..=level).rev() {
            if entry.present() || (lvl == 1 && size == PageSize::Huge) {
                return Mapping::new(entry, lvl);
            }

            let Ok((page, paddr)) = PTPage::alloc() else {
                return Mapping::new(entry, lvl);
            };

            entry.set(make_private_address(paddr), Self::parent_flags());
            let idx = Self::index_at(vaddr, lvl - 1);
            entry = &mut page[idx];
        }

        Mapping::new(entry, 0)
    }

    /// Populates this page table with the contents of the given subtree
    /// in `part`.
    ///
    /// Returns `true` if the PTE contents were updated.
    pub fn populate_pgtbl_part(&mut self, part: &PageTablePart) -> bool {
        let Some(paddr) = part.address() else {
            return false;
        };
        let idx = part.index();
        let flags = PTEntryFlags::PRESENT
            | PTEntryFlags::WRITABLE
            | PTEntryFlags::USER
            | PTEntryFlags::ACCESSED;
        let entry = &mut self.root[idx];
        let prev = entry.raw();
        entry.set(make_private_address(paddr), flags);
        prev != entry.raw()
    }
}

/// Represents a sub-tree of a page-table which can be mapped at a top-level index
#[derive(Debug, FromZeros)]
struct RawPageTablePart {
    page: PTPage,
}

impl RawPageTablePart {
    /// Returns the physical address of this page table part.
    fn address(&self) -> PhysAddr {
        virt_to_phys(VirtAddr::from(self as *const RawPageTablePart))
    }
}

impl Drop for PageTablePart {
    fn drop(&mut self) {
        let idx = self.idx;
        if let Some(Ok(mut subtree)) = self.try_as_active() {
            subtree.free_lvl2(idx);
        } else {
            log::error!(
                "PageTablePart::drop(): could not map subtree into selfmap, leaking memory"
            );
        }
    }
}

/// Sub-tree of a page table that can be populated at the top-level
/// used for virtual memory management
#[derive(Debug)]
pub struct PageTablePart {
    /// The root of the page-table sub-tree
    raw: Option<PageBox<RawPageTablePart>>,
    /// The top-level index this PageTablePart is populated at
    idx: usize,
}

impl PageTablePart {
    /// Create a new PageTablePart and allocate a root page for the page-table sub-tree.
    ///
    /// # Arguments
    ///
    /// - `start`: Virtual start address this PageTablePart maps
    ///
    /// # Returns
    ///
    /// A new instance of PageTablePart
    pub fn new(start: VirtAddr) -> Self {
        PageTablePart {
            raw: None,
            idx: PageTable::index::<3>(start),
        }
    }

    pub fn alloc(&mut self) {
        self.get_or_init_mut();
    }

    fn get_or_init_mut(&mut self) -> &mut RawPageTablePart {
        self.raw.get_or_insert_with(|| {
            PageBox::try_new_zeroed().expect("Failed to allocate page table page")
        })
    }

    fn get_mut(&mut self) -> Option<&mut RawPageTablePart> {
        self.raw.as_deref_mut()
    }

    fn get(&self) -> Option<&RawPageTablePart> {
        self.raw.as_deref()
    }

    /// Obtains a guard to manipulate this page table subtree.
    pub fn as_active(&mut self) -> Result<ActivePageTable<'_, 2>, SvsmError> {
        let idx = self.idx;
        let root = self.get_or_init_mut();
        // SAFETY: PageTableParts always holds a level 2 subtree
        unsafe { ActivePageTable::from_inactive(&mut root.page, idx) }
    }

    /// Obtains a guard to manipulate this page table subtree, if it has been
    /// allocated before, otherwise returning `None`.
    pub fn try_as_active(&mut self) -> Option<Result<ActivePageTable<'_, 2>, SvsmError>> {
        let idx = self.idx;
        let root = self.get_mut()?;
        // SAFETY: PageTableParts always holds a level 2 subtree
        unsafe { Some(ActivePageTable::from_inactive(&mut root.page, idx)) }
    }

    /// Request PageTable index to populate this instance to
    ///
    /// # Returns
    ///
    /// Index of the top-level PageTable this sub-tree is populated to
    pub fn index(&self) -> usize {
        self.idx
    }

    /// Request physical base address of the page-table sub-tree. This is
    /// needed to populate the PageTablePart.
    ///
    /// # Returns
    ///
    /// Physical base address of the page-table sub-tree
    pub fn address(&self) -> Option<PhysAddr> {
        self.get().map(|p| p.address())
    }
}

bitflags! {
    /// Flags to represent how memory is accessed, e.g. write data to the
    /// memory or fetch code from the memory.
    #[derive(Clone, Copy, Debug)]
    pub struct MemAccessMode: u32 {
        const WRITE     = 1 << 0;
        const FETCH     = 1 << 1;
    }
}

/// Attributes to determin Whether a memory access (write/fetch) is permitted
/// by a translation which includes the paging-mode modifiers in CR0, CR4 and
/// EFER; EFLAGS.AC; and the supervisor/user mode access.
#[derive(Clone, Copy, Debug)]
pub struct PTWalkAttr {
    cr0: CR0Flags,
    cr4: CR4Flags,
    efer: EFERFlags,
    flags: RFlags,
    user_mode_access: bool,
    pm: PagingMode,
}

impl PTWalkAttr {
    /// Creates a new `PTWalkAttr` instance with the specified attributes.
    ///
    /// # Arguments
    ///
    /// * `cr0`, `cr4`, and `efer` - Represent the control register
    ///   flags for CR0, CR4, and EFER respectively.
    /// * `flags` - Represents the CPU Flags.
    /// * `user_mode_access` - Indicates whether the access is in user mode.
    ///
    /// Returns a new `PTWalkAttr` instance.
    pub fn new(
        cr0: CR0Flags,
        cr4: CR4Flags,
        efer: EFERFlags,
        flags: RFlags,
        user_mode_access: bool,
    ) -> Self {
        Self {
            cr0,
            cr4,
            efer,
            flags,
            user_mode_access,
            pm: PagingMode::new(efer, cr0, cr4),
        }
    }

    /// Checks the access rights for a page table entry.
    ///
    /// # Arguments
    ///
    /// * `entry` - The page table entry to check.
    /// * `mem_am` - Indicates how to access the memory.
    /// * `last_level` - Indicates whether the entry is at the last level
    ///   of the page table.
    /// * `pteflags` - The PTE flags to indicate if the corresponding page
    ///   table entry allows the access rights.
    ///
    /// # Returns
    ///
    /// Returns `Ok((entry, leaf))` if the access rights are valid, where
    /// `entry` is the modified page table entry and `leaf` is a boolean
    /// indicating whether the entry is a leaf node, or `Err(PageFaultError)`
    /// to indicate the page fault error code if the access rights are invalid.
    pub fn check_access_rights(
        &self,
        entry: PTEntry,
        mem_am: MemAccessMode,
        level: usize,
        pteflags: &mut PTEntryFlags,
    ) -> Result<(PTEntry, bool), PageFaultError> {
        let pf_err = self.default_pf_err(mem_am) | PageFaultError::P;

        if !entry.present() {
            // Entry is not present.
            return Err(pf_err & !PageFaultError::P);
        }

        if entry.has_reserved_bits(self.pm, level) {
            // Reserved bits have been set.
            return Err(pf_err | PageFaultError::R);
        }

        // SDM 4.6.1 Determination of Access Rights:
        // If the U/S flag (bit 2) is 0 in at least one of the
        // paging-structure entries, the address is a supervisor-mode
        // address. Otherwise, the address is a user-mode address.
        // So by-default assume the address is user mode address.
        if !entry.user() {
            *pteflags &= !PTEntryFlags::USER;
        }

        // SDM 4.6.1 Determination of Access Rights:
        // R/W flag (bit 1) is 1 in every paging-structure entry controlling
        // the translation and with a protection key for which write access is
        // permitted; data may not be written to any supervisor-mode
        // address with a translation for which the R/W flag is 0 in any
        // paging-structure entry controlling the translation.
        // The same for user mode address
        if !entry.writable() {
            *pteflags &= !PTEntryFlags::WRITABLE;
        }

        // SDM 4.6.1 Determination of Access Rights:
        // For non 32-bit paging modes with IA32_EFER.NXE = 1, instructions
        // may be fetched from any supervisormode address with a translation
        // for which the XD flag (bit 63) is 0 in every paging-structure entry
        // controlling the translation; instructions may not be fetched from
        // any supervisor-mode address with a translation for which the XD flag
        // is 1 in any paging-structure entry controlling the translation
        if self.efer.contains(EFERFlags::NXE) && entry.nx() {
            *pteflags |= PTEntryFlags::NX;
        } else if !self.efer.contains(EFERFlags::NXE) && entry.nx() {
            // XD bit must be 0 if efer.NXE = 0
            return Err(pf_err | PageFaultError::R);
        }

        let leaf = if level == 0 || entry.huge() {
            // User mode cannot access any supervisor mode addresses
            if self.user_mode_access && !pteflags.contains(PTEntryFlags::USER) {
                return Err(pf_err);
            }

            // Always check for reading. For the case of supervisor mode read user
            // mode addresses, do special checking. For other cases, read is allowed.
            if !self.user_mode_access && pteflags.contains(PTEntryFlags::USER) {
                // Read not allowed with SMAP = 1 && flags.ac = 0
                if self.cr4.contains(CR4Flags::SMAP) && !self.flags.contains(RFlags::AC) {
                    return Err(pf_err);
                }
            }

            if mem_am.contains(MemAccessMode::WRITE) {
                if !self.user_mode_access && pteflags.contains(PTEntryFlags::USER) {
                    // Check supervisor mode write user mode addresses
                    if !self.cr0.contains(CR0Flags::WP) {
                        // Check write with CR0.WP = 0
                        if self.cr4.contains(CR4Flags::SMAP) && !self.flags.contains(RFlags::AC) {
                            // Write not allowed with SMAP = 1 && flags.ac = 0
                            return Err(pf_err);
                        }
                    } else {
                        // Check write with CR0.WP = 1
                        if !self.cr4.contains(CR4Flags::SMAP) {
                            // SMAP = 0
                            if !pteflags.contains(PTEntryFlags::WRITABLE) {
                                // Write not allowed R/W = 0
                                return Err(pf_err);
                            }
                        } else {
                            // SMAP = 1
                            if !self.flags.contains(RFlags::AC)
                                || !pteflags.contains(PTEntryFlags::WRITABLE)
                            {
                                // Write not allowed with flags.AC = 0 || R/W = 0
                                return Err(pf_err);
                            }
                        }
                    }
                } else if !self.user_mode_access && !pteflags.contains(PTEntryFlags::USER) {
                    // Check supervisor mode write supervisor mode addresses
                    if self.cr0.contains(CR0Flags::WP) && !pteflags.contains(PTEntryFlags::WRITABLE)
                    {
                        // Write not allowed with CR0.WP = 1 && R/W = 0
                        return Err(pf_err);
                    }
                } else if self.user_mode_access && pteflags.contains(PTEntryFlags::USER) {
                    // Check user mode write user mode addresses
                    if !pteflags.contains(PTEntryFlags::WRITABLE) {
                        // Write not allowed R/W = 0
                        return Err(pf_err);
                    }
                }
                // User mode write supervisor mode addresses is checked already
            }

            if mem_am.contains(MemAccessMode::FETCH) {
                // For instruction fetch, the rule is the same except for the case of
                // supervisor mode fetch user mode addresses
                if !self.user_mode_access && pteflags.contains(PTEntryFlags::USER) {
                    // Fetch not allowed with SMEP = 1
                    if self.cr4.contains(CR4Flags::SMEP) {
                        return Err(pf_err);
                    }
                }

                // For non-32bit paging mode, fetch not allowed with efer.NXE = 1 && XD = 1
                if self.cr4.contains(CR4Flags::PAE)
                    && self.efer.contains(EFERFlags::NXE)
                    && pteflags.contains(PTEntryFlags::NX)
                {
                    return Err(pf_err);
                }
            }
            true
        } else {
            false
        };

        Ok((entry, leaf))
    }

    fn default_pf_err(&self, mem_am: MemAccessMode) -> PageFaultError {
        let mut err = PageFaultError::empty();

        if mem_am.contains(MemAccessMode::WRITE) {
            err |= PageFaultError::W;
        }

        if mem_am.contains(MemAccessMode::FETCH) {
            err |= PageFaultError::I;
        }

        if self.user_mode_access {
            err |= PageFaultError::U;
        }

        err
    }
}
