$date
	Thu Apr 21 22:21:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top1_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in1 $end
$var reg 1 $ in2 $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in1 $end
$var wire 1 $ in2 $end
$var wire 1 % reset $end
$var wire 1 & q_not $end
$var wire 1 ' q_and $end
$var wire 1 ( q21 $end
$var wire 1 ) q11 $end
$var wire 1 ! out $end
$scope module ag1 $end
$var wire 1 ' out $end
$var wire 1 ( b $end
$var wire 1 & a $end
$upscope $end
$scope module ff1 $end
$var wire 1 # D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 ) Q $end
$upscope $end
$scope module ff2 $end
$var wire 1 $ D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 ( Q $end
$upscope $end
$scope module ff3 $end
$var wire 1 ' D $end
$var wire 1 " clk $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$scope module ng1 $end
$var wire 1 ) in $end
$var wire 1 & out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
1&
1%
0$
0#
0"
0!
$end
#2000
1$
1#
0%
#5000
0&
1(
1)
1"
#10000
0"
#15000
1"
#20000
0"
#25000
1"
#30000
0"
#35000
1"
#40000
0"
#45000
1"
#50000
0"
#52000
