# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../CoreSight_Decoder.gen/sources_1/bd/CoreSight_Debug/ipshared/ec67/hdl" --include "../../../../CoreSight_Decoder.gen/sources_1/bd/CoreSight_Debug/ipshared/2fd3/hdl" --include "../../../../CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode_L0_L1_L2/ipshared/ec67/hdl" --include "../../../../CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode_L0_L1_L2/ipshared/2fd3/hdl" --include "../../../../CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ipshared/ec67/hdl" --include "../../../../CoreSight_Decoder.gen/sources_1/bd/CoreSight_Decode/ipshared/2fd3/hdl" --include "/home/marvin/Xilinx/Vivado/2021.2/data/xilinx_vip/include" \
"../../../../CoreSight_Decoder.srcs/sources_1/new/CoreSight_L2_Decoder_lee.v" \
"../../../../CoreSight_Decoder.srcs/sim_1/new/CoreSight_L2_Deocde_lee_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
