{"design__instance__count": 209, "design__instance__area": 4287.23, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.002801861148327589, "power__switching__total": 0.0005936176748946309, "power__leakage__total": 4.663017350026166e-08, "power__total": 0.003395525272935629, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.25910244128058013, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.258813172663333, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6342706539513561, "timing__setup__ws__corner:nom_tt_025C_5v00": 4.543248572613972, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.634271, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 4.543249, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.2651884065179419, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.26489852727801394, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.393631582914955, "timing__setup__ws__corner:nom_ss_125C_4v50": -0.22725999503286204, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -0.22725999503286204, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -0.22725999503286204, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.393632, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -0.22726, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 1, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.2562902185240939, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2560008388845411, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.3032411629852965, "timing__setup__ws__corner:nom_ff_n40C_5v50": 6.222697200317213, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.303241, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 6.569226, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 2, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2555848660610252, "clock__skew__worst_setup": 0.2553280437125903, "timing__hold__ws": 0.30037090331855665, "timing__setup__ws": -0.28662228957082, "timing__hold__tns": 0, "timing__setup__tns": -0.28662228957082, "timing__hold__wns": 0, "timing__setup__wns": -0.28662228957082, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.300371, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 3, "timing__setup_r2r__ws": -0.286622, "timing__setup_r2r_vio__count": 3, "design__die__bbox": "0.0 0.0 96.91 114.83", "design__core__bbox": "6.72 15.68 90.16 98.0", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 8, "design__die__area": 11128.2, "design__core__area": 6868.78, "design__instance__count__stdcell": 209, "design__instance__area__stdcell": 4287.23, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.624161, "design__instance__utilization__stdcell": 0.624161, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 6, "design__io__hpwl": 463517, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 2701.06, "design__violations": 0, "design__instance__count__setup_buffer": 3, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 121, "route__net__special": 2, "route__drc_errors__iter:1": 31, "route__wirelength__iter:1": 2732, "route__drc_errors__iter:2": 0, "route__wirelength__iter:2": 2717, "route__drc_errors": 0, "route__wirelength": 2717, "route__vias": 645, "route__vias__singlecut": 645, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 223.23, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2580774278441056, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.25782068876239994, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6298383104447898, "timing__setup__ws__corner:min_tt_025C_5v00": 4.571320340540939, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.629838, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 4.571321, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.2634624537550464, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.26320510405065994, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3860324391633847, "timing__setup__ws__corner:min_ss_125C_4v50": -0.17787283260867223, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -0.17787283260867223, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -0.17787283260867223, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.386032, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -0.177873, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2555848660610252, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2553280437125903, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.30037090331855665, "timing__setup__ws__corner:min_ff_n40C_5v50": 6.236206394462918, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.300371, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 6.587511, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 2, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2602947653315975, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.25996797117505677, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6396191535237536, "timing__setup__ws__corner:max_tt_025C_5v00": 4.509564405094192, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.639619, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 4.509564, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 1, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.26720079682929176, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.2668732810277646, "timing__hold__ws__corner:max_ss_125C_4v50": 1.4028043568261344, "timing__setup__ws__corner:max_ss_125C_4v50": -0.28662228957082, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -0.28662228957082, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -0.28662228957082, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.402804, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 1, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -0.286622, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 1, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.25712091517018776, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.25679395448018855, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.306711664747276, "timing__setup__ws__corner:max_ff_n40C_5v50": 6.206423106672784, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.306712, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 6.547341, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 1, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 1, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9988, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99973, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00119846, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0014662, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000276752, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0014662, "ir__voltage__worst": 5, "ir__drop__avg": 0.000269, "ir__drop__worst": 0.0012, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}