#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jan 14 22:24:37 2022
# Process ID: 17144
# Current directory: D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11144 D:\TRABAJOS SED\GitHub\Trabajo-VHDL\Maquina_Expendedora_2\TrabajoExpendedora2.xpr
# Log file: D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/vivado.log
# Journal file: D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/sed/Desktop/VHDL 2/TrabajoExpendedora2' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.gen/sources_1', nor could it be found using path 'C:/Users/sed/Desktop/VHDL 2/TrabajoExpendedora2/TrabajoExpendedora2.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Trabajo-VHDL/Maquina_Expendedora/Nexys-4-DDR-Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivaldi/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1135.496 ; gain = 0.000
update_compile_order -fileset sources_1
update_files -from_files {{D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/Nexys-4-DDR-Master.xdc}} -to_files D:/Trabajo-VHDL/Maquina_Expendedora/Nexys-4-DDR-Master.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'D:/Trabajo-VHDL/Maquina_Expendedora/Nexys-4-DDR-Master.xdc' with file 'D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/Nexys-4-DDR-Master.xdc'.
set_property target_constrs_file {D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/Nexys-4-DDR-Master.xdc} [current_fileset -constrset]
set_property top top [current_fileset]
update_compile_order -fileset sources_1
set_property top top_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {30000ms} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\TRABAJOS SED\GitHub\Trabajo-VHDL\Maquina_Expendedora_2\TrabajoExpendedora2.srcs\sim_1\new\top_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\TRABAJOS SED\GitHub\Trabajo-VHDL\Maquina_Expendedora_2\TrabajoExpendedora2.srcs\sources_1\new\top.vhd:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivaldi/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/Antirebotes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'antirebotes'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/IntroducirProducto.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IntroducirProducto'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/contarDinero.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'contarDinero'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/edgeDetecteor.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'EDGEDTCTR'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/maquina.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maquina'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/sincronizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCHRNZR'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/temporizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'temporizador'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.sim/sim_1/behav/xsim'
"xelab -wto bbd13db989d740efba57ebb5fe22a1ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivaldi/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto bbd13db989d740efba57ebb5fe22a1ba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.SYNCHRNZR [synchrnzr_default]
Compiling architecture behavioral of entity xil_defaultlib.EDGEDTCTR [edgedtctr_default]
Compiling architecture structural of entity xil_defaultlib.antirebotes [antirebotes_default]
Compiling architecture behavioral of entity xil_defaultlib.IntroducirProducto [introducirproducto_default]
Compiling architecture behavioral of entity xil_defaultlib.contarDinero [contardinero_default]
Compiling architecture behavioral of entity xil_defaultlib.display [display_default]
Compiling architecture behavioral of entity xil_defaultlib.temporizador [\temporizador(modulo=5)\]
Compiling architecture behavioral of entity xil_defaultlib.temporizador [\temporizador(modulo=9)\]
Compiling architecture behavioral of entity xil_defaultlib.fsm [fsm_default]
Compiling architecture structural of entity xil_defaultlib.maquina [maquina_default]
Compiling architecture behavioral of entity xil_defaultlib.temporizador [\temporizador(modulo=50000000)\]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1135.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 30000ms
Warning: [ERROR] Reset no funciona correctamente
Time: 10 ns  Iteration: 0  Process: /top_tb/estimulos  File: D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sim_1/new/top_tb.vhd
Warning: [ERROR]: Error al devolver el dinero
Time: 2000000020 ns  Iteration: 0  Process: /top_tb/estimulos  File: D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sim_1/new/top_tb.vhd
run: Time (s): cpu = 00:10:46 ; elapsed = 00:13:09 . Memory (MB): peak = 1135.496 ; gain = 0.000
xsim: Time (s): cpu = 00:10:53 ; elapsed = 00:13:14 . Memory (MB): peak = 1135.496 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 30000ms
launch_simulation: Time (s): cpu = 00:10:55 ; elapsed = 00:13:30 . Memory (MB): peak = 1135.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/decoder7segments.vhd} w ]
add_files {{D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/decoder7segments.vhd}}
update_compile_order -fileset sources_1
close [ open {D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/segmentMux.vhd} w ]
add_files {{D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/segmentMux.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/display.vhd}}] -no_script -reset -force -quiet
remove_files  {{D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/display.vhd}}
remove_files  {{D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/display.vhd}}
WARNING: [Vivado 12-818] No files matched 'D:/TRABAJOS SED/GitHub/Trabajo-VHDL/Maquina_Expendedora_2/TrabajoExpendedora2.srcs/sources_1/new/display.vhd'
close_project
