 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SET
Version: T-2022.03
Date   : Sun Sep 10 22:10:23 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: y_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: candidate_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SET                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  y_reg_1_/CK (DFFSX1)                     0.00       0.50 r
  y_reg_1_/Q (DFFSX1)                      0.55       1.05 f
  U805/Y (BUFX6)                           0.25       1.30 f
  U852/Y (NAND2X1)                         0.29       1.58 r
  U869/Y (INVX1)                           0.23       1.81 f
  U1117/Y (OAI22XL)                        0.76       2.57 r
  U927/Y (OAI211XL)                        0.35       2.92 f
  U1121/Y (OAI2BB1X1)                      0.68       3.60 r
  U1151/Y (NOR2X1)                         0.40       4.00 f
  U1157/Y (AO21X1)                         0.40       4.40 f
  U1158/Y (OAI22X1)                        0.72       5.12 r
  U1174/Y (AOI222X1)                       0.53       5.64 f
  U991/Y (OAI22X1)                         0.31       5.96 r
  U1177/Y (OAI2BB1X1)                      0.25       6.21 f
  U1178/Y (AOI222X4)                       0.63       6.84 r
  U1179/Y (AOI222X1)                       0.20       7.04 f
  U825/Y (OAI2BB1X1)                       0.25       7.29 r
  U841/Y (OAI211X1)                        0.20       7.49 f
  U943/Y (OAI21X1)                         0.32       7.81 r
  U1224/Y (OAI2BB1X2)                      0.17       7.98 f
  U1225/Y (AOI211X4)                       0.44       8.42 r
  U1252/Y (NAND3X1)                        0.24       8.66 f
  U1040/Y (NOR2X2)                         0.27       8.93 r
  U1016/Y (OAI2BB1X2)                      0.19       9.12 f
  U839/Y (NAND3X4)                         0.18       9.31 r
  U1255/Y (OAI22X2)                        0.19       9.49 f
  U1257/Y (OAI21X1)                        0.28       9.77 r
  U1047/Y (OAI2BB2XL)                      0.34      10.11 r
  candidate_reg_7_/D (DFFRX1)              0.00      10.11 r
  data arrival time                                  10.11

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  candidate_reg_7_/CK (DFFRX1)             0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.11
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
