// Seed: 4098429735
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wand id_4,
    output supply0 id_5,
    output wor id_6,
    output tri id_7,
    output wor id_8,
    output tri1 id_9,
    output tri id_10,
    input wand id_11
);
  wire id_13;
  assign id_2 = id_4;
  assign id_7 = 1;
  assign id_6 = !id_3;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output wire id_2,
    output wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    input wand id_7,
    output tri id_8,
    output tri id_9,
    output wire id_10,
    input tri0 id_11,
    output supply0 id_12,
    output wire id_13
);
  wire id_15;
  module_0(
      id_8, id_2, id_4, id_6, id_1, id_4, id_0, id_4, id_4, id_12, id_9, id_7
  );
endmodule
