
========================================================================

** ELF Header Information

    File Name: bsp_led.o

    Machine class: ELFCLASS32 (32-bit)
    Data encoding: ELFDATA2LSB (Little endian)
    Header version: EV_CURRENT (Current version)
    Operating System ABI: none
    ABI Version: 0
    File Type: ET_REL (Relocatable object) (1)
    Machine: EM_ARM (ARM)

    Entry offset (in SHF_ENTRYSECT section): 0x00000000
    Flags: None (0x05000000)

    ARM ELF revision: 5 (ABI version 2)

    Built with
    Component: ARM Compiler 5.06 update 4 (build 422) Tool: armasm [4d35cf]
    Component: ARM Compiler 5.06 update 4 (build 422) Tool: armlink [4d35d2]

    Header size: 52 bytes (0x34)
    Program header entry size: 0 bytes (0x0)
    Section header entry size: 40 bytes (0x28)

    Program header entries: 0
    Section header entries: 166

    Program header offset: 0 (0x00000000)
    Section header offset: 1525104 (0x00174570)

    Section header string table index: 163

========================================================================

** Section #1 '.rev16_text' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 4 bytes (alignment 4)
    Address: 0x00000000


** Section #2 '.revsh_text' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 4 bytes (alignment 4)
    Address: 0x00000000


** Section #3 '.rrx_text' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 6 bytes (alignment 4)
    Address: 0x00000000


** Section #4 'i.IOMUXC_SetPinMux' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 28 bytes (alignment 2)
    Address: 0x00000000


** Section #5 'i.LED_GPIO_Config' (SHT_PROGBITS) [SHF_ALLOC + SHF_EXECINSTR]
    Size   : 172 bytes (alignment 4)
    Address: 0x00000000


** Section #121 '.reli.LED_GPIO_Config' (SHT_REL)
    Size   : 64 bytes (alignment 4)
    Symbol table #120 '.symtab'
    8 relocations applied to section #5 'i.LED_GPIO_Config'


** Section #6 '.debug_info' (SHT_PROGBITS)
    Size   : 248 bytes

  000000: Header:
    size 0xf4 bytes, dwarf version 3, abbrevp __ARM_asm.debug_abbrev.1, address size 4
  00000b: 1  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\\..\\user\\bsp\\led\\bsp_led.c
  00002e:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: armasm [4d35cf]
  000076:   DW_AT_comp_dir G:\RT1052ø™∑¢\base_code\6-GPIO ‰≥ˆ°™ π”√πÃº˛ø‚µ„¡¡LEDµ∆\project\mdk
  0000ba:   DW_AT_low_pc .rev16_text
  0000be:   DW_AT_high_pc 0x4+.rev16_text
  0000c2:   DW_AT_stmt_list 0x0
  0000c6:   2  = 0x2e (DW_TAG_subprogram)
  0000c7:     DW_AT_name __asm___9_bsp_led_c_dd8e8b2c____REV16
  0000ed:     DW_AT_low_pc .rev16_text
  0000f1:     DW_AT_high_pc 0x4+.rev16_text
  0000f5:   0  null
  0000f6: 0  padding
  0000f7: 0  padding


** Section #122 '.rel.debug_info' (SHT_REL)
    Size   : 48 bytes (alignment 4)
    Symbol table #120 '.symtab'
    6 relocations applied to section #6 '.debug_info'


** Section #7 '.debug_line' (SHT_PROGBITS)
    Size   : 100 bytes

  000000: Header:
    length 96 (not including this field)
    version 3
    prologue length 72
    minimum instruction length 1
    default is_stmt 1
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\\..\\libraries\\CMSIS\\Include\\": 2e 2e 5c 5c 2e 2e 5c 5c 6c 69 62 72 61 72 69 65 73 5c 5c 43 4d 53 49 53 5c 5c 49 6e 63 6c 75 64 65 5c 5c 00
  00003f:  directory ""                 : 00
  000040:  file "cmsis_armcc.h": dir 1 time 0x0 length 0: 63 6d 73 69 73 5f 61 72 6d 63 63 2e 68 00 01 00 00
  000051:  file ""                      : 00
  000052:  DW_LNE_set_address .rev16_text: 00 05 02 00 00 00 00
  000059:  DW_LNS_advance_line 465      : 03 d1 03
  00005c:  DW_LNS_copy                  : 01                00000000: ..\\..\\libraries\\CMSIS\\Include\\cmsis_armcc.h:466.0 [
  00005d:  SPECIAL(1, 2)                : 1a                00000002: ..\\..\\libraries\\CMSIS\\Include\\cmsis_armcc.h:467.0 [
  00005e:  DW_LNS_advance_pc 0x2        : 02 02
  000060:  DW_LNS_negate_stmt           : 06
  000061:  DW_LNE_end sequence          : 00 01 01          00000004: ..\\..\\libraries\\CMSIS\\Include\\cmsis_armcc.h:467.0


** Section #123 '.rel.debug_line' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #120 '.symtab'
    1 relocations applied to section #7 '.debug_line'


** Section #8 '.debug_info' (SHT_PROGBITS)
    Size   : 248 bytes

  000000: Header:
    size 0xf4 bytes, dwarf version 3, abbrevp __ARM_asm.debug_abbrev.1, address size 4
  00000b: 1  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\\..\\user\\bsp\\led\\bsp_led.c
  00002e:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: armasm [4d35cf]
  000076:   DW_AT_comp_dir G:\RT1052ø™∑¢\base_code\6-GPIO ‰≥ˆ°™ π”√πÃº˛ø‚µ„¡¡LEDµ∆\project\mdk
  0000ba:   DW_AT_low_pc .revsh_text
  0000be:   DW_AT_high_pc 0x4+.revsh_text
  0000c2:   DW_AT_stmt_list 0x0
  0000c6:   2  = 0x2e (DW_TAG_subprogram)
  0000c7:     DW_AT_name __asm___9_bsp_led_c_dd8e8b2c____REVSH
  0000ed:     DW_AT_low_pc .revsh_text
  0000f1:     DW_AT_high_pc 0x4+.revsh_text
  0000f5:   0  null
  0000f6: 0  padding
  0000f7: 0  padding


** Section #124 '.rel.debug_info' (SHT_REL)
    Size   : 48 bytes (alignment 4)
    Symbol table #120 '.symtab'
    6 relocations applied to section #8 '.debug_info'


** Section #9 '.debug_line' (SHT_PROGBITS)
    Size   : 100 bytes

  000000: Header:
    length 96 (not including this field)
    version 3
    prologue length 72
    minimum instruction length 1
    default is_stmt 1
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\\..\\libraries\\CMSIS\\Include\\": 2e 2e 5c 5c 2e 2e 5c 5c 6c 69 62 72 61 72 69 65 73 5c 5c 43 4d 53 49 53 5c 5c 49 6e 63 6c 75 64 65 5c 5c 00
  00003f:  directory ""                 : 00
  000040:  file "cmsis_armcc.h": dir 1 time 0x0 length 0: 63 6d 73 69 73 5f 61 72 6d 63 63 2e 68 00 01 00 00
  000051:  file ""                      : 00
  000052:  DW_LNE_set_address .revsh_text: 00 05 02 00 00 00 00
  000059:  DW_LNS_advance_line 480      : 03 e0 03
  00005c:  DW_LNS_copy                  : 01                00000000: ..\\..\\libraries\\CMSIS\\Include\\cmsis_armcc.h:481.0 [
  00005d:  SPECIAL(1, 2)                : 1a                00000002: ..\\..\\libraries\\CMSIS\\Include\\cmsis_armcc.h:482.0 [
  00005e:  DW_LNS_advance_pc 0x2        : 02 02
  000060:  DW_LNS_negate_stmt           : 06
  000061:  DW_LNE_end sequence          : 00 01 01          00000004: ..\\..\\libraries\\CMSIS\\Include\\cmsis_armcc.h:482.0


** Section #125 '.rel.debug_line' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #120 '.symtab'
    1 relocations applied to section #9 '.debug_line'


** Section #10 '.debug_info' (SHT_PROGBITS)
    Size   : 248 bytes

  000000: Header:
    size 0xf4 bytes, dwarf version 3, abbrevp __ARM_asm.debug_abbrev.1, address size 4
  00000b: 1  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\\..\\user\\bsp\\led\\bsp_led.c
  00002e:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: armasm [4d35cf]
  000076:   DW_AT_comp_dir G:\RT1052ø™∑¢\base_code\6-GPIO ‰≥ˆ°™ π”√πÃº˛ø‚µ„¡¡LEDµ∆\project\mdk
  0000ba:   DW_AT_low_pc .rrx_text
  0000be:   DW_AT_high_pc 0x6+.rrx_text
  0000c2:   DW_AT_stmt_list 0x0
  0000c6:   2  = 0x2e (DW_TAG_subprogram)
  0000c7:     DW_AT_name __asm___9_bsp_led_c_dd8e8b2c____RRX
  0000eb:     DW_AT_low_pc .rrx_text
  0000ef:     DW_AT_high_pc 0x6+.rrx_text
  0000f3:   0  null
  0000f4: 0  padding
  0000f5: 0  padding
  0000f6: 0  padding
  0000f7: 0  padding


** Section #126 '.rel.debug_info' (SHT_REL)
    Size   : 48 bytes (alignment 4)
    Symbol table #120 '.symtab'
    6 relocations applied to section #10 '.debug_info'


** Section #11 '.debug_line' (SHT_PROGBITS)
    Size   : 100 bytes

  000000: Header:
    length 96 (not including this field)
    version 3
    prologue length 72
    minimum instruction length 1
    default is_stmt 1
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\\..\\libraries\\CMSIS\\Include\\": 2e 2e 5c 5c 2e 2e 5c 5c 6c 69 62 72 61 72 69 65 73 5c 5c 43 4d 53 49 53 5c 5c 49 6e 63 6c 75 64 65 5c 5c 00
  00003f:  directory ""                 : 00
  000040:  file "cmsis_armcc.h": dir 1 time 0x0 length 0: 63 6d 73 69 73 5f 61 72 6d 63 63 2e 68 00 01 00 00
  000051:  file ""                      : 00
  000052:  DW_LNE_set_address .rrx_text : 00 05 02 00 00 00 00
  000059:  DW_LNS_advance_line 667      : 03 9b 05
  00005c:  DW_LNS_copy                  : 01                00000000: ..\\..\\libraries\\CMSIS\\Include\\cmsis_armcc.h:668.0 [
  00005d:  SPECIAL(1, 4)                : 26                00000004: ..\\..\\libraries\\CMSIS\\Include\\cmsis_armcc.h:669.0 [
  00005e:  DW_LNS_advance_pc 0x2        : 02 02
  000060:  DW_LNS_negate_stmt           : 06
  000061:  DW_LNE_end sequence          : 00 01 01          00000006: ..\\..\\libraries\\CMSIS\\Include\\cmsis_armcc.h:669.0


** Section #127 '.rel.debug_line' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #120 '.symtab'
    1 relocations applied to section #11 '.debug_line'


** Section #12 '.debug_frame' (SHT_PROGBITS)
    Size   : 116 bytes

  CIE 000000: version 3, "armcc+", code align 000001, data align fffffffc, return reg r14
    DW_CFA_def_cfa_sf r13=0
    DW_CFA_undefined r0
    DW_CFA_undefined r1
    DW_CFA_undefined r2
    DW_CFA_undefined r3
    DW_CFA_same_value r4
    DW_CFA_same_value r5
    DW_CFA_same_value r6
    DW_CFA_same_value r7
    DW_CFA_same_value r8
    DW_CFA_same_value r9
    DW_CFA_same_value r10
    DW_CFA_same_value r11
    DW_CFA_undefined r12
    DW_CFA_same_value r14
    DW_CFA_undefined r256
    DW_CFA_undefined r257
    DW_CFA_undefined r258
    DW_CFA_undefined r259
    DW_CFA_undefined r260
    DW_CFA_undefined r261
    DW_CFA_undefined r262
    DW_CFA_undefined r263
    DW_CFA_same_value r264
    DW_CFA_same_value r265
    DW_CFA_same_value r266
    DW_CFA_same_value r267
    DW_CFA_same_value r268
    DW_CFA_same_value r269
    DW_CFA_same_value r270
    DW_CFA_same_value r271
    DW_CFA_nop 
    DW_CFA_nop 
  FDE 000064: CIE 000000, init loc 000000, range 000004


** Section #128 '.rel.debug_frame' (SHT_REL)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'
    2 relocations applied to section #12 '.debug_frame'


** Section #13 '.debug_frame' (SHT_PROGBITS)
    Size   : 116 bytes

  CIE 000000: version 3, "armcc+", code align 000001, data align fffffffc, return reg r14
    DW_CFA_def_cfa_sf r13=0
    DW_CFA_undefined r0
    DW_CFA_undefined r1
    DW_CFA_undefined r2
    DW_CFA_undefined r3
    DW_CFA_same_value r4
    DW_CFA_same_value r5
    DW_CFA_same_value r6
    DW_CFA_same_value r7
    DW_CFA_same_value r8
    DW_CFA_same_value r9
    DW_CFA_same_value r10
    DW_CFA_same_value r11
    DW_CFA_undefined r12
    DW_CFA_same_value r14
    DW_CFA_undefined r256
    DW_CFA_undefined r257
    DW_CFA_undefined r258
    DW_CFA_undefined r259
    DW_CFA_undefined r260
    DW_CFA_undefined r261
    DW_CFA_undefined r262
    DW_CFA_undefined r263
    DW_CFA_same_value r264
    DW_CFA_same_value r265
    DW_CFA_same_value r266
    DW_CFA_same_value r267
    DW_CFA_same_value r268
    DW_CFA_same_value r269
    DW_CFA_same_value r270
    DW_CFA_same_value r271
    DW_CFA_nop 
    DW_CFA_nop 
  FDE 000064: CIE 000000, init loc 000000, range 000004


** Section #129 '.rel.debug_frame' (SHT_REL)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'
    2 relocations applied to section #13 '.debug_frame'


** Section #14 '.debug_frame' (SHT_PROGBITS)
    Size   : 116 bytes

  CIE 000000: version 3, "armcc+", code align 000001, data align fffffffc, return reg r14
    DW_CFA_def_cfa_sf r13=0
    DW_CFA_undefined r0
    DW_CFA_undefined r1
    DW_CFA_undefined r2
    DW_CFA_undefined r3
    DW_CFA_same_value r4
    DW_CFA_same_value r5
    DW_CFA_same_value r6
    DW_CFA_same_value r7
    DW_CFA_same_value r8
    DW_CFA_same_value r9
    DW_CFA_same_value r10
    DW_CFA_same_value r11
    DW_CFA_undefined r12
    DW_CFA_same_value r14
    DW_CFA_undefined r256
    DW_CFA_undefined r257
    DW_CFA_undefined r258
    DW_CFA_undefined r259
    DW_CFA_undefined r260
    DW_CFA_undefined r261
    DW_CFA_undefined r262
    DW_CFA_undefined r263
    DW_CFA_same_value r264
    DW_CFA_same_value r265
    DW_CFA_same_value r266
    DW_CFA_same_value r267
    DW_CFA_same_value r268
    DW_CFA_same_value r269
    DW_CFA_same_value r270
    DW_CFA_same_value r271
    DW_CFA_nop 
    DW_CFA_nop 
  FDE 000064: CIE 000000, init loc 000000, range 000006


** Section #130 '.rel.debug_frame' (SHT_REL)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'
    2 relocations applied to section #14 '.debug_frame'


** Section #15 '.debug_frame' (SHT_PROGBITS)
    Size   : 132 bytes

  CIE 000000: version 3, "armcc+", code align 000002, data align fffffffc, return reg r14
    DW_CFA_def_cfa_sf r13=0
    DW_CFA_undefined r0
    DW_CFA_undefined r1
    DW_CFA_undefined r2
    DW_CFA_undefined r3
    DW_CFA_same_value r4
    DW_CFA_same_value r5
    DW_CFA_same_value r6
    DW_CFA_same_value r7
    DW_CFA_same_value r8
    DW_CFA_same_value r9
    DW_CFA_same_value r10
    DW_CFA_same_value r11
    DW_CFA_undefined r12
    DW_CFA_same_value r14
    DW_CFA_undefined r256
    DW_CFA_undefined r257
    DW_CFA_undefined r258
    DW_CFA_undefined r259
    DW_CFA_undefined r260
    DW_CFA_undefined r261
    DW_CFA_undefined r262
    DW_CFA_undefined r263
    DW_CFA_same_value r264
    DW_CFA_same_value r265
    DW_CFA_same_value r266
    DW_CFA_same_value r267
    DW_CFA_same_value r268
    DW_CFA_same_value r269
    DW_CFA_same_value r270
    DW_CFA_same_value r271
    DW_CFA_nop 
    DW_CFA_nop 
  FDE 000064: CIE 000000, init loc 000000, range 0000a0
    DW_CFA_advance_loc +0x4 = 0x000004
    DW_CFA_def_cfa_offset_sf =0x20
    DW_CFA_offset r4=0xffffffe8
    DW_CFA_offset r5=0xffffffec
    DW_CFA_offset r6=0xfffffff0
    DW_CFA_offset r7=0xfffffff4
    DW_CFA_offset r8=0xfffffff8
    DW_CFA_offset r14=0xfffffffc
    DW_CFA_nop 


** Section #131 '.rel.debug_frame' (SHT_REL)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'
    2 relocations applied to section #15 '.debug_frame'


** Section #16 '.debug_frame' (SHT_PROGBITS)
    Size   : 128 bytes

  CIE 000000: version 3, "armcc+", code align 000002, data align fffffffc, return reg r14
    DW_CFA_def_cfa_sf r13=0
    DW_CFA_undefined r0
    DW_CFA_undefined r1
    DW_CFA_undefined r2
    DW_CFA_undefined r3
    DW_CFA_same_value r4
    DW_CFA_same_value r5
    DW_CFA_same_value r6
    DW_CFA_same_value r7
    DW_CFA_same_value r8
    DW_CFA_same_value r9
    DW_CFA_same_value r10
    DW_CFA_same_value r11
    DW_CFA_undefined r12
    DW_CFA_same_value r14
    DW_CFA_undefined r256
    DW_CFA_undefined r257
    DW_CFA_undefined r258
    DW_CFA_undefined r259
    DW_CFA_undefined r260
    DW_CFA_undefined r261
    DW_CFA_undefined r262
    DW_CFA_undefined r263
    DW_CFA_same_value r264
    DW_CFA_same_value r265
    DW_CFA_same_value r266
    DW_CFA_same_value r267
    DW_CFA_same_value r268
    DW_CFA_same_value r269
    DW_CFA_same_value r270
    DW_CFA_same_value r271
    DW_CFA_nop 
    DW_CFA_nop 
  FDE 000064: CIE 000000, init loc 000000, range 00001c
    DW_CFA_advance_loc +0x2 = 0x000002
    DW_CFA_def_cfa_offset_sf =0xc
    DW_CFA_offset r4=0xfffffff4
    DW_CFA_offset r5=0xfffffff8
    DW_CFA_offset r14=0xfffffffc
    DW_CFA_nop 
    DW_CFA_nop 
    DW_CFA_nop 


** Section #132 '.rel.debug_frame' (SHT_REL)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'
    2 relocations applied to section #16 '.debug_frame'


** Section #17 '.debug_info' (SHT_PROGBITS)
    Size   : 208 bytes

  000000: Header:
    size 0xcc bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\user\bsp\led\bsp_led.c
  000029:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000070:   DW_AT_language DW_LANG_C99
  000072:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000c3:   DW_AT_macro_info 0x0
  0000c7:   DW_AT_stmt_list 0x0
  0000cb:   0  null
  0000cc: 0  padding
  0000cd: 0  padding
  0000ce: 0  padding
  0000cf: 0  padding


** Section #133 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #120 '.symtab'
    3 relocations applied to section #17 '.debug_info'


** Section #18 '.debug_info' (SHT_PROGBITS)
    Size   : 512 bytes

  000000: Header:
    size 0x1fc bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 5  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\user\bsp\led\bsp_led.c
  000029:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000070:   DW_AT_language DW_LANG_C99
  000072:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000c3:   DW_AT_low_pc i.LED_GPIO_Config
  0000c7:   DW_AT_high_pc 0xa0+i.LED_GPIO_Config
  0000cb:   DW_AT_stmt_list 0x0
  0000cf:   63  = 0x2e (DW_TAG_subprogram)
  0000d0:     DW_AT_sibling 0x1fd
  0000d2:     DW_AT_decl_file 0x1
  0000d3:     DW_AT_decl_line 0x73
  0000d4:     DW_AT_decl_column 0x6
  0000d5:     DW_AT_name LED_GPIO_Config
  0000e5:     DW_AT_external 0x1
  0000e6:     DW_AT_low_pc i.LED_GPIO_Config
  0000ea:     DW_AT_high_pc 0xa0+i.LED_GPIO_Config
  0000ee:     DW_AT_frame_base 0x0
  0000f2:     70  = 0x1d (DW_TAG_inlined_subroutine)
  0000f3:       DW_AT_sibling 0x105
  0000f5:       DW_AT_abstract_origin 0xcb+__ARM_grp..debug_info$bsp_led.c$.2_slb500_l$_PCYVDqI1_z50000
  0000f9:       DW_AT_low_pc 0x4+i.LED_GPIO_Config
  0000fd:       DW_AT_high_pc 0x58+i.LED_GPIO_Config
  000101:       DW_AT_call_file 0x1
  000102:       DW_AT_call_line 0x76
  000103:       DW_AT_call_column 0x3
  000104:       0  null
  000105:     70  = 0x1d (DW_TAG_inlined_subroutine)
  000106:       DW_AT_sibling 0x1e0
  000108:       DW_AT_abstract_origin 0xea+__ARM_grp..debug_info$bsp_led.c$.2_slb500_l$_PCYVDqI1_z50000
  00010c:       DW_AT_low_pc 0x58+i.LED_GPIO_Config
  000110:       DW_AT_high_pc 0x64+i.LED_GPIO_Config
  000114:       DW_AT_call_file 0x1
  000115:       DW_AT_call_line 0x77
  000116:       DW_AT_call_column 0x3
  000117:       70  = 0x1d (DW_TAG_inlined_subroutine)
  000118:         DW_AT_sibling 0x149
  00011a:         DW_AT_abstract_origin 0x25f+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  00011e:         DW_AT_low_pc 0x5a+i.LED_GPIO_Config
  000122:         DW_AT_high_pc 0x5c+i.LED_GPIO_Config
  000126:         DW_AT_call_file 0x1
  000127:         DW_AT_call_line 0x4d
  000128:         DW_AT_call_column 0x3
  000129:         102  = 0x5 (DW_TAG_formal_parameter)
  00012a:           DW_AT_abstract_origin 0x27c+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  00012e:         102  = 0x5 (DW_TAG_formal_parameter)
  00012f:           DW_AT_abstract_origin 0x28e+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000133:         102  = 0x5 (DW_TAG_formal_parameter)
  000134:           DW_AT_abstract_origin 0x29c+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000138:         102  = 0x5 (DW_TAG_formal_parameter)
  000139:           DW_AT_abstract_origin 0x2b0+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  00013d:         102  = 0x5 (DW_TAG_formal_parameter)
  00013e:           DW_AT_abstract_origin 0x2c1+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000142:         110  = 0x5 (DW_TAG_formal_parameter)
  000143:           DW_AT_abstract_origin 0x2d6+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000147:           DW_AT_location  block size 0x0 = { }
  000148:         0  null
  000149:       70  = 0x1d (DW_TAG_inlined_subroutine)
  00014a:         DW_AT_sibling 0x17b
  00014c:         DW_AT_abstract_origin 0x25f+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000150:         DW_AT_low_pc 0x5c+i.LED_GPIO_Config
  000154:         DW_AT_high_pc 0x5e+i.LED_GPIO_Config
  000158:         DW_AT_call_file 0x1
  000159:         DW_AT_call_line 0x50
  00015a:         DW_AT_call_column 0x3
  00015b:         102  = 0x5 (DW_TAG_formal_parameter)
  00015c:           DW_AT_abstract_origin 0x27c+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000160:         102  = 0x5 (DW_TAG_formal_parameter)
  000161:           DW_AT_abstract_origin 0x28e+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000165:         102  = 0x5 (DW_TAG_formal_parameter)
  000166:           DW_AT_abstract_origin 0x29c+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  00016a:         102  = 0x5 (DW_TAG_formal_parameter)
  00016b:           DW_AT_abstract_origin 0x2b0+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  00016f:         102  = 0x5 (DW_TAG_formal_parameter)
  000170:           DW_AT_abstract_origin 0x2c1+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000174:         110  = 0x5 (DW_TAG_formal_parameter)
  000175:           DW_AT_abstract_origin 0x2d6+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000179:           DW_AT_location  block size 0x0 = { }
  00017a:         0  null
  00017b:       70  = 0x1d (DW_TAG_inlined_subroutine)
  00017c:         DW_AT_sibling 0x1ad
  00017e:         DW_AT_abstract_origin 0x25f+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000182:         DW_AT_low_pc 0x5e+i.LED_GPIO_Config
  000186:         DW_AT_high_pc 0x60+i.LED_GPIO_Config
  00018a:         DW_AT_call_file 0x1
  00018b:         DW_AT_call_line 0x51
  00018c:         DW_AT_call_column 0x3
  00018d:         102  = 0x5 (DW_TAG_formal_parameter)
  00018e:           DW_AT_abstract_origin 0x27c+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000192:         102  = 0x5 (DW_TAG_formal_parameter)
  000193:           DW_AT_abstract_origin 0x28e+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000197:         102  = 0x5 (DW_TAG_formal_parameter)
  000198:           DW_AT_abstract_origin 0x29c+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  00019c:         102  = 0x5 (DW_TAG_formal_parameter)
  00019d:           DW_AT_abstract_origin 0x2b0+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0001a1:         102  = 0x5 (DW_TAG_formal_parameter)
  0001a2:           DW_AT_abstract_origin 0x2c1+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0001a6:         110  = 0x5 (DW_TAG_formal_parameter)
  0001a7:           DW_AT_abstract_origin 0x2d6+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0001ab:           DW_AT_location  block size 0x0 = { }
  0001ac:         0  null
  0001ad:       70  = 0x1d (DW_TAG_inlined_subroutine)
  0001ae:         DW_AT_sibling 0x1df
  0001b0:         DW_AT_abstract_origin 0x25f+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0001b4:         DW_AT_low_pc 0x60+i.LED_GPIO_Config
  0001b8:         DW_AT_high_pc 0x64+i.LED_GPIO_Config
  0001bc:         DW_AT_call_file 0x1
  0001bd:         DW_AT_call_line 0x52
  0001be:         DW_AT_call_column 0x3
  0001bf:         102  = 0x5 (DW_TAG_formal_parameter)
  0001c0:           DW_AT_abstract_origin 0x27c+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0001c4:         102  = 0x5 (DW_TAG_formal_parameter)
  0001c5:           DW_AT_abstract_origin 0x28e+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0001c9:         102  = 0x5 (DW_TAG_formal_parameter)
  0001ca:           DW_AT_abstract_origin 0x29c+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0001ce:         102  = 0x5 (DW_TAG_formal_parameter)
  0001cf:           DW_AT_abstract_origin 0x2b0+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0001d3:         102  = 0x5 (DW_TAG_formal_parameter)
  0001d4:           DW_AT_abstract_origin 0x2c1+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0001d8:         110  = 0x5 (DW_TAG_formal_parameter)
  0001d9:           DW_AT_abstract_origin 0x2d6+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0001dd:           DW_AT_location  block size 0x0 = { }
  0001de:         0  null
  0001df:       0  null
  0001e0:     70  = 0x1d (DW_TAG_inlined_subroutine)
  0001e1:       DW_AT_sibling 0x1fc
  0001e3:       DW_AT_abstract_origin 0x109+__ARM_grp..debug_info$bsp_led.c$.2_slb500_l$_PCYVDqI1_z50000
  0001e7:       DW_AT_low_pc 0x64+i.LED_GPIO_Config
  0001eb:       DW_AT_high_pc 0x9c+i.LED_GPIO_Config
  0001ef:       DW_AT_call_file 0x1
  0001f0:       DW_AT_call_line 0x78
  0001f1:       DW_AT_call_column 0x3
  0001f2:       98  = 0x34 (DW_TAG_variable)
  0001f3:         DW_AT_abstract_origin 0x126+__ARM_grp..debug_info$bsp_led.c$.2_slb500_l$_PCYVDqI1_z50000
  0001f7:         DW_AT_location  block size 0x2 = { DW_OP_fbreg -32 }
  0001fa:         DW_AT_start_scope 0x64
  0001fb:       0  null
  0001fc:     0  null
  0001fd:   0  null
  0001fe: 0  padding
  0001ff: 0  padding


** Section #134 '.rel.debug_info' (SHT_REL)
    Size   : 424 bytes (alignment 4)
    Symbol table #120 '.symtab'
    53 relocations applied to section #18 '.debug_info'


** Section #19 '.debug_info' (SHT_PROGBITS)
    Size   : 280 bytes

  000000: Header:
    size 0x114 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 5  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\user\bsp\led\bsp_led.c
  000029:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000070:   DW_AT_language DW_LANG_C99
  000072:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000c3:   DW_AT_low_pc i.IOMUXC_SetPinMux
  0000c7:   DW_AT_high_pc 0x1c+i.IOMUXC_SetPinMux
  0000cb:   DW_AT_stmt_list 0x0
  0000cf:   73  = 0x2e (DW_TAG_subprogram)
  0000d0:     DW_AT_sibling 0x115
  0000d2:     DW_AT_abstract_origin 0x1d7+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0000d6:     DW_AT_low_pc i.IOMUXC_SetPinMux
  0000da:     DW_AT_high_pc 0x1c+i.IOMUXC_SetPinMux
  0000de:     DW_AT_frame_base 0x0
  0000e2:     111  = 0x5 (DW_TAG_formal_parameter)
  0000e3:       DW_AT_abstract_origin 0x1f1+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0000e7:       DW_AT_location 0x6d
  0000eb:     111  = 0x5 (DW_TAG_formal_parameter)
  0000ec:       DW_AT_abstract_origin 0x203+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0000f0:       DW_AT_location 0x5a
  0000f4:     111  = 0x5 (DW_TAG_formal_parameter)
  0000f5:       DW_AT_abstract_origin 0x211+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  0000f9:       DW_AT_location 0x47
  0000fd:     111  = 0x5 (DW_TAG_formal_parameter)
  0000fe:       DW_AT_abstract_origin 0x225+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000102:       DW_AT_location 0x34
  000106:     102  = 0x5 (DW_TAG_formal_parameter)
  000107:       DW_AT_abstract_origin 0x236+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  00010b:     111  = 0x5 (DW_TAG_formal_parameter)
  00010c:       DW_AT_abstract_origin 0x24b+__ARM_grp..debug_info$fsl_iomuxc.h$.2_cSH500_cuY47pVVkHc_i50000
  000110:       DW_AT_location 0x21
  000114:     0  null
  000115:   0  null
  000116: 0  padding
  000117: 0  padding


** Section #135 '.rel.debug_info' (SHT_REL)
    Size   : 152 bytes (alignment 4)
    Symbol table #120 '.symtab'
    19 relocations applied to section #19 '.debug_info'


** Section #20 '.debug_line' (SHT_PROGBITS)
    Size   : 64 bytes

  000000: Header:
    length 60 (not including this field)
    version 3
    prologue length 51
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory ""                 : 00
  00001c:  file "..\..\user\bsp\led\bsp_led.c": dir 0 time 0x0 length 0: 2e 2e 5c 2e 2e 5c 75 73 65 72 5c 62 73 70 5c 6c 65 64 5c 62 73 70 5f 6c 65 64 2e 63 00 00 00 00
  00003c:  file ""                      : 00
  00003d:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\user\bsp\led\bsp_led.c:1.0


** Section #21 '.debug_line' (SHT_PROGBITS)
    Size   : 212 bytes

  000000: Header:
    length 208 (not including this field)
    version 3
    prologue length 93
    minimum instruction length 2
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\user\bsp\"  : 2e 2e 5c 2e 2e 5c 75 73 65 72 5c 62 73 70 5c 00
  00002b:  directory "..\..\libraries\drivers\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 64 72 69 76 65 72 73 5c 00
  000044:  directory ""                 : 00
  000045:  file "led\bsp_led.c": dir 1 time 0x0 length 0: 6c 65 64 5c 62 73 70 5f 6c 65 64 2e 63 00 01 00 00
  000056:  file "fsl_iomuxc.h": dir 2 time 0x0 length 0: 66 73 6c 5f 69 6f 6d 75 78 63 2e 68 00 02 00 00
  000066:  file ""                      : 00
  000067:  DW_LNE_set_address i.LED_GPIO_Config: 00 05 02 00 00 00 00
  00006e:  DW_LNS_set_column 1          : 05 01
  000070:  DW_LNS_advance_line 115      : 03 f3 00
  000073:  DW_LNS_negate_stmt           : 06
  000074:  DW_LNS_copy                  : 01                00000000: ..\..\user\bsp\led\bsp_led.c:116.1 [
  000075:  DW_LNS_negate_stmt           : 06
  000076:  SPECIAL(0, 1)                : 13                00000002: ..\..\user\bsp\led\bsp_led.c:116.1
  000077:  DW_LNS_set_column 3          : 05 03
  000079:  DW_LNS_advance_line -55      : 03 49
  00007b:  DW_LNS_negate_stmt           : 06
  00007c:  SPECIAL(0, 1)                : 13                00000004: ..\..\user\bsp\led\bsp_led.c:61.3 [
  00007d:  DW_LNS_negate_stmt           : 06
  00007e:  SPECIAL(0, 1)                : 13                00000006: ..\..\user\bsp\led\bsp_led.c:61.3
  00007f:  DW_LNS_negate_stmt           : 06
  000080:  SPECIAL(3, 9)                : 46                00000018: ..\..\user\bsp\led\bsp_led.c:64.3 [
  000081:  DW_LNS_negate_stmt           : 06
  000082:  SPECIAL(0, 1)                : 13                0000001a: ..\..\user\bsp\led\bsp_led.c:64.3
  000083:  SPECIAL(1, 10)               : 4a                0000002e: ..\..\user\bsp\led\bsp_led.c:65.3
  000084:  DW_LNS_negate_stmt           : 06
  000085:  SPECIAL(0, 2)                : 19                00000032: ..\..\user\bsp\led\bsp_led.c:65.3 [
  000086:  DW_LNS_negate_stmt           : 06
  000087:  SPECIAL(0, 1)                : 13                00000034: ..\..\user\bsp\led\bsp_led.c:65.3
  000088:  SPECIAL(1, 8)                : 3e                00000044: ..\..\user\bsp\led\bsp_led.c:66.3
  000089:  DW_LNS_negate_stmt           : 06
  00008a:  SPECIAL(0, 1)                : 13                00000046: ..\..\user\bsp\led\bsp_led.c:66.3 [
  00008b:  DW_LNS_negate_stmt           : 06
  00008c:  SPECIAL(0, 1)                : 13                00000048: ..\..\user\bsp\led\bsp_led.c:66.3
  00008d:  DW_LNS_advance_line 11       : 03 0b
  00008f:  DW_LNS_negate_stmt           : 06
  000090:  SPECIAL(0, 8)                : 3d                00000058: ..\..\user\bsp\led\bsp_led.c:77.3 [
  000091:  DW_LNS_set_file 2            : 04 02
  000093:  DW_LNS_set_column 9          : 05 09
  000095:  DW_LNS_advance_line 1081     : 03 b9 08
  000098:  SPECIAL(0, 1)                : 13                0000005a: ..\..\libraries\drivers\fsl_iomuxc.h:1158.9 [
  000099:  DW_LNS_negate_stmt           : 06
  00009a:  SPECIAL(0, 4)                : 25                00000062: ..\..\libraries\drivers\fsl_iomuxc.h:1158.9
  00009b:  DW_LNS_set_file 1            : 04 01
  00009d:  DW_LNS_set_column 3          : 05 03
  00009f:  DW_LNS_advance_line -1061    : 03 db 77
  0000a2:  DW_LNS_negate_stmt           : 06
  0000a3:  SPECIAL(0, 1)                : 13                00000064: ..\..\user\bsp\led\bsp_led.c:97.3 [
  0000a4:  DW_LNS_negate_stmt           : 06
  0000a5:  SPECIAL(0, 1)                : 13                00000066: ..\..\user\bsp\led\bsp_led.c:97.3
  0000a6:  SPECIAL(5, 2)                : 1e                0000006a: ..\..\user\bsp\led\bsp_led.c:102.3
  0000a7:  DW_LNS_advance_line -4       : 03 7c
  0000a9:  DW_LNS_negate_stmt           : 06
  0000aa:  SPECIAL(0, 1)                : 13                0000006c: ..\..\user\bsp\led\bsp_led.c:98.3 [
  0000ab:  DW_LNS_negate_stmt           : 06
  0000ac:  SPECIAL(0, 1)                : 13                0000006e: ..\..\user\bsp\led\bsp_led.c:98.3
  0000ad:  DW_LNS_negate_stmt           : 06
  0000ae:  SPECIAL(4, 1)                : 17                00000070: ..\..\user\bsp\led\bsp_led.c:102.3 [
  0000af:  DW_LNS_advance_line -3       : 03 7d
  0000b1:  SPECIAL(0, 1)                : 13                00000072: ..\..\user\bsp\led\bsp_led.c:99.3 [
  0000b2:  DW_LNS_negate_stmt           : 06
  0000b3:  SPECIAL(0, 1)                : 13                00000074: ..\..\user\bsp\led\bsp_led.c:99.3
  0000b4:  SPECIAL(3, 1)                : 16                00000076: ..\..\user\bsp\led\bsp_led.c:102.3
  0000b5:  SPECIAL(3, 4)                : 28                0000007e: ..\..\user\bsp\led\bsp_led.c:105.3
  0000b6:  DW_LNS_negate_stmt           : 06
  0000b7:  SPECIAL(0, 1)                : 13                00000080: ..\..\user\bsp\led\bsp_led.c:105.3 [
  0000b8:  DW_LNS_negate_stmt           : 06
  0000b9:  SPECIAL(0, 1)                : 13                00000082: ..\..\user\bsp\led\bsp_led.c:105.3
  0000ba:  SPECIAL(1, 3)                : 20                00000088: ..\..\user\bsp\led\bsp_led.c:106.3
  0000bb:  DW_LNS_negate_stmt           : 06
  0000bc:  SPECIAL(0, 1)                : 13                0000008a: ..\..\user\bsp\led\bsp_led.c:106.3 [
  0000bd:  DW_LNS_negate_stmt           : 06
  0000be:  SPECIAL(0, 1)                : 13                0000008c: ..\..\user\bsp\led\bsp_led.c:106.3
  0000bf:  SPECIAL(1, 3)                : 20                00000092: ..\..\user\bsp\led\bsp_led.c:107.3
  0000c0:  DW_LNS_negate_stmt           : 06
  0000c1:  SPECIAL(0, 1)                : 13                00000094: ..\..\user\bsp\led\bsp_led.c:107.3 [
  0000c2:  DW_LNS_negate_stmt           : 06
  0000c3:  SPECIAL(0, 1)                : 13                00000096: ..\..\user\bsp\led\bsp_led.c:107.3
  0000c4:  DW_LNS_set_column 1          : 05 01
  0000c6:  DW_LNS_advance_line 14       : 03 0e
  0000c8:  DW_LNS_negate_stmt           : 06
  0000c9:  SPECIAL(0, 3)                : 1f                0000009c: ..\..\user\bsp\led\bsp_led.c:121.1 [
  0000ca:  DW_LNS_negate_stmt           : 06
  0000cb:  SPECIAL(0, 1)                : 13                0000009e: ..\..\user\bsp\led\bsp_led.c:121.1
  0000cc:  DW_LNS_advance_pc 0x1        : 02 01
  0000ce:  DW_LNS_negate_stmt           : 06
  0000cf:  DW_LNS_negate_stmt           : 06
  0000d0:  DW_LNS_negate_stmt           : 06
  0000d1:  DW_LNE_end sequence          : 00 01 01          000000a0: ..\..\user\bsp\led\bsp_led.c:121.1 [


** Section #136 '.rel.debug_line' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #120 '.symtab'
    1 relocations applied to section #21 '.debug_line'


** Section #22 '.debug_line' (SHT_PROGBITS)
    Size   : 112 bytes

  000000: Header:
    length 108 (not including this field)
    version 3
    prologue length 60
    minimum instruction length 2
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\libraries\drivers\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 64 72 69 76 65 72 73 5c 00
  000034:  directory ""                 : 00
  000035:  file "fsl_iomuxc.h": dir 1 time 0x0 length 0: 66 73 6c 5f 69 6f 6d 75 78 63 2e 68 00 01 00 00
  000045:  file ""                      : 00
  000046:  DW_LNE_set_address i.IOMUXC_SetPinMux: 00 05 02 00 00 00 00
  00004d:  DW_LNS_set_column 1          : 05 01
  00004f:  DW_LNS_advance_line 1122     : 03 e2 08
  000052:  DW_LNS_negate_stmt           : 06
  000053:  DW_LNS_copy                  : 01                00000000: ..\..\libraries\drivers\fsl_iomuxc.h:1123.1 [
  000054:  DW_LNS_set_column 5          : 05 05
  000056:  DW_LNS_negate_stmt           : 06
  000057:  SPECIAL(1, 1)                : 14                00000002: ..\..\libraries\drivers\fsl_iomuxc.h:1124.5
  000058:  DW_LNS_negate_stmt           : 06
  000059:  SPECIAL(0, 1)                : 13                00000004: ..\..\libraries\drivers\fsl_iomuxc.h:1124.5 [
  00005a:  DW_LNS_negate_stmt           : 06
  00005b:  SPECIAL(0, 1)                : 13                00000006: ..\..\libraries\drivers\fsl_iomuxc.h:1124.5
  00005c:  DW_LNS_set_column 1          : 05 01
  00005e:  DW_LNS_advance_line -1       : 03 7f
  000060:  SPECIAL(0, 7)                : 37                00000014: ..\..\libraries\drivers\fsl_iomuxc.h:1123.1
  000061:  DW_LNS_set_column 9          : 05 09
  000063:  DW_LNS_advance_line 6        : 03 06
  000065:  DW_LNS_negate_stmt           : 06
  000066:  SPECIAL(0, 2)                : 19                00000018: ..\..\libraries\drivers\fsl_iomuxc.h:1129.9 [
  000067:  DW_LNS_set_column 1          : 05 01
  000069:  SPECIAL(2, 1)                : 15                0000001a: ..\..\libraries\drivers\fsl_iomuxc.h:1131.1 [
  00006a:  DW_LNS_advance_pc 0x1        : 02 01
  00006c:  DW_LNS_negate_stmt           : 06
  00006d:  DW_LNE_end sequence          : 00 01 01          0000001c: ..\..\libraries\drivers\fsl_iomuxc.h:1131.1


** Section #137 '.rel.debug_line' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #120 '.symtab'
    1 relocations applied to section #22 '.debug_line'


** Section #23 '.debug_loc' (SHT_PROGBITS)
    Size   : 32 bytes

0x000000 [0x0 : 0x4] len 2 DW_OP_breg13 0
0x00000c [0x4 : 0xa0] len 2 DW_OP_breg13 32
0x000018 End List


** Section #24 '.debug_loc' (SHT_PROGBITS)
    Size   : 128 bytes

0x000000 [0x0 : 0x2] len 3 DW_OP_breg13 0 DW_OP_nop
0x00000d [0x2 : 0x1c] len 2 DW_OP_breg13 12
0x000019 End List
0x000021 [0x4 : 0xe] len 1 DW_OP_reg4
0x00002c End List
0x000034 [0x0 : 0x1a] len 1 DW_OP_reg3
0x00003f End List
0x000047 [0x0 : 0x1a] len 1 DW_OP_reg2
0x000052 End List
0x00005a [0x0 : 0x8] len 1 DW_OP_reg1
0x000065 End List
0x00006d [0x0 : 0x1a] len 1 DW_OP_reg0
0x000078 End List


** Section #25 '.debug_macinfo' (SHT_PROGBITS)
    Size   : 1400 bytes

  000000: line 0 define __DATE__ "Jul 10 2019"
  000019: line 0 define __TIME__ "14:24:24"
  00002f: line 0 define __STDC__ 1
  00003c: line 0 define __STDC_VERSION__ 199901L
  000057: line 0 define __STDC_HOSTED__ 1
  00006b: line 0 define __STDC_ISO_10646__ 200607
  000087: line 0 define __EDG__ 1
  000093: line 0 define __EDG_VERSION__ 407
  0000a9: line 0 define __EDG_SIZE_TYPE__ unsigned int
  0000ca: line 0 define __EDG_PTRDIFF_TYPE__ int
  0000e5: line 0 define __sizeof_int 4
  0000f6: line 0 define __sizeof_long 4
  000108: line 0 define __sizeof_ptr 4
  000119: line 0 define __ARMCC_VERSION 5060422
  000133: line 0 define __TARGET_CPU_CORTEX_M7_FP_DP 1
  000154: line 0 define __TARGET_FPU_FPV5_D16 1
  00016e: line 0 define __MICROLIB 1
  00017d: line 0 define __UVISION_VERSION 523
  000195: line 0 define CPU_MIMXRT1052CVL5B 1
  0001ad: line 0 define CPU_MIMXRT1052CVL5B 1
  0001c5: line 0 define XIP_EXTERNAL_FLASH 1
  0001dc: line 0 define XIP_BOOT_HEADER_ENABLE 1
  0001f7: line 0 define XIP_BOOT_HEADER_DCD_ENABLE 1
  000216: line 0 define PRINTF_FLOAT_ENABLE 1
  00022e: line 0 define SCANF_FLOAT_ENABLE 1
  000245: line 0 define PRINTF_ADVANCED_ENABLE 1
  000260: line 0 define SCANF_ADVANCED_ENABLE 1
  00027a: line 0 define __CC_ARM 1
  000287: line 0 define __arm 1
  000291: line 0 define __arm__ 1
  00029d: line 0 define __TARGET_ARCH_7E_M 1
  0002b4: line 0 define __TARGET_ARCH_ARM 0
  0002ca: line 0 define __TARGET_ARCH_THUMB 4
  0002e2: line 0 define __TARGET_ARCH_A64 0
  0002f8: line 0 define __TARGET_ARCH_AARCH32 1
  000312: line 0 define __TARGET_PROFILE_M 1
  000329: line 0 define __TARGET_FEATURE_HALFWORD 1
  000347: line 0 define __TARGET_FEATURE_THUMB 1
  000362: line 0 define __TARGET_FEATURE_MULTIPLY 1
  000380: line 0 define __TARGET_FEATURE_DSPMUL 1
  00039c: line 0 define __TARGET_FEATURE_DOUBLEWORD 1
  0003bc: line 0 define __TARGET_FEATURE_DIVIDE 1
  0003d8: line 0 define __TARGET_FEATURE_UNALIGNED 1
  0003f7: line 0 define __TARGET_FEATURE_CLZ 1
  000410: line 0 define __TARGET_FEATURE_DMB 1
  000429: line 0 define __TARGET_FPU_VFPV5 1
  000440: line 0 define __TARGET_FPU_VFP 1
  000455: line 0 define __TARGET_FPU_VFP_SINGLE 1
  000471: line 0 define __TARGET_FPU_VFP_DOUBLE 1
  00048d: line 0 define __TARGET_FEATURE_EXTENSION_REGISTER_COUNT 16
  0004bc: line 0 define __APCS_INTERWORK 1
  0004d1: line 0 define __FP_FAST_FMAF 1
  0004e4: line 0 define __FP_FAST_FMA 1
  0004f6: line 0 define __FP_FAST_FMAL 1
  000509: line 0 define __thumb 1
  000515: line 0 define __thumb__ 1
  000523: line 0 define __t32__ 1
  00052f: line 0 define __OPTIMISE_SPACE 1
  000544: line 0 define __OPT_SMALL_ASSERT 1
  00055b: line 0 define __OPTIMISE_LEVEL 3
  000570: include at line 0 - file 1
  000573: end include
  000574: end of translation unit


** Section #26 '.debug_pubnames' (SHT_PROGBITS)
    Size   : 38 bytes

0x00000000:  Compilation unit (38 bytes) vsn 2:
0x00000006:    reference to offset __ARM_grp_.debug_info$9
0x0000000a:    512 bytes generated for unit
0x0000000e:      Offset 0xcf (0xcf)
0x00000012:        4c 45 44 5f 47 50 49 4f 5f 43 6f 6e    LED_GPIO_Con
0x0000001e:        66 69 67 00                            fig
0x00000022:    End of list for compilation unit (zero offset)


** Section #138 '.rel.debug_pubnames' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #120 '.symtab'
    1 relocations applied to section #26 '.debug_pubnames'


** Section #27 '__ARM_asm.debug_abbrev.1' (SHT_GROUP)
    Size   : 8 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #28 '.debug_abbrev' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 32 bytes

  00000000  1:    children: DW_TAG_compile_unit
    000003 DW_AT_name                 DW_FORM_string
    000005 DW_AT_producer             DW_FORM_string
    000007 DW_AT_comp_dir             DW_FORM_string
    000009 DW_AT_low_pc               DW_FORM_addr
    00000b DW_AT_high_pc              DW_FORM_addr
    00000d DW_AT_stmt_list            DW_FORM_data4
  00000011  2: no children: DW_TAG_subprogram
    000014 DW_AT_name                 DW_FORM_string
    000016 DW_AT_low_pc               DW_FORM_addr
    000018 DW_AT_high_pc              DW_FORM_addr


** Section #29 '__ARM_grp.assert.h.2_0E0000_ciJCAExCJt0_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #30 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 404 bytes

  000000: include at line 0 - file 1
  000003: line 29 define __assert_h 
  000011: line 30 define _ARMABI_NORETURN __declspec(__nothrow) __declspec(__noreturn)
  000051: line 31 define __ARMCLIB_VERSION 5060019
  00006d: line 33 define __ARM_PROMISE __promise
  000087: line 35 undef __CLIBNS
  000092: line 41 define __CLIBNS 
  00009e: line 69 undef __promise
  0000aa: line 70 define assert(e) ((e) ? (void)0 : __CLIBNS abort(), (__ARM_PROMISE)((e)?1:0))
  0000f3: line 74 define __promise(e) assert(e)
  00010c: line 50 undef assert
  000115: line 51 undef __promise
  000121: line 69 undef __promise
  00012d: line 70 define assert(e) ((e) ? (void)0 : __CLIBNS abort(), (__ARM_PROMISE)((e)?1:0))
  000176: line 74 define __promise(e) assert(e)
  00018f: end include
  000190: end of translation unit


** Section #31 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 84 bytes

  000000: Header:
    length 80 (not including this field)
    version 3
    prologue length 68
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  000040:  directory ""                 : 00
  000041:  file "assert.h": dir 1 time 0x0 length 0: 61 73 73 65 72 74 2e 68 00 01 00 00
  00004d:  file ""                      : 00
  00004e:  DW_LNS_negate_stmt           : 06
  00004f:  DW_LNS_negate_stmt           : 06
  000050:  DW_LNS_negate_stmt           : 06
  000051:  DW_LNE_end sequence          : 00 01 01          00000000: C:\Keil_v5\ARM\ARMCC\Bin\..\include\assert.h:1.0 [


** Section #32 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 140 bytes

  000000: Header:
    size 0x88 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 16  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name C:\Keil_v5\ARM\ARMCC\Bin\..\include\assert.h
  000039:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000080:   DW_AT_language DW_LANG_C99
  000082:   DW_AT_macro_info 0x0
  000086:   DW_AT_stmt_list 0x0
  00008a:   0  null
  00008b: 0  padding


** Section #139 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #120 '.symtab'
    3 relocations applied to section #32 '.debug_info'


** Section #33 '__ARM_grp.stdbool.h.2_Au0000_S4HewKlLr6b_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #34 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 100 bytes

  000000: include at line 0 - file 1
  000003: line 11 define __bool_true_false_are_defined 1
  000025: line 12 define __ARMCLIB_VERSION 5060019
  000041: line 15 define bool _Bool
  00004e: line 16 define true 1
  000057: line 17 define false 0
  000061: end include
  000062: end of translation unit


** Section #35 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 84 bytes

  000000: Header:
    length 80 (not including this field)
    version 3
    prologue length 69
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  000040:  directory ""                 : 00
  000041:  file "stdbool.h": dir 1 time 0x0 length 0: 73 74 64 62 6f 6f 6c 2e 68 00 01 00 00
  00004e:  file ""                      : 00
  00004f:  DW_LNS_negate_stmt           : 06
  000050:  DW_LNS_negate_stmt           : 06
  000051:  DW_LNE_end sequence          : 00 01 01          00000000: C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdbool.h:1.0


** Section #36 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 144 bytes

  000000: Header:
    size 0x8c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 16  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdbool.h
  00003a:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000081:   DW_AT_language DW_LANG_C99
  000083:   DW_AT_macro_info 0x0
  000087:   DW_AT_stmt_list 0x0
  00008b:   0  null
  00008c: 0  padding
  00008d: 0  padding
  00008e: 0  padding
  00008f: 0  padding


** Section #140 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #120 '.symtab'
    3 relocations applied to section #36 '.debug_info'


** Section #37 '__ARM_grp.stdint.h.2_8G1000_kuYKW1V2a9c_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #38 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 2200 bytes

  000000: include at line 0 - file 1
  000003: line 11 define __stdint_h 
  000011: line 12 define __ARMCLIB_VERSION 5060019
  00002d: line 19 define __INT64 __int64
  00003f: line 20 define __INT64_C_SUFFIX__ ll
  000057: line 22 define __PASTE2(x,y) x ## y
  00006e: line 23 define __PASTE(x,y) __PASTE2(x, y)
  00008c: line 24 define __INT64_C(x) __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__))
  0000c6: line 25 define __UINT64_C(x) __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__))
  000106: line 28 define __LONGLONG long long
  00011d: line 35 define __STDINT_DECLS 
  00012f: line 37 undef __CLIBNS
  00013a: line 44 define __CLIBNS 
  000146: line 115 define INT8_MIN -128
  000156: line 116 define INT16_MIN -32768
  000169: line 117 define INT32_MIN (~0x7fffffff)
  000183: line 118 define INT64_MIN __INT64_C(~0x7fffffffffffffff)
  0001ae: line 121 define INT8_MAX 127
  0001bd: line 122 define INT16_MAX 32767
  0001cf: line 123 define INT32_MAX 2147483647
  0001e6: line 124 define INT64_MAX __INT64_C(9223372036854775807)
  000211: line 127 define UINT8_MAX 255
  000221: line 128 define UINT16_MAX 65535
  000235: line 129 define UINT32_MAX 4294967295u
  00024f: line 130 define UINT64_MAX __UINT64_C(18446744073709551615)
  00027e: line 135 define INT_LEAST8_MIN -128
  000295: line 136 define INT_LEAST16_MIN -32768
  0002af: line 137 define INT_LEAST32_MIN (~0x7fffffff)
  0002d0: line 138 define INT_LEAST64_MIN __INT64_C(~0x7fffffffffffffff)
  000302: line 141 define INT_LEAST8_MAX 127
  000318: line 142 define INT_LEAST16_MAX 32767
  000331: line 143 define INT_LEAST32_MAX 2147483647
  00034f: line 144 define INT_LEAST64_MAX __INT64_C(9223372036854775807)
  000381: line 147 define UINT_LEAST8_MAX 255
  000398: line 148 define UINT_LEAST16_MAX 65535
  0003b2: line 149 define UINT_LEAST32_MAX 4294967295u
  0003d2: line 150 define UINT_LEAST64_MAX __UINT64_C(18446744073709551615)
  000407: line 155 define INT_FAST8_MIN (~0x7fffffff)
  000426: line 156 define INT_FAST16_MIN (~0x7fffffff)
  000446: line 157 define INT_FAST32_MIN (~0x7fffffff)
  000466: line 158 define INT_FAST64_MIN __INT64_C(~0x7fffffffffffffff)
  000497: line 161 define INT_FAST8_MAX 2147483647
  0004b3: line 162 define INT_FAST16_MAX 2147483647
  0004d0: line 163 define INT_FAST32_MAX 2147483647
  0004ed: line 164 define INT_FAST64_MAX __INT64_C(9223372036854775807)
  00051e: line 167 define UINT_FAST8_MAX 4294967295u
  00053c: line 168 define UINT_FAST16_MAX 4294967295u
  00055b: line 169 define UINT_FAST32_MAX 4294967295u
  00057a: line 170 define UINT_FAST64_MAX __UINT64_C(18446744073709551615)
  0005ae: line 178 define INTPTR_MIN INT32_MIN
  0005c6: line 185 define INTPTR_MAX INT32_MAX
  0005de: line 192 define UINTPTR_MAX UINT32_MAX
  0005f8: line 198 define INTMAX_MIN __ESCAPE__(~0x7fffffffffffffffll)
  000628: line 201 define INTMAX_MAX __ESCAPE__(9223372036854775807ll)
  000658: line 204 define UINTMAX_MAX __ESCAPE__(18446744073709551615ull)
  00068b: line 213 define PTRDIFF_MIN INT32_MIN
  0006a4: line 214 define PTRDIFF_MAX INT32_MAX
  0006bd: line 218 define SIG_ATOMIC_MIN (~0x7fffffff)
  0006dd: line 219 define SIG_ATOMIC_MAX 2147483647
  0006fa: line 225 define SIZE_MAX UINT32_MAX
  000711: line 231 undef WCHAR_MIN
  00071e: line 232 undef WCHAR_MAX
  00072b: line 238 define WCHAR_MIN 0
  00073a: line 239 define WCHAR_MAX 65535
  00074d: line 243 define WINT_MIN (~0x7fffffff)
  000767: line 244 define WINT_MAX 2147483647
  00077e: line 251 define INT8_C(x) (x)
  00078f: line 252 define INT16_C(x) (x)
  0007a1: line 253 define INT32_C(x) (x)
  0007b3: line 254 define INT64_C(x) __INT64_C(x)
  0007ce: line 256 define UINT8_C(x) (x ## u)
  0007e5: line 257 define UINT16_C(x) (x ## u)
  0007fd: line 258 define UINT32_C(x) (x ## u)
  000815: line 259 define UINT64_C(x) __UINT64_C(x)
  000832: line 262 define INTMAX_C(x) __ESCAPE__(x ## ll)
  000855: line 263 define UINTMAX_C(x) __ESCAPE__(x ## ull)
  00087a: line 306 undef __INT64
  000885: line 307 undef __LONGLONG
  000893: end include
  000894: end of translation unit


** Section #39 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 84 bytes

  000000: Header:
    length 80 (not including this field)
    version 3
    prologue length 68
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  000040:  directory ""                 : 00
  000041:  file "stdint.h": dir 1 time 0x0 length 0: 73 74 64 69 6e 74 2e 68 00 01 00 00
  00004d:  file ""                      : 00
  00004e:  DW_LNS_negate_stmt           : 06
  00004f:  DW_LNS_negate_stmt           : 06
  000050:  DW_LNS_negate_stmt           : 06
  000051:  DW_LNE_end sequence          : 00 01 01          00000000: C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h:1.0 [


** Section #40 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 780 bytes

  000000: Header:
    size 0x308 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 16  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h
  000039:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000080:   DW_AT_language DW_LANG_C99
  000082:   DW_AT_macro_info 0x0
  000086:   DW_AT_stmt_list 0x0
  00008a:   4  = 0x24 (DW_TAG_base_type)
  00008b:     DW_AT_byte_size 0x1
  00008c:     DW_AT_encoding DW_ATE_signed_char
  00008d:     DW_AT_name signed char
  000099:   4  = 0x24 (DW_TAG_base_type)
  00009a:     DW_AT_byte_size 0x2
  00009b:     DW_AT_encoding DW_ATE_signed
  00009c:     DW_AT_name short
  0000a2:   4  = 0x24 (DW_TAG_base_type)
  0000a3:     DW_AT_byte_size 0x4
  0000a4:     DW_AT_encoding DW_ATE_signed
  0000a5:     DW_AT_name int
  0000a9:   4  = 0x24 (DW_TAG_base_type)
  0000aa:     DW_AT_byte_size 0x8
  0000ab:     DW_AT_encoding DW_ATE_signed
  0000ac:     DW_AT_name long long
  0000b6:   4  = 0x24 (DW_TAG_base_type)
  0000b7:     DW_AT_byte_size 0x1
  0000b8:     DW_AT_encoding DW_ATE_unsigned_char
  0000b9:     DW_AT_name unsigned char
  0000c7:   4  = 0x24 (DW_TAG_base_type)
  0000c8:     DW_AT_byte_size 0x2
  0000c9:     DW_AT_encoding DW_ATE_unsigned
  0000ca:     DW_AT_name unsigned short
  0000d9:   4  = 0x24 (DW_TAG_base_type)
  0000da:     DW_AT_byte_size 0x4
  0000db:     DW_AT_encoding DW_ATE_unsigned
  0000dc:     DW_AT_name unsigned int
  0000e9:   4  = 0x24 (DW_TAG_base_type)
  0000ea:     DW_AT_byte_size 0x8
  0000eb:     DW_AT_encoding DW_ATE_unsigned
  0000ec:     DW_AT_name unsigned long long
  0000ff:   80  = 0x16 (DW_TAG_typedef)
  000100:     DW_AT_name int8_t
  000107:     DW_AT_type indirect DW_FORM_ref2 0x8a
  00010a:     DW_AT_decl_file 0x1
  00010b:     DW_AT_decl_line 0x38
  00010c:     DW_AT_decl_column 0x20
  00010d:   80  = 0x16 (DW_TAG_typedef)
  00010e:     DW_AT_name int16_t
  000116:     DW_AT_type indirect DW_FORM_ref2 0x99
  000119:     DW_AT_decl_file 0x1
  00011a:     DW_AT_decl_line 0x39
  00011b:     DW_AT_decl_column 0x20
  00011c:   80  = 0x16 (DW_TAG_typedef)
  00011d:     DW_AT_name int32_t
  000125:     DW_AT_type indirect DW_FORM_ref2 0xa2
  000128:     DW_AT_decl_file 0x1
  000129:     DW_AT_decl_line 0x3a
  00012a:     DW_AT_decl_column 0x20
  00012b:   80  = 0x16 (DW_TAG_typedef)
  00012c:     DW_AT_name int64_t
  000134:     DW_AT_type indirect DW_FORM_ref2 0xa9
  000137:     DW_AT_decl_file 0x1
  000138:     DW_AT_decl_line 0x3b
  000139:     DW_AT_decl_column 0x20
  00013a:   80  = 0x16 (DW_TAG_typedef)
  00013b:     DW_AT_name uint8_t
  000143:     DW_AT_type indirect DW_FORM_ref2 0xb6
  000146:     DW_AT_decl_file 0x1
  000147:     DW_AT_decl_line 0x3e
  000148:     DW_AT_decl_column 0x20
  000149:   80  = 0x16 (DW_TAG_typedef)
  00014a:     DW_AT_name uint16_t
  000153:     DW_AT_type indirect DW_FORM_ref2 0xc7
  000156:     DW_AT_decl_file 0x1
  000157:     DW_AT_decl_line 0x3f
  000158:     DW_AT_decl_column 0x20
  000159:   80  = 0x16 (DW_TAG_typedef)
  00015a:     DW_AT_name uint32_t
  000163:     DW_AT_type indirect DW_FORM_ref2 0xd9
  000166:     DW_AT_decl_file 0x1
  000167:     DW_AT_decl_line 0x40
  000168:     DW_AT_decl_column 0x20
  000169:   80  = 0x16 (DW_TAG_typedef)
  00016a:     DW_AT_name uint64_t
  000173:     DW_AT_type indirect DW_FORM_ref2 0xe9
  000176:     DW_AT_decl_file 0x1
  000177:     DW_AT_decl_line 0x41
  000178:     DW_AT_decl_column 0x20
  000179:   80  = 0x16 (DW_TAG_typedef)
  00017a:     DW_AT_name int_least8_t
  000187:     DW_AT_type indirect DW_FORM_ref2 0x8a
  00018a:     DW_AT_decl_file 0x1
  00018b:     DW_AT_decl_line 0x47
  00018c:     DW_AT_decl_column 0x20
  00018d:   80  = 0x16 (DW_TAG_typedef)
  00018e:     DW_AT_name int_least16_t
  00019c:     DW_AT_type indirect DW_FORM_ref2 0x99
  00019f:     DW_AT_decl_file 0x1
  0001a0:     DW_AT_decl_line 0x48
  0001a1:     DW_AT_decl_column 0x20
  0001a2:   80  = 0x16 (DW_TAG_typedef)
  0001a3:     DW_AT_name int_least32_t
  0001b1:     DW_AT_type indirect DW_FORM_ref2 0xa2
  0001b4:     DW_AT_decl_file 0x1
  0001b5:     DW_AT_decl_line 0x49
  0001b6:     DW_AT_decl_column 0x20
  0001b7:   80  = 0x16 (DW_TAG_typedef)
  0001b8:     DW_AT_name int_least64_t
  0001c6:     DW_AT_type indirect DW_FORM_ref2 0xa9
  0001c9:     DW_AT_decl_file 0x1
  0001ca:     DW_AT_decl_line 0x4a
  0001cb:     DW_AT_decl_column 0x20
  0001cc:   80  = 0x16 (DW_TAG_typedef)
  0001cd:     DW_AT_name uint_least8_t
  0001db:     DW_AT_type indirect DW_FORM_ref2 0xb6
  0001de:     DW_AT_decl_file 0x1
  0001df:     DW_AT_decl_line 0x4d
  0001e0:     DW_AT_decl_column 0x20
  0001e1:   80  = 0x16 (DW_TAG_typedef)
  0001e2:     DW_AT_name uint_least16_t
  0001f1:     DW_AT_type indirect DW_FORM_ref2 0xc7
  0001f4:     DW_AT_decl_file 0x1
  0001f5:     DW_AT_decl_line 0x4e
  0001f6:     DW_AT_decl_column 0x20
  0001f7:   80  = 0x16 (DW_TAG_typedef)
  0001f8:     DW_AT_name uint_least32_t
  000207:     DW_AT_type indirect DW_FORM_ref2 0xd9
  00020a:     DW_AT_decl_file 0x1
  00020b:     DW_AT_decl_line 0x4f
  00020c:     DW_AT_decl_column 0x20
  00020d:   80  = 0x16 (DW_TAG_typedef)
  00020e:     DW_AT_name uint_least64_t
  00021d:     DW_AT_type indirect DW_FORM_ref2 0xe9
  000220:     DW_AT_decl_file 0x1
  000221:     DW_AT_decl_line 0x50
  000222:     DW_AT_decl_column 0x20
  000223:   80  = 0x16 (DW_TAG_typedef)
  000224:     DW_AT_name int_fast8_t
  000230:     DW_AT_type indirect DW_FORM_ref2 0xa2
  000233:     DW_AT_decl_file 0x1
  000234:     DW_AT_decl_line 0x55
  000235:     DW_AT_decl_column 0x20
  000236:   80  = 0x16 (DW_TAG_typedef)
  000237:     DW_AT_name int_fast16_t
  000244:     DW_AT_type indirect DW_FORM_ref2 0xa2
  000247:     DW_AT_decl_file 0x1
  000248:     DW_AT_decl_line 0x56
  000249:     DW_AT_decl_column 0x20
  00024a:   80  = 0x16 (DW_TAG_typedef)
  00024b:     DW_AT_name int_fast32_t
  000258:     DW_AT_type indirect DW_FORM_ref2 0xa2
  00025b:     DW_AT_decl_file 0x1
  00025c:     DW_AT_decl_line 0x57
  00025d:     DW_AT_decl_column 0x20
  00025e:   80  = 0x16 (DW_TAG_typedef)
  00025f:     DW_AT_name int_fast64_t
  00026c:     DW_AT_type indirect DW_FORM_ref2 0xa9
  00026f:     DW_AT_decl_file 0x1
  000270:     DW_AT_decl_line 0x58
  000271:     DW_AT_decl_column 0x20
  000272:   80  = 0x16 (DW_TAG_typedef)
  000273:     DW_AT_name uint_fast8_t
  000280:     DW_AT_type indirect DW_FORM_ref2 0xd9
  000283:     DW_AT_decl_file 0x1
  000284:     DW_AT_decl_line 0x5b
  000285:     DW_AT_decl_column 0x20
  000286:   80  = 0x16 (DW_TAG_typedef)
  000287:     DW_AT_name uint_fast16_t
  000295:     DW_AT_type indirect DW_FORM_ref2 0xd9
  000298:     DW_AT_decl_file 0x1
  000299:     DW_AT_decl_line 0x5c
  00029a:     DW_AT_decl_column 0x20
  00029b:   80  = 0x16 (DW_TAG_typedef)
  00029c:     DW_AT_name uint_fast32_t
  0002aa:     DW_AT_type indirect DW_FORM_ref2 0xd9
  0002ad:     DW_AT_decl_file 0x1
  0002ae:     DW_AT_decl_line 0x5d
  0002af:     DW_AT_decl_column 0x20
  0002b0:   80  = 0x16 (DW_TAG_typedef)
  0002b1:     DW_AT_name uint_fast64_t
  0002bf:     DW_AT_type indirect DW_FORM_ref2 0xe9
  0002c2:     DW_AT_decl_file 0x1
  0002c3:     DW_AT_decl_line 0x5e
  0002c4:     DW_AT_decl_column 0x20
  0002c5:   80  = 0x16 (DW_TAG_typedef)
  0002c6:     DW_AT_name intptr_t
  0002cf:     DW_AT_type indirect DW_FORM_ref2 0xa2
  0002d2:     DW_AT_decl_file 0x1
  0002d3:     DW_AT_decl_line 0x65
  0002d4:     DW_AT_decl_column 0x20
  0002d5:   80  = 0x16 (DW_TAG_typedef)
  0002d6:     DW_AT_name uintptr_t
  0002e0:     DW_AT_type indirect DW_FORM_ref2 0xd9
  0002e3:     DW_AT_decl_file 0x1
  0002e4:     DW_AT_decl_line 0x66
  0002e5:     DW_AT_decl_column 0x20
  0002e6:   80  = 0x16 (DW_TAG_typedef)
  0002e7:     DW_AT_name intmax_t
  0002f0:     DW_AT_type indirect DW_FORM_ref2 0xa9
  0002f3:     DW_AT_decl_file 0x1
  0002f4:     DW_AT_decl_line 0x6a
  0002f5:     DW_AT_decl_column 0x21
  0002f6:   80  = 0x16 (DW_TAG_typedef)
  0002f7:     DW_AT_name uintmax_t
  000301:     DW_AT_type indirect DW_FORM_ref2 0xe9
  000304:     DW_AT_decl_file 0x1
  000305:     DW_AT_decl_line 0x6b
  000306:     DW_AT_decl_column 0x21
  000307:   0  null
  000308: 0  padding
  000309: 0  padding
  00030a: 0  padding
  00030b: 0  padding


** Section #141 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #120 '.symtab'
    3 relocations applied to section #40 '.debug_info'


** Section #41 '__ARM_grp.string.h.2_8w0000_hAfia32Rdv0_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #42 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 136 bytes

  000000: include at line 0 - file 1
  000003: line 21 define __string_h 
  000011: line 22 define __ARMCLIB_VERSION 5060019
  00002d: line 24 define _ARMABI __declspec(__nothrow)
  00004d: line 27 define __STRING_DECLS 
  00005f: line 29 undef __CLIBNS
  00006a: line 36 define __CLIBNS 
  000076: line 55 undef NULL
  00007d: line 56 define NULL 0
  000086: end include
  000087: end of translation unit


** Section #43 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 84 bytes

  000000: Header:
    length 80 (not including this field)
    version 3
    prologue length 68
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  000040:  directory ""                 : 00
  000041:  file "string.h": dir 1 time 0x0 length 0: 73 74 72 69 6e 67 2e 68 00 01 00 00
  00004d:  file ""                      : 00
  00004e:  DW_LNS_negate_stmt           : 06
  00004f:  DW_LNS_negate_stmt           : 06
  000050:  DW_LNS_negate_stmt           : 06
  000051:  DW_LNE_end sequence          : 00 01 01          00000000: C:\Keil_v5\ARM\ARMCC\Bin\..\include\string.h:1.0 [


** Section #44 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 172 bytes

  000000: Header:
    size 0xa8 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 16  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name C:\Keil_v5\ARM\ARMCC\Bin\..\include\string.h
  000039:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000080:   DW_AT_language DW_LANG_C99
  000082:   DW_AT_macro_info 0x0
  000086:   DW_AT_stmt_list 0x0
  00008a:   4  = 0x24 (DW_TAG_base_type)
  00008b:     DW_AT_byte_size 0x4
  00008c:     DW_AT_encoding DW_ATE_unsigned
  00008d:     DW_AT_name unsigned int
  00009a:   80  = 0x16 (DW_TAG_typedef)
  00009b:     DW_AT_name size_t
  0000a2:     DW_AT_type indirect DW_FORM_ref2 0x8a
  0000a5:     DW_AT_decl_file 0x1
  0000a6:     DW_AT_decl_line 0x2c
  0000a7:     DW_AT_decl_column 0x1a
  0000a8:   0  null
  0000a9: 0  padding
  0000aa: 0  padding
  0000ab: 0  padding


** Section #142 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #120 '.symtab'
    3 relocations applied to section #44 '.debug_info'


** Section #45 '__ARM_grp.stdlib.h.2_UV0000_ByOPW$D$0$f_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #46 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 680 bytes

  000000: include at line 0 - file 1
  000003: line 16 define __stdlib_h 
  000011: line 17 define __ARMCLIB_VERSION 5060019
  00002d: line 21 define __LONGLONG long long
  000044: line 27 define _ARMABI __declspec(__nothrow)
  000064: line 28 define _ARMABI_PURE __declspec(__nothrow) __attribute__((const))
  0000a0: line 29 define _ARMABI_NORETURN __declspec(__nothrow) __declspec(__noreturn)
  0000e0: line 30 define _ARMABI_THROW 
  0000f1: line 33 define __STDLIB_DECLS 
  000103: line 41 define __USE_C99_STDLIB 1
  000118: line 45 undef __CLIBNS
  000123: line 52 define __CLIBNS 
  00012f: line 71 undef NULL
  000136: line 72 define NULL 0
  00013f: line 109 define EXIT_FAILURE 1
  000150: line 111 define EXIT_SUCCESS 0
  000161: line 129 define RAND_MAX 0x7fffffff
  000178: line 136 define MB_CUR_MAX ( __aeabi_MB_CUR_MAX() )
  00019f: line 424 define __LANGUAGE_LINKAGE_CHANGES_FUNCTION_TYPE 
  0001cc: line 677 define __fpsr_IXE 0x100000
  0001e3: line 678 define __fpsr_UFE 0x80000
  0001f9: line 679 define __fpsr_OFE 0x40000
  00020f: line 680 define __fpsr_DZE 0x20000
  000225: line 681 define __fpsr_IOE 0x10000
  00023b: line 683 define __fpsr_IXC 0x10
  00024e: line 684 define __fpsr_UFC 0x8
  000260: line 685 define __fpsr_OFC 0x4
  000272: line 686 define __fpsr_DZC 0x2
  000284: line 687 define __fpsr_IOC 0x1
  000296: line 893 undef __LONGLONG
  0002a4: end include
  0002a5: end of translation unit


** Section #47 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 96 bytes

  000000: Header:
    length 92 (not including this field)
    version 3
    prologue length 80
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  000040:  directory ""                 : 00
  000041:  file "stdlib.h": dir 1 time 0x0 length 0: 73 74 64 6c 69 62 2e 68 00 01 00 00
  00004d:  file "string.h": dir 1 time 0x0 length 0: 73 74 72 69 6e 67 2e 68 00 01 00 00
  000059:  file ""                      : 00
  00005a:  DW_LNS_negate_stmt           : 06
  00005b:  DW_LNS_negate_stmt           : 06
  00005c:  DW_LNS_negate_stmt           : 06
  00005d:  DW_LNE_end sequence          : 00 01 01          00000000: C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdlib.h:1.0 [


** Section #48 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 708 bytes

  000000: Header:
    size 0x2c0 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 16  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdlib.h
  000039:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000080:   DW_AT_language DW_LANG_C99
  000082:   DW_AT_macro_info 0x0
  000086:   DW_AT_stmt_list 0x0
  00008a:   4  = 0x24 (DW_TAG_base_type)
  00008b:     DW_AT_byte_size 0x2
  00008c:     DW_AT_encoding DW_ATE_unsigned
  00008d:     DW_AT_name unsigned short
  00009c:   4  = 0x24 (DW_TAG_base_type)
  00009d:     DW_AT_byte_size 0x4
  00009e:     DW_AT_encoding DW_ATE_signed
  00009f:     DW_AT_name int
  0000a3:   4  = 0x24 (DW_TAG_base_type)
  0000a4:     DW_AT_byte_size 0x4
  0000a5:     DW_AT_encoding DW_ATE_signed
  0000a6:     DW_AT_name long
  0000ab:   4  = 0x24 (DW_TAG_base_type)
  0000ac:     DW_AT_byte_size 0x8
  0000ad:     DW_AT_encoding DW_ATE_signed
  0000ae:     DW_AT_name long long
  0000b8:   117  = 0x3b (DW_TAG_unspecified_type)
  0000b9:     DW_AT_name void
  0000be:   4  = 0x24 (DW_TAG_base_type)
  0000bf:     DW_AT_byte_size 0x1
  0000c0:     DW_AT_encoding DW_ATE_unsigned_char
  0000c1:     DW_AT_name char
  0000c6:   4  = 0x24 (DW_TAG_base_type)
  0000c7:     DW_AT_byte_size 0x4
  0000c8:     DW_AT_encoding DW_ATE_unsigned
  0000c9:     DW_AT_name unsigned int
  0000d6:   80  = 0x16 (DW_TAG_typedef)
  0000d7:     DW_AT_name wchar_t
  0000df:     DW_AT_type indirect DW_FORM_ref2 0x8a
  0000e2:     DW_AT_decl_file 0x1
  0000e3:     DW_AT_decl_line 0x50
  0000e4:     DW_AT_decl_column 0x1c
  0000e5:   41  = 0x13 (DW_TAG_structure_type)
  0000e6:     DW_AT_sibling 0x107
  0000e8:     DW_AT_name div_t
  0000ee:     DW_AT_byte_size 0x8
  0000ef:     30  = 0xd (DW_TAG_member)
  0000f0:       DW_AT_name quot
  0000f5:       DW_AT_type indirect DW_FORM_ref2 0x9c
  0000f8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0000fb:     30  = 0xd (DW_TAG_member)
  0000fc:       DW_AT_name rem
  000100:       DW_AT_type indirect DW_FORM_ref2 0x9c
  000103:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000106:     0  null
  000107:   80  = 0x16 (DW_TAG_typedef)
  000108:     DW_AT_name div_t
  00010e:     DW_AT_type indirect DW_FORM_ref2 0xe5
  000111:     DW_AT_decl_file 0x1
  000112:     DW_AT_decl_line 0x5c
  000113:     DW_AT_decl_column 0x29
  000114:   41  = 0x13 (DW_TAG_structure_type)
  000115:     DW_AT_sibling 0x137
  000117:     DW_AT_name ldiv_t
  00011e:     DW_AT_byte_size 0x8
  00011f:     30  = 0xd (DW_TAG_member)
  000120:       DW_AT_name quot
  000125:       DW_AT_type indirect DW_FORM_ref2 0xa3
  000128:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00012b:     30  = 0xd (DW_TAG_member)
  00012c:       DW_AT_name rem
  000130:       DW_AT_type indirect DW_FORM_ref2 0xa3
  000133:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000136:     0  null
  000137:   80  = 0x16 (DW_TAG_typedef)
  000138:     DW_AT_name ldiv_t
  00013f:     DW_AT_type indirect DW_FORM_ref2 0x114
  000142:     DW_AT_decl_file 0x1
  000143:     DW_AT_decl_line 0x5e
  000144:     DW_AT_decl_column 0x2f
  000145:   41  = 0x13 (DW_TAG_structure_type)
  000146:     DW_AT_sibling 0x169
  000148:     DW_AT_name lldiv_t
  000150:     DW_AT_byte_size 0x10
  000151:     30  = 0xd (DW_TAG_member)
  000152:       DW_AT_name quot
  000157:       DW_AT_type indirect DW_FORM_ref2 0xab
  00015a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00015d:     30  = 0xd (DW_TAG_member)
  00015e:       DW_AT_name rem
  000162:       DW_AT_type indirect DW_FORM_ref2 0xab
  000165:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000168:     0  null
  000169:   80  = 0x16 (DW_TAG_typedef)
  00016a:     DW_AT_name lldiv_t
  000172:     DW_AT_type indirect DW_FORM_ref2 0x145
  000175:     DW_AT_decl_file 0x1
  000176:     DW_AT_decl_line 0x61
  000177:     DW_AT_decl_column 0x32
  000178:   41  = 0x13 (DW_TAG_structure_type)
  000179:     DW_AT_sibling 0x19e
  00017b:     DW_AT_name _rand_state
  000187:     DW_AT_byte_size 0xe4
  000189:     3  = 0x1 (DW_TAG_array_type)
  00018a:       DW_AT_sibling 0x192
  00018c:       DW_AT_type indirect DW_FORM_ref2 0x9c
  00018f:       1  = 0x21 (DW_TAG_subrange_type)
  000190:         DW_AT_upper_bound 0x38
  000191:       0  null
  000192:     30  = 0xd (DW_TAG_member)
  000193:       DW_AT_name __x
  000197:       DW_AT_type indirect DW_FORM_ref2 0x189
  00019a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00019d:     0  null
  00019e:   41  = 0x13 (DW_TAG_structure_type)
  00019f:     DW_AT_sibling 0x1c8
  0001a1:     DW_AT_name _ANSI_rand_state
  0001b2:     DW_AT_byte_size 0x4
  0001b3:     3  = 0x1 (DW_TAG_array_type)
  0001b4:       DW_AT_sibling 0x1bc
  0001b6:       DW_AT_type indirect DW_FORM_ref2 0x9c
  0001b9:       1  = 0x21 (DW_TAG_subrange_type)
  0001ba:         DW_AT_upper_bound 0x0
  0001bb:       0  null
  0001bc:     30  = 0xd (DW_TAG_member)
  0001bd:       DW_AT_name __x
  0001c1:       DW_AT_type indirect DW_FORM_ref2 0x1b3
  0001c4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0001c7:     0  null
  0001c8:   78  = 0x15 (DW_TAG_subroutine_type)
  0001c9:     DW_AT_sibling 0x1d8
  0001cb:     DW_AT_type indirect DW_FORM_ref2 0x9c
  0001ce:     37  = 0x5 (DW_TAG_formal_parameter)
  0001cf:       DW_AT_type indirect DW_FORM_ref2 0x1d8
  0001d2:     37  = 0x5 (DW_TAG_formal_parameter)
  0001d3:       DW_AT_type indirect DW_FORM_ref2 0x1e0
  0001d6:     86  = 0x18 (DW_TAG_unspecified_parameters)
  0001d7:     0  null
  0001d8:   34  = 0xf (DW_TAG_pointer_type)
  0001d9:     DW_AT_type indirect DW_FORM_ref2 0xb8
  0001dc:   17  = 0x26 (DW_TAG_const_type)
  0001dd:     DW_AT_type indirect DW_FORM_ref2 0xbe
  0001e0:   34  = 0xf (DW_TAG_pointer_type)
  0001e1:     DW_AT_type indirect DW_FORM_ref2 0x1dc
  0001e4:   34  = 0xf (DW_TAG_pointer_type)
  0001e5:     DW_AT_type indirect DW_FORM_ref2 0x1c8
  0001e8:   80  = 0x16 (DW_TAG_typedef)
  0001e9:     DW_AT_name __heapprt
  0001f3:     DW_AT_type indirect DW_FORM_ref2 0x1e4
  0001f6:     DW_AT_decl_file 0x1
  0001f7:     DW_AT_decl_line 0x172
  0001f9:     DW_AT_decl_column 0xf
  0001fa:   41  = 0x13 (DW_TAG_structure_type)
  0001fb:     DW_AT_sibling 0x223
  0001fd:     DW_AT_name __sdiv32by16
  00020a:     DW_AT_byte_size 0x8
  00020b:     30  = 0xd (DW_TAG_member)
  00020c:       DW_AT_name quot
  000211:       DW_AT_type indirect DW_FORM_ref2 0x9c
  000214:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000217:     30  = 0xd (DW_TAG_member)
  000218:       DW_AT_name rem
  00021c:       DW_AT_type indirect DW_FORM_ref2 0x9c
  00021f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000222:     0  null
  000223:   80  = 0x16 (DW_TAG_typedef)
  000224:     DW_AT_name __sdiv32by16
  000231:     DW_AT_type indirect DW_FORM_ref2 0x1fa
  000234:     DW_AT_decl_file 0x1
  000235:     DW_AT_decl_line 0x27f
  000237:     DW_AT_decl_column 0x30
  000238:   41  = 0x13 (DW_TAG_structure_type)
  000239:     DW_AT_sibling 0x261
  00023b:     DW_AT_name __udiv32by16
  000248:     DW_AT_byte_size 0x8
  000249:     30  = 0xd (DW_TAG_member)
  00024a:       DW_AT_name quot
  00024f:       DW_AT_type indirect DW_FORM_ref2 0xc6
  000252:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000255:     30  = 0xd (DW_TAG_member)
  000256:       DW_AT_name rem
  00025a:       DW_AT_type indirect DW_FORM_ref2 0xc6
  00025d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000260:     0  null
  000261:   80  = 0x16 (DW_TAG_typedef)
  000262:     DW_AT_name __udiv32by16
  00026f:     DW_AT_type indirect DW_FORM_ref2 0x238
  000272:     DW_AT_decl_file 0x1
  000273:     DW_AT_decl_line 0x280
  000275:     DW_AT_decl_column 0x39
  000276:   41  = 0x13 (DW_TAG_structure_type)
  000277:     DW_AT_sibling 0x29f
  000279:     DW_AT_name __sdiv64by32
  000286:     DW_AT_byte_size 0x8
  000287:     30  = 0xd (DW_TAG_member)
  000288:       DW_AT_name rem
  00028c:       DW_AT_type indirect DW_FORM_ref2 0x9c
  00028f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000292:     30  = 0xd (DW_TAG_member)
  000293:       DW_AT_name quot
  000298:       DW_AT_type indirect DW_FORM_ref2 0x9c
  00029b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00029e:     0  null
  00029f:   80  = 0x16 (DW_TAG_typedef)
  0002a0:     DW_AT_name __sdiv64by32
  0002ad:     DW_AT_type indirect DW_FORM_ref2 0x276
  0002b0:     DW_AT_decl_file 0x1
  0002b1:     DW_AT_decl_line 0x282
  0002b3:     DW_AT_decl_column 0x30
  0002b4:   80  = 0x16 (DW_TAG_typedef)
  0002b5:     DW_AT_name size_t
  0002bc:     DW_AT_type indirect DW_FORM_ref2 0xc6
  0002bf:     DW_AT_decl_file 0x2
  0002c0:     DW_AT_decl_line 0x2c
  0002c1:     DW_AT_decl_column 0x1a
  0002c2:   0  null
  0002c3: 0  padding


** Section #143 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #120 '.symtab'
    3 relocations applied to section #48 '.debug_info'


** Section #49 '__ARM_grp.cmsis_version.h.2_4y0000_KDuwfv$FPM5_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #50 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 172 bytes

  000000: include at line 0 - file 1
  000003: line 32 define __CMSIS_VERSION_H 
  000018: line 35 define __CM_CMSIS_VERSION_MAIN ( 5U)
  000038: line 36 define __CM_CMSIS_VERSION_SUB ( 0U)
  000057: line 37 define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB )
  0000a9: end include
  0000aa: end of translation unit


** Section #51 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 84 bytes

  000000: Header:
    length 80 (not including this field)
    version 3
    prologue length 69
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\libraries\CMSIS\Include\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 49 6e 63 6c 75 64 65 5c 00
  00003a:  directory ""                 : 00
  00003b:  file "cmsis_version.h": dir 1 time 0x0 length 0: 63 6d 73 69 73 5f 76 65 72 73 69 6f 6e 2e 68 00 01 00 00
  00004e:  file ""                      : 00
  00004f:  DW_LNS_negate_stmt           : 06
  000050:  DW_LNS_negate_stmt           : 06
  000051:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\libraries\CMSIS\Include\cmsis_version.h:1.0


** Section #52 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 224 bytes

  000000: Header:
    size 0xdc bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\libraries\CMSIS\Include\cmsis_version.h
  00003a:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000081:   DW_AT_language DW_LANG_C99
  000083:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000d4:   DW_AT_macro_info 0x0
  0000d8:   DW_AT_stmt_list 0x0
  0000dc:   0  null
  0000dd: 0  padding
  0000de: 0  padding
  0000df: 0  padding


** Section #144 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #120 '.symtab'
    3 relocations applied to section #52 '.debug_info'


** Section #53 '__ARM_grp.cmsis_armcc.h.2_8h3000_vSYjrYH0HJ1_Q00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #54 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 3676 bytes

  000000: include at line 0 - file 1
  000003: line 26 define __CMSIS_ARMCC_H 
  000016: line 44 define __ARM_ARCH_7EM__ 1
  00002b: line 53 define __ASM __asm
  000039: line 56 define __INLINE __inline
  00004d: line 59 define __STATIC_INLINE static __inline
  00006f: line 62 define __NO_RETURN __declspec(noreturn)
  000092: line 65 define __USED __attribute__((used))
  0000b1: line 68 define __WEAK __attribute__((weak))
  0000d0: line 71 define __PACKED __attribute__((packed))
  0000f3: line 74 define __PACKED_STRUCT __packed struct
  000115: line 77 define __PACKED_UNION __packed union
  000135: line 80 define __UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x)))
  00016b: line 83 define __UNALIGNED_UINT16_WRITE(addr,val) ((*((__packed uint16_t *)(addr))) = (val))
  0001bb: line 86 define __UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr)))
  000202: line 89 define __UNALIGNED_UINT32_WRITE(addr,val) ((*((__packed uint32_t *)(addr))) = (val))
  000252: line 92 define __UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr)))
  000299: line 95 define __ALIGNED(x) __attribute__((aligned(x)))
  0002c4: line 98 define __RESTRICT __restrict
  0002dc: line 262 define __enable_fault_irq __enable_fiq
  0002ff: line 270 define __disable_fault_irq __disable_fiq
  000324: line 389 define __NOP __nop
  000333: line 396 define __WFI __wfi
  000342: line 404 define __WFE __wfe
  000351: line 411 define __SEV __sev
  000360: line 420 define __ISB() do { __schedule_barrier(); __isb(0xF); __schedule_barrier(); } while (0U)
  0003b5: line 431 define __DSB() do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U)
  00040a: line 442 define __DMB() do { __schedule_barrier(); __dmb(0xF); __schedule_barrier(); } while (0U)
  00045f: line 454 define __REV __rev
  00046e: line 494 define __ROR __ror
  00047d: line 504 define __BKPT(value) __breakpoint(value)
  0004a2: line 515 define __RBIT __rbit
  0004b3: line 541 define __CLZ __clz
  0004c2: line 556 define __LDREXB(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr)) _Pragma("pop")
  00052a: line 569 define __LDREXH(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr)) _Pragma("pop")
  000592: line 582 define __LDREXW(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr)) _Pragma("pop")
  0005fb: line 597 define __STREXB(value,ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop")
  000663: line 612 define __STREXH(value,ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop")
  0006cb: line 627 define __STREXW(value,ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop")
  000733: line 635 define __CLREX __clrex
  000746: line 645 define __SSAT __ssat
  000757: line 655 define __USAT __usat
  000768: line 680 define __LDRBT(ptr) ((uint8_t ) __ldrt(ptr))
  000791: line 689 define __LDRHT(ptr) ((uint16_t) __ldrt(ptr))
  0007ba: line 698 define __LDRT(ptr) ((uint32_t ) __ldrt(ptr))
  0007e3: line 707 define __STRBT(value,ptr) __strt(value, ptr)
  00080c: line 716 define __STRHT(value,ptr) __strt(value, ptr)
  000835: line 725 define __STRT(value,ptr) __strt(value, ptr)
  00085d: line 741 define __SADD8 __sadd8
  000870: line 742 define __QADD8 __qadd8
  000883: line 743 define __SHADD8 __shadd8
  000898: line 744 define __UADD8 __uadd8
  0008ab: line 745 define __UQADD8 __uqadd8
  0008c0: line 746 define __UHADD8 __uhadd8
  0008d5: line 747 define __SSUB8 __ssub8
  0008e8: line 748 define __QSUB8 __qsub8
  0008fb: line 749 define __SHSUB8 __shsub8
  000910: line 750 define __USUB8 __usub8
  000923: line 751 define __UQSUB8 __uqsub8
  000938: line 752 define __UHSUB8 __uhsub8
  00094d: line 753 define __SADD16 __sadd16
  000962: line 754 define __QADD16 __qadd16
  000977: line 755 define __SHADD16 __shadd16
  00098e: line 756 define __UADD16 __uadd16
  0009a3: line 757 define __UQADD16 __uqadd16
  0009ba: line 758 define __UHADD16 __uhadd16
  0009d1: line 759 define __SSUB16 __ssub16
  0009e6: line 760 define __QSUB16 __qsub16
  0009fb: line 761 define __SHSUB16 __shsub16
  000a12: line 762 define __USUB16 __usub16
  000a27: line 763 define __UQSUB16 __uqsub16
  000a3e: line 764 define __UHSUB16 __uhsub16
  000a55: line 765 define __SASX __sasx
  000a66: line 766 define __QASX __qasx
  000a77: line 767 define __SHASX __shasx
  000a8a: line 768 define __UASX __uasx
  000a9b: line 769 define __UQASX __uqasx
  000aae: line 770 define __UHASX __uhasx
  000ac1: line 771 define __SSAX __ssax
  000ad2: line 772 define __QSAX __qsax
  000ae3: line 773 define __SHSAX __shsax
  000af6: line 774 define __USAX __usax
  000b07: line 775 define __UQSAX __uqsax
  000b1a: line 776 define __UHSAX __uhsax
  000b2d: line 777 define __USAD8 __usad8
  000b40: line 778 define __USADA8 __usada8
  000b55: line 779 define __SSAT16 __ssat16
  000b6a: line 780 define __USAT16 __usat16
  000b7f: line 781 define __UXTB16 __uxtb16
  000b94: line 782 define __UXTAB16 __uxtab16
  000bab: line 783 define __SXTB16 __sxtb16
  000bc0: line 784 define __SXTAB16 __sxtab16
  000bd7: line 785 define __SMUAD __smuad
  000bea: line 786 define __SMUADX __smuadx
  000bff: line 787 define __SMLAD __smlad
  000c12: line 788 define __SMLADX __smladx
  000c27: line 789 define __SMLALD __smlald
  000c3c: line 790 define __SMLALDX __smlaldx
  000c53: line 791 define __SMUSD __smusd
  000c66: line 792 define __SMUSDX __smusdx
  000c7b: line 793 define __SMLSD __smlsd
  000c8e: line 794 define __SMLSDX __smlsdx
  000ca3: line 795 define __SMLSLD __smlsld
  000cb8: line 796 define __SMLSLDX __smlsldx
  000ccf: line 797 define __SEL __sel
  000cde: line 798 define __QADD __qadd
  000cef: line 799 define __QSUB __qsub
  000d00: line 801 define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) )
  000d78: line 804 define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) )
  000df0: line 807 define __SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + ((int64_t)(ARG3) << 32U) ) >> 32U))
  000e59: end include
  000e5a: end of translation unit


** Section #55 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 80 bytes

  000000: Header:
    length 76 (not including this field)
    version 3
    prologue length 67
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\libraries\CMSIS\Include\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 49 6e 63 6c 75 64 65 5c 00
  00003a:  directory ""                 : 00
  00003b:  file "cmsis_armcc.h": dir 1 time 0x0 length 0: 63 6d 73 69 73 5f 61 72 6d 63 63 2e 68 00 01 00 00
  00004c:  file ""                      : 00
  00004d:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\libraries\CMSIS\Include\cmsis_armcc.h:1.0


** Section #56 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1364 bytes

  000000: Header:
    size 0x550 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\libraries\CMSIS\Include\cmsis_armcc.h
  000038:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  00007f:   DW_AT_language DW_LANG_C99
  000081:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000d2:   DW_AT_macro_info 0x0
  0000d6:   DW_AT_stmt_list 0x0
  0000da:   59  = 0x2e (DW_TAG_subprogram)
  0000db:     DW_AT_sibling 0x11a
  0000dd:     DW_AT_decl_file 0x1
  0000de:     DW_AT_decl_line 0x7f
  0000df:     DW_AT_decl_column 0x1a
  0000e0:     DW_AT_name __get_CONTROL
  0000ee:     DW_AT_external 0x0
  0000ef:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0000f4:     97  = 0x34 (DW_TAG_variable)
  0000f5:       DW_AT_name __result
  0000fe:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000103:       DW_AT_artificial 0x1
  000104:     89  = 0x34 (DW_TAG_variable)
  000105:       DW_AT_name __regControl
  000112:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000117:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000119:     0  null
  00011a:   60  = 0x2e (DW_TAG_subprogram)
  00011b:     DW_AT_sibling 0x154
  00011d:     DW_AT_decl_file 0x1
  00011e:     DW_AT_decl_line 0x8b
  000120:     DW_AT_decl_column 0x16
  000121:     DW_AT_name __set_CONTROL
  00012f:     DW_AT_external 0x0
  000130:     36  = 0x5 (DW_TAG_formal_parameter)
  000131:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000136:       DW_AT_name control
  00013e:     89  = 0x34 (DW_TAG_variable)
  00013f:       DW_AT_name __regControl
  00014c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000151:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000153:     0  null
  000154:   59  = 0x2e (DW_TAG_subprogram)
  000155:     DW_AT_sibling 0x18f
  000157:     DW_AT_decl_file 0x1
  000158:     DW_AT_decl_line 0x97
  00015a:     DW_AT_decl_column 0x1a
  00015b:     DW_AT_name __get_IPSR
  000166:     DW_AT_external 0x0
  000167:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00016c:     97  = 0x34 (DW_TAG_variable)
  00016d:       DW_AT_name __result
  000176:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00017b:       DW_AT_artificial 0x1
  00017c:     89  = 0x34 (DW_TAG_variable)
  00017d:       DW_AT_name __regIPSR
  000187:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00018c:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  00018e:     0  null
  00018f:   59  = 0x2e (DW_TAG_subprogram)
  000190:     DW_AT_sibling 0x1ca
  000192:     DW_AT_decl_file 0x1
  000193:     DW_AT_decl_line 0xa3
  000195:     DW_AT_decl_column 0x1a
  000196:     DW_AT_name __get_APSR
  0001a1:     DW_AT_external 0x0
  0001a2:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001a7:     97  = 0x34 (DW_TAG_variable)
  0001a8:       DW_AT_name __result
  0001b1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001b6:       DW_AT_artificial 0x1
  0001b7:     89  = 0x34 (DW_TAG_variable)
  0001b8:       DW_AT_name __regAPSR
  0001c2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001c7:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  0001c9:     0  null
  0001ca:   59  = 0x2e (DW_TAG_subprogram)
  0001cb:     DW_AT_sibling 0x205
  0001cd:     DW_AT_decl_file 0x1
  0001ce:     DW_AT_decl_line 0xaf
  0001d0:     DW_AT_decl_column 0x1a
  0001d1:     DW_AT_name __get_xPSR
  0001dc:     DW_AT_external 0x0
  0001dd:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001e2:     97  = 0x34 (DW_TAG_variable)
  0001e3:       DW_AT_name __result
  0001ec:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001f1:       DW_AT_artificial 0x1
  0001f2:     89  = 0x34 (DW_TAG_variable)
  0001f3:       DW_AT_name __regXPSR
  0001fd:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000202:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000204:     0  null
  000205:   59  = 0x2e (DW_TAG_subprogram)
  000206:     DW_AT_sibling 0x24e
  000208:     DW_AT_decl_file 0x1
  000209:     DW_AT_decl_line 0xbb
  00020b:     DW_AT_decl_column 0x1a
  00020c:     DW_AT_name __get_PSP
  000216:     DW_AT_external 0x0
  000217:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00021c:     97  = 0x34 (DW_TAG_variable)
  00021d:       DW_AT_name __result
  000226:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00022b:       DW_AT_artificial 0x1
  00022c:     89  = 0x34 (DW_TAG_variable)
  00022d:       DW_AT_name __regProcessStackPointer
  000246:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00024b:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  00024d:     0  null
  00024e:   60  = 0x2e (DW_TAG_subprogram)
  00024f:     DW_AT_sibling 0x297
  000251:     DW_AT_decl_file 0x1
  000252:     DW_AT_decl_line 0xc7
  000254:     DW_AT_decl_column 0x16
  000255:     DW_AT_name __set_PSP
  00025f:     DW_AT_external 0x0
  000260:     36  = 0x5 (DW_TAG_formal_parameter)
  000261:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000266:       DW_AT_name topOfProcStack
  000275:     89  = 0x34 (DW_TAG_variable)
  000276:       DW_AT_name __regProcessStackPointer
  00028f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000294:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000296:     0  null
  000297:   59  = 0x2e (DW_TAG_subprogram)
  000298:     DW_AT_sibling 0x2dd
  00029a:     DW_AT_decl_file 0x1
  00029b:     DW_AT_decl_line 0xd3
  00029d:     DW_AT_decl_column 0x1a
  00029e:     DW_AT_name __get_MSP
  0002a8:     DW_AT_external 0x0
  0002a9:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002ae:     97  = 0x34 (DW_TAG_variable)
  0002af:       DW_AT_name __result
  0002b8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002bd:       DW_AT_artificial 0x1
  0002be:     89  = 0x34 (DW_TAG_variable)
  0002bf:       DW_AT_name __regMainStackPointer
  0002d5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002da:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  0002dc:     0  null
  0002dd:   60  = 0x2e (DW_TAG_subprogram)
  0002de:     DW_AT_sibling 0x323
  0002e0:     DW_AT_decl_file 0x1
  0002e1:     DW_AT_decl_line 0xdf
  0002e3:     DW_AT_decl_column 0x16
  0002e4:     DW_AT_name __set_MSP
  0002ee:     DW_AT_external 0x0
  0002ef:     36  = 0x5 (DW_TAG_formal_parameter)
  0002f0:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002f5:       DW_AT_name topOfMainStack
  000304:     89  = 0x34 (DW_TAG_variable)
  000305:       DW_AT_name __regMainStackPointer
  00031b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000320:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000322:     0  null
  000323:   59  = 0x2e (DW_TAG_subprogram)
  000324:     DW_AT_sibling 0x364
  000326:     DW_AT_decl_file 0x1
  000327:     DW_AT_decl_line 0xeb
  000329:     DW_AT_decl_column 0x1a
  00032a:     DW_AT_name __get_PRIMASK
  000338:     DW_AT_external 0x0
  000339:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00033e:     97  = 0x34 (DW_TAG_variable)
  00033f:       DW_AT_name __result
  000348:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00034d:       DW_AT_artificial 0x1
  00034e:     89  = 0x34 (DW_TAG_variable)
  00034f:       DW_AT_name __regPriMask
  00035c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000361:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000363:     0  null
  000364:   60  = 0x2e (DW_TAG_subprogram)
  000365:     DW_AT_sibling 0x39e
  000367:     DW_AT_decl_file 0x1
  000368:     DW_AT_decl_line 0xf7
  00036a:     DW_AT_decl_column 0x16
  00036b:     DW_AT_name __set_PRIMASK
  000379:     DW_AT_external 0x0
  00037a:     36  = 0x5 (DW_TAG_formal_parameter)
  00037b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000380:       DW_AT_name priMask
  000388:     89  = 0x34 (DW_TAG_variable)
  000389:       DW_AT_name __regPriMask
  000396:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00039b:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  00039d:     0  null
  00039e:   59  = 0x2e (DW_TAG_subprogram)
  00039f:     DW_AT_sibling 0x3df
  0003a1:     DW_AT_decl_file 0x1
  0003a2:     DW_AT_decl_line 0x116
  0003a4:     DW_AT_decl_column 0x1b
  0003a5:     DW_AT_name __get_BASEPRI
  0003b3:     DW_AT_external 0x0
  0003b4:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0003b9:     97  = 0x34 (DW_TAG_variable)
  0003ba:       DW_AT_name __result
  0003c3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0003c8:       DW_AT_artificial 0x1
  0003c9:     89  = 0x34 (DW_TAG_variable)
  0003ca:       DW_AT_name __regBasePri
  0003d7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0003dc:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  0003de:     0  null
  0003df:   60  = 0x2e (DW_TAG_subprogram)
  0003e0:     DW_AT_sibling 0x419
  0003e2:     DW_AT_decl_file 0x1
  0003e3:     DW_AT_decl_line 0x122
  0003e5:     DW_AT_decl_column 0x16
  0003e6:     DW_AT_name __set_BASEPRI
  0003f4:     DW_AT_external 0x0
  0003f5:     36  = 0x5 (DW_TAG_formal_parameter)
  0003f6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0003fb:       DW_AT_name basePri
  000403:     89  = 0x34 (DW_TAG_variable)
  000404:       DW_AT_name __regBasePri
  000411:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000416:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000418:     0  null
  000419:   60  = 0x2e (DW_TAG_subprogram)
  00041a:     DW_AT_sibling 0x45a
  00041c:     DW_AT_decl_file 0x1
  00041d:     DW_AT_decl_line 0x12f
  00041f:     DW_AT_decl_column 0x16
  000420:     DW_AT_name __set_BASEPRI_MAX
  000432:     DW_AT_external 0x0
  000433:     36  = 0x5 (DW_TAG_formal_parameter)
  000434:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000439:       DW_AT_name basePri
  000441:     89  = 0x34 (DW_TAG_variable)
  000442:       DW_AT_name __regBasePriMax
  000452:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000457:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  000459:     0  null
  00045a:   59  = 0x2e (DW_TAG_subprogram)
  00045b:     DW_AT_sibling 0x49f
  00045d:     DW_AT_decl_file 0x1
  00045e:     DW_AT_decl_line 0x13b
  000460:     DW_AT_decl_column 0x1a
  000461:     DW_AT_name __get_FAULTMASK
  000471:     DW_AT_external 0x0
  000472:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000477:     97  = 0x34 (DW_TAG_variable)
  000478:       DW_AT_name __result
  000481:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000486:       DW_AT_artificial 0x1
  000487:     89  = 0x34 (DW_TAG_variable)
  000488:       DW_AT_name __regFaultMask
  000497:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00049c:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  00049e:     0  null
  00049f:   60  = 0x2e (DW_TAG_subprogram)
  0004a0:     DW_AT_sibling 0x4df
  0004a2:     DW_AT_decl_file 0x1
  0004a3:     DW_AT_decl_line 0x147
  0004a5:     DW_AT_decl_column 0x16
  0004a6:     DW_AT_name __set_FAULTMASK
  0004b6:     DW_AT_external 0x0
  0004b7:     36  = 0x5 (DW_TAG_formal_parameter)
  0004b8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0004bd:       DW_AT_name faultMask
  0004c7:     89  = 0x34 (DW_TAG_variable)
  0004c8:       DW_AT_name __regFaultMask
  0004d7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0004dc:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  0004de:     0  null
  0004df:   59  = 0x2e (DW_TAG_subprogram)
  0004e0:     DW_AT_sibling 0x51c
  0004e2:     DW_AT_decl_file 0x1
  0004e3:     DW_AT_decl_line 0x158
  0004e5:     DW_AT_decl_column 0x1a
  0004e6:     DW_AT_name __get_FPSCR
  0004f2:     DW_AT_external 0x0
  0004f3:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0004f8:     97  = 0x34 (DW_TAG_variable)
  0004f9:       DW_AT_name __result
  000502:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000507:       DW_AT_artificial 0x1
  000508:     89  = 0x34 (DW_TAG_variable)
  000509:       DW_AT_name __regfpscr
  000514:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000519:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  00051b:     0  null
  00051c:   60  = 0x2e (DW_TAG_subprogram)
  00051d:     DW_AT_sibling 0x550
  00051f:     DW_AT_decl_file 0x1
  000520:     DW_AT_decl_line 0x169
  000522:     DW_AT_decl_column 0x16
  000523:     DW_AT_name __set_FPSCR
  00052f:     DW_AT_external 0x0
  000530:     36  = 0x5 (DW_TAG_formal_parameter)
  000531:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000536:       DW_AT_name fpscr
  00053c:     89  = 0x34 (DW_TAG_variable)
  00053d:       DW_AT_name __regfpscr
  000548:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00054d:       DW_AT_location  block size 0x1 = { DW_OP_reg0 }
  00054f:     0  null
  000550:   0  null
  000551: 0  padding
  000552: 0  padding
  000553: 0  padding


** Section #145 '.rel.debug_info' (SHT_REL)
    Size   : 392 bytes (alignment 4)
    Symbol table #120 '.symtab'
    49 relocations applied to section #56 '.debug_info'


** Section #57 '__ARM_grp.cmsis_compiler.h.2_Yv0000_vjViiU3CEXa_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #58 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 36 bytes

  000000: include at line 0 - file 1
  000003: line 26 define __CMSIS_COMPILER_H 
  000019: include at line 28 - file 2
  00001c: end include
  00001d: include at line 34 - file 3
  000020: end include
  000021: end include
  000022: end of translation unit


** Section #59 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 152 bytes

  000000: Header:
    length 148 (not including this field)
    version 3
    prologue length 136
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\libraries\CMSIS\Include\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 49 6e 63 6c 75 64 65 5c 00
  00003a:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  00005f:  directory ""                 : 00
  000060:  file "cmsis_compiler.h": dir 1 time 0x0 length 0: 63 6d 73 69 73 5f 63 6f 6d 70 69 6c 65 72 2e 68 00 01 00 00
  000074:  file "stdint.h": dir 2 time 0x0 length 0: 73 74 64 69 6e 74 2e 68 00 02 00 00
  000080:  file "cmsis_armcc.h": dir 1 time 0x0 length 0: 63 6d 73 69 73 5f 61 72 6d 63 63 2e 68 00 01 00 00
  000091:  file ""                      : 00
  000092:  DW_LNS_negate_stmt           : 06
  000093:  DW_LNS_negate_stmt           : 06
  000094:  DW_LNS_negate_stmt           : 06
  000095:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\libraries\CMSIS\Include\cmsis_compiler.h:1.0 [


** Section #60 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 224 bytes

  000000: Header:
    size 0xdc bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\libraries\CMSIS\Include\cmsis_compiler.h
  00003b:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000082:   DW_AT_language DW_LANG_C99
  000084:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000d5:   DW_AT_macro_info 0x0
  0000d9:   DW_AT_stmt_list 0x0
  0000dd:   0  null
  0000de: 0  padding
  0000df: 0  padding


** Section #146 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #120 '.symtab'
    3 relocations applied to section #60 '.debug_info'


** Section #61 '__ARM_grp.mpu_armv7.h.2_gl2000_Bmyp5TWx8u2_k00000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #62 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 2124 bytes

  000000: include at line 0 - file 1
  000003: line 26 define ARM_MPU_ARMV7_H 
  000016: line 28 define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U)
  000041: line 29 define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U)
  00006c: line 30 define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U)
  000098: line 31 define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U)
  0000c4: line 32 define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U)
  0000f0: line 33 define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U)
  00011b: line 34 define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU)
  000146: line 35 define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU)
  000171: line 36 define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU)
  00019c: line 37 define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU)
  0001c8: line 38 define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU)
  0001f4: line 39 define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU)
  000220: line 40 define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U)
  00024d: line 41 define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U)
  00027a: line 42 define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U)
  0002a7: line 43 define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U)
  0002d2: line 44 define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U)
  0002fd: line 45 define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U)
  000328: line 46 define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U)
  000353: line 47 define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U)
  00037f: line 48 define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U)
  0003ab: line 49 define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U)
  0003d7: line 50 define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU)
  000404: line 51 define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU)
  000431: line 52 define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU)
  00045e: line 53 define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU)
  000489: line 54 define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU)
  0004b4: line 55 define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU)
  0004df: line 57 define ARM_MPU_AP_NONE 0u
  0004f4: line 58 define ARM_MPU_AP_PRIV 1u
  000509: line 59 define ARM_MPU_AP_URO 2u
  00051d: line 60 define ARM_MPU_AP_FULL 3u
  000532: line 61 define ARM_MPU_AP_PRO 5u
  000546: line 62 define ARM_MPU_AP_RO 6u
  000559: line 69 define ARM_MPU_RBAR(Region,BaseAddress) ((BaseAddress & MPU_RBAR_ADDR_Msk) | (Region & MPU_RBAR_REGION_Msk) | (1UL << MPU_RBAR_VALID_Pos))
  0005df: line 83 define ARM_MPU_RASR(DisableExec,AccessPermission,TypeExtField,IsShareable,IsCacheable,IsBufferable,SubRegionDisable,Size) ((DisableExec << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | ((AccessPermission << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | ((TypeExtField << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | ((IsShareable << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | ((IsCacheable << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | ((IsBufferable << MPU_RASR_B_Pos) & MPU_RASR_B_Msk) | ((SubRegionDisable << MPU_RASR_SRD_Pos) & MPU_RASR_SRD_Msk) | ((Size << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk) | ((1UL << MPU_RASR_ENABLE_Pos) & MPU_RASR_ENABLE_Msk)
  000848: end include
  000849: end of translation unit


** Section #63 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 80 bytes

  000000: Header:
    length 76 (not including this field)
    version 3
    prologue length 65
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\libraries\CMSIS\Include\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 49 6e 63 6c 75 64 65 5c 00
  00003a:  directory ""                 : 00
  00003b:  file "mpu_armv7.h": dir 1 time 0x0 length 0: 6d 70 75 5f 61 72 6d 76 37 2e 68 00 01 00 00
  00004a:  file ""                      : 00
  00004b:  DW_LNS_negate_stmt           : 06
  00004c:  DW_LNS_negate_stmt           : 06
  00004d:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\libraries\CMSIS\Include\mpu_armv7.h:1.0


** Section #64 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 636 bytes

  000000: Header:
    size 0x278 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\libraries\CMSIS\Include\mpu_armv7.h
  000036:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  00007d:   DW_AT_language DW_LANG_C99
  00007f:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000d0:   DW_AT_macro_info 0x0
  0000d4:   DW_AT_stmt_list 0x0
  0000d8:   41  = 0x13 (DW_TAG_structure_type)
  0000d9:     DW_AT_sibling 0x10b
  0000db:     DW_AT_name _ARM_MPU_Region_t
  0000ed:     DW_AT_byte_size 0x8
  0000ee:     30  = 0xd (DW_TAG_member)
  0000ef:       DW_AT_name RBAR
  0000f4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0000f9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0000fc:     30  = 0xd (DW_TAG_member)
  0000fd:       DW_AT_name RASR
  000102:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000107:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00010a:     0  null
  00010b:   80  = 0x16 (DW_TAG_typedef)
  00010c:     DW_AT_name ARM_MPU_Region_t
  00011d:     DW_AT_type indirect DW_FORM_ref2 0xd8
  000120:     DW_AT_decl_file 0x1
  000121:     DW_AT_decl_line 0x65
  000122:     DW_AT_decl_column 0x3
  000123:   60  = 0x2e (DW_TAG_subprogram)
  000124:     DW_AT_sibling 0x14c
  000126:     DW_AT_decl_file 0x1
  000127:     DW_AT_decl_line 0x6a
  000128:     DW_AT_decl_column 0x16
  000129:     DW_AT_name ARM_MPU_Enable
  000138:     DW_AT_external 0x0
  000139:     36  = 0x5 (DW_TAG_formal_parameter)
  00013a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00013f:       DW_AT_name MPU_Control
  00014b:     0  null
  00014c:   60  = 0x2e (DW_TAG_subprogram)
  00014d:     DW_AT_sibling 0x164
  00014f:     DW_AT_decl_file 0x1
  000150:     DW_AT_decl_line 0x76
  000151:     DW_AT_decl_column 0x16
  000152:     DW_AT_name ARM_MPU_Disable
  000162:     DW_AT_external 0x0
  000163:     0  null
  000164:   60  = 0x2e (DW_TAG_subprogram)
  000165:     DW_AT_sibling 0x189
  000167:     DW_AT_decl_file 0x1
  000168:     DW_AT_decl_line 0x83
  00016a:     DW_AT_decl_column 0x16
  00016b:     DW_AT_name ARM_MPU_ClrRegion
  00017d:     DW_AT_external 0x0
  00017e:     36  = 0x5 (DW_TAG_formal_parameter)
  00017f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000184:       DW_AT_name rnr
  000188:     0  null
  000189:   60  = 0x2e (DW_TAG_subprogram)
  00018a:     DW_AT_sibling 0x1ba
  00018c:     DW_AT_decl_file 0x1
  00018d:     DW_AT_decl_line 0x8d
  00018f:     DW_AT_decl_column 0x16
  000190:     DW_AT_name ARM_MPU_SetRegion
  0001a2:     DW_AT_external 0x0
  0001a3:     36  = 0x5 (DW_TAG_formal_parameter)
  0001a4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001a9:       DW_AT_name rbar
  0001ae:     36  = 0x5 (DW_TAG_formal_parameter)
  0001af:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001b4:       DW_AT_name rasr
  0001b9:     0  null
  0001ba:   60  = 0x2e (DW_TAG_subprogram)
  0001bb:     DW_AT_sibling 0x1f7
  0001bd:     DW_AT_decl_file 0x1
  0001be:     DW_AT_decl_line 0x98
  0001c0:     DW_AT_decl_column 0x16
  0001c1:     DW_AT_name ARM_MPU_SetRegionEx
  0001d5:     DW_AT_external 0x0
  0001d6:     36  = 0x5 (DW_TAG_formal_parameter)
  0001d7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001dc:       DW_AT_name rnr
  0001e0:     36  = 0x5 (DW_TAG_formal_parameter)
  0001e1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001e6:       DW_AT_name rbar
  0001eb:     36  = 0x5 (DW_TAG_formal_parameter)
  0001ec:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001f1:       DW_AT_name rasr
  0001f6:     0  null
  0001f7:   60  = 0x2e (DW_TAG_subprogram)
  0001f8:     DW_AT_sibling 0x22d
  0001fa:     DW_AT_decl_file 0x1
  0001fb:     DW_AT_decl_line 0xa4
  0001fd:     DW_AT_decl_column 0x16
  0001fe:     DW_AT_name orderedCpy
  000209:     DW_AT_external 0x0
  00020a:     36  = 0x5 (DW_TAG_formal_parameter)
  00020b:       DW_AT_type indirect DW_FORM_ref2 0x233
  00020e:       DW_AT_name dst
  000212:     36  = 0x5 (DW_TAG_formal_parameter)
  000213:       DW_AT_type indirect DW_FORM_ref2 0x241
  000216:       DW_AT_name src
  00021a:     36  = 0x5 (DW_TAG_formal_parameter)
  00021b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000220:       DW_AT_name len
  000224:     92  = 0x34 (DW_TAG_variable)
  000225:       DW_AT_name i
  000227:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00022c:     0  null
  00022d:   116  = 0x35 (DW_TAG_volatile_type)
  00022e:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000233:   34  = 0xf (DW_TAG_pointer_type)
  000234:     DW_AT_type indirect DW_FORM_ref2 0x22d
  000237:   17  = 0x26 (DW_TAG_const_type)
  000238:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00023d:   34  = 0xf (DW_TAG_pointer_type)
  00023e:     DW_AT_type indirect DW_FORM_ref2 0x237
  000241:   35  = 0x37 (DW_TAG_restrict_type)
  000242:     DW_AT_type indirect DW_FORM_ref2 0x23d
  000245:   60  = 0x2e (DW_TAG_subprogram)
  000246:     DW_AT_sibling 0x26f
  000248:     DW_AT_decl_file 0x1
  000249:     DW_AT_decl_line 0xb1
  00024b:     DW_AT_decl_column 0x16
  00024c:     DW_AT_name ARM_MPU_Load
  000259:     DW_AT_external 0x0
  00025a:     36  = 0x5 (DW_TAG_formal_parameter)
  00025b:       DW_AT_type indirect DW_FORM_ref2 0x273
  00025e:       DW_AT_name table
  000264:     36  = 0x5 (DW_TAG_formal_parameter)
  000265:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00026a:       DW_AT_name cnt
  00026e:     0  null
  00026f:   17  = 0x26 (DW_TAG_const_type)
  000270:     DW_AT_type indirect DW_FORM_ref2 0x10b
  000273:   34  = 0xf (DW_TAG_pointer_type)
  000274:     DW_AT_type indirect DW_FORM_ref2 0x26f
  000277:   0  null
  000278: 0  padding
  000279: 0  padding
  00027a: 0  padding
  00027b: 0  padding


** Section #147 '.rel.debug_info' (SHT_REL)
    Size   : 136 bytes (alignment 4)
    Symbol table #120 '.symtab'
    17 relocations applied to section #64 '.debug_info'


** Section #65 '__ARM_grp.core_cm7.h.2_P5Ja00_L6k2Yo7QMBe_He0000' (SHT_GROUP)
    Size   : 20 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #66 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 28364 bytes

  000000: include at line 0 - file 1
  000003: line 32 define __CORE_CM7_H_GENERIC 
  00001b: include at line 34 - file 2
  00001e: end include
  00001f: include at line 63 - file 3
  000022: end include
  000023: line 66 define __CM7_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)
  000058: line 67 define __CM7_CMSIS_VERSION_SUB ( __CM_CMSIS_VERSION_SUB)
  00008c: line 68 define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | __CM7_CMSIS_VERSION_SUB )
  0000e1: line 71 define __CORTEX_M (7U)
  0000f3: line 79 define __FPU_USED 1U
  000103: include at line 162 - file 4
  000107: end include
  000108: line 174 define __CORE_CM7_H_DEPENDANT 
  000123: line 234 define __I volatile const
  000139: line 236 define __O volatile
  000149: line 237 define __IO volatile
  00015a: line 240 define __IM volatile const
  000171: line 241 define __OM volatile
  000182: line 242 define __IOM volatile
  000194: line 291 define APSR_N_Pos 31U
  0001a6: line 292 define APSR_N_Msk (1UL << APSR_N_Pos)
  0001c8: line 294 define APSR_Z_Pos 30U
  0001da: line 295 define APSR_Z_Msk (1UL << APSR_Z_Pos)
  0001fc: line 297 define APSR_C_Pos 29U
  00020e: line 298 define APSR_C_Msk (1UL << APSR_C_Pos)
  000230: line 300 define APSR_V_Pos 28U
  000242: line 301 define APSR_V_Msk (1UL << APSR_V_Pos)
  000264: line 303 define APSR_Q_Pos 27U
  000276: line 304 define APSR_Q_Msk (1UL << APSR_Q_Pos)
  000298: line 306 define APSR_GE_Pos 16U
  0002ab: line 307 define APSR_GE_Msk (0xFUL << APSR_GE_Pos)
  0002d1: line 324 define IPSR_ISR_Pos 0U
  0002e4: line 325 define IPSR_ISR_Msk (0x1FFUL )
  0002ff: line 352 define xPSR_N_Pos 31U
  000311: line 353 define xPSR_N_Msk (1UL << xPSR_N_Pos)
  000333: line 355 define xPSR_Z_Pos 30U
  000345: line 356 define xPSR_Z_Msk (1UL << xPSR_Z_Pos)
  000367: line 358 define xPSR_C_Pos 29U
  000379: line 359 define xPSR_C_Msk (1UL << xPSR_C_Pos)
  00039b: line 361 define xPSR_V_Pos 28U
  0003ad: line 362 define xPSR_V_Msk (1UL << xPSR_V_Pos)
  0003cf: line 364 define xPSR_Q_Pos 27U
  0003e1: line 365 define xPSR_Q_Msk (1UL << xPSR_Q_Pos)
  000403: line 367 define xPSR_ICI_IT_2_Pos 25U
  00041c: line 368 define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos)
  00044c: line 370 define xPSR_T_Pos 24U
  00045e: line 371 define xPSR_T_Msk (1UL << xPSR_T_Pos)
  000480: line 373 define xPSR_GE_Pos 16U
  000493: line 374 define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos)
  0004b9: line 376 define xPSR_ICI_IT_1_Pos 10U
  0004d2: line 377 define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos)
  000505: line 379 define xPSR_ISR_Pos 0U
  000518: line 380 define xPSR_ISR_Msk (0x1FFUL )
  000533: line 399 define CONTROL_FPCA_Pos 2U
  00054a: line 400 define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos)
  000578: line 402 define CONTROL_SPSEL_Pos 1U
  000590: line 403 define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)
  0005c0: line 405 define CONTROL_nPRIV_Pos 0U
  0005d8: line 406 define CONTROL_nPRIV_Msk (1UL )
  0005f4: line 439 define NVIC_STIR_INTID_Pos 0U
  00060e: line 440 define NVIC_STIR_INTID_Msk (0x1FFUL )
  000630: line 510 define SCB_CPUID_IMPLEMENTER_Pos 24U
  000651: line 511 define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)
  000694: line 513 define SCB_CPUID_VARIANT_Pos 20U
  0006b1: line 514 define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)
  0006eb: line 516 define SCB_CPUID_ARCHITECTURE_Pos 16U
  00070d: line 517 define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)
  000751: line 519 define SCB_CPUID_PARTNO_Pos 4U
  00076c: line 520 define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)
  0007a6: line 522 define SCB_CPUID_REVISION_Pos 0U
  0007c3: line 523 define SCB_CPUID_REVISION_Msk (0xFUL )
  0007e6: line 526 define SCB_ICSR_NMIPENDSET_Pos 31U
  000805: line 527 define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)
  000841: line 529 define SCB_ICSR_PENDSVSET_Pos 28U
  00085f: line 530 define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)
  000899: line 532 define SCB_ICSR_PENDSVCLR_Pos 27U
  0008b7: line 533 define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)
  0008f1: line 535 define SCB_ICSR_PENDSTSET_Pos 26U
  00090f: line 536 define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)
  000949: line 538 define SCB_ICSR_PENDSTCLR_Pos 25U
  000967: line 539 define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)
  0009a1: line 541 define SCB_ICSR_ISRPREEMPT_Pos 23U
  0009c0: line 542 define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)
  0009fc: line 544 define SCB_ICSR_ISRPENDING_Pos 22U
  000a1b: line 545 define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)
  000a57: line 547 define SCB_ICSR_VECTPENDING_Pos 12U
  000a77: line 548 define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)
  000ab9: line 550 define SCB_ICSR_RETTOBASE_Pos 11U
  000ad7: line 551 define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)
  000b11: line 553 define SCB_ICSR_VECTACTIVE_Pos 0U
  000b2f: line 554 define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL )
  000b55: line 557 define SCB_VTOR_TBLOFF_Pos 7U
  000b6f: line 558 define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)
  000bab: line 561 define SCB_AIRCR_VECTKEY_Pos 16U
  000bc8: line 562 define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)
  000c05: line 564 define SCB_AIRCR_VECTKEYSTAT_Pos 16U
  000c26: line 565 define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)
  000c6b: line 567 define SCB_AIRCR_ENDIANESS_Pos 15U
  000c8a: line 568 define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)
  000cc6: line 570 define SCB_AIRCR_PRIGROUP_Pos 8U
  000ce3: line 571 define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)
  000d1d: line 573 define SCB_AIRCR_SYSRESETREQ_Pos 2U
  000d3d: line 574 define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)
  000d7d: line 576 define SCB_AIRCR_VECTCLRACTIVE_Pos 1U
  000d9f: line 577 define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)
  000de3: line 579 define SCB_AIRCR_VECTRESET_Pos 0U
  000e01: line 580 define SCB_AIRCR_VECTRESET_Msk (1UL )
  000e23: line 583 define SCB_SCR_SEVONPEND_Pos 4U
  000e3f: line 584 define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)
  000e77: line 586 define SCB_SCR_SLEEPDEEP_Pos 2U
  000e93: line 587 define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)
  000ecb: line 589 define SCB_SCR_SLEEPONEXIT_Pos 1U
  000ee9: line 590 define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)
  000f25: line 593 define SCB_CCR_BP_Pos 18U
  000f3b: line 594 define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos)
  000f65: line 596 define SCB_CCR_IC_Pos 17U
  000f7b: line 597 define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos)
  000fa5: line 599 define SCB_CCR_DC_Pos 16U
  000fbb: line 600 define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos)
  000fe5: line 602 define SCB_CCR_STKALIGN_Pos 9U
  001000: line 603 define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)
  001036: line 605 define SCB_CCR_BFHFNMIGN_Pos 8U
  001052: line 606 define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)
  00108a: line 608 define SCB_CCR_DIV_0_TRP_Pos 4U
  0010a6: line 609 define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)
  0010de: line 611 define SCB_CCR_UNALIGN_TRP_Pos 3U
  0010fc: line 612 define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)
  001138: line 614 define SCB_CCR_USERSETMPEND_Pos 1U
  001157: line 615 define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)
  001195: line 617 define SCB_CCR_NONBASETHRDENA_Pos 0U
  0011b6: line 618 define SCB_CCR_NONBASETHRDENA_Msk (1UL )
  0011db: line 621 define SCB_SHCSR_USGFAULTENA_Pos 18U
  0011fc: line 622 define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)
  00123c: line 624 define SCB_SHCSR_BUSFAULTENA_Pos 17U
  00125d: line 625 define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)
  00129d: line 627 define SCB_SHCSR_MEMFAULTENA_Pos 16U
  0012be: line 628 define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)
  0012fe: line 630 define SCB_SHCSR_SVCALLPENDED_Pos 15U
  001320: line 631 define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)
  001362: line 633 define SCB_SHCSR_BUSFAULTPENDED_Pos 14U
  001386: line 634 define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)
  0013cc: line 636 define SCB_SHCSR_MEMFAULTPENDED_Pos 13U
  0013f0: line 637 define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)
  001436: line 639 define SCB_SHCSR_USGFAULTPENDED_Pos 12U
  00145a: line 640 define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)
  0014a0: line 642 define SCB_SHCSR_SYSTICKACT_Pos 11U
  0014c0: line 643 define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)
  0014fe: line 645 define SCB_SHCSR_PENDSVACT_Pos 10U
  00151d: line 646 define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)
  001559: line 648 define SCB_SHCSR_MONITORACT_Pos 8U
  001578: line 649 define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)
  0015b6: line 651 define SCB_SHCSR_SVCALLACT_Pos 7U
  0015d4: line 652 define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)
  001610: line 654 define SCB_SHCSR_USGFAULTACT_Pos 3U
  001630: line 655 define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)
  001670: line 657 define SCB_SHCSR_BUSFAULTACT_Pos 1U
  001690: line 658 define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)
  0016d0: line 660 define SCB_SHCSR_MEMFAULTACT_Pos 0U
  0016f0: line 661 define SCB_SHCSR_MEMFAULTACT_Msk (1UL )
  001714: line 664 define SCB_CFSR_USGFAULTSR_Pos 16U
  001733: line 665 define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)
  001774: line 667 define SCB_CFSR_BUSFAULTSR_Pos 8U
  001792: line 668 define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)
  0017d1: line 670 define SCB_CFSR_MEMFAULTSR_Pos 0U
  0017ef: line 671 define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL )
  001814: line 674 define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U)
  00184f: line 675 define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos)
  001889: line 677 define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U)
  0018c2: line 678 define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos)
  0018f8: line 680 define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U)
  001931: line 681 define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos)
  001967: line 683 define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U)
  0019a2: line 684 define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos)
  0019dc: line 686 define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U)
  001a16: line 687 define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos)
  001a4e: line 689 define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U)
  001a88: line 690 define SCB_CFSR_IACCVIOL_Msk (1UL )
  001aa8: line 693 define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U)
  001ae1: line 694 define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos)
  001b1b: line 696 define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U)
  001b51: line 697 define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos)
  001b85: line 699 define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U)
  001bbb: line 700 define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos)
  001bef: line 702 define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U)
  001c27: line 703 define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos)
  001c5f: line 705 define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U)
  001c9a: line 706 define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos)
  001cd8: line 708 define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U)
  001d11: line 709 define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos)
  001d4b: line 711 define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U)
  001d82: line 712 define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos)
  001db8: line 715 define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U)
  001df1: line 716 define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos)
  001e2b: line 718 define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U)
  001e64: line 719 define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos)
  001e9e: line 721 define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U)
  001ed2: line 722 define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos)
  001f02: line 724 define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U)
  001f37: line 725 define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos)
  001f69: line 727 define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U)
  001fa1: line 728 define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos)
  001fd9: line 730 define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U)
  002013: line 731 define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos)
  00204f: line 734 define SCB_HFSR_DEBUGEVT_Pos 31U
  00206c: line 735 define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)
  0020a4: line 737 define SCB_HFSR_FORCED_Pos 30U
  0020bf: line 738 define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)
  0020f3: line 740 define SCB_HFSR_VECTTBL_Pos 1U
  00210e: line 741 define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)
  002144: line 744 define SCB_DFSR_EXTERNAL_Pos 4U
  002160: line 745 define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)
  002198: line 747 define SCB_DFSR_VCATCH_Pos 3U
  0021b2: line 748 define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)
  0021e6: line 750 define SCB_DFSR_DWTTRAP_Pos 2U
  002201: line 751 define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)
  002237: line 753 define SCB_DFSR_BKPT_Pos 1U
  00224f: line 754 define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)
  00227f: line 756 define SCB_DFSR_HALTED_Pos 0U
  002299: line 757 define SCB_DFSR_HALTED_Msk (1UL )
  0022b7: line 760 define SCB_CLIDR_LOUU_Pos 27U
  0022d1: line 761 define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos)
  002303: line 763 define SCB_CLIDR_LOC_Pos 24U
  00231c: line 764 define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos)
  00234c: line 767 define SCB_CTR_FORMAT_Pos 29U
  002366: line 768 define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos)
  002398: line 770 define SCB_CTR_CWG_Pos 24U
  0023af: line 771 define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos)
  0023dd: line 773 define SCB_CTR_ERG_Pos 20U
  0023f4: line 774 define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos)
  002422: line 776 define SCB_CTR_DMINLINE_Pos 16U
  00243e: line 777 define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos)
  002476: line 779 define SCB_CTR_IMINLINE_Pos 0U
  002491: line 780 define SCB_CTR_IMINLINE_Msk (0xFUL )
  0024b2: line 783 define SCB_CCSIDR_WT_Pos 31U
  0024cb: line 784 define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos)
  0024fb: line 786 define SCB_CCSIDR_WB_Pos 30U
  002514: line 787 define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos)
  002544: line 789 define SCB_CCSIDR_RA_Pos 29U
  00255d: line 790 define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos)
  00258d: line 792 define SCB_CCSIDR_WA_Pos 28U
  0025a6: line 793 define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos)
  0025d6: line 795 define SCB_CCSIDR_NUMSETS_Pos 13U
  0025f4: line 796 define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)
  002633: line 798 define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U
  002656: line 799 define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)
  0026a0: line 801 define SCB_CCSIDR_LINESIZE_Pos 0U
  0026be: line 802 define SCB_CCSIDR_LINESIZE_Msk (7UL )
  0026e0: line 805 define SCB_CSSELR_LEVEL_Pos 1U
  0026fb: line 806 define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos)
  002731: line 808 define SCB_CSSELR_IND_Pos 0U
  00274a: line 809 define SCB_CSSELR_IND_Msk (1UL )
  002767: line 812 define SCB_STIR_INTID_Pos 0U
  002780: line 813 define SCB_STIR_INTID_Msk (0x1FFUL )
  0027a1: line 816 define SCB_DCISW_WAY_Pos 30U
  0027ba: line 817 define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos)
  0027ea: line 819 define SCB_DCISW_SET_Pos 5U
  002802: line 820 define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos)
  002836: line 823 define SCB_DCCSW_WAY_Pos 30U
  00284f: line 824 define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos)
  00287f: line 826 define SCB_DCCSW_SET_Pos 5U
  002897: line 827 define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos)
  0028cb: line 830 define SCB_DCCISW_WAY_Pos 30U
  0028e5: line 831 define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos)
  002917: line 833 define SCB_DCCISW_SET_Pos 5U
  002930: line 834 define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos)
  002966: line 837 define SCB_ITCMCR_SZ_Pos 3U
  00297e: line 838 define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos)
  0029b0: line 840 define SCB_ITCMCR_RETEN_Pos 2U
  0029cb: line 841 define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos)
  002a01: line 843 define SCB_ITCMCR_RMW_Pos 1U
  002a1a: line 844 define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos)
  002a4c: line 846 define SCB_ITCMCR_EN_Pos 0U
  002a64: line 847 define SCB_ITCMCR_EN_Msk (1UL )
  002a80: line 850 define SCB_DTCMCR_SZ_Pos 3U
  002a98: line 851 define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos)
  002aca: line 853 define SCB_DTCMCR_RETEN_Pos 2U
  002ae5: line 854 define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos)
  002b1b: line 856 define SCB_DTCMCR_RMW_Pos 1U
  002b34: line 857 define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos)
  002b66: line 859 define SCB_DTCMCR_EN_Pos 0U
  002b7e: line 860 define SCB_DTCMCR_EN_Msk (1UL )
  002b9a: line 863 define SCB_AHBPCR_SZ_Pos 1U
  002bb2: line 864 define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos)
  002be2: line 866 define SCB_AHBPCR_EN_Pos 0U
  002bfa: line 867 define SCB_AHBPCR_EN_Msk (1UL )
  002c16: line 870 define SCB_CACR_FORCEWT_Pos 2U
  002c31: line 871 define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos)
  002c67: line 873 define SCB_CACR_ECCEN_Pos 1U
  002c80: line 874 define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos)
  002cb2: line 876 define SCB_CACR_SIWT_Pos 0U
  002cca: line 877 define SCB_CACR_SIWT_Msk (1UL )
  002ce6: line 880 define SCB_AHBSCR_INITCOUNT_Pos 11U
  002d06: line 881 define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)
  002d47: line 883 define SCB_AHBSCR_TPRI_Pos 2U
  002d61: line 884 define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos)
  002d99: line 886 define SCB_AHBSCR_CTL_Pos 0U
  002db2: line 887 define SCB_AHBSCR_CTL_Msk (3UL )
  002dcf: line 890 define SCB_ABFSR_AXIMTYPE_Pos 8U
  002dec: line 891 define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos)
  002e26: line 893 define SCB_ABFSR_EPPB_Pos 4U
  002e3f: line 894 define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos)
  002e71: line 896 define SCB_ABFSR_AXIM_Pos 3U
  002e8a: line 897 define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos)
  002ebc: line 899 define SCB_ABFSR_AHBP_Pos 2U
  002ed5: line 900 define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos)
  002f07: line 902 define SCB_ABFSR_DTCM_Pos 1U
  002f20: line 903 define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos)
  002f52: line 905 define SCB_ABFSR_ITCM_Pos 0U
  002f6b: line 906 define SCB_ABFSR_ITCM_Msk (1UL )
  002f88: line 929 define SCnSCB_ICTR_INTLINESNUM_Pos 0U
  002faa: line 930 define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL )
  002fd2: line 933 define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U
  002ff9: line 934 define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)
  003045: line 936 define SCnSCB_ACTLR_DISRAMODE_Pos 11U
  003067: line 937 define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)
  0030a9: line 939 define SCnSCB_ACTLR_FPEXCODIS_Pos 10U
  0030cb: line 940 define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)
  00310d: line 942 define SCnSCB_ACTLR_DISFOLD_Pos 2U
  00312c: line 943 define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)
  00316a: line 945 define SCnSCB_ACTLR_DISMCYCINT_Pos 0U
  00318c: line 946 define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL )
  0031b2: line 970 define SysTick_CTRL_COUNTFLAG_Pos 16U
  0031d4: line 971 define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)
  003216: line 973 define SysTick_CTRL_CLKSOURCE_Pos 2U
  003237: line 974 define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)
  003279: line 976 define SysTick_CTRL_TICKINT_Pos 1U
  003298: line 977 define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)
  0032d6: line 979 define SysTick_CTRL_ENABLE_Pos 0U
  0032f4: line 980 define SysTick_CTRL_ENABLE_Msk (1UL )
  003316: line 983 define SysTick_LOAD_RELOAD_Pos 0U
  003334: line 984 define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )
  00335d: line 987 define SysTick_VAL_CURRENT_Pos 0U
  00337b: line 988 define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL )
  0033a4: line 991 define SysTick_CALIB_NOREF_Pos 31U
  0033c3: line 992 define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)
  0033ff: line 994 define SysTick_CALIB_SKEW_Pos 30U
  00341d: line 995 define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)
  003457: line 997 define SysTick_CALIB_TENMS_Pos 0U
  003475: line 998 define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL )
  00349e: line 1050 define ITM_TPR_PRIVMASK_Pos 0U
  0034b9: line 1051 define ITM_TPR_PRIVMASK_Msk (0xFUL )
  0034da: line 1054 define ITM_TCR_BUSY_Pos 23U
  0034f2: line 1055 define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)
  003520: line 1057 define ITM_TCR_TraceBusID_Pos 16U
  00353e: line 1058 define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)
  00357b: line 1060 define ITM_TCR_GTSFREQ_Pos 10U
  003596: line 1061 define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)
  0035ca: line 1063 define ITM_TCR_TSPrescale_Pos 8U
  0035e7: line 1064 define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)
  003621: line 1066 define ITM_TCR_SWOENA_Pos 4U
  00363a: line 1067 define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)
  00366c: line 1069 define ITM_TCR_DWTENA_Pos 3U
  003685: line 1070 define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)
  0036b7: line 1072 define ITM_TCR_SYNCENA_Pos 2U
  0036d1: line 1073 define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)
  003705: line 1075 define ITM_TCR_TSENA_Pos 1U
  00371d: line 1076 define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)
  00374d: line 1078 define ITM_TCR_ITMENA_Pos 0U
  003766: line 1079 define ITM_TCR_ITMENA_Msk (1UL )
  003783: line 1082 define ITM_IWR_ATVALIDM_Pos 0U
  00379e: line 1083 define ITM_IWR_ATVALIDM_Msk (1UL )
  0037bd: line 1086 define ITM_IRR_ATREADYM_Pos 0U
  0037d8: line 1087 define ITM_IRR_ATREADYM_Msk (1UL )
  0037f7: line 1090 define ITM_IMCR_INTEGRATION_Pos 0U
  003816: line 1091 define ITM_IMCR_INTEGRATION_Msk (1UL )
  003839: line 1094 define ITM_LSR_ByteAcc_Pos 2U
  003853: line 1095 define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)
  003887: line 1097 define ITM_LSR_Access_Pos 1U
  0038a0: line 1098 define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)
  0038d2: line 1100 define ITM_LSR_Present_Pos 0U
  0038ec: line 1101 define ITM_LSR_Present_Msk (1UL )
  00390a: line 1147 define DWT_CTRL_NUMCOMP_Pos 28U
  003926: line 1148 define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)
  00395e: line 1150 define DWT_CTRL_NOTRCPKT_Pos 27U
  00397b: line 1151 define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)
  0039b5: line 1153 define DWT_CTRL_NOEXTTRIG_Pos 26U
  0039d3: line 1154 define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)
  003a0f: line 1156 define DWT_CTRL_NOCYCCNT_Pos 25U
  003a2c: line 1157 define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)
  003a66: line 1159 define DWT_CTRL_NOPRFCNT_Pos 24U
  003a83: line 1160 define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)
  003abd: line 1162 define DWT_CTRL_CYCEVTENA_Pos 22U
  003adb: line 1163 define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)
  003b17: line 1165 define DWT_CTRL_FOLDEVTENA_Pos 21U
  003b36: line 1166 define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)
  003b74: line 1168 define DWT_CTRL_LSUEVTENA_Pos 20U
  003b92: line 1169 define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)
  003bce: line 1171 define DWT_CTRL_SLEEPEVTENA_Pos 19U
  003bee: line 1172 define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)
  003c2e: line 1174 define DWT_CTRL_EXCEVTENA_Pos 18U
  003c4c: line 1175 define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)
  003c88: line 1177 define DWT_CTRL_CPIEVTENA_Pos 17U
  003ca6: line 1178 define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)
  003ce2: line 1180 define DWT_CTRL_EXCTRCENA_Pos 16U
  003d00: line 1181 define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)
  003d3c: line 1183 define DWT_CTRL_PCSAMPLENA_Pos 12U
  003d5b: line 1184 define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)
  003d99: line 1186 define DWT_CTRL_SYNCTAP_Pos 10U
  003db5: line 1187 define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)
  003ded: line 1189 define DWT_CTRL_CYCTAP_Pos 9U
  003e07: line 1190 define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)
  003e3d: line 1192 define DWT_CTRL_POSTINIT_Pos 5U
  003e59: line 1193 define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)
  003e93: line 1195 define DWT_CTRL_POSTPRESET_Pos 1U
  003eb1: line 1196 define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)
  003eef: line 1198 define DWT_CTRL_CYCCNTENA_Pos 0U
  003f0c: line 1199 define DWT_CTRL_CYCCNTENA_Msk (0x1UL )
  003f2f: line 1202 define DWT_CPICNT_CPICNT_Pos 0U
  003f4b: line 1203 define DWT_CPICNT_CPICNT_Msk (0xFFUL )
  003f6e: line 1206 define DWT_EXCCNT_EXCCNT_Pos 0U
  003f8a: line 1207 define DWT_EXCCNT_EXCCNT_Msk (0xFFUL )
  003fad: line 1210 define DWT_SLEEPCNT_SLEEPCNT_Pos 0U
  003fcd: line 1211 define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL )
  003ff4: line 1214 define DWT_LSUCNT_LSUCNT_Pos 0U
  004010: line 1215 define DWT_LSUCNT_LSUCNT_Msk (0xFFUL )
  004033: line 1218 define DWT_FOLDCNT_FOLDCNT_Pos 0U
  004051: line 1219 define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL )
  004076: line 1222 define DWT_MASK_MASK_Pos 0U
  00408e: line 1223 define DWT_MASK_MASK_Msk (0x1FUL )
  0040ad: line 1226 define DWT_FUNCTION_MATCHED_Pos 24U
  0040cd: line 1227 define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)
  00410d: line 1229 define DWT_FUNCTION_DATAVADDR1_Pos 16U
  004130: line 1230 define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)
  004176: line 1232 define DWT_FUNCTION_DATAVADDR0_Pos 12U
  004199: line 1233 define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)
  0041df: line 1235 define DWT_FUNCTION_DATAVSIZE_Pos 10U
  004201: line 1236 define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)
  004245: line 1238 define DWT_FUNCTION_LNK1ENA_Pos 9U
  004264: line 1239 define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)
  0042a4: line 1241 define DWT_FUNCTION_DATAVMATCH_Pos 8U
  0042c6: line 1242 define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)
  00430c: line 1244 define DWT_FUNCTION_CYCMATCH_Pos 7U
  00432c: line 1245 define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)
  00436e: line 1247 define DWT_FUNCTION_EMITRANGE_Pos 5U
  00438f: line 1248 define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)
  0043d3: line 1250 define DWT_FUNCTION_FUNCTION_Pos 0U
  0043f3: line 1251 define DWT_FUNCTION_FUNCTION_Msk (0xFUL )
  004419: line 1295 define TPI_ACPR_PRESCALER_Pos 0U
  004436: line 1296 define TPI_ACPR_PRESCALER_Msk (0x1FFFUL )
  00445c: line 1299 define TPI_SPPR_TXMODE_Pos 0U
  004476: line 1300 define TPI_SPPR_TXMODE_Msk (0x3UL )
  004496: line 1303 define TPI_FFSR_FtNonStop_Pos 3U
  0044b3: line 1304 define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)
  0044ef: line 1306 define TPI_FFSR_TCPresent_Pos 2U
  00450c: line 1307 define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)
  004548: line 1309 define TPI_FFSR_FtStopped_Pos 1U
  004565: line 1310 define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)
  0045a1: line 1312 define TPI_FFSR_FlInProg_Pos 0U
  0045bd: line 1313 define TPI_FFSR_FlInProg_Msk (0x1UL )
  0045df: line 1316 define TPI_FFCR_TrigIn_Pos 8U
  0045f9: line 1317 define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)
  00462f: line 1319 define TPI_FFCR_EnFCont_Pos 1U
  00464a: line 1320 define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)
  004682: line 1323 define TPI_TRIGGER_TRIGGER_Pos 0U
  0046a0: line 1324 define TPI_TRIGGER_TRIGGER_Msk (0x1UL )
  0046c4: line 1327 define TPI_FIFO0_ITM_ATVALID_Pos 29U
  0046e5: line 1328 define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)
  004727: line 1330 define TPI_FIFO0_ITM_bytecount_Pos 27U
  00474a: line 1331 define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)
  004790: line 1333 define TPI_FIFO0_ETM_ATVALID_Pos 26U
  0047b1: line 1334 define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)
  0047f3: line 1336 define TPI_FIFO0_ETM_bytecount_Pos 24U
  004816: line 1337 define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)
  00485c: line 1339 define TPI_FIFO0_ETM2_Pos 16U
  004876: line 1340 define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)
  0048ab: line 1342 define TPI_FIFO0_ETM1_Pos 8U
  0048c4: line 1343 define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)
  0048f9: line 1345 define TPI_FIFO0_ETM0_Pos 0U
  004912: line 1346 define TPI_FIFO0_ETM0_Msk (0xFFUL )
  004932: line 1349 define TPI_ITATBCTR2_ATREADY_Pos 0U
  004952: line 1350 define TPI_ITATBCTR2_ATREADY_Msk (0x1UL )
  004978: line 1353 define TPI_FIFO1_ITM_ATVALID_Pos 29U
  004999: line 1354 define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)
  0049db: line 1356 define TPI_FIFO1_ITM_bytecount_Pos 27U
  0049fe: line 1357 define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)
  004a44: line 1359 define TPI_FIFO1_ETM_ATVALID_Pos 26U
  004a65: line 1360 define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)
  004aa7: line 1362 define TPI_FIFO1_ETM_bytecount_Pos 24U
  004aca: line 1363 define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)
  004b10: line 1365 define TPI_FIFO1_ITM2_Pos 16U
  004b2a: line 1366 define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)
  004b5f: line 1368 define TPI_FIFO1_ITM1_Pos 8U
  004b78: line 1369 define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)
  004bad: line 1371 define TPI_FIFO1_ITM0_Pos 0U
  004bc6: line 1372 define TPI_FIFO1_ITM0_Msk (0xFFUL )
  004be6: line 1375 define TPI_ITATBCTR0_ATREADY_Pos 0U
  004c06: line 1376 define TPI_ITATBCTR0_ATREADY_Msk (0x1UL )
  004c2c: line 1379 define TPI_ITCTRL_Mode_Pos 0U
  004c46: line 1380 define TPI_ITCTRL_Mode_Msk (0x1UL )
  004c66: line 1383 define TPI_DEVID_NRZVALID_Pos 11U
  004c84: line 1384 define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)
  004cc0: line 1386 define TPI_DEVID_MANCVALID_Pos 10U
  004cdf: line 1387 define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)
  004d1d: line 1389 define TPI_DEVID_PTINVALID_Pos 9U
  004d3b: line 1390 define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)
  004d79: line 1392 define TPI_DEVID_MinBufSz_Pos 6U
  004d96: line 1393 define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)
  004dd2: line 1395 define TPI_DEVID_AsynClkIn_Pos 5U
  004df0: line 1396 define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)
  004e2e: line 1398 define TPI_DEVID_NrTraceInput_Pos 0U
  004e4f: line 1399 define TPI_DEVID_NrTraceInput_Msk (0x1FUL )
  004e77: line 1402 define TPI_DEVTYPE_MajorType_Pos 4U
  004e97: line 1403 define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)
  004ed9: line 1405 define TPI_DEVTYPE_SubType_Pos 0U
  004ef7: line 1406 define TPI_DEVTYPE_SubType_Msk (0xFUL )
  004f1b: line 1438 define MPU_TYPE_IREGION_Pos 16U
  004f37: line 1439 define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)
  004f70: line 1441 define MPU_TYPE_DREGION_Pos 8U
  004f8b: line 1442 define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)
  004fc4: line 1444 define MPU_TYPE_SEPARATE_Pos 0U
  004fe0: line 1445 define MPU_TYPE_SEPARATE_Msk (1UL )
  005000: line 1448 define MPU_CTRL_PRIVDEFENA_Pos 2U
  00501e: line 1449 define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)
  00505a: line 1451 define MPU_CTRL_HFNMIENA_Pos 1U
  005076: line 1452 define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)
  0050ae: line 1454 define MPU_CTRL_ENABLE_Pos 0U
  0050c8: line 1455 define MPU_CTRL_ENABLE_Msk (1UL )
  0050e6: line 1458 define MPU_RNR_REGION_Pos 0U
  0050ff: line 1459 define MPU_RNR_REGION_Msk (0xFFUL )
  00511f: line 1462 define MPU_RBAR_ADDR_Pos 5U
  005137: line 1463 define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)
  00516f: line 1465 define MPU_RBAR_VALID_Pos 4U
  005188: line 1466 define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)
  0051ba: line 1468 define MPU_RBAR_REGION_Pos 0U
  0051d4: line 1469 define MPU_RBAR_REGION_Msk (0xFUL )
  0051f4: line 1472 define MPU_RASR_ATTRS_Pos 16U
  00520e: line 1473 define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)
  005245: line 1475 define MPU_RASR_XN_Pos 28U
  00525c: line 1476 define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)
  005288: line 1478 define MPU_RASR_AP_Pos 24U
  00529f: line 1479 define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)
  0052cd: line 1481 define MPU_RASR_TEX_Pos 19U
  0052e5: line 1482 define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)
  005315: line 1484 define MPU_RASR_S_Pos 18U
  00532b: line 1485 define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)
  005355: line 1487 define MPU_RASR_C_Pos 17U
  00536b: line 1488 define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)
  005395: line 1490 define MPU_RASR_B_Pos 16U
  0053ab: line 1491 define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)
  0053d5: line 1493 define MPU_RASR_SRD_Pos 8U
  0053ec: line 1494 define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)
  00541d: line 1496 define MPU_RASR_SIZE_Pos 1U
  005435: line 1497 define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)
  005468: line 1499 define MPU_RASR_ENABLE_Pos 0U
  005482: line 1500 define MPU_RASR_ENABLE_Msk (1UL )
  0054a0: line 1528 define FPU_FPCCR_ASPEN_Pos 31U
  0054bb: line 1529 define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos)
  0054ef: line 1531 define FPU_FPCCR_LSPEN_Pos 30U
  00550a: line 1532 define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos)
  00553e: line 1534 define FPU_FPCCR_MONRDY_Pos 8U
  005559: line 1535 define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos)
  00558f: line 1537 define FPU_FPCCR_BFRDY_Pos 6U
  0055a9: line 1538 define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos)
  0055dd: line 1540 define FPU_FPCCR_MMRDY_Pos 5U
  0055f7: line 1541 define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos)
  00562b: line 1543 define FPU_FPCCR_HFRDY_Pos 4U
  005645: line 1544 define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos)
  005679: line 1546 define FPU_FPCCR_THREAD_Pos 3U
  005694: line 1547 define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos)
  0056ca: line 1549 define FPU_FPCCR_USER_Pos 1U
  0056e3: line 1550 define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos)
  005715: line 1552 define FPU_FPCCR_LSPACT_Pos 0U
  005730: line 1553 define FPU_FPCCR_LSPACT_Msk (1UL )
  00574f: line 1556 define FPU_FPCAR_ADDRESS_Pos 3U
  00576b: line 1557 define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)
  0057ac: line 1560 define FPU_FPDSCR_AHP_Pos 26U
  0057c6: line 1561 define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos)
  0057f8: line 1563 define FPU_FPDSCR_DN_Pos 25U
  005811: line 1564 define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos)
  005841: line 1566 define FPU_FPDSCR_FZ_Pos 24U
  00585a: line 1567 define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos)
  00588a: line 1569 define FPU_FPDSCR_RMode_Pos 22U
  0058a6: line 1570 define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos)
  0058dc: line 1573 define FPU_MVFR0_FP_rounding_modes_Pos 28U
  005903: line 1574 define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)
  005951: line 1576 define FPU_MVFR0_Short_vectors_Pos 24U
  005974: line 1577 define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos)
  0059ba: line 1579 define FPU_MVFR0_Square_root_Pos 20U
  0059db: line 1580 define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos)
  005a1d: line 1582 define FPU_MVFR0_Divide_Pos 16U
  005a39: line 1583 define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos)
  005a71: line 1585 define FPU_MVFR0_FP_excep_trapping_Pos 12U
  005a98: line 1586 define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)
  005ae6: line 1588 define FPU_MVFR0_Double_precision_Pos 8U
  005b0b: line 1589 define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos)
  005b57: line 1591 define FPU_MVFR0_Single_precision_Pos 4U
  005b7c: line 1592 define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos)
  005bc8: line 1594 define FPU_MVFR0_A_SIMD_registers_Pos 0U
  005bed: line 1595 define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL )
  005c18: line 1598 define FPU_MVFR1_FP_fused_MAC_Pos 28U
  005c3a: line 1599 define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)
  005c7e: line 1601 define FPU_MVFR1_FP_HPFP_Pos 24U
  005c9b: line 1602 define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos)
  005cd5: line 1604 define FPU_MVFR1_D_NaN_mode_Pos 4U
  005cf4: line 1605 define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)
  005d34: line 1607 define FPU_MVFR1_FtZ_mode_Pos 0U
  005d51: line 1608 define FPU_MVFR1_FtZ_mode_Msk (0xFUL )
  005d74: line 1634 define CoreDebug_DHCSR_DBGKEY_Pos 16U
  005d96: line 1635 define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)
  005ddd: line 1637 define CoreDebug_DHCSR_S_RESET_ST_Pos 25U
  005e03: line 1638 define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)
  005e4d: line 1640 define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U
  005e74: line 1641 define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)
  005ec0: line 1643 define CoreDebug_DHCSR_S_LOCKUP_Pos 19U
  005ee4: line 1644 define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)
  005f2a: line 1646 define CoreDebug_DHCSR_S_SLEEP_Pos 18U
  005f4d: line 1647 define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)
  005f91: line 1649 define CoreDebug_DHCSR_S_HALT_Pos 17U
  005fb3: line 1650 define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)
  005ff5: line 1652 define CoreDebug_DHCSR_S_REGRDY_Pos 16U
  006019: line 1653 define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)
  00605f: line 1655 define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U
  006085: line 1656 define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)
  0060d1: line 1658 define CoreDebug_DHCSR_C_MASKINTS_Pos 3U
  0060f6: line 1659 define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)
  006140: line 1661 define CoreDebug_DHCSR_C_STEP_Pos 2U
  006161: line 1662 define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)
  0061a3: line 1664 define CoreDebug_DHCSR_C_HALT_Pos 1U
  0061c4: line 1665 define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)
  006206: line 1667 define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U
  00622a: line 1668 define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL )
  006252: line 1671 define CoreDebug_DCRSR_REGWnR_Pos 16U
  006274: line 1672 define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)
  0062b6: line 1674 define CoreDebug_DCRSR_REGSEL_Pos 0U
  0062d7: line 1675 define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL )
  0062ff: line 1678 define CoreDebug_DEMCR_TRCENA_Pos 24U
  006321: line 1679 define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)
  006363: line 1681 define CoreDebug_DEMCR_MON_REQ_Pos 19U
  006386: line 1682 define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)
  0063ca: line 1684 define CoreDebug_DEMCR_MON_STEP_Pos 18U
  0063ee: line 1685 define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)
  006434: line 1687 define CoreDebug_DEMCR_MON_PEND_Pos 17U
  006458: line 1688 define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)
  00649e: line 1690 define CoreDebug_DEMCR_MON_EN_Pos 16U
  0064c0: line 1691 define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)
  006502: line 1693 define CoreDebug_DEMCR_VC_HARDERR_Pos 10U
  006528: line 1694 define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)
  006572: line 1696 define CoreDebug_DEMCR_VC_INTERR_Pos 9U
  006596: line 1697 define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)
  0065de: line 1699 define CoreDebug_DEMCR_VC_BUSERR_Pos 8U
  006602: line 1700 define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)
  00664a: line 1702 define CoreDebug_DEMCR_VC_STATERR_Pos 7U
  00666f: line 1703 define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)
  0066b9: line 1705 define CoreDebug_DEMCR_VC_CHKERR_Pos 6U
  0066dd: line 1706 define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)
  006725: line 1708 define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U
  00674a: line 1709 define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)
  006794: line 1711 define CoreDebug_DEMCR_VC_MMERR_Pos 4U
  0067b7: line 1712 define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)
  0067fd: line 1714 define CoreDebug_DEMCR_VC_CORERESET_Pos 0U
  006824: line 1715 define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL )
  00684f: line 1733 define _VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
  00689f: line 1741 define _FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
  0068ef: line 1754 define SCS_BASE (0xE000E000UL)
  00690a: line 1755 define ITM_BASE (0xE0000000UL)
  006925: line 1756 define DWT_BASE (0xE0001000UL)
  006940: line 1757 define TPI_BASE (0xE0040000UL)
  00695b: line 1758 define CoreDebug_BASE (0xE000EDF0UL)
  00697c: line 1759 define SysTick_BASE (SCS_BASE + 0x0010UL)
  0069a2: line 1760 define NVIC_BASE (SCS_BASE + 0x0100UL)
  0069c5: line 1761 define SCB_BASE (SCS_BASE + 0x0D00UL)
  0069e7: line 1763 define SCnSCB ((SCnSCB_Type *) SCS_BASE )
  006a0d: line 1764 define SCB ((SCB_Type *) SCB_BASE )
  006a2d: line 1765 define SysTick ((SysTick_Type *) SysTick_BASE )
  006a59: line 1766 define NVIC ((NVIC_Type *) NVIC_BASE )
  006a7c: line 1767 define ITM ((ITM_Type *) ITM_BASE )
  006a9c: line 1768 define DWT ((DWT_Type *) DWT_BASE )
  006abc: line 1769 define TPI ((TPI_Type *) TPI_BASE )
  006adc: line 1770 define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)
  006b0d: line 1773 define MPU_BASE (SCS_BASE + 0x0D90UL)
  006b2f: line 1774 define MPU ((MPU_Type *) MPU_BASE )
  006b4f: line 1777 define FPU_BASE (SCS_BASE + 0x0F30UL)
  006b71: line 1778 define FPU ((FPU_Type *) FPU_BASE )
  006b91: line 1812 define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping
  006bc8: line 1813 define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping
  006bff: line 1814 define NVIC_EnableIRQ __NVIC_EnableIRQ
  006c22: line 1815 define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ
  006c4b: line 1816 define NVIC_DisableIRQ __NVIC_DisableIRQ
  006c70: line 1817 define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ
  006c9b: line 1818 define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ
  006cc6: line 1819 define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ
  006cf5: line 1820 define NVIC_GetActive __NVIC_GetActive
  006d18: line 1821 define NVIC_SetPriority __NVIC_SetPriority
  006d3f: line 1822 define NVIC_GetPriority __NVIC_GetPriority
  006d66: line 1823 define NVIC_SystemReset __NVIC_SystemReset
  006d8d: line 1832 define NVIC_SetVector __NVIC_SetVector
  006db0: line 1833 define NVIC_GetVector __NVIC_GetVector
  006dd3: line 1836 define NVIC_USER_IRQ_OFFSET 16
  006dee: include at line 2152 - file 5
  006df2: end include
  006df3: line 2205 define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)
  006e4c: line 2206 define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos )
  006e9b: line 2579 define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U)
  006ec8: end include
  006ec9: end of translation unit


** Section #67 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 180 bytes

  000000: Header:
    length 176 (not including this field)
    version 3
    prologue length 167
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\libraries\CMSIS\Include\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 49 6e 63 6c 75 64 65 5c 00
  00003a:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  00005f:  directory ""                 : 00
  000060:  file "core_cm7.h": dir 1 time 0x0 length 0: 63 6f 72 65 5f 63 6d 37 2e 68 00 01 00 00
  00006e:  file "stdint.h": dir 2 time 0x0 length 0: 73 74 64 69 6e 74 2e 68 00 02 00 00
  00007a:  file "cmsis_version.h": dir 1 time 0x0 length 0: 63 6d 73 69 73 5f 76 65 72 73 69 6f 6e 2e 68 00 01 00 00
  00008d:  file "cmsis_compiler.h": dir 1 time 0x0 length 0: 63 6d 73 69 73 5f 63 6f 6d 70 69 6c 65 72 2e 68 00 01 00 00
  0000a1:  file "mpu_armv7.h": dir 1 time 0x0 length 0: 6d 70 75 5f 61 72 6d 76 37 2e 68 00 01 00 00
  0000b0:  file ""                      : 00
  0000b1:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\libraries\CMSIS\Include\core_cm7.h:1.0


** Section #68 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 6140 bytes

  000000: Header:
    size 0x17f8 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\libraries\CMSIS\Include\core_cm7.h
  000035:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  00007c:   DW_AT_language DW_LANG_C99
  00007e:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000cf:   DW_AT_macro_info 0x0
  0000d3:   DW_AT_stmt_list 0x0
  0000d7:   42  = 0x13 (DW_TAG_structure_type)
  0000d8:     DW_AT_sibling 0x15f
  0000da:     DW_AT_byte_size 0x4
  0000db:     33  = 0xd (DW_TAG_member)
  0000dc:       DW_AT_name _reserved0
  0000e7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0000ec:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0000ef:       DW_AT_byte_size 0x4
  0000f0:       DW_AT_bit_size 0x10
  0000f1:       DW_AT_bit_offset 0x10
  0000f2:     33  = 0xd (DW_TAG_member)
  0000f3:       DW_AT_name GE
  0000f6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0000fb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0000fe:       DW_AT_byte_size 0x4
  0000ff:       DW_AT_bit_size 0x4
  000100:       DW_AT_bit_offset 0xc
  000101:     33  = 0xd (DW_TAG_member)
  000102:       DW_AT_name _reserved1
  00010d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000112:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000115:       DW_AT_byte_size 0x4
  000116:       DW_AT_bit_size 0x7
  000117:       DW_AT_bit_offset 0x5
  000118:     33  = 0xd (DW_TAG_member)
  000119:       DW_AT_name Q
  00011b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000120:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000123:       DW_AT_byte_size 0x4
  000124:       DW_AT_bit_size 0x1
  000125:       DW_AT_bit_offset 0x4
  000126:     33  = 0xd (DW_TAG_member)
  000127:       DW_AT_name V
  000129:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00012e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000131:       DW_AT_byte_size 0x4
  000132:       DW_AT_bit_size 0x1
  000133:       DW_AT_bit_offset 0x3
  000134:     33  = 0xd (DW_TAG_member)
  000135:       DW_AT_name C
  000137:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00013c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00013f:       DW_AT_byte_size 0x4
  000140:       DW_AT_bit_size 0x1
  000141:       DW_AT_bit_offset 0x2
  000142:     33  = 0xd (DW_TAG_member)
  000143:       DW_AT_name Z
  000145:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00014a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00014d:       DW_AT_byte_size 0x4
  00014e:       DW_AT_bit_size 0x1
  00014f:       DW_AT_bit_offset 0x1
  000150:     33  = 0xd (DW_TAG_member)
  000151:       DW_AT_name N
  000153:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000158:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00015b:       DW_AT_byte_size 0x4
  00015c:       DW_AT_bit_size 0x1
  00015d:       DW_AT_bit_offset 0x0
  00015e:     0  null
  00015f:   83  = 0x17 (DW_TAG_union_type)
  000160:     DW_AT_sibling 0x172
  000162:     DW_AT_byte_size 0x4
  000163:     31  = 0xd (DW_TAG_member)
  000164:       DW_AT_name b
  000166:       DW_AT_type indirect DW_FORM_ref2 0xd7
  000169:     31  = 0xd (DW_TAG_member)
  00016a:       DW_AT_name w
  00016c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000171:     0  null
  000172:   80  = 0x16 (DW_TAG_typedef)
  000173:     DW_AT_name APSR_Type
  00017d:     DW_AT_type indirect DW_FORM_ref2 0x15f
  000180:     DW_AT_decl_file 0x1
  000181:     DW_AT_decl_line 0x120
  000183:     DW_AT_decl_column 0x3
  000184:   42  = 0x13 (DW_TAG_structure_type)
  000185:     DW_AT_sibling 0x1b0
  000187:     DW_AT_byte_size 0x4
  000188:     33  = 0xd (DW_TAG_member)
  000189:       DW_AT_name ISR
  00018d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000192:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000195:       DW_AT_byte_size 0x4
  000196:       DW_AT_bit_size 0x9
  000197:       DW_AT_bit_offset 0x17
  000198:     33  = 0xd (DW_TAG_member)
  000199:       DW_AT_name _reserved0
  0001a4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001a9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0001ac:       DW_AT_byte_size 0x4
  0001ad:       DW_AT_bit_size 0x17
  0001ae:       DW_AT_bit_offset 0x0
  0001af:     0  null
  0001b0:   83  = 0x17 (DW_TAG_union_type)
  0001b1:     DW_AT_sibling 0x1c3
  0001b3:     DW_AT_byte_size 0x4
  0001b4:     31  = 0xd (DW_TAG_member)
  0001b5:       DW_AT_name b
  0001b7:       DW_AT_type indirect DW_FORM_ref2 0x184
  0001ba:     31  = 0xd (DW_TAG_member)
  0001bb:       DW_AT_name w
  0001bd:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001c2:     0  null
  0001c3:   80  = 0x16 (DW_TAG_typedef)
  0001c4:     DW_AT_name IPSR_Type
  0001ce:     DW_AT_type indirect DW_FORM_ref2 0x1b0
  0001d1:     DW_AT_decl_file 0x1
  0001d2:     DW_AT_decl_line 0x141
  0001d4:     DW_AT_decl_column 0x3
  0001d5:   42  = 0x13 (DW_TAG_structure_type)
  0001d6:     DW_AT_sibling 0x2a5
  0001d8:     DW_AT_byte_size 0x4
  0001d9:     33  = 0xd (DW_TAG_member)
  0001da:       DW_AT_name ISR
  0001de:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001e3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0001e6:       DW_AT_byte_size 0x4
  0001e7:       DW_AT_bit_size 0x9
  0001e8:       DW_AT_bit_offset 0x17
  0001e9:     33  = 0xd (DW_TAG_member)
  0001ea:       DW_AT_name _reserved0
  0001f5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001fa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0001fd:       DW_AT_byte_size 0x4
  0001fe:       DW_AT_bit_size 0x1
  0001ff:       DW_AT_bit_offset 0x16
  000200:     33  = 0xd (DW_TAG_member)
  000201:       DW_AT_name ICI_IT_1
  00020a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00020f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000212:       DW_AT_byte_size 0x4
  000213:       DW_AT_bit_size 0x6
  000214:       DW_AT_bit_offset 0x10
  000215:     33  = 0xd (DW_TAG_member)
  000216:       DW_AT_name GE
  000219:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00021e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000221:       DW_AT_byte_size 0x4
  000222:       DW_AT_bit_size 0x4
  000223:       DW_AT_bit_offset 0xc
  000224:     33  = 0xd (DW_TAG_member)
  000225:       DW_AT_name _reserved1
  000230:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000235:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000238:       DW_AT_byte_size 0x4
  000239:       DW_AT_bit_size 0x4
  00023a:       DW_AT_bit_offset 0x8
  00023b:     33  = 0xd (DW_TAG_member)
  00023c:       DW_AT_name T
  00023e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000243:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000246:       DW_AT_byte_size 0x4
  000247:       DW_AT_bit_size 0x1
  000248:       DW_AT_bit_offset 0x7
  000249:     33  = 0xd (DW_TAG_member)
  00024a:       DW_AT_name ICI_IT_2
  000253:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000258:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00025b:       DW_AT_byte_size 0x4
  00025c:       DW_AT_bit_size 0x2
  00025d:       DW_AT_bit_offset 0x5
  00025e:     33  = 0xd (DW_TAG_member)
  00025f:       DW_AT_name Q
  000261:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000266:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000269:       DW_AT_byte_size 0x4
  00026a:       DW_AT_bit_size 0x1
  00026b:       DW_AT_bit_offset 0x4
  00026c:     33  = 0xd (DW_TAG_member)
  00026d:       DW_AT_name V
  00026f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000274:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000277:       DW_AT_byte_size 0x4
  000278:       DW_AT_bit_size 0x1
  000279:       DW_AT_bit_offset 0x3
  00027a:     33  = 0xd (DW_TAG_member)
  00027b:       DW_AT_name C
  00027d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000282:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000285:       DW_AT_byte_size 0x4
  000286:       DW_AT_bit_size 0x1
  000287:       DW_AT_bit_offset 0x2
  000288:     33  = 0xd (DW_TAG_member)
  000289:       DW_AT_name Z
  00028b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000290:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000293:       DW_AT_byte_size 0x4
  000294:       DW_AT_bit_size 0x1
  000295:       DW_AT_bit_offset 0x1
  000296:     33  = 0xd (DW_TAG_member)
  000297:       DW_AT_name N
  000299:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00029e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0002a1:       DW_AT_byte_size 0x4
  0002a2:       DW_AT_bit_size 0x1
  0002a3:       DW_AT_bit_offset 0x0
  0002a4:     0  null
  0002a5:   83  = 0x17 (DW_TAG_union_type)
  0002a6:     DW_AT_sibling 0x2b8
  0002a8:     DW_AT_byte_size 0x4
  0002a9:     31  = 0xd (DW_TAG_member)
  0002aa:       DW_AT_name b
  0002ac:       DW_AT_type indirect DW_FORM_ref2 0x1d5
  0002af:     31  = 0xd (DW_TAG_member)
  0002b0:       DW_AT_name w
  0002b2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002b7:     0  null
  0002b8:   80  = 0x16 (DW_TAG_typedef)
  0002b9:     DW_AT_name xPSR_Type
  0002c3:     DW_AT_type indirect DW_FORM_ref2 0x2a5
  0002c6:     DW_AT_decl_file 0x1
  0002c7:     DW_AT_decl_line 0x15d
  0002c9:     DW_AT_decl_column 0x3
  0002ca:   42  = 0x13 (DW_TAG_structure_type)
  0002cb:     DW_AT_sibling 0x31b
  0002cd:     DW_AT_byte_size 0x4
  0002ce:     33  = 0xd (DW_TAG_member)
  0002cf:       DW_AT_name nPRIV
  0002d5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002da:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0002dd:       DW_AT_byte_size 0x4
  0002de:       DW_AT_bit_size 0x1
  0002df:       DW_AT_bit_offset 0x1f
  0002e0:     33  = 0xd (DW_TAG_member)
  0002e1:       DW_AT_name SPSEL
  0002e7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002ec:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0002ef:       DW_AT_byte_size 0x4
  0002f0:       DW_AT_bit_size 0x1
  0002f1:       DW_AT_bit_offset 0x1e
  0002f2:     33  = 0xd (DW_TAG_member)
  0002f3:       DW_AT_name FPCA
  0002f8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002fd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000300:       DW_AT_byte_size 0x4
  000301:       DW_AT_bit_size 0x1
  000302:       DW_AT_bit_offset 0x1d
  000303:     33  = 0xd (DW_TAG_member)
  000304:       DW_AT_name _reserved0
  00030f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000314:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000317:       DW_AT_byte_size 0x4
  000318:       DW_AT_bit_size 0x1d
  000319:       DW_AT_bit_offset 0x0
  00031a:     0  null
  00031b:   83  = 0x17 (DW_TAG_union_type)
  00031c:     DW_AT_sibling 0x32e
  00031e:     DW_AT_byte_size 0x4
  00031f:     31  = 0xd (DW_TAG_member)
  000320:       DW_AT_name b
  000322:       DW_AT_type indirect DW_FORM_ref2 0x2ca
  000325:     31  = 0xd (DW_TAG_member)
  000326:       DW_AT_name w
  000328:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00032d:     0  null
  00032e:   80  = 0x16 (DW_TAG_typedef)
  00032f:     DW_AT_name CONTROL_Type
  00033c:     DW_AT_type indirect DW_FORM_ref2 0x31b
  00033f:     DW_AT_decl_file 0x1
  000340:     DW_AT_decl_line 0x18c
  000342:     DW_AT_decl_column 0x3
  000343:   42  = 0x13 (DW_TAG_structure_type)
  000344:     DW_AT_sibling 0x485
  000346:     DW_AT_byte_size 0xe04
  000348:     3  = 0x1 (DW_TAG_array_type)
  000349:       DW_AT_sibling 0x351
  00034b:       DW_AT_type indirect DW_FORM_ref2 0x485
  00034e:       1  = 0x21 (DW_TAG_subrange_type)
  00034f:         DW_AT_upper_bound 0x7
  000350:       0  null
  000351:     30  = 0xd (DW_TAG_member)
  000352:       DW_AT_name ISER
  000357:       DW_AT_type indirect DW_FORM_ref2 0x348
  00035a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00035d:     3  = 0x1 (DW_TAG_array_type)
  00035e:       DW_AT_sibling 0x368
  000360:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000365:       1  = 0x21 (DW_TAG_subrange_type)
  000366:         DW_AT_upper_bound 0x17
  000367:       0  null
  000368:     30  = 0xd (DW_TAG_member)
  000369:       DW_AT_name RESERVED0
  000373:       DW_AT_type indirect DW_FORM_ref2 0x35d
  000376:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  000379:     3  = 0x1 (DW_TAG_array_type)
  00037a:       DW_AT_sibling 0x382
  00037c:       DW_AT_type indirect DW_FORM_ref2 0x485
  00037f:       1  = 0x21 (DW_TAG_subrange_type)
  000380:         DW_AT_upper_bound 0x7
  000381:       0  null
  000382:     30  = 0xd (DW_TAG_member)
  000383:       DW_AT_name ICER
  000388:       DW_AT_type indirect DW_FORM_ref2 0x379
  00038b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00038f:     3  = 0x1 (DW_TAG_array_type)
  000390:       DW_AT_sibling 0x39a
  000392:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000397:       1  = 0x21 (DW_TAG_subrange_type)
  000398:         DW_AT_upper_bound 0x17
  000399:       0  null
  00039a:     30  = 0xd (DW_TAG_member)
  00039b:       DW_AT_name RSERVED1
  0003a4:       DW_AT_type indirect DW_FORM_ref2 0x38f
  0003a7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 160 }
  0003ab:     3  = 0x1 (DW_TAG_array_type)
  0003ac:       DW_AT_sibling 0x3b4
  0003ae:       DW_AT_type indirect DW_FORM_ref2 0x485
  0003b1:       1  = 0x21 (DW_TAG_subrange_type)
  0003b2:         DW_AT_upper_bound 0x7
  0003b3:       0  null
  0003b4:     30  = 0xd (DW_TAG_member)
  0003b5:       DW_AT_name ISPR
  0003ba:       DW_AT_type indirect DW_FORM_ref2 0x3ab
  0003bd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  0003c1:     3  = 0x1 (DW_TAG_array_type)
  0003c2:       DW_AT_sibling 0x3cc
  0003c4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0003c9:       1  = 0x21 (DW_TAG_subrange_type)
  0003ca:         DW_AT_upper_bound 0x17
  0003cb:       0  null
  0003cc:     30  = 0xd (DW_TAG_member)
  0003cd:       DW_AT_name RESERVED2
  0003d7:       DW_AT_type indirect DW_FORM_ref2 0x3c1
  0003da:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 288 }
  0003de:     3  = 0x1 (DW_TAG_array_type)
  0003df:       DW_AT_sibling 0x3e7
  0003e1:       DW_AT_type indirect DW_FORM_ref2 0x485
  0003e4:       1  = 0x21 (DW_TAG_subrange_type)
  0003e5:         DW_AT_upper_bound 0x7
  0003e6:       0  null
  0003e7:     30  = 0xd (DW_TAG_member)
  0003e8:       DW_AT_name ICPR
  0003ed:       DW_AT_type indirect DW_FORM_ref2 0x3de
  0003f0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 384 }
  0003f4:     3  = 0x1 (DW_TAG_array_type)
  0003f5:       DW_AT_sibling 0x3ff
  0003f7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0003fc:       1  = 0x21 (DW_TAG_subrange_type)
  0003fd:         DW_AT_upper_bound 0x17
  0003fe:       0  null
  0003ff:     30  = 0xd (DW_TAG_member)
  000400:       DW_AT_name RESERVED3
  00040a:       DW_AT_type indirect DW_FORM_ref2 0x3f4
  00040d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 416 }
  000411:     3  = 0x1 (DW_TAG_array_type)
  000412:       DW_AT_sibling 0x41a
  000414:       DW_AT_type indirect DW_FORM_ref2 0x485
  000417:       1  = 0x21 (DW_TAG_subrange_type)
  000418:         DW_AT_upper_bound 0x7
  000419:       0  null
  00041a:     30  = 0xd (DW_TAG_member)
  00041b:       DW_AT_name IABR
  000420:       DW_AT_type indirect DW_FORM_ref2 0x411
  000423:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 512 }
  000427:     3  = 0x1 (DW_TAG_array_type)
  000428:       DW_AT_sibling 0x432
  00042a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00042f:       1  = 0x21 (DW_TAG_subrange_type)
  000430:         DW_AT_upper_bound 0x37
  000431:       0  null
  000432:     30  = 0xd (DW_TAG_member)
  000433:       DW_AT_name RESERVED4
  00043d:       DW_AT_type indirect DW_FORM_ref2 0x427
  000440:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 544 }
  000444:     3  = 0x1 (DW_TAG_array_type)
  000445:       DW_AT_sibling 0x44e
  000447:       DW_AT_type indirect DW_FORM_ref2 0x48b
  00044a:       1  = 0x21 (DW_TAG_subrange_type)
  00044b:         DW_AT_upper_bound 0xef
  00044d:       0  null
  00044e:     30  = 0xd (DW_TAG_member)
  00044f:       DW_AT_name IP
  000452:       DW_AT_type indirect DW_FORM_ref2 0x444
  000455:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 768 }
  000459:     3  = 0x1 (DW_TAG_array_type)
  00045a:       DW_AT_sibling 0x465
  00045c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000461:       1  = 0x21 (DW_TAG_subrange_type)
  000462:         DW_AT_upper_bound 0x283
  000464:       0  null
  000465:     30  = 0xd (DW_TAG_member)
  000466:       DW_AT_name RESERVED5
  000470:       DW_AT_type indirect DW_FORM_ref2 0x459
  000473:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1008 }
  000477:     30  = 0xd (DW_TAG_member)
  000478:       DW_AT_name STIR
  00047d:       DW_AT_type indirect DW_FORM_ref2 0x485
  000480:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3584 }
  000484:     0  null
  000485:   116  = 0x35 (DW_TAG_volatile_type)
  000486:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00048b:   116  = 0x35 (DW_TAG_volatile_type)
  00048c:     DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000491:   80  = 0x16 (DW_TAG_typedef)
  000492:     DW_AT_name NVIC_Type
  00049c:     DW_AT_type indirect DW_FORM_ref2 0x343
  00049f:     DW_AT_decl_file 0x1
  0004a0:     DW_AT_decl_line 0x1b4
  0004a2:     DW_AT_decl_column 0x4
  0004a3:   42  = 0x13 (DW_TAG_structure_type)
  0004a4:     DW_AT_sibling 0x7e6
  0004a6:     DW_AT_byte_size 0x2ac
  0004a8:     30  = 0xd (DW_TAG_member)
  0004a9:       DW_AT_name CPUID
  0004af:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  0004b2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0004b5:     30  = 0xd (DW_TAG_member)
  0004b6:       DW_AT_name ICSR
  0004bb:       DW_AT_type indirect DW_FORM_ref2 0x485
  0004be:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0004c1:     30  = 0xd (DW_TAG_member)
  0004c2:       DW_AT_name VTOR
  0004c7:       DW_AT_type indirect DW_FORM_ref2 0x485
  0004ca:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0004cd:     30  = 0xd (DW_TAG_member)
  0004ce:       DW_AT_name AIRCR
  0004d4:       DW_AT_type indirect DW_FORM_ref2 0x485
  0004d7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0004da:     30  = 0xd (DW_TAG_member)
  0004db:       DW_AT_name SCR
  0004df:       DW_AT_type indirect DW_FORM_ref2 0x485
  0004e2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0004e5:     30  = 0xd (DW_TAG_member)
  0004e6:       DW_AT_name CCR
  0004ea:       DW_AT_type indirect DW_FORM_ref2 0x485
  0004ed:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0004f0:     3  = 0x1 (DW_TAG_array_type)
  0004f1:       DW_AT_sibling 0x4f9
  0004f3:       DW_AT_type indirect DW_FORM_ref2 0x48b
  0004f6:       1  = 0x21 (DW_TAG_subrange_type)
  0004f7:         DW_AT_upper_bound 0xb
  0004f8:       0  null
  0004f9:     30  = 0xd (DW_TAG_member)
  0004fa:       DW_AT_name SHPR
  0004ff:       DW_AT_type indirect DW_FORM_ref2 0x4f0
  000502:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000505:     30  = 0xd (DW_TAG_member)
  000506:       DW_AT_name SHCSR
  00050c:       DW_AT_type indirect DW_FORM_ref2 0x485
  00050f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  000512:     30  = 0xd (DW_TAG_member)
  000513:       DW_AT_name CFSR
  000518:       DW_AT_type indirect DW_FORM_ref2 0x485
  00051b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00051e:     30  = 0xd (DW_TAG_member)
  00051f:       DW_AT_name HFSR
  000524:       DW_AT_type indirect DW_FORM_ref2 0x485
  000527:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00052a:     30  = 0xd (DW_TAG_member)
  00052b:       DW_AT_name DFSR
  000530:       DW_AT_type indirect DW_FORM_ref2 0x485
  000533:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  000536:     30  = 0xd (DW_TAG_member)
  000537:       DW_AT_name MMFAR
  00053d:       DW_AT_type indirect DW_FORM_ref2 0x485
  000540:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  000543:     30  = 0xd (DW_TAG_member)
  000544:       DW_AT_name BFAR
  000549:       DW_AT_type indirect DW_FORM_ref2 0x485
  00054c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00054f:     30  = 0xd (DW_TAG_member)
  000550:       DW_AT_name AFSR
  000555:       DW_AT_type indirect DW_FORM_ref2 0x485
  000558:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  00055b:     3  = 0x1 (DW_TAG_array_type)
  00055c:       DW_AT_sibling 0x564
  00055e:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000561:       1  = 0x21 (DW_TAG_subrange_type)
  000562:         DW_AT_upper_bound 0x1
  000563:       0  null
  000564:     30  = 0xd (DW_TAG_member)
  000565:       DW_AT_name ID_PFR
  00056c:       DW_AT_type indirect DW_FORM_ref2 0x55b
  00056f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  000572:     30  = 0xd (DW_TAG_member)
  000573:       DW_AT_name ID_DFR
  00057a:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  00057d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  000580:     30  = 0xd (DW_TAG_member)
  000581:       DW_AT_name ID_AFR
  000588:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  00058b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  00058e:     3  = 0x1 (DW_TAG_array_type)
  00058f:       DW_AT_sibling 0x597
  000591:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000594:       1  = 0x21 (DW_TAG_subrange_type)
  000595:         DW_AT_upper_bound 0x3
  000596:       0  null
  000597:     30  = 0xd (DW_TAG_member)
  000598:       DW_AT_name ID_MFR
  00059f:       DW_AT_type indirect DW_FORM_ref2 0x58e
  0005a2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  0005a5:     3  = 0x1 (DW_TAG_array_type)
  0005a6:       DW_AT_sibling 0x5ae
  0005a8:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  0005ab:       1  = 0x21 (DW_TAG_subrange_type)
  0005ac:         DW_AT_upper_bound 0x4
  0005ad:       0  null
  0005ae:     30  = 0xd (DW_TAG_member)
  0005af:       DW_AT_name ID_ISAR
  0005b7:       DW_AT_type indirect DW_FORM_ref2 0x5a5
  0005ba:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  0005bd:     3  = 0x1 (DW_TAG_array_type)
  0005be:       DW_AT_sibling 0x5c8
  0005c0:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0005c5:       1  = 0x21 (DW_TAG_subrange_type)
  0005c6:         DW_AT_upper_bound 0x0
  0005c7:       0  null
  0005c8:     30  = 0xd (DW_TAG_member)
  0005c9:       DW_AT_name RESERVED0
  0005d3:       DW_AT_type indirect DW_FORM_ref2 0x5bd
  0005d6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  0005d9:     30  = 0xd (DW_TAG_member)
  0005da:       DW_AT_name CLIDR
  0005e0:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  0005e3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 120 }
  0005e6:     30  = 0xd (DW_TAG_member)
  0005e7:       DW_AT_name CTR
  0005eb:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  0005ee:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 124 }
  0005f1:     30  = 0xd (DW_TAG_member)
  0005f2:       DW_AT_name CCSIDR
  0005f9:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  0005fc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  000600:     30  = 0xd (DW_TAG_member)
  000601:       DW_AT_name CSSELR
  000608:       DW_AT_type indirect DW_FORM_ref2 0x485
  00060b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  00060f:     30  = 0xd (DW_TAG_member)
  000610:       DW_AT_name CPACR
  000616:       DW_AT_type indirect DW_FORM_ref2 0x485
  000619:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 136 }
  00061d:     3  = 0x1 (DW_TAG_array_type)
  00061e:       DW_AT_sibling 0x628
  000620:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000625:       1  = 0x21 (DW_TAG_subrange_type)
  000626:         DW_AT_upper_bound 0x5c
  000627:       0  null
  000628:     30  = 0xd (DW_TAG_member)
  000629:       DW_AT_name RESERVED3
  000633:       DW_AT_type indirect DW_FORM_ref2 0x61d
  000636:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 140 }
  00063a:     30  = 0xd (DW_TAG_member)
  00063b:       DW_AT_name STIR
  000640:       DW_AT_type indirect DW_FORM_ref2 0x485
  000643:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 512 }
  000647:     3  = 0x1 (DW_TAG_array_type)
  000648:       DW_AT_sibling 0x652
  00064a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00064f:       1  = 0x21 (DW_TAG_subrange_type)
  000650:         DW_AT_upper_bound 0xe
  000651:       0  null
  000652:     30  = 0xd (DW_TAG_member)
  000653:       DW_AT_name RESERVED4
  00065d:       DW_AT_type indirect DW_FORM_ref2 0x647
  000660:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 516 }
  000664:     30  = 0xd (DW_TAG_member)
  000665:       DW_AT_name MVFR0
  00066b:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  00066e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 576 }
  000672:     30  = 0xd (DW_TAG_member)
  000673:       DW_AT_name MVFR1
  000679:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  00067c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 580 }
  000680:     30  = 0xd (DW_TAG_member)
  000681:       DW_AT_name MVFR2
  000687:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  00068a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 584 }
  00068e:     3  = 0x1 (DW_TAG_array_type)
  00068f:       DW_AT_sibling 0x699
  000691:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000696:       1  = 0x21 (DW_TAG_subrange_type)
  000697:         DW_AT_upper_bound 0x0
  000698:       0  null
  000699:     30  = 0xd (DW_TAG_member)
  00069a:       DW_AT_name RESERVED5
  0006a4:       DW_AT_type indirect DW_FORM_ref2 0x68e
  0006a7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 588 }
  0006ab:     30  = 0xd (DW_TAG_member)
  0006ac:       DW_AT_name ICIALLU
  0006b4:       DW_AT_type indirect DW_FORM_ref2 0x485
  0006b7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 592 }
  0006bb:     3  = 0x1 (DW_TAG_array_type)
  0006bc:       DW_AT_sibling 0x6c6
  0006be:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0006c3:       1  = 0x21 (DW_TAG_subrange_type)
  0006c4:         DW_AT_upper_bound 0x0
  0006c5:       0  null
  0006c6:     30  = 0xd (DW_TAG_member)
  0006c7:       DW_AT_name RESERVED6
  0006d1:       DW_AT_type indirect DW_FORM_ref2 0x6bb
  0006d4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 596 }
  0006d8:     30  = 0xd (DW_TAG_member)
  0006d9:       DW_AT_name ICIMVAU
  0006e1:       DW_AT_type indirect DW_FORM_ref2 0x485
  0006e4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 600 }
  0006e8:     30  = 0xd (DW_TAG_member)
  0006e9:       DW_AT_name DCIMVAC
  0006f1:       DW_AT_type indirect DW_FORM_ref2 0x485
  0006f4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 604 }
  0006f8:     30  = 0xd (DW_TAG_member)
  0006f9:       DW_AT_name DCISW
  0006ff:       DW_AT_type indirect DW_FORM_ref2 0x485
  000702:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 608 }
  000706:     30  = 0xd (DW_TAG_member)
  000707:       DW_AT_name DCCMVAU
  00070f:       DW_AT_type indirect DW_FORM_ref2 0x485
  000712:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 612 }
  000716:     30  = 0xd (DW_TAG_member)
  000717:       DW_AT_name DCCMVAC
  00071f:       DW_AT_type indirect DW_FORM_ref2 0x485
  000722:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 616 }
  000726:     30  = 0xd (DW_TAG_member)
  000727:       DW_AT_name DCCSW
  00072d:       DW_AT_type indirect DW_FORM_ref2 0x485
  000730:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 620 }
  000734:     30  = 0xd (DW_TAG_member)
  000735:       DW_AT_name DCCIMVAC
  00073e:       DW_AT_type indirect DW_FORM_ref2 0x485
  000741:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 624 }
  000745:     30  = 0xd (DW_TAG_member)
  000746:       DW_AT_name DCCISW
  00074d:       DW_AT_type indirect DW_FORM_ref2 0x485
  000750:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 628 }
  000754:     3  = 0x1 (DW_TAG_array_type)
  000755:       DW_AT_sibling 0x75f
  000757:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00075c:       1  = 0x21 (DW_TAG_subrange_type)
  00075d:         DW_AT_upper_bound 0x5
  00075e:       0  null
  00075f:     30  = 0xd (DW_TAG_member)
  000760:       DW_AT_name RESERVED7
  00076a:       DW_AT_type indirect DW_FORM_ref2 0x754
  00076d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 632 }
  000771:     30  = 0xd (DW_TAG_member)
  000772:       DW_AT_name ITCMCR
  000779:       DW_AT_type indirect DW_FORM_ref2 0x485
  00077c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 656 }
  000780:     30  = 0xd (DW_TAG_member)
  000781:       DW_AT_name DTCMCR
  000788:       DW_AT_type indirect DW_FORM_ref2 0x485
  00078b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 660 }
  00078f:     30  = 0xd (DW_TAG_member)
  000790:       DW_AT_name AHBPCR
  000797:       DW_AT_type indirect DW_FORM_ref2 0x485
  00079a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 664 }
  00079e:     30  = 0xd (DW_TAG_member)
  00079f:       DW_AT_name CACR
  0007a4:       DW_AT_type indirect DW_FORM_ref2 0x485
  0007a7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 668 }
  0007ab:     30  = 0xd (DW_TAG_member)
  0007ac:       DW_AT_name AHBSCR
  0007b3:       DW_AT_type indirect DW_FORM_ref2 0x485
  0007b6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 672 }
  0007ba:     3  = 0x1 (DW_TAG_array_type)
  0007bb:       DW_AT_sibling 0x7c5
  0007bd:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0007c2:       1  = 0x21 (DW_TAG_subrange_type)
  0007c3:         DW_AT_upper_bound 0x0
  0007c4:       0  null
  0007c5:     30  = 0xd (DW_TAG_member)
  0007c6:       DW_AT_name RESERVED8
  0007d0:       DW_AT_type indirect DW_FORM_ref2 0x7ba
  0007d3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 676 }
  0007d7:     30  = 0xd (DW_TAG_member)
  0007d8:       DW_AT_name ABFSR
  0007de:       DW_AT_type indirect DW_FORM_ref2 0x485
  0007e1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 680 }
  0007e5:     0  null
  0007e6:   17  = 0x26 (DW_TAG_const_type)
  0007e7:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0007ec:   116  = 0x35 (DW_TAG_volatile_type)
  0007ed:     DW_AT_type indirect DW_FORM_ref2 0x7e6
  0007f0:   80  = 0x16 (DW_TAG_typedef)
  0007f1:     DW_AT_name SCB_Type
  0007fa:     DW_AT_type indirect DW_FORM_ref2 0x4a3
  0007fd:     DW_AT_decl_file 0x1
  0007fe:     DW_AT_decl_line 0x1fb
  000800:     DW_AT_decl_column 0x3
  000801:   42  = 0x13 (DW_TAG_structure_type)
  000802:     DW_AT_sibling 0x83b
  000804:     DW_AT_byte_size 0xc
  000805:     3  = 0x1 (DW_TAG_array_type)
  000806:       DW_AT_sibling 0x810
  000808:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00080d:       1  = 0x21 (DW_TAG_subrange_type)
  00080e:         DW_AT_upper_bound 0x0
  00080f:       0  null
  000810:     30  = 0xd (DW_TAG_member)
  000811:       DW_AT_name RESERVED0
  00081b:       DW_AT_type indirect DW_FORM_ref2 0x805
  00081e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000821:     30  = 0xd (DW_TAG_member)
  000822:       DW_AT_name ICTR
  000827:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  00082a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00082d:     30  = 0xd (DW_TAG_member)
  00082e:       DW_AT_name ACTLR
  000834:       DW_AT_type indirect DW_FORM_ref2 0x485
  000837:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00083a:     0  null
  00083b:   80  = 0x16 (DW_TAG_typedef)
  00083c:     DW_AT_name SCnSCB_Type
  000848:     DW_AT_type indirect DW_FORM_ref2 0x801
  00084b:     DW_AT_decl_file 0x1
  00084c:     DW_AT_decl_line 0x39e
  00084e:     DW_AT_decl_column 0x3
  00084f:   42  = 0x13 (DW_TAG_structure_type)
  000850:     DW_AT_sibling 0x884
  000852:     DW_AT_byte_size 0x10
  000853:     30  = 0xd (DW_TAG_member)
  000854:       DW_AT_name CTRL
  000859:       DW_AT_type indirect DW_FORM_ref2 0x485
  00085c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00085f:     30  = 0xd (DW_TAG_member)
  000860:       DW_AT_name LOAD
  000865:       DW_AT_type indirect DW_FORM_ref2 0x485
  000868:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00086b:     30  = 0xd (DW_TAG_member)
  00086c:       DW_AT_name VAL
  000870:       DW_AT_type indirect DW_FORM_ref2 0x485
  000873:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000876:     30  = 0xd (DW_TAG_member)
  000877:       DW_AT_name CALIB
  00087d:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000880:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000883:     0  null
  000884:   80  = 0x16 (DW_TAG_typedef)
  000885:     DW_AT_name SysTick_Type
  000892:     DW_AT_type indirect DW_FORM_ref2 0x84f
  000895:     DW_AT_decl_file 0x1
  000896:     DW_AT_decl_line 0x3c7
  000898:     DW_AT_decl_column 0x3
  000899:   83  = 0x17 (DW_TAG_union_type)
  00089a:     DW_AT_sibling 0x8b5
  00089c:     DW_AT_byte_size 0x4
  00089d:     31  = 0xd (DW_TAG_member)
  00089e:       DW_AT_name u8
  0008a1:       DW_AT_type indirect DW_FORM_ref2 0x48b
  0008a4:     31  = 0xd (DW_TAG_member)
  0008a5:       DW_AT_name u16
  0008a9:       DW_AT_type indirect DW_FORM_ref2 0x8b5
  0008ac:     31  = 0xd (DW_TAG_member)
  0008ad:       DW_AT_name u32
  0008b1:       DW_AT_type indirect DW_FORM_ref2 0x485
  0008b4:     0  null
  0008b5:   116  = 0x35 (DW_TAG_volatile_type)
  0008b6:     DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0008bb:   42  = 0x13 (DW_TAG_structure_type)
  0008bc:     DW_AT_sibling 0xa82
  0008be:     DW_AT_byte_size 0x1000
  0008c0:     3  = 0x1 (DW_TAG_array_type)
  0008c1:       DW_AT_sibling 0x8c9
  0008c3:       DW_AT_type indirect DW_FORM_ref2 0xa82
  0008c6:       1  = 0x21 (DW_TAG_subrange_type)
  0008c7:         DW_AT_upper_bound 0x1f
  0008c8:       0  null
  0008c9:     30  = 0xd (DW_TAG_member)
  0008ca:       DW_AT_name PORT
  0008cf:       DW_AT_type indirect DW_FORM_ref2 0x8c0
  0008d2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0008d5:     3  = 0x1 (DW_TAG_array_type)
  0008d6:       DW_AT_sibling 0x8e1
  0008d8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0008dd:       1  = 0x21 (DW_TAG_subrange_type)
  0008de:         DW_AT_upper_bound 0x35f
  0008e0:       0  null
  0008e1:     30  = 0xd (DW_TAG_member)
  0008e2:       DW_AT_name RESERVED0
  0008ec:       DW_AT_type indirect DW_FORM_ref2 0x8d5
  0008ef:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  0008f3:     30  = 0xd (DW_TAG_member)
  0008f4:       DW_AT_name TER
  0008f8:       DW_AT_type indirect DW_FORM_ref2 0x485
  0008fb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3584 }
  0008ff:     3  = 0x1 (DW_TAG_array_type)
  000900:       DW_AT_sibling 0x90a
  000902:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000907:       1  = 0x21 (DW_TAG_subrange_type)
  000908:         DW_AT_upper_bound 0xe
  000909:       0  null
  00090a:     30  = 0xd (DW_TAG_member)
  00090b:       DW_AT_name RESERVED1
  000915:       DW_AT_type indirect DW_FORM_ref2 0x8ff
  000918:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3588 }
  00091c:     30  = 0xd (DW_TAG_member)
  00091d:       DW_AT_name TPR
  000921:       DW_AT_type indirect DW_FORM_ref2 0x485
  000924:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3648 }
  000928:     3  = 0x1 (DW_TAG_array_type)
  000929:       DW_AT_sibling 0x933
  00092b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000930:       1  = 0x21 (DW_TAG_subrange_type)
  000931:         DW_AT_upper_bound 0xe
  000932:       0  null
  000933:     30  = 0xd (DW_TAG_member)
  000934:       DW_AT_name RESERVED2
  00093e:       DW_AT_type indirect DW_FORM_ref2 0x928
  000941:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3652 }
  000945:     30  = 0xd (DW_TAG_member)
  000946:       DW_AT_name TCR
  00094a:       DW_AT_type indirect DW_FORM_ref2 0x485
  00094d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3712 }
  000951:     3  = 0x1 (DW_TAG_array_type)
  000952:       DW_AT_sibling 0x95c
  000954:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000959:       1  = 0x21 (DW_TAG_subrange_type)
  00095a:         DW_AT_upper_bound 0x1c
  00095b:       0  null
  00095c:     30  = 0xd (DW_TAG_member)
  00095d:       DW_AT_name RESERVED3
  000967:       DW_AT_type indirect DW_FORM_ref2 0x951
  00096a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3716 }
  00096e:     30  = 0xd (DW_TAG_member)
  00096f:       DW_AT_name IWR
  000973:       DW_AT_type indirect DW_FORM_ref2 0x485
  000976:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3832 }
  00097a:     30  = 0xd (DW_TAG_member)
  00097b:       DW_AT_name IRR
  00097f:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000982:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3836 }
  000986:     30  = 0xd (DW_TAG_member)
  000987:       DW_AT_name IMCR
  00098c:       DW_AT_type indirect DW_FORM_ref2 0x485
  00098f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3840 }
  000993:     3  = 0x1 (DW_TAG_array_type)
  000994:       DW_AT_sibling 0x99e
  000996:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00099b:       1  = 0x21 (DW_TAG_subrange_type)
  00099c:         DW_AT_upper_bound 0x2a
  00099d:       0  null
  00099e:     30  = 0xd (DW_TAG_member)
  00099f:       DW_AT_name RESERVED4
  0009a9:       DW_AT_type indirect DW_FORM_ref2 0x993
  0009ac:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3844 }
  0009b0:     30  = 0xd (DW_TAG_member)
  0009b1:       DW_AT_name LAR
  0009b5:       DW_AT_type indirect DW_FORM_ref2 0x485
  0009b8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4016 }
  0009bc:     30  = 0xd (DW_TAG_member)
  0009bd:       DW_AT_name LSR
  0009c1:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  0009c4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4020 }
  0009c8:     3  = 0x1 (DW_TAG_array_type)
  0009c9:       DW_AT_sibling 0x9d3
  0009cb:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0009d0:       1  = 0x21 (DW_TAG_subrange_type)
  0009d1:         DW_AT_upper_bound 0x5
  0009d2:       0  null
  0009d3:     30  = 0xd (DW_TAG_member)
  0009d4:       DW_AT_name RESERVED5
  0009de:       DW_AT_type indirect DW_FORM_ref2 0x9c8
  0009e1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4024 }
  0009e5:     30  = 0xd (DW_TAG_member)
  0009e6:       DW_AT_name PID4
  0009eb:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  0009ee:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4048 }
  0009f2:     30  = 0xd (DW_TAG_member)
  0009f3:       DW_AT_name PID5
  0009f8:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  0009fb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4052 }
  0009ff:     30  = 0xd (DW_TAG_member)
  000a00:       DW_AT_name PID6
  000a05:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000a08:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4056 }
  000a0c:     30  = 0xd (DW_TAG_member)
  000a0d:       DW_AT_name PID7
  000a12:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000a15:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4060 }
  000a19:     30  = 0xd (DW_TAG_member)
  000a1a:       DW_AT_name PID0
  000a1f:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000a22:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4064 }
  000a26:     30  = 0xd (DW_TAG_member)
  000a27:       DW_AT_name PID1
  000a2c:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000a2f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4068 }
  000a33:     30  = 0xd (DW_TAG_member)
  000a34:       DW_AT_name PID2
  000a39:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000a3c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4072 }
  000a40:     30  = 0xd (DW_TAG_member)
  000a41:       DW_AT_name PID3
  000a46:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000a49:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4076 }
  000a4d:     30  = 0xd (DW_TAG_member)
  000a4e:       DW_AT_name CID0
  000a53:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000a56:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4080 }
  000a5a:     30  = 0xd (DW_TAG_member)
  000a5b:       DW_AT_name CID1
  000a60:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000a63:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4084 }
  000a67:     30  = 0xd (DW_TAG_member)
  000a68:       DW_AT_name CID2
  000a6d:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000a70:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4088 }
  000a74:     30  = 0xd (DW_TAG_member)
  000a75:       DW_AT_name CID3
  000a7a:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000a7d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4092 }
  000a81:     0  null
  000a82:   116  = 0x35 (DW_TAG_volatile_type)
  000a83:     DW_AT_type indirect DW_FORM_ref2 0x899
  000a86:   80  = 0x16 (DW_TAG_typedef)
  000a87:     DW_AT_name ITM_Type
  000a90:     DW_AT_type indirect DW_FORM_ref2 0x8bb
  000a93:     DW_AT_decl_file 0x1
  000a94:     DW_AT_decl_line 0x417
  000a96:     DW_AT_decl_column 0x3
  000a97:   42  = 0x13 (DW_TAG_structure_type)
  000a98:     DW_AT_sibling 0xc41
  000a9a:     DW_AT_byte_size 0xfb8
  000a9c:     30  = 0xd (DW_TAG_member)
  000a9d:       DW_AT_name CTRL
  000aa2:       DW_AT_type indirect DW_FORM_ref2 0x485
  000aa5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000aa8:     30  = 0xd (DW_TAG_member)
  000aa9:       DW_AT_name CYCCNT
  000ab0:       DW_AT_type indirect DW_FORM_ref2 0x485
  000ab3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000ab6:     30  = 0xd (DW_TAG_member)
  000ab7:       DW_AT_name CPICNT
  000abe:       DW_AT_type indirect DW_FORM_ref2 0x485
  000ac1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000ac4:     30  = 0xd (DW_TAG_member)
  000ac5:       DW_AT_name EXCCNT
  000acc:       DW_AT_type indirect DW_FORM_ref2 0x485
  000acf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000ad2:     30  = 0xd (DW_TAG_member)
  000ad3:       DW_AT_name SLEEPCNT
  000adc:       DW_AT_type indirect DW_FORM_ref2 0x485
  000adf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000ae2:     30  = 0xd (DW_TAG_member)
  000ae3:       DW_AT_name LSUCNT
  000aea:       DW_AT_type indirect DW_FORM_ref2 0x485
  000aed:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000af0:     30  = 0xd (DW_TAG_member)
  000af1:       DW_AT_name FOLDCNT
  000af9:       DW_AT_type indirect DW_FORM_ref2 0x485
  000afc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000aff:     30  = 0xd (DW_TAG_member)
  000b00:       DW_AT_name PCSR
  000b05:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000b08:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000b0b:     30  = 0xd (DW_TAG_member)
  000b0c:       DW_AT_name COMP0
  000b12:       DW_AT_type indirect DW_FORM_ref2 0x485
  000b15:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  000b18:     30  = 0xd (DW_TAG_member)
  000b19:       DW_AT_name MASK0
  000b1f:       DW_AT_type indirect DW_FORM_ref2 0x485
  000b22:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  000b25:     30  = 0xd (DW_TAG_member)
  000b26:       DW_AT_name FUNCTION0
  000b30:       DW_AT_type indirect DW_FORM_ref2 0x485
  000b33:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  000b36:     3  = 0x1 (DW_TAG_array_type)
  000b37:       DW_AT_sibling 0xb41
  000b39:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000b3e:       1  = 0x21 (DW_TAG_subrange_type)
  000b3f:         DW_AT_upper_bound 0x0
  000b40:       0  null
  000b41:     30  = 0xd (DW_TAG_member)
  000b42:       DW_AT_name RESERVED0
  000b4c:       DW_AT_type indirect DW_FORM_ref2 0xb36
  000b4f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  000b52:     30  = 0xd (DW_TAG_member)
  000b53:       DW_AT_name COMP1
  000b59:       DW_AT_type indirect DW_FORM_ref2 0x485
  000b5c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  000b5f:     30  = 0xd (DW_TAG_member)
  000b60:       DW_AT_name MASK1
  000b66:       DW_AT_type indirect DW_FORM_ref2 0x485
  000b69:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  000b6c:     30  = 0xd (DW_TAG_member)
  000b6d:       DW_AT_name FUNCTION1
  000b77:       DW_AT_type indirect DW_FORM_ref2 0x485
  000b7a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  000b7d:     3  = 0x1 (DW_TAG_array_type)
  000b7e:       DW_AT_sibling 0xb88
  000b80:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000b85:       1  = 0x21 (DW_TAG_subrange_type)
  000b86:         DW_AT_upper_bound 0x0
  000b87:       0  null
  000b88:     30  = 0xd (DW_TAG_member)
  000b89:       DW_AT_name RESERVED1
  000b93:       DW_AT_type indirect DW_FORM_ref2 0xb7d
  000b96:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  000b99:     30  = 0xd (DW_TAG_member)
  000b9a:       DW_AT_name COMP2
  000ba0:       DW_AT_type indirect DW_FORM_ref2 0x485
  000ba3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  000ba6:     30  = 0xd (DW_TAG_member)
  000ba7:       DW_AT_name MASK2
  000bad:       DW_AT_type indirect DW_FORM_ref2 0x485
  000bb0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  000bb3:     30  = 0xd (DW_TAG_member)
  000bb4:       DW_AT_name FUNCTION2
  000bbe:       DW_AT_type indirect DW_FORM_ref2 0x485
  000bc1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  000bc4:     3  = 0x1 (DW_TAG_array_type)
  000bc5:       DW_AT_sibling 0xbcf
  000bc7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000bcc:       1  = 0x21 (DW_TAG_subrange_type)
  000bcd:         DW_AT_upper_bound 0x0
  000bce:       0  null
  000bcf:     30  = 0xd (DW_TAG_member)
  000bd0:       DW_AT_name RESERVED2
  000bda:       DW_AT_type indirect DW_FORM_ref2 0xbc4
  000bdd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  000be0:     30  = 0xd (DW_TAG_member)
  000be1:       DW_AT_name COMP3
  000be7:       DW_AT_type indirect DW_FORM_ref2 0x485
  000bea:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  000bed:     30  = 0xd (DW_TAG_member)
  000bee:       DW_AT_name MASK3
  000bf4:       DW_AT_type indirect DW_FORM_ref2 0x485
  000bf7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  000bfa:     30  = 0xd (DW_TAG_member)
  000bfb:       DW_AT_name FUNCTION3
  000c05:       DW_AT_type indirect DW_FORM_ref2 0x485
  000c08:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  000c0b:     3  = 0x1 (DW_TAG_array_type)
  000c0c:       DW_AT_sibling 0xc17
  000c0e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000c13:       1  = 0x21 (DW_TAG_subrange_type)
  000c14:         DW_AT_upper_bound 0x3d4
  000c16:       0  null
  000c17:     30  = 0xd (DW_TAG_member)
  000c18:       DW_AT_name RESERVED3
  000c22:       DW_AT_type indirect DW_FORM_ref2 0xc0b
  000c25:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  000c28:     30  = 0xd (DW_TAG_member)
  000c29:       DW_AT_name LAR
  000c2d:       DW_AT_type indirect DW_FORM_ref2 0x485
  000c30:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4016 }
  000c34:     30  = 0xd (DW_TAG_member)
  000c35:       DW_AT_name LSR
  000c39:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000c3c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4020 }
  000c40:     0  null
  000c41:   80  = 0x16 (DW_TAG_typedef)
  000c42:     DW_AT_name DWT_Type
  000c4b:     DW_AT_type indirect DW_FORM_ref2 0xa97
  000c4e:     DW_AT_decl_file 0x1
  000c4f:     DW_AT_decl_line 0x478
  000c51:     DW_AT_decl_column 0x3
  000c52:   42  = 0x13 (DW_TAG_structure_type)
  000c53:     DW_AT_sibling 0xe1c
  000c55:     DW_AT_byte_size 0xfd0
  000c57:     30  = 0xd (DW_TAG_member)
  000c58:       DW_AT_name SSPSR
  000c5e:       DW_AT_type indirect DW_FORM_ref2 0x485
  000c61:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000c64:     30  = 0xd (DW_TAG_member)
  000c65:       DW_AT_name CSPSR
  000c6b:       DW_AT_type indirect DW_FORM_ref2 0x485
  000c6e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000c71:     3  = 0x1 (DW_TAG_array_type)
  000c72:       DW_AT_sibling 0xc7c
  000c74:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000c79:       1  = 0x21 (DW_TAG_subrange_type)
  000c7a:         DW_AT_upper_bound 0x1
  000c7b:       0  null
  000c7c:     30  = 0xd (DW_TAG_member)
  000c7d:       DW_AT_name RESERVED0
  000c87:       DW_AT_type indirect DW_FORM_ref2 0xc71
  000c8a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000c8d:     30  = 0xd (DW_TAG_member)
  000c8e:       DW_AT_name ACPR
  000c93:       DW_AT_type indirect DW_FORM_ref2 0x485
  000c96:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000c99:     3  = 0x1 (DW_TAG_array_type)
  000c9a:       DW_AT_sibling 0xca4
  000c9c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000ca1:       1  = 0x21 (DW_TAG_subrange_type)
  000ca2:         DW_AT_upper_bound 0x36
  000ca3:       0  null
  000ca4:     30  = 0xd (DW_TAG_member)
  000ca5:       DW_AT_name RESERVED1
  000caf:       DW_AT_type indirect DW_FORM_ref2 0xc99
  000cb2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000cb5:     30  = 0xd (DW_TAG_member)
  000cb6:       DW_AT_name SPPR
  000cbb:       DW_AT_type indirect DW_FORM_ref2 0x485
  000cbe:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 240 }
  000cc2:     3  = 0x1 (DW_TAG_array_type)
  000cc3:       DW_AT_sibling 0xcce
  000cc5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000cca:       1  = 0x21 (DW_TAG_subrange_type)
  000ccb:         DW_AT_upper_bound 0x82
  000ccd:       0  null
  000cce:     30  = 0xd (DW_TAG_member)
  000ccf:       DW_AT_name RESERVED2
  000cd9:       DW_AT_type indirect DW_FORM_ref2 0xcc2
  000cdc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 244 }
  000ce0:     30  = 0xd (DW_TAG_member)
  000ce1:       DW_AT_name FFSR
  000ce6:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000ce9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 768 }
  000ced:     30  = 0xd (DW_TAG_member)
  000cee:       DW_AT_name FFCR
  000cf3:       DW_AT_type indirect DW_FORM_ref2 0x485
  000cf6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 772 }
  000cfa:     30  = 0xd (DW_TAG_member)
  000cfb:       DW_AT_name FSCR
  000d00:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000d03:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 776 }
  000d07:     3  = 0x1 (DW_TAG_array_type)
  000d08:       DW_AT_sibling 0xd13
  000d0a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000d0f:       1  = 0x21 (DW_TAG_subrange_type)
  000d10:         DW_AT_upper_bound 0x2f6
  000d12:       0  null
  000d13:     30  = 0xd (DW_TAG_member)
  000d14:       DW_AT_name RESERVED3
  000d1e:       DW_AT_type indirect DW_FORM_ref2 0xd07
  000d21:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 780 }
  000d25:     30  = 0xd (DW_TAG_member)
  000d26:       DW_AT_name TRIGGER
  000d2e:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000d31:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3816 }
  000d35:     30  = 0xd (DW_TAG_member)
  000d36:       DW_AT_name FIFO0
  000d3c:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000d3f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3820 }
  000d43:     30  = 0xd (DW_TAG_member)
  000d44:       DW_AT_name ITATBCTR2
  000d4e:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000d51:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3824 }
  000d55:     3  = 0x1 (DW_TAG_array_type)
  000d56:       DW_AT_sibling 0xd60
  000d58:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000d5d:       1  = 0x21 (DW_TAG_subrange_type)
  000d5e:         DW_AT_upper_bound 0x0
  000d5f:       0  null
  000d60:     30  = 0xd (DW_TAG_member)
  000d61:       DW_AT_name RESERVED4
  000d6b:       DW_AT_type indirect DW_FORM_ref2 0xd55
  000d6e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3828 }
  000d72:     30  = 0xd (DW_TAG_member)
  000d73:       DW_AT_name ITATBCTR0
  000d7d:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000d80:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3832 }
  000d84:     30  = 0xd (DW_TAG_member)
  000d85:       DW_AT_name FIFO1
  000d8b:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000d8e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3836 }
  000d92:     30  = 0xd (DW_TAG_member)
  000d93:       DW_AT_name ITCTRL
  000d9a:       DW_AT_type indirect DW_FORM_ref2 0x485
  000d9d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3840 }
  000da1:     3  = 0x1 (DW_TAG_array_type)
  000da2:       DW_AT_sibling 0xdac
  000da4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000da9:       1  = 0x21 (DW_TAG_subrange_type)
  000daa:         DW_AT_upper_bound 0x26
  000dab:       0  null
  000dac:     30  = 0xd (DW_TAG_member)
  000dad:       DW_AT_name RESERVED5
  000db7:       DW_AT_type indirect DW_FORM_ref2 0xda1
  000dba:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3844 }
  000dbe:     30  = 0xd (DW_TAG_member)
  000dbf:       DW_AT_name CLAIMSET
  000dc8:       DW_AT_type indirect DW_FORM_ref2 0x485
  000dcb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4000 }
  000dcf:     30  = 0xd (DW_TAG_member)
  000dd0:       DW_AT_name CLAIMCLR
  000dd9:       DW_AT_type indirect DW_FORM_ref2 0x485
  000ddc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4004 }
  000de0:     3  = 0x1 (DW_TAG_array_type)
  000de1:       DW_AT_sibling 0xdeb
  000de3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000de8:       1  = 0x21 (DW_TAG_subrange_type)
  000de9:         DW_AT_upper_bound 0x7
  000dea:       0  null
  000deb:     30  = 0xd (DW_TAG_member)
  000dec:       DW_AT_name RESERVED7
  000df6:       DW_AT_type indirect DW_FORM_ref2 0xde0
  000df9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4008 }
  000dfd:     30  = 0xd (DW_TAG_member)
  000dfe:       DW_AT_name DEVID
  000e04:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000e07:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4040 }
  000e0b:     30  = 0xd (DW_TAG_member)
  000e0c:       DW_AT_name DEVTYPE
  000e14:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000e17:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4044 }
  000e1b:     0  null
  000e1c:   80  = 0x16 (DW_TAG_typedef)
  000e1d:     DW_AT_name TPI_Type
  000e26:     DW_AT_type indirect DW_FORM_ref2 0xc52
  000e29:     DW_AT_decl_file 0x1
  000e2a:     DW_AT_decl_line 0x50c
  000e2c:     DW_AT_decl_column 0x3
  000e2d:   42  = 0x13 (DW_TAG_structure_type)
  000e2e:     DW_AT_sibling 0xec7
  000e30:     DW_AT_byte_size 0x2c
  000e31:     30  = 0xd (DW_TAG_member)
  000e32:       DW_AT_name TYPE
  000e37:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000e3a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000e3d:     30  = 0xd (DW_TAG_member)
  000e3e:       DW_AT_name CTRL
  000e43:       DW_AT_type indirect DW_FORM_ref2 0x485
  000e46:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000e49:     30  = 0xd (DW_TAG_member)
  000e4a:       DW_AT_name RNR
  000e4e:       DW_AT_type indirect DW_FORM_ref2 0x485
  000e51:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000e54:     30  = 0xd (DW_TAG_member)
  000e55:       DW_AT_name RBAR
  000e5a:       DW_AT_type indirect DW_FORM_ref2 0x485
  000e5d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000e60:     30  = 0xd (DW_TAG_member)
  000e61:       DW_AT_name RASR
  000e66:       DW_AT_type indirect DW_FORM_ref2 0x485
  000e69:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000e6c:     30  = 0xd (DW_TAG_member)
  000e6d:       DW_AT_name RBAR_A1
  000e75:       DW_AT_type indirect DW_FORM_ref2 0x485
  000e78:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000e7b:     30  = 0xd (DW_TAG_member)
  000e7c:       DW_AT_name RASR_A1
  000e84:       DW_AT_type indirect DW_FORM_ref2 0x485
  000e87:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000e8a:     30  = 0xd (DW_TAG_member)
  000e8b:       DW_AT_name RBAR_A2
  000e93:       DW_AT_type indirect DW_FORM_ref2 0x485
  000e96:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  000e99:     30  = 0xd (DW_TAG_member)
  000e9a:       DW_AT_name RASR_A2
  000ea2:       DW_AT_type indirect DW_FORM_ref2 0x485
  000ea5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  000ea8:     30  = 0xd (DW_TAG_member)
  000ea9:       DW_AT_name RBAR_A3
  000eb1:       DW_AT_type indirect DW_FORM_ref2 0x485
  000eb4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  000eb7:     30  = 0xd (DW_TAG_member)
  000eb8:       DW_AT_name RASR_A3
  000ec0:       DW_AT_type indirect DW_FORM_ref2 0x485
  000ec3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  000ec6:     0  null
  000ec7:   80  = 0x16 (DW_TAG_typedef)
  000ec8:     DW_AT_name MPU_Type
  000ed1:     DW_AT_type indirect DW_FORM_ref2 0xe2d
  000ed4:     DW_AT_decl_file 0x1
  000ed5:     DW_AT_decl_line 0x59b
  000ed7:     DW_AT_decl_column 0x3
  000ed8:   42  = 0x13 (DW_TAG_structure_type)
  000ed9:     DW_AT_sibling 0xf48
  000edb:     DW_AT_byte_size 0x1c
  000edc:     3  = 0x1 (DW_TAG_array_type)
  000edd:       DW_AT_sibling 0xee7
  000edf:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000ee4:       1  = 0x21 (DW_TAG_subrange_type)
  000ee5:         DW_AT_upper_bound 0x0
  000ee6:       0  null
  000ee7:     30  = 0xd (DW_TAG_member)
  000ee8:       DW_AT_name RESERVED0
  000ef2:       DW_AT_type indirect DW_FORM_ref2 0xedc
  000ef5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000ef8:     30  = 0xd (DW_TAG_member)
  000ef9:       DW_AT_name FPCCR
  000eff:       DW_AT_type indirect DW_FORM_ref2 0x485
  000f02:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000f05:     30  = 0xd (DW_TAG_member)
  000f06:       DW_AT_name FPCAR
  000f0c:       DW_AT_type indirect DW_FORM_ref2 0x485
  000f0f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000f12:     30  = 0xd (DW_TAG_member)
  000f13:       DW_AT_name FPDSCR
  000f1a:       DW_AT_type indirect DW_FORM_ref2 0x485
  000f1d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000f20:     30  = 0xd (DW_TAG_member)
  000f21:       DW_AT_name MVFR0
  000f27:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000f2a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  000f2d:     30  = 0xd (DW_TAG_member)
  000f2e:       DW_AT_name MVFR1
  000f34:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000f37:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  000f3a:     30  = 0xd (DW_TAG_member)
  000f3b:       DW_AT_name MVFR2
  000f41:       DW_AT_type indirect DW_FORM_ref2 0x7ec
  000f44:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  000f47:     0  null
  000f48:   80  = 0x16 (DW_TAG_typedef)
  000f49:     DW_AT_name FPU_Type
  000f52:     DW_AT_type indirect DW_FORM_ref2 0xed8
  000f55:     DW_AT_decl_file 0x1
  000f56:     DW_AT_decl_line 0x5f5
  000f58:     DW_AT_decl_column 0x3
  000f59:   42  = 0x13 (DW_TAG_structure_type)
  000f5a:     DW_AT_sibling 0xf92
  000f5c:     DW_AT_byte_size 0x10
  000f5d:     30  = 0xd (DW_TAG_member)
  000f5e:       DW_AT_name DHCSR
  000f64:       DW_AT_type indirect DW_FORM_ref2 0x485
  000f67:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  000f6a:     30  = 0xd (DW_TAG_member)
  000f6b:       DW_AT_name DCRSR
  000f71:       DW_AT_type indirect DW_FORM_ref2 0x485
  000f74:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  000f77:     30  = 0xd (DW_TAG_member)
  000f78:       DW_AT_name DCRDR
  000f7e:       DW_AT_type indirect DW_FORM_ref2 0x485
  000f81:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  000f84:     30  = 0xd (DW_TAG_member)
  000f85:       DW_AT_name DEMCR
  000f8b:       DW_AT_type indirect DW_FORM_ref2 0x485
  000f8e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  000f91:     0  null
  000f92:   80  = 0x16 (DW_TAG_typedef)
  000f93:     DW_AT_name CoreDebug_Type
  000fa2:     DW_AT_type indirect DW_FORM_ref2 0xf59
  000fa5:     DW_AT_decl_file 0x1
  000fa6:     DW_AT_decl_line 0x65f
  000fa8:     DW_AT_decl_column 0x3
  000fa9:   116  = 0x35 (DW_TAG_volatile_type)
  000faa:     DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000faf:   113  = 0x34 (DW_TAG_variable)
  000fb0:     DW_AT_name ITM_RxBuffer
  000fbd:     DW_AT_type indirect DW_FORM_ref2 0xfa9
  000fc0:     DW_AT_external 0x1
  000fc1:     DW_AT_declaration 0x1
  000fc2:   60  = 0x2e (DW_TAG_subprogram)
  000fc3:     DW_AT_sibling 0x1021
  000fc5:     DW_AT_decl_file 0x1
  000fc6:     DW_AT_decl_line 0x739
  000fc8:     DW_AT_decl_column 0x16
  000fc9:     DW_AT_name __NVIC_SetPriorityGrouping
  000fe4:     DW_AT_external 0x0
  000fe5:     36  = 0x5 (DW_TAG_formal_parameter)
  000fe6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000feb:       DW_AT_name PriorityGroup
  000ff9:     92  = 0x34 (DW_TAG_variable)
  000ffa:       DW_AT_name reg_value
  001004:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001009:     92  = 0x34 (DW_TAG_variable)
  00100a:       DW_AT_name PriorityGroupTmp
  00101b:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001020:     0  null
  001021:   59  = 0x2e (DW_TAG_subprogram)
  001022:     DW_AT_sibling 0x105a
  001024:     DW_AT_decl_file 0x1
  001025:     DW_AT_decl_line 0x74c
  001027:     DW_AT_decl_column 0x1a
  001028:     DW_AT_name __NVIC_GetPriorityGrouping
  001043:     DW_AT_external 0x0
  001044:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001049:     97  = 0x34 (DW_TAG_variable)
  00104a:       DW_AT_name __result
  001053:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001058:       DW_AT_artificial 0x1
  001059:     0  null
  00105a:   60  = 0x2e (DW_TAG_subprogram)
  00105b:     DW_AT_sibling 0x107f
  00105d:     DW_AT_decl_file 0x1
  00105e:     DW_AT_decl_line 0x758
  001060:     DW_AT_decl_column 0x16
  001061:     DW_AT_name __NVIC_EnableIRQ
  001072:     DW_AT_external 0x0
  001073:     36  = 0x5 (DW_TAG_formal_parameter)
  001074:       DW_AT_type indirect DW_FORM_ref_addr 0xc01+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  001079:       DW_AT_name IRQn
  00107e:     0  null
  00107f:   59  = 0x2e (DW_TAG_subprogram)
  001080:     DW_AT_sibling 0x10bc
  001082:     DW_AT_decl_file 0x1
  001083:     DW_AT_decl_line 0x769
  001085:     DW_AT_decl_column 0x1a
  001086:     DW_AT_name __NVIC_GetEnableIRQ
  00109a:     DW_AT_external 0x0
  00109b:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0010a0:     36  = 0x5 (DW_TAG_formal_parameter)
  0010a1:       DW_AT_type indirect DW_FORM_ref_addr 0xc01+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  0010a6:       DW_AT_name IRQn
  0010ab:     97  = 0x34 (DW_TAG_variable)
  0010ac:       DW_AT_name __result
  0010b5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0010ba:       DW_AT_artificial 0x1
  0010bb:     0  null
  0010bc:   60  = 0x2e (DW_TAG_subprogram)
  0010bd:     DW_AT_sibling 0x10e2
  0010bf:     DW_AT_decl_file 0x1
  0010c0:     DW_AT_decl_line 0x77c
  0010c2:     DW_AT_decl_column 0x16
  0010c3:     DW_AT_name __NVIC_DisableIRQ
  0010d5:     DW_AT_external 0x0
  0010d6:     36  = 0x5 (DW_TAG_formal_parameter)
  0010d7:       DW_AT_type indirect DW_FORM_ref_addr 0xc01+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  0010dc:       DW_AT_name IRQn
  0010e1:     0  null
  0010e2:   59  = 0x2e (DW_TAG_subprogram)
  0010e3:     DW_AT_sibling 0x1120
  0010e5:     DW_AT_decl_file 0x1
  0010e6:     DW_AT_decl_line 0x78f
  0010e8:     DW_AT_decl_column 0x1a
  0010e9:     DW_AT_name __NVIC_GetPendingIRQ
  0010fe:     DW_AT_external 0x0
  0010ff:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001104:     36  = 0x5 (DW_TAG_formal_parameter)
  001105:       DW_AT_type indirect DW_FORM_ref_addr 0xc01+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  00110a:       DW_AT_name IRQn
  00110f:     97  = 0x34 (DW_TAG_variable)
  001110:       DW_AT_name __result
  001119:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00111e:       DW_AT_artificial 0x1
  00111f:     0  null
  001120:   60  = 0x2e (DW_TAG_subprogram)
  001121:     DW_AT_sibling 0x1149
  001123:     DW_AT_decl_file 0x1
  001124:     DW_AT_decl_line 0x7a2
  001126:     DW_AT_decl_column 0x16
  001127:     DW_AT_name __NVIC_SetPendingIRQ
  00113c:     DW_AT_external 0x0
  00113d:     36  = 0x5 (DW_TAG_formal_parameter)
  00113e:       DW_AT_type indirect DW_FORM_ref_addr 0xc01+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  001143:       DW_AT_name IRQn
  001148:     0  null
  001149:   60  = 0x2e (DW_TAG_subprogram)
  00114a:     DW_AT_sibling 0x1174
  00114c:     DW_AT_decl_file 0x1
  00114d:     DW_AT_decl_line 0x7b1
  00114f:     DW_AT_decl_column 0x16
  001150:     DW_AT_name __NVIC_ClearPendingIRQ
  001167:     DW_AT_external 0x0
  001168:     36  = 0x5 (DW_TAG_formal_parameter)
  001169:       DW_AT_type indirect DW_FORM_ref_addr 0xc01+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  00116e:       DW_AT_name IRQn
  001173:     0  null
  001174:   59  = 0x2e (DW_TAG_subprogram)
  001175:     DW_AT_sibling 0x11ae
  001177:     DW_AT_decl_file 0x1
  001178:     DW_AT_decl_line 0x7c2
  00117a:     DW_AT_decl_column 0x1a
  00117b:     DW_AT_name __NVIC_GetActive
  00118c:     DW_AT_external 0x0
  00118d:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001192:     36  = 0x5 (DW_TAG_formal_parameter)
  001193:       DW_AT_type indirect DW_FORM_ref_addr 0xc01+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  001198:       DW_AT_name IRQn
  00119d:     97  = 0x34 (DW_TAG_variable)
  00119e:       DW_AT_name __result
  0011a7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0011ac:       DW_AT_artificial 0x1
  0011ad:     0  null
  0011ae:   60  = 0x2e (DW_TAG_subprogram)
  0011af:     DW_AT_sibling 0x11e4
  0011b1:     DW_AT_decl_file 0x1
  0011b2:     DW_AT_decl_line 0x7d8
  0011b4:     DW_AT_decl_column 0x16
  0011b5:     DW_AT_name __NVIC_SetPriority
  0011c8:     DW_AT_external 0x0
  0011c9:     36  = 0x5 (DW_TAG_formal_parameter)
  0011ca:       DW_AT_type indirect DW_FORM_ref_addr 0xc01+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  0011cf:       DW_AT_name IRQn
  0011d4:     36  = 0x5 (DW_TAG_formal_parameter)
  0011d5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0011da:       DW_AT_name priority
  0011e3:     0  null
  0011e4:   59  = 0x2e (DW_TAG_subprogram)
  0011e5:     DW_AT_sibling 0x1220
  0011e7:     DW_AT_decl_file 0x1
  0011e8:     DW_AT_decl_line 0x7ee
  0011ea:     DW_AT_decl_column 0x1a
  0011eb:     DW_AT_name __NVIC_GetPriority
  0011fe:     DW_AT_external 0x0
  0011ff:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001204:     36  = 0x5 (DW_TAG_formal_parameter)
  001205:       DW_AT_type indirect DW_FORM_ref_addr 0xc01+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  00120a:       DW_AT_name IRQn
  00120f:     97  = 0x34 (DW_TAG_variable)
  001210:       DW_AT_name __result
  001219:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00121e:       DW_AT_artificial 0x1
  00121f:     0  null
  001220:   59  = 0x2e (DW_TAG_subprogram)
  001221:     DW_AT_sibling 0x12d5
  001223:     DW_AT_decl_file 0x1
  001224:     DW_AT_decl_line 0x807
  001226:     DW_AT_decl_column 0x1a
  001227:     DW_AT_name NVIC_EncodePriority
  00123b:     DW_AT_external 0x0
  00123c:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001241:     36  = 0x5 (DW_TAG_formal_parameter)
  001242:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001247:       DW_AT_name PriorityGroup
  001255:     36  = 0x5 (DW_TAG_formal_parameter)
  001256:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00125b:       DW_AT_name PreemptPriority
  00126b:     36  = 0x5 (DW_TAG_formal_parameter)
  00126c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001271:       DW_AT_name SubPriority
  00127d:     97  = 0x34 (DW_TAG_variable)
  00127e:       DW_AT_name __result
  001287:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00128c:       DW_AT_artificial 0x1
  00128d:     92  = 0x34 (DW_TAG_variable)
  00128e:       DW_AT_name PriorityGroupTmp
  00129f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0012a4:     92  = 0x34 (DW_TAG_variable)
  0012a5:       DW_AT_name PreemptPriorityBits
  0012b9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0012be:     92  = 0x34 (DW_TAG_variable)
  0012bf:       DW_AT_name SubPriorityBits
  0012cf:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0012d4:     0  null
  0012d5:   60  = 0x2e (DW_TAG_subprogram)
  0012d6:     DW_AT_sibling 0x1382
  0012d8:     DW_AT_decl_file 0x1
  0012d9:     DW_AT_decl_line 0x822
  0012db:     DW_AT_decl_column 0x16
  0012dc:     DW_AT_name NVIC_DecodePriority
  0012f0:     DW_AT_external 0x0
  0012f1:     36  = 0x5 (DW_TAG_formal_parameter)
  0012f2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0012f7:       DW_AT_name Priority
  001300:     36  = 0x5 (DW_TAG_formal_parameter)
  001301:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001306:       DW_AT_name PriorityGroup
  001314:     36  = 0x5 (DW_TAG_formal_parameter)
  001315:       DW_AT_type indirect DW_FORM_ref2 0x1388
  001318:       DW_AT_name pPreemptPriority
  001329:     36  = 0x5 (DW_TAG_formal_parameter)
  00132a:       DW_AT_type indirect DW_FORM_ref2 0x1388
  00132d:       DW_AT_name pSubPriority
  00133a:     92  = 0x34 (DW_TAG_variable)
  00133b:       DW_AT_name PriorityGroupTmp
  00134c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001351:     92  = 0x34 (DW_TAG_variable)
  001352:       DW_AT_name PreemptPriorityBits
  001366:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00136b:     92  = 0x34 (DW_TAG_variable)
  00136c:       DW_AT_name SubPriorityBits
  00137c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001381:     0  null
  001382:   34  = 0xf (DW_TAG_pointer_type)
  001383:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001388:   17  = 0x26 (DW_TAG_const_type)
  001389:     DW_AT_type indirect DW_FORM_ref2 0x1382
  00138c:   60  = 0x2e (DW_TAG_subprogram)
  00138d:     DW_AT_sibling 0x13ca
  00138f:     DW_AT_decl_file 0x1
  001390:     DW_AT_decl_line 0x839
  001392:     DW_AT_decl_column 0x16
  001393:     DW_AT_name __NVIC_SetVector
  0013a4:     DW_AT_external 0x0
  0013a5:     36  = 0x5 (DW_TAG_formal_parameter)
  0013a6:       DW_AT_type indirect DW_FORM_ref_addr 0xc01+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  0013ab:       DW_AT_name IRQn
  0013b0:     36  = 0x5 (DW_TAG_formal_parameter)
  0013b1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0013b6:       DW_AT_name vector
  0013bd:     92  = 0x34 (DW_TAG_variable)
  0013be:       DW_AT_name vectors
  0013c6:       DW_AT_type indirect DW_FORM_ref2 0x1382
  0013c9:     0  null
  0013ca:   59  = 0x2e (DW_TAG_subprogram)
  0013cb:     DW_AT_sibling 0x1410
  0013cd:     DW_AT_decl_file 0x1
  0013ce:     DW_AT_decl_line 0x848
  0013d0:     DW_AT_decl_column 0x1a
  0013d1:     DW_AT_name __NVIC_GetVector
  0013e2:     DW_AT_external 0x0
  0013e3:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0013e8:     36  = 0x5 (DW_TAG_formal_parameter)
  0013e9:       DW_AT_type indirect DW_FORM_ref_addr 0xc01+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  0013ee:       DW_AT_name IRQn
  0013f3:     97  = 0x34 (DW_TAG_variable)
  0013f4:       DW_AT_name __result
  0013fd:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001402:       DW_AT_artificial 0x1
  001403:     92  = 0x34 (DW_TAG_variable)
  001404:       DW_AT_name vectors
  00140c:       DW_AT_type indirect DW_FORM_ref2 0x1382
  00140f:     0  null
  001410:   60  = 0x2e (DW_TAG_subprogram)
  001411:     DW_AT_sibling 0x142c
  001413:     DW_AT_decl_file 0x1
  001414:     DW_AT_decl_line 0x853
  001416:     DW_AT_decl_column 0x16
  001417:     DW_AT_name __NVIC_SystemReset
  00142a:     DW_AT_external 0x0
  00142b:     0  null
  00142c:   59  = 0x2e (DW_TAG_subprogram)
  00142d:     DW_AT_sibling 0x1465
  00142f:     DW_AT_decl_file 0x1
  001430:     DW_AT_decl_line 0x87c
  001432:     DW_AT_decl_column 0x1a
  001433:     DW_AT_name SCB_GetFPUType
  001442:     DW_AT_external 0x0
  001443:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001448:     97  = 0x34 (DW_TAG_variable)
  001449:       DW_AT_name __result
  001452:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001457:       DW_AT_artificial 0x1
  001458:     92  = 0x34 (DW_TAG_variable)
  001459:       DW_AT_name mvfr0
  00145f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001464:     0  null
  001465:   60  = 0x2e (DW_TAG_subprogram)
  001466:     DW_AT_sibling 0x147f
  001468:     DW_AT_decl_file 0x1
  001469:     DW_AT_decl_line 0x8a5
  00146b:     DW_AT_decl_column 0x16
  00146c:     DW_AT_name SCB_EnableICache
  00147d:     DW_AT_external 0x0
  00147e:     0  null
  00147f:   60  = 0x2e (DW_TAG_subprogram)
  001480:     DW_AT_sibling 0x149a
  001482:     DW_AT_decl_file 0x1
  001483:     DW_AT_decl_line 0x8b8
  001485:     DW_AT_decl_column 0x16
  001486:     DW_AT_name SCB_DisableICache
  001498:     DW_AT_external 0x0
  001499:     0  null
  00149a:   60  = 0x2e (DW_TAG_subprogram)
  00149b:     DW_AT_sibling 0x14b8
  00149d:     DW_AT_decl_file 0x1
  00149e:     DW_AT_decl_line 0x8c9
  0014a0:     DW_AT_decl_column 0x16
  0014a1:     DW_AT_name SCB_InvalidateICache
  0014b6:     DW_AT_external 0x0
  0014b7:     0  null
  0014b8:   60  = 0x2e (DW_TAG_subprogram)
  0014b9:     DW_AT_sibling 0x14f5
  0014bb:     DW_AT_decl_file 0x1
  0014bc:     DW_AT_decl_line 0x8d9
  0014be:     DW_AT_decl_column 0x16
  0014bf:     DW_AT_name SCB_EnableDCache
  0014d0:     DW_AT_external 0x0
  0014d1:     92  = 0x34 (DW_TAG_variable)
  0014d2:       DW_AT_name ccsidr
  0014d9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0014de:     92  = 0x34 (DW_TAG_variable)
  0014df:       DW_AT_name sets
  0014e4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0014e9:     92  = 0x34 (DW_TAG_variable)
  0014ea:       DW_AT_name ways
  0014ef:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0014f4:     0  null
  0014f5:   60  = 0x2e (DW_TAG_subprogram)
  0014f6:     DW_AT_sibling 0x1533
  0014f8:     DW_AT_decl_file 0x1
  0014f9:     DW_AT_decl_line 0x8ff
  0014fb:     DW_AT_decl_column 0x16
  0014fc:     DW_AT_name SCB_DisableDCache
  00150e:     DW_AT_external 0x0
  00150f:     92  = 0x34 (DW_TAG_variable)
  001510:       DW_AT_name ccsidr
  001517:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00151c:     92  = 0x34 (DW_TAG_variable)
  00151d:       DW_AT_name sets
  001522:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001527:     92  = 0x34 (DW_TAG_variable)
  001528:       DW_AT_name ways
  00152d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001532:     0  null
  001533:   60  = 0x2e (DW_TAG_subprogram)
  001534:     DW_AT_sibling 0x1574
  001536:     DW_AT_decl_file 0x1
  001537:     DW_AT_decl_line 0x925
  001539:     DW_AT_decl_column 0x16
  00153a:     DW_AT_name SCB_InvalidateDCache
  00154f:     DW_AT_external 0x0
  001550:     92  = 0x34 (DW_TAG_variable)
  001551:       DW_AT_name ccsidr
  001558:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00155d:     92  = 0x34 (DW_TAG_variable)
  00155e:       DW_AT_name sets
  001563:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001568:     92  = 0x34 (DW_TAG_variable)
  001569:       DW_AT_name ways
  00156e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001573:     0  null
  001574:   60  = 0x2e (DW_TAG_subprogram)
  001575:     DW_AT_sibling 0x15b0
  001577:     DW_AT_decl_file 0x1
  001578:     DW_AT_decl_line 0x948
  00157a:     DW_AT_decl_column 0x16
  00157b:     DW_AT_name SCB_CleanDCache
  00158b:     DW_AT_external 0x0
  00158c:     92  = 0x34 (DW_TAG_variable)
  00158d:       DW_AT_name ccsidr
  001594:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001599:     92  = 0x34 (DW_TAG_variable)
  00159a:       DW_AT_name sets
  00159f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0015a4:     92  = 0x34 (DW_TAG_variable)
  0015a5:       DW_AT_name ways
  0015aa:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0015af:     0  null
  0015b0:   60  = 0x2e (DW_TAG_subprogram)
  0015b1:     DW_AT_sibling 0x15f6
  0015b3:     DW_AT_decl_file 0x1
  0015b4:     DW_AT_decl_line 0x96b
  0015b6:     DW_AT_decl_column 0x16
  0015b7:     DW_AT_name SCB_CleanInvalidateDCache
  0015d1:     DW_AT_external 0x0
  0015d2:     92  = 0x34 (DW_TAG_variable)
  0015d3:       DW_AT_name ccsidr
  0015da:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0015df:     92  = 0x34 (DW_TAG_variable)
  0015e0:       DW_AT_name sets
  0015e5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0015ea:     92  = 0x34 (DW_TAG_variable)
  0015eb:       DW_AT_name ways
  0015f0:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0015f5:     0  null
  0015f6:   60  = 0x2e (DW_TAG_subprogram)
  0015f7:     DW_AT_sibling 0x165c
  0015f9:     DW_AT_decl_file 0x1
  0015fa:     DW_AT_decl_line 0x990
  0015fc:     DW_AT_decl_column 0x16
  0015fd:     DW_AT_name SCB_InvalidateDCache_by_Addr
  00161a:     DW_AT_external 0x0
  00161b:     36  = 0x5 (DW_TAG_formal_parameter)
  00161c:       DW_AT_type indirect DW_FORM_ref2 0x1382
  00161f:       DW_AT_name addr
  001624:     36  = 0x5 (DW_TAG_formal_parameter)
  001625:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00162a:       DW_AT_name dsize
  001630:     92  = 0x34 (DW_TAG_variable)
  001631:       DW_AT_name op_size
  001639:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00163e:     92  = 0x34 (DW_TAG_variable)
  00163f:       DW_AT_name op_addr
  001647:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00164c:     92  = 0x34 (DW_TAG_variable)
  00164d:       DW_AT_name linesize
  001656:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00165b:     0  null
  00165c:   60  = 0x2e (DW_TAG_subprogram)
  00165d:     DW_AT_sibling 0x16bd
  00165f:     DW_AT_decl_file 0x1
  001660:     DW_AT_decl_line 0x9ab
  001662:     DW_AT_decl_column 0x16
  001663:     DW_AT_name SCB_CleanDCache_by_Addr
  00167b:     DW_AT_external 0x0
  00167c:     36  = 0x5 (DW_TAG_formal_parameter)
  00167d:       DW_AT_type indirect DW_FORM_ref2 0x1382
  001680:       DW_AT_name addr
  001685:     36  = 0x5 (DW_TAG_formal_parameter)
  001686:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00168b:       DW_AT_name dsize
  001691:     92  = 0x34 (DW_TAG_variable)
  001692:       DW_AT_name op_size
  00169a:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00169f:     92  = 0x34 (DW_TAG_variable)
  0016a0:       DW_AT_name op_addr
  0016a8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0016ad:     92  = 0x34 (DW_TAG_variable)
  0016ae:       DW_AT_name linesize
  0016b7:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0016bc:     0  null
  0016bd:   60  = 0x2e (DW_TAG_subprogram)
  0016be:     DW_AT_sibling 0x1728
  0016c0:     DW_AT_decl_file 0x1
  0016c1:     DW_AT_decl_line 0x9c6
  0016c3:     DW_AT_decl_column 0x16
  0016c4:     DW_AT_name SCB_CleanInvalidateDCache_by_Addr
  0016e6:     DW_AT_external 0x0
  0016e7:     36  = 0x5 (DW_TAG_formal_parameter)
  0016e8:       DW_AT_type indirect DW_FORM_ref2 0x1382
  0016eb:       DW_AT_name addr
  0016f0:     36  = 0x5 (DW_TAG_formal_parameter)
  0016f1:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0016f6:       DW_AT_name dsize
  0016fc:     92  = 0x34 (DW_TAG_variable)
  0016fd:       DW_AT_name op_size
  001705:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00170a:     92  = 0x34 (DW_TAG_variable)
  00170b:       DW_AT_name op_addr
  001713:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001718:     92  = 0x34 (DW_TAG_variable)
  001719:       DW_AT_name linesize
  001722:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001727:     0  null
  001728:   59  = 0x2e (DW_TAG_subprogram)
  001729:     DW_AT_sibling 0x1761
  00172b:     DW_AT_decl_file 0x1
  00172c:     DW_AT_decl_line 0x9f4
  00172e:     DW_AT_decl_column 0x1a
  00172f:     DW_AT_name SysTick_Config
  00173e:     DW_AT_external 0x0
  00173f:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001744:     36  = 0x5 (DW_TAG_formal_parameter)
  001745:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00174a:       DW_AT_name ticks
  001750:     97  = 0x34 (DW_TAG_variable)
  001751:       DW_AT_name __result
  00175a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00175f:       DW_AT_artificial 0x1
  001760:     0  null
  001761:   59  = 0x2e (DW_TAG_subprogram)
  001762:     DW_AT_sibling 0x1795
  001764:     DW_AT_decl_file 0x1
  001765:     DW_AT_decl_line 0xa1e
  001767:     DW_AT_decl_column 0x1a
  001768:     DW_AT_name ITM_SendChar
  001775:     DW_AT_external 0x0
  001776:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00177b:     36  = 0x5 (DW_TAG_formal_parameter)
  00177c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001781:       DW_AT_name ch
  001784:     97  = 0x34 (DW_TAG_variable)
  001785:       DW_AT_name __result
  00178e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001793:       DW_AT_artificial 0x1
  001794:     0  null
  001795:   59  = 0x2e (DW_TAG_subprogram)
  001796:     DW_AT_sibling 0x17cc
  001798:     DW_AT_decl_file 0x1
  001799:     DW_AT_decl_line 0xa33
  00179b:     DW_AT_decl_column 0x19
  00179c:     DW_AT_name ITM_ReceiveChar
  0017ac:     DW_AT_external 0x0
  0017ad:     DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0017b2:     97  = 0x34 (DW_TAG_variable)
  0017b3:       DW_AT_name __result
  0017bc:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0017c1:       DW_AT_artificial 0x1
  0017c2:     92  = 0x34 (DW_TAG_variable)
  0017c3:       DW_AT_name ch
  0017c6:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0017cb:     0  null
  0017cc:   59  = 0x2e (DW_TAG_subprogram)
  0017cd:     DW_AT_sibling 0x17f8
  0017cf:     DW_AT_decl_file 0x1
  0017d0:     DW_AT_decl_line 0xa47
  0017d2:     DW_AT_decl_column 0x19
  0017d3:     DW_AT_name ITM_CheckChar
  0017e1:     DW_AT_external 0x0
  0017e2:     DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0017e7:     97  = 0x34 (DW_TAG_variable)
  0017e8:       DW_AT_name __result
  0017f1:       DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0017f6:       DW_AT_artificial 0x1
  0017f7:     0  null
  0017f8:   0  null
  0017f9: 0  padding
  0017fa: 0  padding
  0017fb: 0  padding


** Section #148 '.rel.debug_info' (SHT_REL)
    Size   : 1224 bytes (alignment 4)
    Symbol table #120 '.symtab'
    153 relocations applied to section #68 '.debug_info'


** Section #69 '.debug_pubnames' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 35 bytes

0x00000000:  Compilation unit (35 bytes) vsn 2:
0x00000006:    reference to offset __ARM_grp..debug_info$core_cm7.h$.2_P5Ja00_L6k2Yo7QMBe_He0000
0x0000000a:    6140 bytes generated for unit
0x0000000e:      Offset 0xfaf (0xfaf)
0x00000012:        49 54 4d 5f 52 78 42 75 66 66 65 72    ITM_RxBuffer
0x0000001e:        00                                     
0x0000001f:    End of list for compilation unit (zero offset)


** Section #149 '.rel.debug_pubnames' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #120 '.symtab'
    1 relocations applied to section #69 '.debug_pubnames'


** Section #70 '__ARM_grp.system_MIMXRT1052.h.2_Sw2000_gDgNzCmSMAd_f00000' (SHT_GROUP)
    Size   : 20 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #71 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 136 bytes

  000000: include at line 0 - file 1
  000003: line 77 define _SYSTEM_MIMXRT1052_H_ 
  00001c: include at line 83 - file 2
  00001f: end include
  000020: line 87 define DISABLE_WDOG 1
  000031: line 92 define CPU_XTAL_CLK_HZ 24000000UL
  00004e: line 94 define CPU_CLK1_HZ 0UL
  000060: line 97 define DEFAULT_SYSTEM_CLOCK 528000000UL
  000083: end include
  000084: end of translation unit


** Section #72 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 152 bytes

  000000: Header:
    length 148 (not including this field)
    version 3
    prologue length 138
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 50 41 43 4b 5c 4e 58 50 5c 4d 49 4d 58 52 54 31 30 35 32 5f 44 46 50 5c 31 30 2e 30 2e 31 5c 00
  00004a:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  00006f:  directory ""                 : 00
  000070:  file "system_MIMXRT1052.h": dir 1 time 0x0 length 0: 73 79 73 74 65 6d 5f 4d 49 4d 58 52 54 31 30 35 32 2e 68 00 01 00 00
  000087:  file "stdint.h": dir 2 time 0x0 length 0: 73 74 64 69 6e 74 2e 68 00 02 00 00
  000093:  file ""                      : 00
  000094:  DW_LNS_negate_stmt           : 06
  000095:  DW_LNE_end sequence          : 00 01 01          00000000: C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\system_MIMXRT1052.h:1.0 [


** Section #73 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 188 bytes

  000000: Header:
    size 0xb8 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 16  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\system_MIMXRT1052.h
  00004e:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000095:   DW_AT_language DW_LANG_C99
  000097:   DW_AT_macro_info 0x0
  00009b:   DW_AT_stmt_list 0x0
  00009f:   113  = 0x34 (DW_TAG_variable)
  0000a0:     DW_AT_name SystemCoreClock
  0000b0:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0000b5:     DW_AT_external 0x1
  0000b6:     DW_AT_declaration 0x1
  0000b7:   0  null
  0000b8: 0  padding
  0000b9: 0  padding
  0000ba: 0  padding
  0000bb: 0  padding


** Section #150 '.rel.debug_info' (SHT_REL)
    Size   : 32 bytes (alignment 4)
    Symbol table #120 '.symtab'
    4 relocations applied to section #73 '.debug_info'


** Section #74 '.debug_pubnames' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 38 bytes

0x00000000:  Compilation unit (38 bytes) vsn 2:
0x00000006:    reference to offset __ARM_grp..debug_info$system_MIMXRT1052.h$.2_Sw2000_gDgNzCmSMAd_f00000
0x0000000a:    188 bytes generated for unit
0x0000000e:      Offset 0x9f (0x9f)
0x00000012:        53 79 73 74 65 6d 43 6f 72 65 43 6c    SystemCoreCl
0x0000001e:        6f 63 6b 00                            ock
0x00000022:    End of list for compilation unit (zero offset)


** Section #151 '.rel.debug_pubnames' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #120 '.symtab'
    1 relocations applied to section #74 '.debug_pubnames'


** Section #75 '__ARM_grp.MIMXRT1052.h.2_484a00_O0UEsDF6ywd_Y40000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #76 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1284084 bytes

  000000: include at line 0 - file 1
  000003: line 73 define _MIMXRT1052_H_ 
  000015: line 77 define MCU_MEM_MAP_VERSION 0x0000U
  000033: line 79 define MCU_MEM_MAP_VERSION_MINOR 0x0001U
  000057: line 92 define NUMBER_OF_INT_VECTORS 176
  000073: line 286 define __MPU_PRESENT 1
  000086: line 287 define __ICACHE_PRESENT 1
  00009c: line 288 define __DCACHE_PRESENT 1
  0000b2: line 289 define __DTCM_PRESENT 1
  0000c6: line 290 define __NVIC_PRIO_BITS 4
  0000dc: line 291 define __Vendor_SysTickConfig 0
  0000f8: line 292 define __FPU_PRESENT 1
  00010b: include at line 294 - file 2
  00010f: end include
  000110: include at line 295 - file 3
  000114: end include
  000115: line 1340 define ADC_HC_ADCH_MASK (0x1FU)
  000131: line 1341 define ADC_HC_ADCH_SHIFT (0U)
  00014b: line 1342 define ADC_HC_ADCH(x) (((uint32_t)(((uint32_t)(x)) << ADC_HC_ADCH_SHIFT)) & ADC_HC_ADCH_MASK)
  0001a5: line 1343 define ADC_HC_AIEN_MASK (0x80U)
  0001c1: line 1344 define ADC_HC_AIEN_SHIFT (7U)
  0001db: line 1345 define ADC_HC_AIEN(x) (((uint32_t)(((uint32_t)(x)) << ADC_HC_AIEN_SHIFT)) & ADC_HC_AIEN_MASK)
  000235: line 1349 define ADC_HC_COUNT (8U)
  00024a: line 1353 define ADC_HS_COCO0_MASK (0x1U)
  000266: line 1354 define ADC_HS_COCO0_SHIFT (0U)
  000281: line 1355 define ADC_HS_COCO0(x) (((uint32_t)(((uint32_t)(x)) << ADC_HS_COCO0_SHIFT)) & ADC_HS_COCO0_MASK)
  0002de: line 1360 define ADC_R_CDATA_MASK (0xFFFU)
  0002fb: line 1361 define ADC_R_CDATA_SHIFT (0U)
  000315: line 1362 define ADC_R_CDATA(x) (((uint32_t)(((uint32_t)(x)) << ADC_R_CDATA_SHIFT)) & ADC_R_CDATA_MASK)
  00036f: line 1366 define ADC_R_COUNT (8U)
  000383: line 1370 define ADC_CFG_ADICLK_MASK (0x3U)
  0003a1: line 1371 define ADC_CFG_ADICLK_SHIFT (0U)
  0003be: line 1372 define ADC_CFG_ADICLK(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG_ADICLK_SHIFT)) & ADC_CFG_ADICLK_MASK)
  000421: line 1373 define ADC_CFG_MODE_MASK (0xCU)
  00043d: line 1374 define ADC_CFG_MODE_SHIFT (2U)
  000458: line 1375 define ADC_CFG_MODE(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG_MODE_SHIFT)) & ADC_CFG_MODE_MASK)
  0004b5: line 1376 define ADC_CFG_ADLSMP_MASK (0x10U)
  0004d4: line 1377 define ADC_CFG_ADLSMP_SHIFT (4U)
  0004f1: line 1378 define ADC_CFG_ADLSMP(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG_ADLSMP_SHIFT)) & ADC_CFG_ADLSMP_MASK)
  000554: line 1379 define ADC_CFG_ADIV_MASK (0x60U)
  000571: line 1380 define ADC_CFG_ADIV_SHIFT (5U)
  00058c: line 1381 define ADC_CFG_ADIV(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG_ADIV_SHIFT)) & ADC_CFG_ADIV_MASK)
  0005e9: line 1382 define ADC_CFG_ADLPC_MASK (0x80U)
  000607: line 1383 define ADC_CFG_ADLPC_SHIFT (7U)
  000623: line 1384 define ADC_CFG_ADLPC(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG_ADLPC_SHIFT)) & ADC_CFG_ADLPC_MASK)
  000683: line 1385 define ADC_CFG_ADSTS_MASK (0x300U)
  0006a2: line 1386 define ADC_CFG_ADSTS_SHIFT (8U)
  0006be: line 1387 define ADC_CFG_ADSTS(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG_ADSTS_SHIFT)) & ADC_CFG_ADSTS_MASK)
  00071e: line 1388 define ADC_CFG_ADHSC_MASK (0x400U)
  00073d: line 1389 define ADC_CFG_ADHSC_SHIFT (10U)
  00075a: line 1390 define ADC_CFG_ADHSC(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG_ADHSC_SHIFT)) & ADC_CFG_ADHSC_MASK)
  0007ba: line 1391 define ADC_CFG_REFSEL_MASK (0x1800U)
  0007db: line 1392 define ADC_CFG_REFSEL_SHIFT (11U)
  0007f9: line 1393 define ADC_CFG_REFSEL(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG_REFSEL_SHIFT)) & ADC_CFG_REFSEL_MASK)
  00085c: line 1394 define ADC_CFG_ADTRG_MASK (0x2000U)
  00087c: line 1395 define ADC_CFG_ADTRG_SHIFT (13U)
  000899: line 1396 define ADC_CFG_ADTRG(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG_ADTRG_SHIFT)) & ADC_CFG_ADTRG_MASK)
  0008f9: line 1397 define ADC_CFG_AVGS_MASK (0xC000U)
  000918: line 1398 define ADC_CFG_AVGS_SHIFT (14U)
  000934: line 1399 define ADC_CFG_AVGS(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG_AVGS_SHIFT)) & ADC_CFG_AVGS_MASK)
  000991: line 1400 define ADC_CFG_OVWREN_MASK (0x10000U)
  0009b3: line 1401 define ADC_CFG_OVWREN_SHIFT (16U)
  0009d1: line 1402 define ADC_CFG_OVWREN(x) (((uint32_t)(((uint32_t)(x)) << ADC_CFG_OVWREN_SHIFT)) & ADC_CFG_OVWREN_MASK)
  000a34: line 1407 define ADC_GC_ADACKEN_MASK (0x1U)
  000a52: line 1408 define ADC_GC_ADACKEN_SHIFT (0U)
  000a6f: line 1409 define ADC_GC_ADACKEN(x) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ADACKEN_SHIFT)) & ADC_GC_ADACKEN_MASK)
  000ad2: line 1410 define ADC_GC_DMAEN_MASK (0x2U)
  000aee: line 1411 define ADC_GC_DMAEN_SHIFT (1U)
  000b09: line 1412 define ADC_GC_DMAEN(x) (((uint32_t)(((uint32_t)(x)) << ADC_GC_DMAEN_SHIFT)) & ADC_GC_DMAEN_MASK)
  000b66: line 1413 define ADC_GC_ACREN_MASK (0x4U)
  000b82: line 1414 define ADC_GC_ACREN_SHIFT (2U)
  000b9d: line 1415 define ADC_GC_ACREN(x) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACREN_SHIFT)) & ADC_GC_ACREN_MASK)
  000bfa: line 1416 define ADC_GC_ACFGT_MASK (0x8U)
  000c16: line 1417 define ADC_GC_ACFGT_SHIFT (3U)
  000c31: line 1418 define ADC_GC_ACFGT(x) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACFGT_SHIFT)) & ADC_GC_ACFGT_MASK)
  000c8e: line 1419 define ADC_GC_ACFE_MASK (0x10U)
  000caa: line 1420 define ADC_GC_ACFE_SHIFT (4U)
  000cc4: line 1421 define ADC_GC_ACFE(x) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ACFE_SHIFT)) & ADC_GC_ACFE_MASK)
  000d1e: line 1422 define ADC_GC_AVGE_MASK (0x20U)
  000d3a: line 1423 define ADC_GC_AVGE_SHIFT (5U)
  000d54: line 1424 define ADC_GC_AVGE(x) (((uint32_t)(((uint32_t)(x)) << ADC_GC_AVGE_SHIFT)) & ADC_GC_AVGE_MASK)
  000dae: line 1425 define ADC_GC_ADCO_MASK (0x40U)
  000dca: line 1426 define ADC_GC_ADCO_SHIFT (6U)
  000de4: line 1427 define ADC_GC_ADCO(x) (((uint32_t)(((uint32_t)(x)) << ADC_GC_ADCO_SHIFT)) & ADC_GC_ADCO_MASK)
  000e3e: line 1428 define ADC_GC_CAL_MASK (0x80U)
  000e59: line 1429 define ADC_GC_CAL_SHIFT (7U)
  000e72: line 1430 define ADC_GC_CAL(x) (((uint32_t)(((uint32_t)(x)) << ADC_GC_CAL_SHIFT)) & ADC_GC_CAL_MASK)
  000ec9: line 1435 define ADC_GS_ADACT_MASK (0x1U)
  000ee5: line 1436 define ADC_GS_ADACT_SHIFT (0U)
  000f00: line 1437 define ADC_GS_ADACT(x) (((uint32_t)(((uint32_t)(x)) << ADC_GS_ADACT_SHIFT)) & ADC_GS_ADACT_MASK)
  000f5d: line 1438 define ADC_GS_CALF_MASK (0x2U)
  000f78: line 1439 define ADC_GS_CALF_SHIFT (1U)
  000f92: line 1440 define ADC_GS_CALF(x) (((uint32_t)(((uint32_t)(x)) << ADC_GS_CALF_SHIFT)) & ADC_GS_CALF_MASK)
  000fec: line 1441 define ADC_GS_AWKST_MASK (0x4U)
  001008: line 1442 define ADC_GS_AWKST_SHIFT (2U)
  001023: line 1443 define ADC_GS_AWKST(x) (((uint32_t)(((uint32_t)(x)) << ADC_GS_AWKST_SHIFT)) & ADC_GS_AWKST_MASK)
  001080: line 1448 define ADC_CV_CV1_MASK (0xFFFU)
  00109c: line 1449 define ADC_CV_CV1_SHIFT (0U)
  0010b5: line 1450 define ADC_CV_CV1(x) (((uint32_t)(((uint32_t)(x)) << ADC_CV_CV1_SHIFT)) & ADC_CV_CV1_MASK)
  00110c: line 1451 define ADC_CV_CV2_MASK (0xFFF0000U)
  00112c: line 1452 define ADC_CV_CV2_SHIFT (16U)
  001146: line 1453 define ADC_CV_CV2(x) (((uint32_t)(((uint32_t)(x)) << ADC_CV_CV2_SHIFT)) & ADC_CV_CV2_MASK)
  00119d: line 1458 define ADC_OFS_OFS_MASK (0xFFFU)
  0011ba: line 1459 define ADC_OFS_OFS_SHIFT (0U)
  0011d4: line 1460 define ADC_OFS_OFS(x) (((uint32_t)(((uint32_t)(x)) << ADC_OFS_OFS_SHIFT)) & ADC_OFS_OFS_MASK)
  00122e: line 1461 define ADC_OFS_SIGN_MASK (0x1000U)
  00124d: line 1462 define ADC_OFS_SIGN_SHIFT (12U)
  001269: line 1463 define ADC_OFS_SIGN(x) (((uint32_t)(((uint32_t)(x)) << ADC_OFS_SIGN_SHIFT)) & ADC_OFS_SIGN_MASK)
  0012c6: line 1468 define ADC_CAL_CAL_CODE_MASK (0xFU)
  0012e6: line 1469 define ADC_CAL_CAL_CODE_SHIFT (0U)
  001305: line 1470 define ADC_CAL_CAL_CODE(x) (((uint32_t)(((uint32_t)(x)) << ADC_CAL_CAL_CODE_SHIFT)) & ADC_CAL_CAL_CODE_MASK)
  00136e: line 1481 define ADC1_BASE (0x400C4000u)
  001389: line 1483 define ADC1 ((ADC_Type *)ADC1_BASE)
  0013a9: line 1485 define ADC2_BASE (0x400C8000u)
  0013c4: line 1487 define ADC2 ((ADC_Type *)ADC2_BASE)
  0013e4: line 1489 define ADC_BASE_ADDRS { 0u, ADC1_BASE, ADC2_BASE }
  001413: line 1491 define ADC_BASE_PTRS { (ADC_Type *)0u, ADC1, ADC2 }
  001443: line 1493 define ADC_IRQS { NotAvail_IRQn, ADC1_IRQn, ADC2_IRQn }
  001477: line 1540 define ADC_ETC_CTRL_TRIG_ENABLE_MASK (0xFFU)
  0014a0: line 1541 define ADC_ETC_CTRL_TRIG_ENABLE_SHIFT (0U)
  0014c7: line 1542 define ADC_ETC_CTRL_TRIG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_TRIG_ENABLE_SHIFT)) & ADC_ETC_CTRL_TRIG_ENABLE_MASK)
  001548: line 1543 define ADC_ETC_CTRL_EXT0_TRIG_ENABLE_MASK (0x100U)
  001577: line 1544 define ADC_ETC_CTRL_EXT0_TRIG_ENABLE_SHIFT (8U)
  0015a3: line 1545 define ADC_ETC_CTRL_EXT0_TRIG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_EXT0_TRIG_ENABLE_SHIFT)) & ADC_ETC_CTRL_EXT0_TRIG_ENABLE_MASK)
  001633: line 1546 define ADC_ETC_CTRL_EXT0_TRIG_PRIORITY_MASK (0xE00U)
  001664: line 1547 define ADC_ETC_CTRL_EXT0_TRIG_PRIORITY_SHIFT (9U)
  001692: line 1548 define ADC_ETC_CTRL_EXT0_TRIG_PRIORITY(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_EXT0_TRIG_PRIORITY_SHIFT)) & ADC_ETC_CTRL_EXT0_TRIG_PRIORITY_MASK)
  001728: line 1549 define ADC_ETC_CTRL_EXT1_TRIG_ENABLE_MASK (0x1000U)
  001758: line 1550 define ADC_ETC_CTRL_EXT1_TRIG_ENABLE_SHIFT (12U)
  001785: line 1551 define ADC_ETC_CTRL_EXT1_TRIG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_EXT1_TRIG_ENABLE_SHIFT)) & ADC_ETC_CTRL_EXT1_TRIG_ENABLE_MASK)
  001815: line 1552 define ADC_ETC_CTRL_EXT1_TRIG_PRIORITY_MASK (0xE000U)
  001847: line 1553 define ADC_ETC_CTRL_EXT1_TRIG_PRIORITY_SHIFT (13U)
  001876: line 1554 define ADC_ETC_CTRL_EXT1_TRIG_PRIORITY(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_EXT1_TRIG_PRIORITY_SHIFT)) & ADC_ETC_CTRL_EXT1_TRIG_PRIORITY_MASK)
  00190c: line 1555 define ADC_ETC_CTRL_PRE_DIVIDER_MASK (0xFF0000U)
  001939: line 1556 define ADC_ETC_CTRL_PRE_DIVIDER_SHIFT (16U)
  001961: line 1557 define ADC_ETC_CTRL_PRE_DIVIDER(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_PRE_DIVIDER_SHIFT)) & ADC_ETC_CTRL_PRE_DIVIDER_MASK)
  0019e2: line 1558 define ADC_ETC_CTRL_DMA_MODE_SEL_MASK (0x20000000U)
  001a12: line 1559 define ADC_ETC_CTRL_DMA_MODE_SEL_SHIFT (29U)
  001a3b: line 1560 define ADC_ETC_CTRL_DMA_MODE_SEL(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_DMA_MODE_SEL_SHIFT)) & ADC_ETC_CTRL_DMA_MODE_SEL_MASK)
  001abf: line 1561 define ADC_ETC_CTRL_TSC_BYPASS_MASK (0x40000000U)
  001aed: line 1562 define ADC_ETC_CTRL_TSC_BYPASS_SHIFT (30U)
  001b14: line 1563 define ADC_ETC_CTRL_TSC_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_TSC_BYPASS_SHIFT)) & ADC_ETC_CTRL_TSC_BYPASS_MASK)
  001b92: line 1564 define ADC_ETC_CTRL_SOFTRST_MASK (0x80000000U)
  001bbd: line 1565 define ADC_ETC_CTRL_SOFTRST_SHIFT (31U)
  001be1: line 1566 define ADC_ETC_CTRL_SOFTRST(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_CTRL_SOFTRST_SHIFT)) & ADC_ETC_CTRL_SOFTRST_MASK)
  001c56: line 1571 define ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_MASK (0x1U)
  001c85: line 1572 define ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_SHIFT (0U)
  001cb3: line 1573 define ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG0_DONE0_MASK)
  001d49: line 1574 define ADC_ETC_DONE0_1_IRQ_TRIG1_DONE0_MASK (0x2U)
  001d78: line 1575 define ADC_ETC_DONE0_1_IRQ_TRIG1_DONE0_SHIFT (1U)
  001da6: line 1576 define ADC_ETC_DONE0_1_IRQ_TRIG1_DONE0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG1_DONE0_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG1_DONE0_MASK)
  001e3c: line 1577 define ADC_ETC_DONE0_1_IRQ_TRIG2_DONE0_MASK (0x4U)
  001e6b: line 1578 define ADC_ETC_DONE0_1_IRQ_TRIG2_DONE0_SHIFT (2U)
  001e99: line 1579 define ADC_ETC_DONE0_1_IRQ_TRIG2_DONE0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG2_DONE0_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG2_DONE0_MASK)
  001f2f: line 1580 define ADC_ETC_DONE0_1_IRQ_TRIG3_DONE0_MASK (0x8U)
  001f5e: line 1581 define ADC_ETC_DONE0_1_IRQ_TRIG3_DONE0_SHIFT (3U)
  001f8c: line 1582 define ADC_ETC_DONE0_1_IRQ_TRIG3_DONE0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG3_DONE0_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG3_DONE0_MASK)
  002022: line 1583 define ADC_ETC_DONE0_1_IRQ_TRIG4_DONE0_MASK (0x10U)
  002052: line 1584 define ADC_ETC_DONE0_1_IRQ_TRIG4_DONE0_SHIFT (4U)
  002080: line 1585 define ADC_ETC_DONE0_1_IRQ_TRIG4_DONE0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG4_DONE0_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG4_DONE0_MASK)
  002116: line 1586 define ADC_ETC_DONE0_1_IRQ_TRIG5_DONE0_MASK (0x20U)
  002146: line 1587 define ADC_ETC_DONE0_1_IRQ_TRIG5_DONE0_SHIFT (5U)
  002174: line 1588 define ADC_ETC_DONE0_1_IRQ_TRIG5_DONE0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG5_DONE0_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG5_DONE0_MASK)
  00220a: line 1589 define ADC_ETC_DONE0_1_IRQ_TRIG6_DONE0_MASK (0x40U)
  00223a: line 1590 define ADC_ETC_DONE0_1_IRQ_TRIG6_DONE0_SHIFT (6U)
  002268: line 1591 define ADC_ETC_DONE0_1_IRQ_TRIG6_DONE0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG6_DONE0_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG6_DONE0_MASK)
  0022fe: line 1592 define ADC_ETC_DONE0_1_IRQ_TRIG7_DONE0_MASK (0x80U)
  00232e: line 1593 define ADC_ETC_DONE0_1_IRQ_TRIG7_DONE0_SHIFT (7U)
  00235c: line 1594 define ADC_ETC_DONE0_1_IRQ_TRIG7_DONE0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG7_DONE0_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG7_DONE0_MASK)
  0023f2: line 1595 define ADC_ETC_DONE0_1_IRQ_TRIG0_DONE1_MASK (0x10000U)
  002425: line 1596 define ADC_ETC_DONE0_1_IRQ_TRIG0_DONE1_SHIFT (16U)
  002454: line 1597 define ADC_ETC_DONE0_1_IRQ_TRIG0_DONE1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG0_DONE1_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG0_DONE1_MASK)
  0024ea: line 1598 define ADC_ETC_DONE0_1_IRQ_TRIG1_DONE1_MASK (0x20000U)
  00251d: line 1599 define ADC_ETC_DONE0_1_IRQ_TRIG1_DONE1_SHIFT (17U)
  00254c: line 1600 define ADC_ETC_DONE0_1_IRQ_TRIG1_DONE1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG1_DONE1_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG1_DONE1_MASK)
  0025e2: line 1601 define ADC_ETC_DONE0_1_IRQ_TRIG2_DONE1_MASK (0x40000U)
  002615: line 1602 define ADC_ETC_DONE0_1_IRQ_TRIG2_DONE1_SHIFT (18U)
  002644: line 1603 define ADC_ETC_DONE0_1_IRQ_TRIG2_DONE1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG2_DONE1_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG2_DONE1_MASK)
  0026da: line 1604 define ADC_ETC_DONE0_1_IRQ_TRIG3_DONE1_MASK (0x80000U)
  00270d: line 1605 define ADC_ETC_DONE0_1_IRQ_TRIG3_DONE1_SHIFT (19U)
  00273c: line 1606 define ADC_ETC_DONE0_1_IRQ_TRIG3_DONE1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG3_DONE1_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG3_DONE1_MASK)
  0027d2: line 1607 define ADC_ETC_DONE0_1_IRQ_TRIG4_DONE1_MASK (0x100000U)
  002806: line 1608 define ADC_ETC_DONE0_1_IRQ_TRIG4_DONE1_SHIFT (20U)
  002835: line 1609 define ADC_ETC_DONE0_1_IRQ_TRIG4_DONE1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG4_DONE1_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG4_DONE1_MASK)
  0028cb: line 1610 define ADC_ETC_DONE0_1_IRQ_TRIG5_DONE1_MASK (0x200000U)
  0028ff: line 1611 define ADC_ETC_DONE0_1_IRQ_TRIG5_DONE1_SHIFT (21U)
  00292e: line 1612 define ADC_ETC_DONE0_1_IRQ_TRIG5_DONE1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG5_DONE1_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG5_DONE1_MASK)
  0029c4: line 1613 define ADC_ETC_DONE0_1_IRQ_TRIG6_DONE1_MASK (0x400000U)
  0029f8: line 1614 define ADC_ETC_DONE0_1_IRQ_TRIG6_DONE1_SHIFT (22U)
  002a27: line 1615 define ADC_ETC_DONE0_1_IRQ_TRIG6_DONE1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG6_DONE1_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG6_DONE1_MASK)
  002abd: line 1616 define ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1_MASK (0x800000U)
  002af1: line 1617 define ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1_SHIFT (23U)
  002b20: line 1618 define ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1_SHIFT)) & ADC_ETC_DONE0_1_IRQ_TRIG7_DONE1_MASK)
  002bb6: line 1623 define ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_MASK (0x1U)
  002be7: line 1624 define ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_SHIFT (0U)
  002c17: line 1625 define ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG0_DONE2_MASK)
  002cb3: line 1626 define ADC_ETC_DONE2_ERR_IRQ_TRIG1_DONE2_MASK (0x2U)
  002ce4: line 1627 define ADC_ETC_DONE2_ERR_IRQ_TRIG1_DONE2_SHIFT (1U)
  002d14: line 1628 define ADC_ETC_DONE2_ERR_IRQ_TRIG1_DONE2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG1_DONE2_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG1_DONE2_MASK)
  002db0: line 1629 define ADC_ETC_DONE2_ERR_IRQ_TRIG2_DONE2_MASK (0x4U)
  002de1: line 1630 define ADC_ETC_DONE2_ERR_IRQ_TRIG2_DONE2_SHIFT (2U)
  002e11: line 1631 define ADC_ETC_DONE2_ERR_IRQ_TRIG2_DONE2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG2_DONE2_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG2_DONE2_MASK)
  002ead: line 1632 define ADC_ETC_DONE2_ERR_IRQ_TRIG3_DONE2_MASK (0x8U)
  002ede: line 1633 define ADC_ETC_DONE2_ERR_IRQ_TRIG3_DONE2_SHIFT (3U)
  002f0e: line 1634 define ADC_ETC_DONE2_ERR_IRQ_TRIG3_DONE2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG3_DONE2_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG3_DONE2_MASK)
  002faa: line 1635 define ADC_ETC_DONE2_ERR_IRQ_TRIG4_DONE2_MASK (0x10U)
  002fdc: line 1636 define ADC_ETC_DONE2_ERR_IRQ_TRIG4_DONE2_SHIFT (4U)
  00300c: line 1637 define ADC_ETC_DONE2_ERR_IRQ_TRIG4_DONE2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG4_DONE2_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG4_DONE2_MASK)
  0030a8: line 1638 define ADC_ETC_DONE2_ERR_IRQ_TRIG5_DONE2_MASK (0x20U)
  0030da: line 1639 define ADC_ETC_DONE2_ERR_IRQ_TRIG5_DONE2_SHIFT (5U)
  00310a: line 1640 define ADC_ETC_DONE2_ERR_IRQ_TRIG5_DONE2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG5_DONE2_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG5_DONE2_MASK)
  0031a6: line 1641 define ADC_ETC_DONE2_ERR_IRQ_TRIG6_DONE2_MASK (0x40U)
  0031d8: line 1642 define ADC_ETC_DONE2_ERR_IRQ_TRIG6_DONE2_SHIFT (6U)
  003208: line 1643 define ADC_ETC_DONE2_ERR_IRQ_TRIG6_DONE2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG6_DONE2_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG6_DONE2_MASK)
  0032a4: line 1644 define ADC_ETC_DONE2_ERR_IRQ_TRIG7_DONE2_MASK (0x80U)
  0032d6: line 1645 define ADC_ETC_DONE2_ERR_IRQ_TRIG7_DONE2_SHIFT (7U)
  003306: line 1646 define ADC_ETC_DONE2_ERR_IRQ_TRIG7_DONE2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG7_DONE2_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG7_DONE2_MASK)
  0033a2: line 1647 define ADC_ETC_DONE2_ERR_IRQ_TRIG0_ERR_MASK (0x10000U)
  0033d5: line 1648 define ADC_ETC_DONE2_ERR_IRQ_TRIG0_ERR_SHIFT (16U)
  003404: line 1649 define ADC_ETC_DONE2_ERR_IRQ_TRIG0_ERR(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG0_ERR_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG0_ERR_MASK)
  00349a: line 1650 define ADC_ETC_DONE2_ERR_IRQ_TRIG1_ERR_MASK (0x20000U)
  0034cd: line 1651 define ADC_ETC_DONE2_ERR_IRQ_TRIG1_ERR_SHIFT (17U)
  0034fc: line 1652 define ADC_ETC_DONE2_ERR_IRQ_TRIG1_ERR(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG1_ERR_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG1_ERR_MASK)
  003592: line 1653 define ADC_ETC_DONE2_ERR_IRQ_TRIG2_ERR_MASK (0x40000U)
  0035c5: line 1654 define ADC_ETC_DONE2_ERR_IRQ_TRIG2_ERR_SHIFT (18U)
  0035f4: line 1655 define ADC_ETC_DONE2_ERR_IRQ_TRIG2_ERR(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG2_ERR_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG2_ERR_MASK)
  00368a: line 1656 define ADC_ETC_DONE2_ERR_IRQ_TRIG3_ERR_MASK (0x80000U)
  0036bd: line 1657 define ADC_ETC_DONE2_ERR_IRQ_TRIG3_ERR_SHIFT (19U)
  0036ec: line 1658 define ADC_ETC_DONE2_ERR_IRQ_TRIG3_ERR(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG3_ERR_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG3_ERR_MASK)
  003782: line 1659 define ADC_ETC_DONE2_ERR_IRQ_TRIG4_ERR_MASK (0x100000U)
  0037b6: line 1660 define ADC_ETC_DONE2_ERR_IRQ_TRIG4_ERR_SHIFT (20U)
  0037e5: line 1661 define ADC_ETC_DONE2_ERR_IRQ_TRIG4_ERR(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG4_ERR_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG4_ERR_MASK)
  00387b: line 1662 define ADC_ETC_DONE2_ERR_IRQ_TRIG5_ERR_MASK (0x200000U)
  0038af: line 1663 define ADC_ETC_DONE2_ERR_IRQ_TRIG5_ERR_SHIFT (21U)
  0038de: line 1664 define ADC_ETC_DONE2_ERR_IRQ_TRIG5_ERR(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG5_ERR_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG5_ERR_MASK)
  003974: line 1665 define ADC_ETC_DONE2_ERR_IRQ_TRIG6_ERR_MASK (0x400000U)
  0039a8: line 1666 define ADC_ETC_DONE2_ERR_IRQ_TRIG6_ERR_SHIFT (22U)
  0039d7: line 1667 define ADC_ETC_DONE2_ERR_IRQ_TRIG6_ERR(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG6_ERR_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG6_ERR_MASK)
  003a6d: line 1668 define ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR_MASK (0x800000U)
  003aa1: line 1669 define ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR_SHIFT (23U)
  003ad0: line 1670 define ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR_SHIFT)) & ADC_ETC_DONE2_ERR_IRQ_TRIG7_ERR_MASK)
  003b66: line 1675 define ADC_ETC_DMA_CTRL_TRIG0_ENABLE_MASK (0x1U)
  003b93: line 1676 define ADC_ETC_DMA_CTRL_TRIG0_ENABLE_SHIFT (0U)
  003bbf: line 1677 define ADC_ETC_DMA_CTRL_TRIG0_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG0_ENABLE_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG0_ENABLE_MASK)
  003c4f: line 1678 define ADC_ETC_DMA_CTRL_TRIG1_ENABLE_MASK (0x2U)
  003c7c: line 1679 define ADC_ETC_DMA_CTRL_TRIG1_ENABLE_SHIFT (1U)
  003ca8: line 1680 define ADC_ETC_DMA_CTRL_TRIG1_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG1_ENABLE_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG1_ENABLE_MASK)
  003d38: line 1681 define ADC_ETC_DMA_CTRL_TRIG2_ENABLE_MASK (0x4U)
  003d65: line 1682 define ADC_ETC_DMA_CTRL_TRIG2_ENABLE_SHIFT (2U)
  003d91: line 1683 define ADC_ETC_DMA_CTRL_TRIG2_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG2_ENABLE_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG2_ENABLE_MASK)
  003e21: line 1684 define ADC_ETC_DMA_CTRL_TRIG3_ENABLE_MASK (0x8U)
  003e4e: line 1685 define ADC_ETC_DMA_CTRL_TRIG3_ENABLE_SHIFT (3U)
  003e7a: line 1686 define ADC_ETC_DMA_CTRL_TRIG3_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG3_ENABLE_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG3_ENABLE_MASK)
  003f0a: line 1687 define ADC_ETC_DMA_CTRL_TRIG4_ENABLE_MASK (0x10U)
  003f38: line 1688 define ADC_ETC_DMA_CTRL_TRIG4_ENABLE_SHIFT (4U)
  003f64: line 1689 define ADC_ETC_DMA_CTRL_TRIG4_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG4_ENABLE_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG4_ENABLE_MASK)
  003ff4: line 1690 define ADC_ETC_DMA_CTRL_TRIG5_ENABLE_MASK (0x20U)
  004022: line 1691 define ADC_ETC_DMA_CTRL_TRIG5_ENABLE_SHIFT (5U)
  00404e: line 1692 define ADC_ETC_DMA_CTRL_TRIG5_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG5_ENABLE_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG5_ENABLE_MASK)
  0040de: line 1693 define ADC_ETC_DMA_CTRL_TRIG6_ENABLE_MASK (0x40U)
  00410c: line 1694 define ADC_ETC_DMA_CTRL_TRIG6_ENABLE_SHIFT (6U)
  004138: line 1695 define ADC_ETC_DMA_CTRL_TRIG6_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG6_ENABLE_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG6_ENABLE_MASK)
  0041c8: line 1696 define ADC_ETC_DMA_CTRL_TRIG7_ENABLE_MASK (0x80U)
  0041f6: line 1697 define ADC_ETC_DMA_CTRL_TRIG7_ENABLE_SHIFT (7U)
  004222: line 1698 define ADC_ETC_DMA_CTRL_TRIG7_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG7_ENABLE_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG7_ENABLE_MASK)
  0042b2: line 1699 define ADC_ETC_DMA_CTRL_TRIG0_REQ_MASK (0x10000U)
  0042e0: line 1700 define ADC_ETC_DMA_CTRL_TRIG0_REQ_SHIFT (16U)
  00430a: line 1701 define ADC_ETC_DMA_CTRL_TRIG0_REQ(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG0_REQ_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG0_REQ_MASK)
  004391: line 1702 define ADC_ETC_DMA_CTRL_TRIG1_REQ_MASK (0x20000U)
  0043bf: line 1703 define ADC_ETC_DMA_CTRL_TRIG1_REQ_SHIFT (17U)
  0043e9: line 1704 define ADC_ETC_DMA_CTRL_TRIG1_REQ(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG1_REQ_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG1_REQ_MASK)
  004470: line 1705 define ADC_ETC_DMA_CTRL_TRIG2_REQ_MASK (0x40000U)
  00449e: line 1706 define ADC_ETC_DMA_CTRL_TRIG2_REQ_SHIFT (18U)
  0044c8: line 1707 define ADC_ETC_DMA_CTRL_TRIG2_REQ(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG2_REQ_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG2_REQ_MASK)
  00454f: line 1708 define ADC_ETC_DMA_CTRL_TRIG3_REQ_MASK (0x80000U)
  00457d: line 1709 define ADC_ETC_DMA_CTRL_TRIG3_REQ_SHIFT (19U)
  0045a7: line 1710 define ADC_ETC_DMA_CTRL_TRIG3_REQ(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG3_REQ_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG3_REQ_MASK)
  00462e: line 1711 define ADC_ETC_DMA_CTRL_TRIG4_REQ_MASK (0x100000U)
  00465d: line 1712 define ADC_ETC_DMA_CTRL_TRIG4_REQ_SHIFT (20U)
  004687: line 1713 define ADC_ETC_DMA_CTRL_TRIG4_REQ(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG4_REQ_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG4_REQ_MASK)
  00470e: line 1714 define ADC_ETC_DMA_CTRL_TRIG5_REQ_MASK (0x200000U)
  00473d: line 1715 define ADC_ETC_DMA_CTRL_TRIG5_REQ_SHIFT (21U)
  004767: line 1716 define ADC_ETC_DMA_CTRL_TRIG5_REQ(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG5_REQ_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG5_REQ_MASK)
  0047ee: line 1717 define ADC_ETC_DMA_CTRL_TRIG6_REQ_MASK (0x400000U)
  00481d: line 1718 define ADC_ETC_DMA_CTRL_TRIG6_REQ_SHIFT (22U)
  004847: line 1719 define ADC_ETC_DMA_CTRL_TRIG6_REQ(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG6_REQ_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG6_REQ_MASK)
  0048ce: line 1720 define ADC_ETC_DMA_CTRL_TRIG7_REQ_MASK (0x800000U)
  0048fd: line 1721 define ADC_ETC_DMA_CTRL_TRIG7_REQ_SHIFT (23U)
  004927: line 1722 define ADC_ETC_DMA_CTRL_TRIG7_REQ(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_DMA_CTRL_TRIG7_REQ_SHIFT)) & ADC_ETC_DMA_CTRL_TRIG7_REQ_MASK)
  0049ae: line 1727 define ADC_ETC_TRIGn_CTRL_SW_TRIG_MASK (0x1U)
  0049d8: line 1728 define ADC_ETC_TRIGn_CTRL_SW_TRIG_SHIFT (0U)
  004a01: line 1729 define ADC_ETC_TRIGn_CTRL_SW_TRIG(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CTRL_SW_TRIG_SHIFT)) & ADC_ETC_TRIGn_CTRL_SW_TRIG_MASK)
  004a88: line 1730 define ADC_ETC_TRIGn_CTRL_TRIG_MODE_MASK (0x10U)
  004ab5: line 1731 define ADC_ETC_TRIGn_CTRL_TRIG_MODE_SHIFT (4U)
  004ae0: line 1732 define ADC_ETC_TRIGn_CTRL_TRIG_MODE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CTRL_TRIG_MODE_SHIFT)) & ADC_ETC_TRIGn_CTRL_TRIG_MODE_MASK)
  004b6d: line 1733 define ADC_ETC_TRIGn_CTRL_TRIG_CHAIN_MASK (0x700U)
  004b9c: line 1734 define ADC_ETC_TRIGn_CTRL_TRIG_CHAIN_SHIFT (8U)
  004bc8: line 1735 define ADC_ETC_TRIGn_CTRL_TRIG_CHAIN(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CTRL_TRIG_CHAIN_SHIFT)) & ADC_ETC_TRIGn_CTRL_TRIG_CHAIN_MASK)
  004c58: line 1736 define ADC_ETC_TRIGn_CTRL_TRIG_PRIORITY_MASK (0x7000U)
  004c8b: line 1737 define ADC_ETC_TRIGn_CTRL_TRIG_PRIORITY_SHIFT (12U)
  004cbb: line 1738 define ADC_ETC_TRIGn_CTRL_TRIG_PRIORITY(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CTRL_TRIG_PRIORITY_SHIFT)) & ADC_ETC_TRIGn_CTRL_TRIG_PRIORITY_MASK)
  004d54: line 1739 define ADC_ETC_TRIGn_CTRL_SYNC_MODE_MASK (0x10000U)
  004d84: line 1740 define ADC_ETC_TRIGn_CTRL_SYNC_MODE_SHIFT (16U)
  004db0: line 1741 define ADC_ETC_TRIGn_CTRL_SYNC_MODE(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CTRL_SYNC_MODE_SHIFT)) & ADC_ETC_TRIGn_CTRL_SYNC_MODE_MASK)
  004e3d: line 1745 define ADC_ETC_TRIGn_CTRL_COUNT (8U)
  004e5e: line 1749 define ADC_ETC_TRIGn_COUNTER_INIT_DELAY_MASK (0xFFFFU)
  004e91: line 1750 define ADC_ETC_TRIGn_COUNTER_INIT_DELAY_SHIFT (0U)
  004ec0: line 1751 define ADC_ETC_TRIGn_COUNTER_INIT_DELAY(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_COUNTER_INIT_DELAY_SHIFT)) & ADC_ETC_TRIGn_COUNTER_INIT_DELAY_MASK)
  004f59: line 1752 define ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL_MASK (0xFFFF0000U)
  004f95: line 1753 define ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL_SHIFT (16U)
  004fca: line 1754 define ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL_SHIFT)) & ADC_ETC_TRIGn_COUNTER_SAMPLE_INTERVAL_MASK)
  005072: line 1758 define ADC_ETC_TRIGn_COUNTER_COUNT (8U)
  005096: line 1762 define ADC_ETC_TRIGn_CHAIN_1_0_CSEL0_MASK (0xFU)
  0050c3: line 1763 define ADC_ETC_TRIGn_CHAIN_1_0_CSEL0_SHIFT (0U)
  0050ef: line 1764 define ADC_ETC_TRIGn_CHAIN_1_0_CSEL0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_1_0_CSEL0_SHIFT)) & ADC_ETC_TRIGn_CHAIN_1_0_CSEL0_MASK)
  00517f: line 1765 define ADC_ETC_TRIGn_CHAIN_1_0_HWTS0_MASK (0xFF0U)
  0051ae: line 1766 define ADC_ETC_TRIGn_CHAIN_1_0_HWTS0_SHIFT (4U)
  0051da: line 1767 define ADC_ETC_TRIGn_CHAIN_1_0_HWTS0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_1_0_HWTS0_SHIFT)) & ADC_ETC_TRIGn_CHAIN_1_0_HWTS0_MASK)
  00526a: line 1768 define ADC_ETC_TRIGn_CHAIN_1_0_B2B0_MASK (0x1000U)
  005299: line 1769 define ADC_ETC_TRIGn_CHAIN_1_0_B2B0_SHIFT (12U)
  0052c5: line 1770 define ADC_ETC_TRIGn_CHAIN_1_0_B2B0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_1_0_B2B0_SHIFT)) & ADC_ETC_TRIGn_CHAIN_1_0_B2B0_MASK)
  005352: line 1771 define ADC_ETC_TRIGn_CHAIN_1_0_IE0_MASK (0x6000U)
  005380: line 1772 define ADC_ETC_TRIGn_CHAIN_1_0_IE0_SHIFT (13U)
  0053ab: line 1773 define ADC_ETC_TRIGn_CHAIN_1_0_IE0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_1_0_IE0_SHIFT)) & ADC_ETC_TRIGn_CHAIN_1_0_IE0_MASK)
  005435: line 1774 define ADC_ETC_TRIGn_CHAIN_1_0_CSEL1_MASK (0xF0000U)
  005466: line 1775 define ADC_ETC_TRIGn_CHAIN_1_0_CSEL1_SHIFT (16U)
  005493: line 1776 define ADC_ETC_TRIGn_CHAIN_1_0_CSEL1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_1_0_CSEL1_SHIFT)) & ADC_ETC_TRIGn_CHAIN_1_0_CSEL1_MASK)
  005523: line 1777 define ADC_ETC_TRIGn_CHAIN_1_0_HWTS1_MASK (0xFF00000U)
  005556: line 1778 define ADC_ETC_TRIGn_CHAIN_1_0_HWTS1_SHIFT (20U)
  005583: line 1779 define ADC_ETC_TRIGn_CHAIN_1_0_HWTS1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_1_0_HWTS1_SHIFT)) & ADC_ETC_TRIGn_CHAIN_1_0_HWTS1_MASK)
  005613: line 1780 define ADC_ETC_TRIGn_CHAIN_1_0_B2B1_MASK (0x10000000U)
  005646: line 1781 define ADC_ETC_TRIGn_CHAIN_1_0_B2B1_SHIFT (28U)
  005672: line 1782 define ADC_ETC_TRIGn_CHAIN_1_0_B2B1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_1_0_B2B1_SHIFT)) & ADC_ETC_TRIGn_CHAIN_1_0_B2B1_MASK)
  0056ff: line 1783 define ADC_ETC_TRIGn_CHAIN_1_0_IE1_MASK (0x60000000U)
  005731: line 1784 define ADC_ETC_TRIGn_CHAIN_1_0_IE1_SHIFT (29U)
  00575c: line 1785 define ADC_ETC_TRIGn_CHAIN_1_0_IE1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_1_0_IE1_SHIFT)) & ADC_ETC_TRIGn_CHAIN_1_0_IE1_MASK)
  0057e6: line 1789 define ADC_ETC_TRIGn_CHAIN_1_0_COUNT (8U)
  00580c: line 1793 define ADC_ETC_TRIGn_CHAIN_3_2_CSEL2_MASK (0xFU)
  005839: line 1794 define ADC_ETC_TRIGn_CHAIN_3_2_CSEL2_SHIFT (0U)
  005865: line 1795 define ADC_ETC_TRIGn_CHAIN_3_2_CSEL2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_3_2_CSEL2_SHIFT)) & ADC_ETC_TRIGn_CHAIN_3_2_CSEL2_MASK)
  0058f5: line 1796 define ADC_ETC_TRIGn_CHAIN_3_2_HWTS2_MASK (0xFF0U)
  005924: line 1797 define ADC_ETC_TRIGn_CHAIN_3_2_HWTS2_SHIFT (4U)
  005950: line 1798 define ADC_ETC_TRIGn_CHAIN_3_2_HWTS2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_3_2_HWTS2_SHIFT)) & ADC_ETC_TRIGn_CHAIN_3_2_HWTS2_MASK)
  0059e0: line 1799 define ADC_ETC_TRIGn_CHAIN_3_2_B2B2_MASK (0x1000U)
  005a0f: line 1800 define ADC_ETC_TRIGn_CHAIN_3_2_B2B2_SHIFT (12U)
  005a3b: line 1801 define ADC_ETC_TRIGn_CHAIN_3_2_B2B2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_3_2_B2B2_SHIFT)) & ADC_ETC_TRIGn_CHAIN_3_2_B2B2_MASK)
  005ac8: line 1802 define ADC_ETC_TRIGn_CHAIN_3_2_IE2_MASK (0x6000U)
  005af6: line 1803 define ADC_ETC_TRIGn_CHAIN_3_2_IE2_SHIFT (13U)
  005b21: line 1804 define ADC_ETC_TRIGn_CHAIN_3_2_IE2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_3_2_IE2_SHIFT)) & ADC_ETC_TRIGn_CHAIN_3_2_IE2_MASK)
  005bab: line 1805 define ADC_ETC_TRIGn_CHAIN_3_2_CSEL3_MASK (0xF0000U)
  005bdc: line 1806 define ADC_ETC_TRIGn_CHAIN_3_2_CSEL3_SHIFT (16U)
  005c09: line 1807 define ADC_ETC_TRIGn_CHAIN_3_2_CSEL3(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_3_2_CSEL3_SHIFT)) & ADC_ETC_TRIGn_CHAIN_3_2_CSEL3_MASK)
  005c99: line 1808 define ADC_ETC_TRIGn_CHAIN_3_2_HWTS3_MASK (0xFF00000U)
  005ccc: line 1809 define ADC_ETC_TRIGn_CHAIN_3_2_HWTS3_SHIFT (20U)
  005cf9: line 1810 define ADC_ETC_TRIGn_CHAIN_3_2_HWTS3(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_3_2_HWTS3_SHIFT)) & ADC_ETC_TRIGn_CHAIN_3_2_HWTS3_MASK)
  005d89: line 1811 define ADC_ETC_TRIGn_CHAIN_3_2_B2B3_MASK (0x10000000U)
  005dbc: line 1812 define ADC_ETC_TRIGn_CHAIN_3_2_B2B3_SHIFT (28U)
  005de8: line 1813 define ADC_ETC_TRIGn_CHAIN_3_2_B2B3(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_3_2_B2B3_SHIFT)) & ADC_ETC_TRIGn_CHAIN_3_2_B2B3_MASK)
  005e75: line 1814 define ADC_ETC_TRIGn_CHAIN_3_2_IE3_MASK (0x60000000U)
  005ea7: line 1815 define ADC_ETC_TRIGn_CHAIN_3_2_IE3_SHIFT (29U)
  005ed2: line 1816 define ADC_ETC_TRIGn_CHAIN_3_2_IE3(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_3_2_IE3_SHIFT)) & ADC_ETC_TRIGn_CHAIN_3_2_IE3_MASK)
  005f5c: line 1820 define ADC_ETC_TRIGn_CHAIN_3_2_COUNT (8U)
  005f82: line 1824 define ADC_ETC_TRIGn_CHAIN_5_4_CSEL4_MASK (0xFU)
  005faf: line 1825 define ADC_ETC_TRIGn_CHAIN_5_4_CSEL4_SHIFT (0U)
  005fdb: line 1826 define ADC_ETC_TRIGn_CHAIN_5_4_CSEL4(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_5_4_CSEL4_SHIFT)) & ADC_ETC_TRIGn_CHAIN_5_4_CSEL4_MASK)
  00606b: line 1827 define ADC_ETC_TRIGn_CHAIN_5_4_HWTS4_MASK (0xFF0U)
  00609a: line 1828 define ADC_ETC_TRIGn_CHAIN_5_4_HWTS4_SHIFT (4U)
  0060c6: line 1829 define ADC_ETC_TRIGn_CHAIN_5_4_HWTS4(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_5_4_HWTS4_SHIFT)) & ADC_ETC_TRIGn_CHAIN_5_4_HWTS4_MASK)
  006156: line 1830 define ADC_ETC_TRIGn_CHAIN_5_4_B2B4_MASK (0x1000U)
  006185: line 1831 define ADC_ETC_TRIGn_CHAIN_5_4_B2B4_SHIFT (12U)
  0061b1: line 1832 define ADC_ETC_TRIGn_CHAIN_5_4_B2B4(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_5_4_B2B4_SHIFT)) & ADC_ETC_TRIGn_CHAIN_5_4_B2B4_MASK)
  00623e: line 1833 define ADC_ETC_TRIGn_CHAIN_5_4_IE4_MASK (0x6000U)
  00626c: line 1834 define ADC_ETC_TRIGn_CHAIN_5_4_IE4_SHIFT (13U)
  006297: line 1835 define ADC_ETC_TRIGn_CHAIN_5_4_IE4(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_5_4_IE4_SHIFT)) & ADC_ETC_TRIGn_CHAIN_5_4_IE4_MASK)
  006321: line 1836 define ADC_ETC_TRIGn_CHAIN_5_4_CSEL5_MASK (0xF0000U)
  006352: line 1837 define ADC_ETC_TRIGn_CHAIN_5_4_CSEL5_SHIFT (16U)
  00637f: line 1838 define ADC_ETC_TRIGn_CHAIN_5_4_CSEL5(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_5_4_CSEL5_SHIFT)) & ADC_ETC_TRIGn_CHAIN_5_4_CSEL5_MASK)
  00640f: line 1839 define ADC_ETC_TRIGn_CHAIN_5_4_HWTS5_MASK (0xFF00000U)
  006442: line 1840 define ADC_ETC_TRIGn_CHAIN_5_4_HWTS5_SHIFT (20U)
  00646f: line 1841 define ADC_ETC_TRIGn_CHAIN_5_4_HWTS5(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_5_4_HWTS5_SHIFT)) & ADC_ETC_TRIGn_CHAIN_5_4_HWTS5_MASK)
  0064ff: line 1842 define ADC_ETC_TRIGn_CHAIN_5_4_B2B5_MASK (0x10000000U)
  006532: line 1843 define ADC_ETC_TRIGn_CHAIN_5_4_B2B5_SHIFT (28U)
  00655e: line 1844 define ADC_ETC_TRIGn_CHAIN_5_4_B2B5(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_5_4_B2B5_SHIFT)) & ADC_ETC_TRIGn_CHAIN_5_4_B2B5_MASK)
  0065eb: line 1845 define ADC_ETC_TRIGn_CHAIN_5_4_IE5_MASK (0x60000000U)
  00661d: line 1846 define ADC_ETC_TRIGn_CHAIN_5_4_IE5_SHIFT (29U)
  006648: line 1847 define ADC_ETC_TRIGn_CHAIN_5_4_IE5(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_5_4_IE5_SHIFT)) & ADC_ETC_TRIGn_CHAIN_5_4_IE5_MASK)
  0066d2: line 1851 define ADC_ETC_TRIGn_CHAIN_5_4_COUNT (8U)
  0066f8: line 1855 define ADC_ETC_TRIGn_CHAIN_7_6_CSEL6_MASK (0xFU)
  006725: line 1856 define ADC_ETC_TRIGn_CHAIN_7_6_CSEL6_SHIFT (0U)
  006751: line 1857 define ADC_ETC_TRIGn_CHAIN_7_6_CSEL6(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_7_6_CSEL6_SHIFT)) & ADC_ETC_TRIGn_CHAIN_7_6_CSEL6_MASK)
  0067e1: line 1858 define ADC_ETC_TRIGn_CHAIN_7_6_HWTS6_MASK (0xFF0U)
  006810: line 1859 define ADC_ETC_TRIGn_CHAIN_7_6_HWTS6_SHIFT (4U)
  00683c: line 1860 define ADC_ETC_TRIGn_CHAIN_7_6_HWTS6(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_7_6_HWTS6_SHIFT)) & ADC_ETC_TRIGn_CHAIN_7_6_HWTS6_MASK)
  0068cc: line 1861 define ADC_ETC_TRIGn_CHAIN_7_6_B2B6_MASK (0x1000U)
  0068fb: line 1862 define ADC_ETC_TRIGn_CHAIN_7_6_B2B6_SHIFT (12U)
  006927: line 1863 define ADC_ETC_TRIGn_CHAIN_7_6_B2B6(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_7_6_B2B6_SHIFT)) & ADC_ETC_TRIGn_CHAIN_7_6_B2B6_MASK)
  0069b4: line 1864 define ADC_ETC_TRIGn_CHAIN_7_6_IE6_MASK (0x6000U)
  0069e2: line 1865 define ADC_ETC_TRIGn_CHAIN_7_6_IE6_SHIFT (13U)
  006a0d: line 1866 define ADC_ETC_TRIGn_CHAIN_7_6_IE6(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_7_6_IE6_SHIFT)) & ADC_ETC_TRIGn_CHAIN_7_6_IE6_MASK)
  006a97: line 1867 define ADC_ETC_TRIGn_CHAIN_7_6_CSEL7_MASK (0xF0000U)
  006ac8: line 1868 define ADC_ETC_TRIGn_CHAIN_7_6_CSEL7_SHIFT (16U)
  006af5: line 1869 define ADC_ETC_TRIGn_CHAIN_7_6_CSEL7(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_7_6_CSEL7_SHIFT)) & ADC_ETC_TRIGn_CHAIN_7_6_CSEL7_MASK)
  006b85: line 1870 define ADC_ETC_TRIGn_CHAIN_7_6_HWTS7_MASK (0xFF00000U)
  006bb8: line 1871 define ADC_ETC_TRIGn_CHAIN_7_6_HWTS7_SHIFT (20U)
  006be5: line 1872 define ADC_ETC_TRIGn_CHAIN_7_6_HWTS7(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_7_6_HWTS7_SHIFT)) & ADC_ETC_TRIGn_CHAIN_7_6_HWTS7_MASK)
  006c75: line 1873 define ADC_ETC_TRIGn_CHAIN_7_6_B2B7_MASK (0x10000000U)
  006ca8: line 1874 define ADC_ETC_TRIGn_CHAIN_7_6_B2B7_SHIFT (28U)
  006cd4: line 1875 define ADC_ETC_TRIGn_CHAIN_7_6_B2B7(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_7_6_B2B7_SHIFT)) & ADC_ETC_TRIGn_CHAIN_7_6_B2B7_MASK)
  006d61: line 1876 define ADC_ETC_TRIGn_CHAIN_7_6_IE7_MASK (0x60000000U)
  006d93: line 1877 define ADC_ETC_TRIGn_CHAIN_7_6_IE7_SHIFT (29U)
  006dbe: line 1878 define ADC_ETC_TRIGn_CHAIN_7_6_IE7(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_CHAIN_7_6_IE7_SHIFT)) & ADC_ETC_TRIGn_CHAIN_7_6_IE7_MASK)
  006e48: line 1882 define ADC_ETC_TRIGn_CHAIN_7_6_COUNT (8U)
  006e6e: line 1886 define ADC_ETC_TRIGn_RESULT_1_0_DATA0_MASK (0xFFFU)
  006e9e: line 1887 define ADC_ETC_TRIGn_RESULT_1_0_DATA0_SHIFT (0U)
  006ecb: line 1888 define ADC_ETC_TRIGn_RESULT_1_0_DATA0(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_1_0_DATA0_SHIFT)) & ADC_ETC_TRIGn_RESULT_1_0_DATA0_MASK)
  006f5e: line 1889 define ADC_ETC_TRIGn_RESULT_1_0_DATA1_MASK (0xFFF0000U)
  006f92: line 1890 define ADC_ETC_TRIGn_RESULT_1_0_DATA1_SHIFT (16U)
  006fc0: line 1891 define ADC_ETC_TRIGn_RESULT_1_0_DATA1(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_1_0_DATA1_SHIFT)) & ADC_ETC_TRIGn_RESULT_1_0_DATA1_MASK)
  007053: line 1895 define ADC_ETC_TRIGn_RESULT_1_0_COUNT (8U)
  00707a: line 1899 define ADC_ETC_TRIGn_RESULT_3_2_DATA2_MASK (0xFFFU)
  0070aa: line 1900 define ADC_ETC_TRIGn_RESULT_3_2_DATA2_SHIFT (0U)
  0070d7: line 1901 define ADC_ETC_TRIGn_RESULT_3_2_DATA2(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_3_2_DATA2_SHIFT)) & ADC_ETC_TRIGn_RESULT_3_2_DATA2_MASK)
  00716a: line 1902 define ADC_ETC_TRIGn_RESULT_3_2_DATA3_MASK (0xFFF0000U)
  00719e: line 1903 define ADC_ETC_TRIGn_RESULT_3_2_DATA3_SHIFT (16U)
  0071cc: line 1904 define ADC_ETC_TRIGn_RESULT_3_2_DATA3(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_3_2_DATA3_SHIFT)) & ADC_ETC_TRIGn_RESULT_3_2_DATA3_MASK)
  00725f: line 1908 define ADC_ETC_TRIGn_RESULT_3_2_COUNT (8U)
  007286: line 1912 define ADC_ETC_TRIGn_RESULT_5_4_DATA4_MASK (0xFFFU)
  0072b6: line 1913 define ADC_ETC_TRIGn_RESULT_5_4_DATA4_SHIFT (0U)
  0072e3: line 1914 define ADC_ETC_TRIGn_RESULT_5_4_DATA4(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_5_4_DATA4_SHIFT)) & ADC_ETC_TRIGn_RESULT_5_4_DATA4_MASK)
  007376: line 1915 define ADC_ETC_TRIGn_RESULT_5_4_DATA5_MASK (0xFFF0000U)
  0073aa: line 1916 define ADC_ETC_TRIGn_RESULT_5_4_DATA5_SHIFT (16U)
  0073d8: line 1917 define ADC_ETC_TRIGn_RESULT_5_4_DATA5(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_5_4_DATA5_SHIFT)) & ADC_ETC_TRIGn_RESULT_5_4_DATA5_MASK)
  00746b: line 1921 define ADC_ETC_TRIGn_RESULT_5_4_COUNT (8U)
  007492: line 1925 define ADC_ETC_TRIGn_RESULT_7_6_DATA6_MASK (0xFFFU)
  0074c2: line 1926 define ADC_ETC_TRIGn_RESULT_7_6_DATA6_SHIFT (0U)
  0074ef: line 1927 define ADC_ETC_TRIGn_RESULT_7_6_DATA6(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_7_6_DATA6_SHIFT)) & ADC_ETC_TRIGn_RESULT_7_6_DATA6_MASK)
  007582: line 1928 define ADC_ETC_TRIGn_RESULT_7_6_DATA7_MASK (0xFFF0000U)
  0075b6: line 1929 define ADC_ETC_TRIGn_RESULT_7_6_DATA7_SHIFT (16U)
  0075e4: line 1930 define ADC_ETC_TRIGn_RESULT_7_6_DATA7(x) (((uint32_t)(((uint32_t)(x)) << ADC_ETC_TRIGn_RESULT_7_6_DATA7_SHIFT)) & ADC_ETC_TRIGn_RESULT_7_6_DATA7_MASK)
  007677: line 1934 define ADC_ETC_TRIGn_RESULT_7_6_COUNT (8U)
  00769e: line 1944 define ADC_ETC_BASE (0x403B0000u)
  0076bc: line 1946 define ADC_ETC ((ADC_ETC_Type *)ADC_ETC_BASE)
  0076e6: line 1948 define ADC_ETC_BASE_ADDRS { ADC_ETC_BASE }
  00770d: line 1950 define ADC_ETC_BASE_PTRS { ADC_ETC }
  00772e: line 1952 define ADC_ETC_IRQS { { ADC_ETC_IRQ0_IRQn, ADC_ETC_IRQ1_IRQn, ADC_ETC_IRQ2_IRQn } }
  00777e: line 1953 define ADC_ETC_FAULT_IRQS { ADC_ETC_ERROR_IRQ_IRQn }
  0077af: line 1991 define AIPSTZ_MPR_MPROT5_MASK (0xF00U)
  0077d2: line 1992 define AIPSTZ_MPR_MPROT5_SHIFT (8U)
  0077f2: line 1993 define AIPSTZ_MPR_MPROT5(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_MPR_MPROT5_SHIFT)) & AIPSTZ_MPR_MPROT5_MASK)
  00785e: line 1994 define AIPSTZ_MPR_MPROT3_MASK (0xF0000U)
  007883: line 1995 define AIPSTZ_MPR_MPROT3_SHIFT (16U)
  0078a4: line 1996 define AIPSTZ_MPR_MPROT3(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_MPR_MPROT3_SHIFT)) & AIPSTZ_MPR_MPROT3_MASK)
  007910: line 1997 define AIPSTZ_MPR_MPROT2_MASK (0xF00000U)
  007936: line 1998 define AIPSTZ_MPR_MPROT2_SHIFT (20U)
  007957: line 1999 define AIPSTZ_MPR_MPROT2(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_MPR_MPROT2_SHIFT)) & AIPSTZ_MPR_MPROT2_MASK)
  0079c3: line 2000 define AIPSTZ_MPR_MPROT1_MASK (0xF000000U)
  0079ea: line 2001 define AIPSTZ_MPR_MPROT1_SHIFT (24U)
  007a0b: line 2002 define AIPSTZ_MPR_MPROT1(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_MPR_MPROT1_SHIFT)) & AIPSTZ_MPR_MPROT1_MASK)
  007a77: line 2003 define AIPSTZ_MPR_MPROT0_MASK (0xF0000000U)
  007a9f: line 2004 define AIPSTZ_MPR_MPROT0_SHIFT (28U)
  007ac0: line 2005 define AIPSTZ_MPR_MPROT0(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_MPR_MPROT0_SHIFT)) & AIPSTZ_MPR_MPROT0_MASK)
  007b2c: line 2010 define AIPSTZ_OPACR_OPAC7_MASK (0xFU)
  007b4e: line 2011 define AIPSTZ_OPACR_OPAC7_SHIFT (0U)
  007b6f: line 2012 define AIPSTZ_OPACR_OPAC7(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR_OPAC7_SHIFT)) & AIPSTZ_OPACR_OPAC7_MASK)
  007bde: line 2013 define AIPSTZ_OPACR_OPAC6_MASK (0xF0U)
  007c01: line 2014 define AIPSTZ_OPACR_OPAC6_SHIFT (4U)
  007c22: line 2015 define AIPSTZ_OPACR_OPAC6(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR_OPAC6_SHIFT)) & AIPSTZ_OPACR_OPAC6_MASK)
  007c91: line 2016 define AIPSTZ_OPACR_OPAC5_MASK (0xF00U)
  007cb5: line 2017 define AIPSTZ_OPACR_OPAC5_SHIFT (8U)
  007cd6: line 2018 define AIPSTZ_OPACR_OPAC5(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR_OPAC5_SHIFT)) & AIPSTZ_OPACR_OPAC5_MASK)
  007d45: line 2019 define AIPSTZ_OPACR_OPAC4_MASK (0xF000U)
  007d6a: line 2020 define AIPSTZ_OPACR_OPAC4_SHIFT (12U)
  007d8c: line 2021 define AIPSTZ_OPACR_OPAC4(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR_OPAC4_SHIFT)) & AIPSTZ_OPACR_OPAC4_MASK)
  007dfb: line 2022 define AIPSTZ_OPACR_OPAC3_MASK (0xF0000U)
  007e21: line 2023 define AIPSTZ_OPACR_OPAC3_SHIFT (16U)
  007e43: line 2024 define AIPSTZ_OPACR_OPAC3(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR_OPAC3_SHIFT)) & AIPSTZ_OPACR_OPAC3_MASK)
  007eb2: line 2025 define AIPSTZ_OPACR_OPAC2_MASK (0xF00000U)
  007ed9: line 2026 define AIPSTZ_OPACR_OPAC2_SHIFT (20U)
  007efb: line 2027 define AIPSTZ_OPACR_OPAC2(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR_OPAC2_SHIFT)) & AIPSTZ_OPACR_OPAC2_MASK)
  007f6a: line 2028 define AIPSTZ_OPACR_OPAC1_MASK (0xF000000U)
  007f92: line 2029 define AIPSTZ_OPACR_OPAC1_SHIFT (24U)
  007fb4: line 2030 define AIPSTZ_OPACR_OPAC1(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR_OPAC1_SHIFT)) & AIPSTZ_OPACR_OPAC1_MASK)
  008023: line 2031 define AIPSTZ_OPACR_OPAC0_MASK (0xF0000000U)
  00804c: line 2032 define AIPSTZ_OPACR_OPAC0_SHIFT (28U)
  00806e: line 2033 define AIPSTZ_OPACR_OPAC0(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR_OPAC0_SHIFT)) & AIPSTZ_OPACR_OPAC0_MASK)
  0080dd: line 2038 define AIPSTZ_OPACR1_OPAC15_MASK (0xFU)
  008101: line 2039 define AIPSTZ_OPACR1_OPAC15_SHIFT (0U)
  008124: line 2040 define AIPSTZ_OPACR1_OPAC15(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR1_OPAC15_SHIFT)) & AIPSTZ_OPACR1_OPAC15_MASK)
  008199: line 2041 define AIPSTZ_OPACR1_OPAC14_MASK (0xF0U)
  0081be: line 2042 define AIPSTZ_OPACR1_OPAC14_SHIFT (4U)
  0081e1: line 2043 define AIPSTZ_OPACR1_OPAC14(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR1_OPAC14_SHIFT)) & AIPSTZ_OPACR1_OPAC14_MASK)
  008256: line 2044 define AIPSTZ_OPACR1_OPAC13_MASK (0xF00U)
  00827c: line 2045 define AIPSTZ_OPACR1_OPAC13_SHIFT (8U)
  00829f: line 2046 define AIPSTZ_OPACR1_OPAC13(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR1_OPAC13_SHIFT)) & AIPSTZ_OPACR1_OPAC13_MASK)
  008314: line 2047 define AIPSTZ_OPACR1_OPAC12_MASK (0xF000U)
  00833b: line 2048 define AIPSTZ_OPACR1_OPAC12_SHIFT (12U)
  00835f: line 2049 define AIPSTZ_OPACR1_OPAC12(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR1_OPAC12_SHIFT)) & AIPSTZ_OPACR1_OPAC12_MASK)
  0083d4: line 2050 define AIPSTZ_OPACR1_OPAC11_MASK (0xF0000U)
  0083fc: line 2051 define AIPSTZ_OPACR1_OPAC11_SHIFT (16U)
  008420: line 2052 define AIPSTZ_OPACR1_OPAC11(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR1_OPAC11_SHIFT)) & AIPSTZ_OPACR1_OPAC11_MASK)
  008495: line 2053 define AIPSTZ_OPACR1_OPAC10_MASK (0xF00000U)
  0084be: line 2054 define AIPSTZ_OPACR1_OPAC10_SHIFT (20U)
  0084e2: line 2055 define AIPSTZ_OPACR1_OPAC10(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR1_OPAC10_SHIFT)) & AIPSTZ_OPACR1_OPAC10_MASK)
  008557: line 2056 define AIPSTZ_OPACR1_OPAC9_MASK (0xF000000U)
  008580: line 2057 define AIPSTZ_OPACR1_OPAC9_SHIFT (24U)
  0085a3: line 2058 define AIPSTZ_OPACR1_OPAC9(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR1_OPAC9_SHIFT)) & AIPSTZ_OPACR1_OPAC9_MASK)
  008615: line 2059 define AIPSTZ_OPACR1_OPAC8_MASK (0xF0000000U)
  00863f: line 2060 define AIPSTZ_OPACR1_OPAC8_SHIFT (28U)
  008662: line 2061 define AIPSTZ_OPACR1_OPAC8(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR1_OPAC8_SHIFT)) & AIPSTZ_OPACR1_OPAC8_MASK)
  0086d4: line 2066 define AIPSTZ_OPACR2_OPAC23_MASK (0xFU)
  0086f8: line 2067 define AIPSTZ_OPACR2_OPAC23_SHIFT (0U)
  00871b: line 2068 define AIPSTZ_OPACR2_OPAC23(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR2_OPAC23_SHIFT)) & AIPSTZ_OPACR2_OPAC23_MASK)
  008790: line 2069 define AIPSTZ_OPACR2_OPAC22_MASK (0xF0U)
  0087b5: line 2070 define AIPSTZ_OPACR2_OPAC22_SHIFT (4U)
  0087d8: line 2071 define AIPSTZ_OPACR2_OPAC22(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR2_OPAC22_SHIFT)) & AIPSTZ_OPACR2_OPAC22_MASK)
  00884d: line 2072 define AIPSTZ_OPACR2_OPAC21_MASK (0xF00U)
  008873: line 2073 define AIPSTZ_OPACR2_OPAC21_SHIFT (8U)
  008896: line 2074 define AIPSTZ_OPACR2_OPAC21(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR2_OPAC21_SHIFT)) & AIPSTZ_OPACR2_OPAC21_MASK)
  00890b: line 2075 define AIPSTZ_OPACR2_OPAC20_MASK (0xF000U)
  008932: line 2076 define AIPSTZ_OPACR2_OPAC20_SHIFT (12U)
  008956: line 2077 define AIPSTZ_OPACR2_OPAC20(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR2_OPAC20_SHIFT)) & AIPSTZ_OPACR2_OPAC20_MASK)
  0089cb: line 2078 define AIPSTZ_OPACR2_OPAC19_MASK (0xF0000U)
  0089f3: line 2079 define AIPSTZ_OPACR2_OPAC19_SHIFT (16U)
  008a17: line 2080 define AIPSTZ_OPACR2_OPAC19(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR2_OPAC19_SHIFT)) & AIPSTZ_OPACR2_OPAC19_MASK)
  008a8c: line 2081 define AIPSTZ_OPACR2_OPAC18_MASK (0xF00000U)
  008ab5: line 2082 define AIPSTZ_OPACR2_OPAC18_SHIFT (20U)
  008ad9: line 2083 define AIPSTZ_OPACR2_OPAC18(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR2_OPAC18_SHIFT)) & AIPSTZ_OPACR2_OPAC18_MASK)
  008b4e: line 2084 define AIPSTZ_OPACR2_OPAC17_MASK (0xF000000U)
  008b78: line 2085 define AIPSTZ_OPACR2_OPAC17_SHIFT (24U)
  008b9c: line 2086 define AIPSTZ_OPACR2_OPAC17(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR2_OPAC17_SHIFT)) & AIPSTZ_OPACR2_OPAC17_MASK)
  008c11: line 2087 define AIPSTZ_OPACR2_OPAC16_MASK (0xF0000000U)
  008c3c: line 2088 define AIPSTZ_OPACR2_OPAC16_SHIFT (28U)
  008c60: line 2089 define AIPSTZ_OPACR2_OPAC16(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR2_OPAC16_SHIFT)) & AIPSTZ_OPACR2_OPAC16_MASK)
  008cd5: line 2094 define AIPSTZ_OPACR3_OPAC31_MASK (0xFU)
  008cf9: line 2095 define AIPSTZ_OPACR3_OPAC31_SHIFT (0U)
  008d1c: line 2096 define AIPSTZ_OPACR3_OPAC31(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR3_OPAC31_SHIFT)) & AIPSTZ_OPACR3_OPAC31_MASK)
  008d91: line 2097 define AIPSTZ_OPACR3_OPAC30_MASK (0xF0U)
  008db6: line 2098 define AIPSTZ_OPACR3_OPAC30_SHIFT (4U)
  008dd9: line 2099 define AIPSTZ_OPACR3_OPAC30(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR3_OPAC30_SHIFT)) & AIPSTZ_OPACR3_OPAC30_MASK)
  008e4e: line 2100 define AIPSTZ_OPACR3_OPAC29_MASK (0xF00U)
  008e74: line 2101 define AIPSTZ_OPACR3_OPAC29_SHIFT (8U)
  008e97: line 2102 define AIPSTZ_OPACR3_OPAC29(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR3_OPAC29_SHIFT)) & AIPSTZ_OPACR3_OPAC29_MASK)
  008f0c: line 2103 define AIPSTZ_OPACR3_OPAC28_MASK (0xF000U)
  008f33: line 2104 define AIPSTZ_OPACR3_OPAC28_SHIFT (12U)
  008f57: line 2105 define AIPSTZ_OPACR3_OPAC28(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR3_OPAC28_SHIFT)) & AIPSTZ_OPACR3_OPAC28_MASK)
  008fcc: line 2106 define AIPSTZ_OPACR3_OPAC27_MASK (0xF0000U)
  008ff4: line 2107 define AIPSTZ_OPACR3_OPAC27_SHIFT (16U)
  009018: line 2108 define AIPSTZ_OPACR3_OPAC27(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR3_OPAC27_SHIFT)) & AIPSTZ_OPACR3_OPAC27_MASK)
  00908d: line 2109 define AIPSTZ_OPACR3_OPAC26_MASK (0xF00000U)
  0090b6: line 2110 define AIPSTZ_OPACR3_OPAC26_SHIFT (20U)
  0090da: line 2111 define AIPSTZ_OPACR3_OPAC26(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR3_OPAC26_SHIFT)) & AIPSTZ_OPACR3_OPAC26_MASK)
  00914f: line 2112 define AIPSTZ_OPACR3_OPAC25_MASK (0xF000000U)
  009179: line 2113 define AIPSTZ_OPACR3_OPAC25_SHIFT (24U)
  00919d: line 2114 define AIPSTZ_OPACR3_OPAC25(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR3_OPAC25_SHIFT)) & AIPSTZ_OPACR3_OPAC25_MASK)
  009212: line 2115 define AIPSTZ_OPACR3_OPAC24_MASK (0xF0000000U)
  00923d: line 2116 define AIPSTZ_OPACR3_OPAC24_SHIFT (28U)
  009261: line 2117 define AIPSTZ_OPACR3_OPAC24(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR3_OPAC24_SHIFT)) & AIPSTZ_OPACR3_OPAC24_MASK)
  0092d6: line 2122 define AIPSTZ_OPACR4_OPAC33_MASK (0xF000000U)
  009300: line 2123 define AIPSTZ_OPACR4_OPAC33_SHIFT (24U)
  009324: line 2124 define AIPSTZ_OPACR4_OPAC33(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR4_OPAC33_SHIFT)) & AIPSTZ_OPACR4_OPAC33_MASK)
  009399: line 2125 define AIPSTZ_OPACR4_OPAC32_MASK (0xF0000000U)
  0093c4: line 2126 define AIPSTZ_OPACR4_OPAC32_SHIFT (28U)
  0093e8: line 2127 define AIPSTZ_OPACR4_OPAC32(x) (((uint32_t)(((uint32_t)(x)) << AIPSTZ_OPACR4_OPAC32_SHIFT)) & AIPSTZ_OPACR4_OPAC32_MASK)
  00945d: line 2138 define AIPSTZ1_BASE (0x4007C000u)
  00947b: line 2140 define AIPSTZ1 ((AIPSTZ_Type *)AIPSTZ1_BASE)
  0094a4: line 2142 define AIPSTZ2_BASE (0x4017C000u)
  0094c2: line 2144 define AIPSTZ2 ((AIPSTZ_Type *)AIPSTZ2_BASE)
  0094eb: line 2146 define AIPSTZ3_BASE (0x4027C000u)
  009509: line 2148 define AIPSTZ3 ((AIPSTZ_Type *)AIPSTZ3_BASE)
  009532: line 2150 define AIPSTZ4_BASE (0x4037C000u)
  009550: line 2152 define AIPSTZ4 ((AIPSTZ_Type *)AIPSTZ4_BASE)
  009579: line 2154 define AIPSTZ_BASE_ADDRS { 0u, AIPSTZ1_BASE, AIPSTZ2_BASE, AIPSTZ3_BASE, AIPSTZ4_BASE }
  0095cd: line 2156 define AIPSTZ_BASE_PTRS { (AIPSTZ_Type *)0u, AIPSTZ1, AIPSTZ2, AIPSTZ3, AIPSTZ4 }
  00961b: line 2191 define AOI_BFCRT01_PT1_DC_MASK (0x3U)
  00963d: line 2192 define AOI_BFCRT01_PT1_DC_SHIFT (0U)
  00965e: line 2193 define AOI_BFCRT01_PT1_DC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT1_DC_SHIFT)) & AOI_BFCRT01_PT1_DC_MASK)
  0096cd: line 2194 define AOI_BFCRT01_PT1_CC_MASK (0xCU)
  0096ef: line 2195 define AOI_BFCRT01_PT1_CC_SHIFT (2U)
  009710: line 2196 define AOI_BFCRT01_PT1_CC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT1_CC_SHIFT)) & AOI_BFCRT01_PT1_CC_MASK)
  00977f: line 2197 define AOI_BFCRT01_PT1_BC_MASK (0x30U)
  0097a2: line 2198 define AOI_BFCRT01_PT1_BC_SHIFT (4U)
  0097c3: line 2199 define AOI_BFCRT01_PT1_BC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT1_BC_SHIFT)) & AOI_BFCRT01_PT1_BC_MASK)
  009832: line 2200 define AOI_BFCRT01_PT1_AC_MASK (0xC0U)
  009855: line 2201 define AOI_BFCRT01_PT1_AC_SHIFT (6U)
  009876: line 2202 define AOI_BFCRT01_PT1_AC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT1_AC_SHIFT)) & AOI_BFCRT01_PT1_AC_MASK)
  0098e5: line 2203 define AOI_BFCRT01_PT0_DC_MASK (0x300U)
  009909: line 2204 define AOI_BFCRT01_PT0_DC_SHIFT (8U)
  00992a: line 2205 define AOI_BFCRT01_PT0_DC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT0_DC_SHIFT)) & AOI_BFCRT01_PT0_DC_MASK)
  009999: line 2206 define AOI_BFCRT01_PT0_CC_MASK (0xC00U)
  0099bd: line 2207 define AOI_BFCRT01_PT0_CC_SHIFT (10U)
  0099df: line 2208 define AOI_BFCRT01_PT0_CC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT0_CC_SHIFT)) & AOI_BFCRT01_PT0_CC_MASK)
  009a4e: line 2209 define AOI_BFCRT01_PT0_BC_MASK (0x3000U)
  009a73: line 2210 define AOI_BFCRT01_PT0_BC_SHIFT (12U)
  009a95: line 2211 define AOI_BFCRT01_PT0_BC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT0_BC_SHIFT)) & AOI_BFCRT01_PT0_BC_MASK)
  009b04: line 2212 define AOI_BFCRT01_PT0_AC_MASK (0xC000U)
  009b29: line 2213 define AOI_BFCRT01_PT0_AC_SHIFT (14U)
  009b4b: line 2214 define AOI_BFCRT01_PT0_AC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT01_PT0_AC_SHIFT)) & AOI_BFCRT01_PT0_AC_MASK)
  009bba: line 2218 define AOI_BFCRT01_COUNT (4U)
  009bd4: line 2222 define AOI_BFCRT23_PT3_DC_MASK (0x3U)
  009bf6: line 2223 define AOI_BFCRT23_PT3_DC_SHIFT (0U)
  009c17: line 2224 define AOI_BFCRT23_PT3_DC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT3_DC_SHIFT)) & AOI_BFCRT23_PT3_DC_MASK)
  009c86: line 2225 define AOI_BFCRT23_PT3_CC_MASK (0xCU)
  009ca8: line 2226 define AOI_BFCRT23_PT3_CC_SHIFT (2U)
  009cc9: line 2227 define AOI_BFCRT23_PT3_CC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT3_CC_SHIFT)) & AOI_BFCRT23_PT3_CC_MASK)
  009d38: line 2228 define AOI_BFCRT23_PT3_BC_MASK (0x30U)
  009d5b: line 2229 define AOI_BFCRT23_PT3_BC_SHIFT (4U)
  009d7c: line 2230 define AOI_BFCRT23_PT3_BC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT3_BC_SHIFT)) & AOI_BFCRT23_PT3_BC_MASK)
  009deb: line 2231 define AOI_BFCRT23_PT3_AC_MASK (0xC0U)
  009e0e: line 2232 define AOI_BFCRT23_PT3_AC_SHIFT (6U)
  009e2f: line 2233 define AOI_BFCRT23_PT3_AC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT3_AC_SHIFT)) & AOI_BFCRT23_PT3_AC_MASK)
  009e9e: line 2234 define AOI_BFCRT23_PT2_DC_MASK (0x300U)
  009ec2: line 2235 define AOI_BFCRT23_PT2_DC_SHIFT (8U)
  009ee3: line 2236 define AOI_BFCRT23_PT2_DC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT2_DC_SHIFT)) & AOI_BFCRT23_PT2_DC_MASK)
  009f52: line 2237 define AOI_BFCRT23_PT2_CC_MASK (0xC00U)
  009f76: line 2238 define AOI_BFCRT23_PT2_CC_SHIFT (10U)
  009f98: line 2239 define AOI_BFCRT23_PT2_CC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT2_CC_SHIFT)) & AOI_BFCRT23_PT2_CC_MASK)
  00a007: line 2240 define AOI_BFCRT23_PT2_BC_MASK (0x3000U)
  00a02c: line 2241 define AOI_BFCRT23_PT2_BC_SHIFT (12U)
  00a04e: line 2242 define AOI_BFCRT23_PT2_BC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT2_BC_SHIFT)) & AOI_BFCRT23_PT2_BC_MASK)
  00a0bd: line 2243 define AOI_BFCRT23_PT2_AC_MASK (0xC000U)
  00a0e2: line 2244 define AOI_BFCRT23_PT2_AC_SHIFT (14U)
  00a104: line 2245 define AOI_BFCRT23_PT2_AC(x) (((uint16_t)(((uint16_t)(x)) << AOI_BFCRT23_PT2_AC_SHIFT)) & AOI_BFCRT23_PT2_AC_MASK)
  00a173: line 2249 define AOI_BFCRT23_COUNT (4U)
  00a18d: line 2259 define AOI1_BASE (0x403B4000u)
  00a1a8: line 2261 define AOI1 ((AOI_Type *)AOI1_BASE)
  00a1c8: line 2263 define AOI2_BASE (0x403B8000u)
  00a1e3: line 2265 define AOI2 ((AOI_Type *)AOI2_BASE)
  00a203: line 2267 define AOI_BASE_ADDRS { 0u, AOI1_BASE, AOI2_BASE }
  00a232: line 2269 define AOI_BASE_PTRS { (AOI_Type *)0u, AOI1, AOI2 }
  00a262: line 2318 define BEE_CTRL_BEE_ENABLE_MASK (0x1U)
  00a285: line 2319 define BEE_CTRL_BEE_ENABLE_SHIFT (0U)
  00a2a7: line 2320 define BEE_CTRL_BEE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_BEE_ENABLE_SHIFT)) & BEE_CTRL_BEE_ENABLE_MASK)
  00a319: line 2321 define BEE_CTRL_CTRL_CLK_EN_MASK (0x2U)
  00a33d: line 2322 define BEE_CTRL_CTRL_CLK_EN_SHIFT (1U)
  00a360: line 2323 define BEE_CTRL_CTRL_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_CTRL_CLK_EN_SHIFT)) & BEE_CTRL_CTRL_CLK_EN_MASK)
  00a3d5: line 2324 define BEE_CTRL_CTRL_SFTRST_N_MASK (0x4U)
  00a3fb: line 2325 define BEE_CTRL_CTRL_SFTRST_N_SHIFT (2U)
  00a420: line 2326 define BEE_CTRL_CTRL_SFTRST_N(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_CTRL_SFTRST_N_SHIFT)) & BEE_CTRL_CTRL_SFTRST_N_MASK)
  00a49b: line 2327 define BEE_CTRL_KEY_VALID_MASK (0x10U)
  00a4be: line 2328 define BEE_CTRL_KEY_VALID_SHIFT (4U)
  00a4df: line 2329 define BEE_CTRL_KEY_VALID(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_KEY_VALID_SHIFT)) & BEE_CTRL_KEY_VALID_MASK)
  00a54e: line 2330 define BEE_CTRL_KEY_REGION_SEL_MASK (0x20U)
  00a576: line 2331 define BEE_CTRL_KEY_REGION_SEL_SHIFT (5U)
  00a59c: line 2332 define BEE_CTRL_KEY_REGION_SEL(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_KEY_REGION_SEL_SHIFT)) & BEE_CTRL_KEY_REGION_SEL_MASK)
  00a61a: line 2333 define BEE_CTRL_AC_PROT_EN_MASK (0x40U)
  00a63e: line 2334 define BEE_CTRL_AC_PROT_EN_SHIFT (6U)
  00a660: line 2335 define BEE_CTRL_AC_PROT_EN(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_AC_PROT_EN_SHIFT)) & BEE_CTRL_AC_PROT_EN_MASK)
  00a6d2: line 2336 define BEE_CTRL_LITTLE_ENDIAN_MASK (0x80U)
  00a6f9: line 2337 define BEE_CTRL_LITTLE_ENDIAN_SHIFT (7U)
  00a71e: line 2338 define BEE_CTRL_LITTLE_ENDIAN(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_LITTLE_ENDIAN_SHIFT)) & BEE_CTRL_LITTLE_ENDIAN_MASK)
  00a799: line 2339 define BEE_CTRL_SECURITY_LEVEL_R0_MASK (0x300U)
  00a7c5: line 2340 define BEE_CTRL_SECURITY_LEVEL_R0_SHIFT (8U)
  00a7ee: line 2341 define BEE_CTRL_SECURITY_LEVEL_R0(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_SECURITY_LEVEL_R0_SHIFT)) & BEE_CTRL_SECURITY_LEVEL_R0_MASK)
  00a875: line 2342 define BEE_CTRL_CTRL_AES_MODE_R0_MASK (0x400U)
  00a8a0: line 2343 define BEE_CTRL_CTRL_AES_MODE_R0_SHIFT (10U)
  00a8c9: line 2344 define BEE_CTRL_CTRL_AES_MODE_R0(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_CTRL_AES_MODE_R0_SHIFT)) & BEE_CTRL_CTRL_AES_MODE_R0_MASK)
  00a94d: line 2345 define BEE_CTRL_SECURITY_LEVEL_R1_MASK (0x3000U)
  00a97a: line 2346 define BEE_CTRL_SECURITY_LEVEL_R1_SHIFT (12U)
  00a9a4: line 2347 define BEE_CTRL_SECURITY_LEVEL_R1(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_SECURITY_LEVEL_R1_SHIFT)) & BEE_CTRL_SECURITY_LEVEL_R1_MASK)
  00aa2b: line 2348 define BEE_CTRL_CTRL_AES_MODE_R1_MASK (0x4000U)
  00aa57: line 2349 define BEE_CTRL_CTRL_AES_MODE_R1_SHIFT (14U)
  00aa80: line 2350 define BEE_CTRL_CTRL_AES_MODE_R1(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_CTRL_AES_MODE_R1_SHIFT)) & BEE_CTRL_CTRL_AES_MODE_R1_MASK)
  00ab04: line 2351 define BEE_CTRL_BEE_ENABLE_LOCK_MASK (0x10000U)
  00ab30: line 2352 define BEE_CTRL_BEE_ENABLE_LOCK_SHIFT (16U)
  00ab58: line 2353 define BEE_CTRL_BEE_ENABLE_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_BEE_ENABLE_LOCK_SHIFT)) & BEE_CTRL_BEE_ENABLE_LOCK_MASK)
  00abd9: line 2354 define BEE_CTRL_CTRL_CLK_EN_LOCK_MASK (0x20000U)
  00ac06: line 2355 define BEE_CTRL_CTRL_CLK_EN_LOCK_SHIFT (17U)
  00ac2f: line 2356 define BEE_CTRL_CTRL_CLK_EN_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_CTRL_CLK_EN_LOCK_SHIFT)) & BEE_CTRL_CTRL_CLK_EN_LOCK_MASK)
  00acb3: line 2357 define BEE_CTRL_CTRL_SFTRST_N_LOCK_MASK (0x40000U)
  00ace2: line 2358 define BEE_CTRL_CTRL_SFTRST_N_LOCK_SHIFT (18U)
  00ad0d: line 2359 define BEE_CTRL_CTRL_SFTRST_N_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_CTRL_SFTRST_N_LOCK_SHIFT)) & BEE_CTRL_CTRL_SFTRST_N_LOCK_MASK)
  00ad97: line 2360 define BEE_CTRL_REGION1_ADDR_LOCK_MASK (0x80000U)
  00adc5: line 2361 define BEE_CTRL_REGION1_ADDR_LOCK_SHIFT (19U)
  00adef: line 2362 define BEE_CTRL_REGION1_ADDR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_REGION1_ADDR_LOCK_SHIFT)) & BEE_CTRL_REGION1_ADDR_LOCK_MASK)
  00ae76: line 2363 define BEE_CTRL_KEY_VALID_LOCK_MASK (0x100000U)
  00aea2: line 2364 define BEE_CTRL_KEY_VALID_LOCK_SHIFT (20U)
  00aec9: line 2365 define BEE_CTRL_KEY_VALID_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_KEY_VALID_LOCK_SHIFT)) & BEE_CTRL_KEY_VALID_LOCK_MASK)
  00af47: line 2366 define BEE_CTRL_KEY_REGION_SEL_LOCK_MASK (0x200000U)
  00af78: line 2367 define BEE_CTRL_KEY_REGION_SEL_LOCK_SHIFT (21U)
  00afa4: line 2368 define BEE_CTRL_KEY_REGION_SEL_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_KEY_REGION_SEL_LOCK_SHIFT)) & BEE_CTRL_KEY_REGION_SEL_LOCK_MASK)
  00b031: line 2369 define BEE_CTRL_AC_PROT_EN_LOCK_MASK (0x400000U)
  00b05e: line 2370 define BEE_CTRL_AC_PROT_EN_LOCK_SHIFT (22U)
  00b086: line 2371 define BEE_CTRL_AC_PROT_EN_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_AC_PROT_EN_LOCK_SHIFT)) & BEE_CTRL_AC_PROT_EN_LOCK_MASK)
  00b107: line 2372 define BEE_CTRL_LITTLE_ENDIAN_LOCK_MASK (0x800000U)
  00b137: line 2373 define BEE_CTRL_LITTLE_ENDIAN_LOCK_SHIFT (23U)
  00b162: line 2374 define BEE_CTRL_LITTLE_ENDIAN_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_LITTLE_ENDIAN_LOCK_SHIFT)) & BEE_CTRL_LITTLE_ENDIAN_LOCK_MASK)
  00b1ec: line 2375 define BEE_CTRL_SECURITY_LEVEL_R0_LOCK_MASK (0x3000000U)
  00b221: line 2376 define BEE_CTRL_SECURITY_LEVEL_R0_LOCK_SHIFT (24U)
  00b250: line 2377 define BEE_CTRL_SECURITY_LEVEL_R0_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_SECURITY_LEVEL_R0_LOCK_SHIFT)) & BEE_CTRL_SECURITY_LEVEL_R0_LOCK_MASK)
  00b2e6: line 2378 define BEE_CTRL_CTRL_AES_MODE_R0_LOCK_MASK (0x4000000U)
  00b31a: line 2379 define BEE_CTRL_CTRL_AES_MODE_R0_LOCK_SHIFT (26U)
  00b348: line 2380 define BEE_CTRL_CTRL_AES_MODE_R0_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_CTRL_AES_MODE_R0_LOCK_SHIFT)) & BEE_CTRL_CTRL_AES_MODE_R0_LOCK_MASK)
  00b3db: line 2381 define BEE_CTRL_REGION0_KEY_LOCK_MASK (0x8000000U)
  00b40a: line 2382 define BEE_CTRL_REGION0_KEY_LOCK_SHIFT (27U)
  00b433: line 2383 define BEE_CTRL_REGION0_KEY_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_REGION0_KEY_LOCK_SHIFT)) & BEE_CTRL_REGION0_KEY_LOCK_MASK)
  00b4b7: line 2384 define BEE_CTRL_SECURITY_LEVEL_R1_LOCK_MASK (0x30000000U)
  00b4ed: line 2385 define BEE_CTRL_SECURITY_LEVEL_R1_LOCK_SHIFT (28U)
  00b51c: line 2386 define BEE_CTRL_SECURITY_LEVEL_R1_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_SECURITY_LEVEL_R1_LOCK_SHIFT)) & BEE_CTRL_SECURITY_LEVEL_R1_LOCK_MASK)
  00b5b2: line 2387 define BEE_CTRL_CTRL_AES_MODE_R1_LOCK_MASK (0x40000000U)
  00b5e7: line 2388 define BEE_CTRL_CTRL_AES_MODE_R1_LOCK_SHIFT (30U)
  00b615: line 2389 define BEE_CTRL_CTRL_AES_MODE_R1_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_CTRL_AES_MODE_R1_LOCK_SHIFT)) & BEE_CTRL_CTRL_AES_MODE_R1_LOCK_MASK)
  00b6a8: line 2390 define BEE_CTRL_REGION1_KEY_LOCK_MASK (0x80000000U)
  00b6d8: line 2391 define BEE_CTRL_REGION1_KEY_LOCK_SHIFT (31U)
  00b701: line 2392 define BEE_CTRL_REGION1_KEY_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTRL_REGION1_KEY_LOCK_SHIFT)) & BEE_CTRL_REGION1_KEY_LOCK_MASK)
  00b785: line 2397 define BEE_ADDR_OFFSET0_ADDR_OFFSET0_MASK (0xFFFFU)
  00b7b5: line 2398 define BEE_ADDR_OFFSET0_ADDR_OFFSET0_SHIFT (0U)
  00b7e1: line 2399 define BEE_ADDR_OFFSET0_ADDR_OFFSET0(x) (((uint32_t)(((uint32_t)(x)) << BEE_ADDR_OFFSET0_ADDR_OFFSET0_SHIFT)) & BEE_ADDR_OFFSET0_ADDR_OFFSET0_MASK)
  00b871: line 2400 define BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK_MASK (0xFFFF0000U)
  00b8aa: line 2401 define BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK_SHIFT (16U)
  00b8dc: line 2402 define BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK_SHIFT)) & BEE_ADDR_OFFSET0_ADDR_OFFSET0_LOCK_MASK)
  00b97b: line 2407 define BEE_ADDR_OFFSET1_ADDR_OFFSET0_MASK (0xFFFFU)
  00b9ab: line 2408 define BEE_ADDR_OFFSET1_ADDR_OFFSET0_SHIFT (0U)
  00b9d7: line 2409 define BEE_ADDR_OFFSET1_ADDR_OFFSET0(x) (((uint32_t)(((uint32_t)(x)) << BEE_ADDR_OFFSET1_ADDR_OFFSET0_SHIFT)) & BEE_ADDR_OFFSET1_ADDR_OFFSET0_MASK)
  00ba67: line 2410 define BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK_MASK (0xFFFF0000U)
  00baa0: line 2411 define BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK_SHIFT (16U)
  00bad2: line 2412 define BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK_SHIFT)) & BEE_ADDR_OFFSET1_ADDR_OFFSET0_LOCK_MASK)
  00bb71: line 2417 define BEE_AES_KEY0_W0_KEY0_MASK (0xFFFFFFFFU)
  00bb9c: line 2418 define BEE_AES_KEY0_W0_KEY0_SHIFT (0U)
  00bbbf: line 2419 define BEE_AES_KEY0_W0_KEY0(x) (((uint32_t)(((uint32_t)(x)) << BEE_AES_KEY0_W0_KEY0_SHIFT)) & BEE_AES_KEY0_W0_KEY0_MASK)
  00bc34: line 2424 define BEE_AES_KEY0_W1_KEY1_MASK (0xFFFFFFFFU)
  00bc5f: line 2425 define BEE_AES_KEY0_W1_KEY1_SHIFT (0U)
  00bc82: line 2426 define BEE_AES_KEY0_W1_KEY1(x) (((uint32_t)(((uint32_t)(x)) << BEE_AES_KEY0_W1_KEY1_SHIFT)) & BEE_AES_KEY0_W1_KEY1_MASK)
  00bcf7: line 2431 define BEE_AES_KEY0_W2_KEY2_MASK (0xFFFFFFFFU)
  00bd22: line 2432 define BEE_AES_KEY0_W2_KEY2_SHIFT (0U)
  00bd45: line 2433 define BEE_AES_KEY0_W2_KEY2(x) (((uint32_t)(((uint32_t)(x)) << BEE_AES_KEY0_W2_KEY2_SHIFT)) & BEE_AES_KEY0_W2_KEY2_MASK)
  00bdba: line 2438 define BEE_AES_KEY0_W3_KEY3_MASK (0xFFFFFFFFU)
  00bde5: line 2439 define BEE_AES_KEY0_W3_KEY3_SHIFT (0U)
  00be08: line 2440 define BEE_AES_KEY0_W3_KEY3(x) (((uint32_t)(((uint32_t)(x)) << BEE_AES_KEY0_W3_KEY3_SHIFT)) & BEE_AES_KEY0_W3_KEY3_MASK)
  00be7d: line 2445 define BEE_STATUS_IRQ_VEC_MASK (0xFFU)
  00bea0: line 2446 define BEE_STATUS_IRQ_VEC_SHIFT (0U)
  00bec1: line 2447 define BEE_STATUS_IRQ_VEC(x) (((uint32_t)(((uint32_t)(x)) << BEE_STATUS_IRQ_VEC_SHIFT)) & BEE_STATUS_IRQ_VEC_MASK)
  00bf30: line 2448 define BEE_STATUS_BEE_IDLE_MASK (0x100U)
  00bf55: line 2449 define BEE_STATUS_BEE_IDLE_SHIFT (8U)
  00bf77: line 2450 define BEE_STATUS_BEE_IDLE(x) (((uint32_t)(((uint32_t)(x)) << BEE_STATUS_BEE_IDLE_SHIFT)) & BEE_STATUS_BEE_IDLE_MASK)
  00bfe9: line 2455 define BEE_CTR_NONCE0_W0_NONCE00_MASK (0xFFFFFFFFU)
  00c019: line 2456 define BEE_CTR_NONCE0_W0_NONCE00_SHIFT (0U)
  00c041: line 2457 define BEE_CTR_NONCE0_W0_NONCE00(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE0_W0_NONCE00_SHIFT)) & BEE_CTR_NONCE0_W0_NONCE00_MASK)
  00c0c5: line 2462 define BEE_CTR_NONCE0_W1_NONCE01_MASK (0xFFFFFFFFU)
  00c0f5: line 2463 define BEE_CTR_NONCE0_W1_NONCE01_SHIFT (0U)
  00c11d: line 2464 define BEE_CTR_NONCE0_W1_NONCE01(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE0_W1_NONCE01_SHIFT)) & BEE_CTR_NONCE0_W1_NONCE01_MASK)
  00c1a1: line 2469 define BEE_CTR_NONCE0_W2_NONCE02_MASK (0xFFFFFFFFU)
  00c1d1: line 2470 define BEE_CTR_NONCE0_W2_NONCE02_SHIFT (0U)
  00c1f9: line 2471 define BEE_CTR_NONCE0_W2_NONCE02(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE0_W2_NONCE02_SHIFT)) & BEE_CTR_NONCE0_W2_NONCE02_MASK)
  00c27d: line 2476 define BEE_CTR_NONCE0_W3_NONCE03_MASK (0xFFFFFFFFU)
  00c2ad: line 2477 define BEE_CTR_NONCE0_W3_NONCE03_SHIFT (0U)
  00c2d5: line 2478 define BEE_CTR_NONCE0_W3_NONCE03(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE0_W3_NONCE03_SHIFT)) & BEE_CTR_NONCE0_W3_NONCE03_MASK)
  00c359: line 2483 define BEE_CTR_NONCE1_W0_NONCE10_MASK (0xFFFFFFFFU)
  00c389: line 2484 define BEE_CTR_NONCE1_W0_NONCE10_SHIFT (0U)
  00c3b1: line 2485 define BEE_CTR_NONCE1_W0_NONCE10(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE1_W0_NONCE10_SHIFT)) & BEE_CTR_NONCE1_W0_NONCE10_MASK)
  00c435: line 2490 define BEE_CTR_NONCE1_W1_NONCE11_MASK (0xFFFFFFFFU)
  00c465: line 2491 define BEE_CTR_NONCE1_W1_NONCE11_SHIFT (0U)
  00c48d: line 2492 define BEE_CTR_NONCE1_W1_NONCE11(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE1_W1_NONCE11_SHIFT)) & BEE_CTR_NONCE1_W1_NONCE11_MASK)
  00c511: line 2497 define BEE_CTR_NONCE1_W2_NONCE12_MASK (0xFFFFFFFFU)
  00c541: line 2498 define BEE_CTR_NONCE1_W2_NONCE12_SHIFT (0U)
  00c569: line 2499 define BEE_CTR_NONCE1_W2_NONCE12(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE1_W2_NONCE12_SHIFT)) & BEE_CTR_NONCE1_W2_NONCE12_MASK)
  00c5ed: line 2504 define BEE_CTR_NONCE1_W3_NONCE13_MASK (0xFFFFFFFFU)
  00c61d: line 2505 define BEE_CTR_NONCE1_W3_NONCE13_SHIFT (0U)
  00c645: line 2506 define BEE_CTR_NONCE1_W3_NONCE13(x) (((uint32_t)(((uint32_t)(x)) << BEE_CTR_NONCE1_W3_NONCE13_SHIFT)) & BEE_CTR_NONCE1_W3_NONCE13_MASK)
  00c6c9: line 2511 define BEE_REGION1_TOP_REGION1_TOP_MASK (0xFFFFFFFFU)
  00c6fb: line 2512 define BEE_REGION1_TOP_REGION1_TOP_SHIFT (0U)
  00c725: line 2513 define BEE_REGION1_TOP_REGION1_TOP(x) (((uint32_t)(((uint32_t)(x)) << BEE_REGION1_TOP_REGION1_TOP_SHIFT)) & BEE_REGION1_TOP_REGION1_TOP_MASK)
  00c7af: line 2518 define BEE_REGION1_BOT_REGION1_BOT_MASK (0xFFFFFFFFU)
  00c7e1: line 2519 define BEE_REGION1_BOT_REGION1_BOT_SHIFT (0U)
  00c80b: line 2520 define BEE_REGION1_BOT_REGION1_BOT(x) (((uint32_t)(((uint32_t)(x)) << BEE_REGION1_BOT_REGION1_BOT_SHIFT)) & BEE_REGION1_BOT_REGION1_BOT_MASK)
  00c895: line 2531 define BEE_BASE (0x403EC000u)
  00c8af: line 2533 define BEE ((BEE_Type *)BEE_BASE)
  00c8cd: line 2535 define BEE_BASE_ADDRS { BEE_BASE }
  00c8ec: line 2537 define BEE_BASE_PTRS { BEE }
  00c905: line 2598 define CAN_MCR_MAXMB_MASK (0x7FU)
  00c923: line 2599 define CAN_MCR_MAXMB_SHIFT (0U)
  00c93f: line 2600 define CAN_MCR_MAXMB(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_MAXMB_SHIFT)) & CAN_MCR_MAXMB_MASK)
  00c99f: line 2601 define CAN_MCR_IDAM_MASK (0x300U)
  00c9bd: line 2602 define CAN_MCR_IDAM_SHIFT (8U)
  00c9d8: line 2603 define CAN_MCR_IDAM(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_IDAM_SHIFT)) & CAN_MCR_IDAM_MASK)
  00ca35: line 2604 define CAN_MCR_AEN_MASK (0x1000U)
  00ca53: line 2605 define CAN_MCR_AEN_SHIFT (12U)
  00ca6e: line 2606 define CAN_MCR_AEN(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_AEN_SHIFT)) & CAN_MCR_AEN_MASK)
  00cac8: line 2607 define CAN_MCR_LPRIOEN_MASK (0x2000U)
  00caea: line 2608 define CAN_MCR_LPRIOEN_SHIFT (13U)
  00cb09: line 2609 define CAN_MCR_LPRIOEN(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_LPRIOEN_SHIFT)) & CAN_MCR_LPRIOEN_MASK)
  00cb6f: line 2610 define CAN_MCR_IRMQ_MASK (0x10000U)
  00cb8f: line 2611 define CAN_MCR_IRMQ_SHIFT (16U)
  00cbab: line 2612 define CAN_MCR_IRMQ(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_IRMQ_SHIFT)) & CAN_MCR_IRMQ_MASK)
  00cc08: line 2613 define CAN_MCR_SRXDIS_MASK (0x20000U)
  00cc2a: line 2614 define CAN_MCR_SRXDIS_SHIFT (17U)
  00cc48: line 2615 define CAN_MCR_SRXDIS(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_SRXDIS_SHIFT)) & CAN_MCR_SRXDIS_MASK)
  00ccab: line 2616 define CAN_MCR_WAKSRC_MASK (0x80000U)
  00cccd: line 2617 define CAN_MCR_WAKSRC_SHIFT (19U)
  00cceb: line 2618 define CAN_MCR_WAKSRC(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_WAKSRC_SHIFT)) & CAN_MCR_WAKSRC_MASK)
  00cd4e: line 2619 define CAN_MCR_LPMACK_MASK (0x100000U)
  00cd71: line 2620 define CAN_MCR_LPMACK_SHIFT (20U)
  00cd8f: line 2621 define CAN_MCR_LPMACK(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_LPMACK_SHIFT)) & CAN_MCR_LPMACK_MASK)
  00cdf2: line 2622 define CAN_MCR_WRNEN_MASK (0x200000U)
  00ce14: line 2623 define CAN_MCR_WRNEN_SHIFT (21U)
  00ce31: line 2624 define CAN_MCR_WRNEN(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_WRNEN_SHIFT)) & CAN_MCR_WRNEN_MASK)
  00ce91: line 2625 define CAN_MCR_SLFWAK_MASK (0x400000U)
  00ceb4: line 2626 define CAN_MCR_SLFWAK_SHIFT (22U)
  00ced2: line 2627 define CAN_MCR_SLFWAK(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_SLFWAK_SHIFT)) & CAN_MCR_SLFWAK_MASK)
  00cf35: line 2628 define CAN_MCR_SUPV_MASK (0x800000U)
  00cf56: line 2629 define CAN_MCR_SUPV_SHIFT (23U)
  00cf72: line 2630 define CAN_MCR_SUPV(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_SUPV_SHIFT)) & CAN_MCR_SUPV_MASK)
  00cfcf: line 2631 define CAN_MCR_FRZACK_MASK (0x1000000U)
  00cff3: line 2632 define CAN_MCR_FRZACK_SHIFT (24U)
  00d011: line 2633 define CAN_MCR_FRZACK(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_FRZACK_SHIFT)) & CAN_MCR_FRZACK_MASK)
  00d074: line 2634 define CAN_MCR_SOFTRST_MASK (0x2000000U)
  00d099: line 2635 define CAN_MCR_SOFTRST_SHIFT (25U)
  00d0b8: line 2636 define CAN_MCR_SOFTRST(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_SOFTRST_SHIFT)) & CAN_MCR_SOFTRST_MASK)
  00d11e: line 2637 define CAN_MCR_WAKMSK_MASK (0x4000000U)
  00d142: line 2638 define CAN_MCR_WAKMSK_SHIFT (26U)
  00d160: line 2639 define CAN_MCR_WAKMSK(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_WAKMSK_SHIFT)) & CAN_MCR_WAKMSK_MASK)
  00d1c3: line 2640 define CAN_MCR_NOTRDY_MASK (0x8000000U)
  00d1e7: line 2641 define CAN_MCR_NOTRDY_SHIFT (27U)
  00d205: line 2642 define CAN_MCR_NOTRDY(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_NOTRDY_SHIFT)) & CAN_MCR_NOTRDY_MASK)
  00d268: line 2643 define CAN_MCR_HALT_MASK (0x10000000U)
  00d28b: line 2644 define CAN_MCR_HALT_SHIFT (28U)
  00d2a7: line 2645 define CAN_MCR_HALT(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_HALT_SHIFT)) & CAN_MCR_HALT_MASK)
  00d304: line 2646 define CAN_MCR_RFEN_MASK (0x20000000U)
  00d327: line 2647 define CAN_MCR_RFEN_SHIFT (29U)
  00d343: line 2648 define CAN_MCR_RFEN(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_RFEN_SHIFT)) & CAN_MCR_RFEN_MASK)
  00d3a0: line 2649 define CAN_MCR_FRZ_MASK (0x40000000U)
  00d3c2: line 2650 define CAN_MCR_FRZ_SHIFT (30U)
  00d3dd: line 2651 define CAN_MCR_FRZ(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_FRZ_SHIFT)) & CAN_MCR_FRZ_MASK)
  00d437: line 2652 define CAN_MCR_MDIS_MASK (0x80000000U)
  00d45a: line 2653 define CAN_MCR_MDIS_SHIFT (31U)
  00d476: line 2654 define CAN_MCR_MDIS(x) (((uint32_t)(((uint32_t)(x)) << CAN_MCR_MDIS_SHIFT)) & CAN_MCR_MDIS_MASK)
  00d4d3: line 2659 define CAN_CTRL1_PROPSEG_MASK (0x7U)
  00d4f4: line 2660 define CAN_CTRL1_PROPSEG_SHIFT (0U)
  00d514: line 2661 define CAN_CTRL1_PROPSEG(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_PROPSEG_SHIFT)) & CAN_CTRL1_PROPSEG_MASK)
  00d580: line 2662 define CAN_CTRL1_LOM_MASK (0x8U)
  00d59d: line 2663 define CAN_CTRL1_LOM_SHIFT (3U)
  00d5b9: line 2664 define CAN_CTRL1_LOM(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_LOM_SHIFT)) & CAN_CTRL1_LOM_MASK)
  00d619: line 2665 define CAN_CTRL1_LBUF_MASK (0x10U)
  00d638: line 2666 define CAN_CTRL1_LBUF_SHIFT (4U)
  00d655: line 2667 define CAN_CTRL1_LBUF(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_LBUF_SHIFT)) & CAN_CTRL1_LBUF_MASK)
  00d6b8: line 2668 define CAN_CTRL1_TSYN_MASK (0x20U)
  00d6d7: line 2669 define CAN_CTRL1_TSYN_SHIFT (5U)
  00d6f4: line 2670 define CAN_CTRL1_TSYN(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_TSYN_SHIFT)) & CAN_CTRL1_TSYN_MASK)
  00d757: line 2671 define CAN_CTRL1_BOFFREC_MASK (0x40U)
  00d779: line 2672 define CAN_CTRL1_BOFFREC_SHIFT (6U)
  00d799: line 2673 define CAN_CTRL1_BOFFREC(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_BOFFREC_SHIFT)) & CAN_CTRL1_BOFFREC_MASK)
  00d805: line 2674 define CAN_CTRL1_SMP_MASK (0x80U)
  00d823: line 2675 define CAN_CTRL1_SMP_SHIFT (7U)
  00d83f: line 2676 define CAN_CTRL1_SMP(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_SMP_SHIFT)) & CAN_CTRL1_SMP_MASK)
  00d89f: line 2677 define CAN_CTRL1_RWRNMSK_MASK (0x400U)
  00d8c2: line 2678 define CAN_CTRL1_RWRNMSK_SHIFT (10U)
  00d8e3: line 2679 define CAN_CTRL1_RWRNMSK(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_RWRNMSK_SHIFT)) & CAN_CTRL1_RWRNMSK_MASK)
  00d94f: line 2680 define CAN_CTRL1_TWRNMSK_MASK (0x800U)
  00d972: line 2681 define CAN_CTRL1_TWRNMSK_SHIFT (11U)
  00d993: line 2682 define CAN_CTRL1_TWRNMSK(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_TWRNMSK_SHIFT)) & CAN_CTRL1_TWRNMSK_MASK)
  00d9ff: line 2683 define CAN_CTRL1_LPB_MASK (0x1000U)
  00da1f: line 2684 define CAN_CTRL1_LPB_SHIFT (12U)
  00da3c: line 2685 define CAN_CTRL1_LPB(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_LPB_SHIFT)) & CAN_CTRL1_LPB_MASK)
  00da9c: line 2686 define CAN_CTRL1_ERRMSK_MASK (0x4000U)
  00dabf: line 2687 define CAN_CTRL1_ERRMSK_SHIFT (14U)
  00dadf: line 2688 define CAN_CTRL1_ERRMSK(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_ERRMSK_SHIFT)) & CAN_CTRL1_ERRMSK_MASK)
  00db48: line 2689 define CAN_CTRL1_BOFFMSK_MASK (0x8000U)
  00db6c: line 2690 define CAN_CTRL1_BOFFMSK_SHIFT (15U)
  00db8d: line 2691 define CAN_CTRL1_BOFFMSK(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_BOFFMSK_SHIFT)) & CAN_CTRL1_BOFFMSK_MASK)
  00dbf9: line 2692 define CAN_CTRL1_PSEG2_MASK (0x70000U)
  00dc1c: line 2693 define CAN_CTRL1_PSEG2_SHIFT (16U)
  00dc3b: line 2694 define CAN_CTRL1_PSEG2(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_PSEG2_SHIFT)) & CAN_CTRL1_PSEG2_MASK)
  00dca1: line 2695 define CAN_CTRL1_PSEG1_MASK (0x380000U)
  00dcc5: line 2696 define CAN_CTRL1_PSEG1_SHIFT (19U)
  00dce4: line 2697 define CAN_CTRL1_PSEG1(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_PSEG1_SHIFT)) & CAN_CTRL1_PSEG1_MASK)
  00dd4a: line 2698 define CAN_CTRL1_RJW_MASK (0xC00000U)
  00dd6c: line 2699 define CAN_CTRL1_RJW_SHIFT (22U)
  00dd89: line 2700 define CAN_CTRL1_RJW(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_RJW_SHIFT)) & CAN_CTRL1_RJW_MASK)
  00dde9: line 2701 define CAN_CTRL1_PRESDIV_MASK (0xFF000000U)
  00de11: line 2702 define CAN_CTRL1_PRESDIV_SHIFT (24U)
  00de32: line 2703 define CAN_CTRL1_PRESDIV(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL1_PRESDIV_SHIFT)) & CAN_CTRL1_PRESDIV_MASK)
  00de9e: line 2708 define CAN_TIMER_TIMER_MASK (0xFFFFU)
  00dec0: line 2709 define CAN_TIMER_TIMER_SHIFT (0U)
  00dede: line 2710 define CAN_TIMER_TIMER(x) (((uint32_t)(((uint32_t)(x)) << CAN_TIMER_TIMER_SHIFT)) & CAN_TIMER_TIMER_MASK)
  00df44: line 2715 define CAN_RXMGMASK_MG_MASK (0xFFFFFFFFU)
  00df6a: line 2716 define CAN_RXMGMASK_MG_SHIFT (0U)
  00df88: line 2717 define CAN_RXMGMASK_MG(x) (((uint32_t)(((uint32_t)(x)) << CAN_RXMGMASK_MG_SHIFT)) & CAN_RXMGMASK_MG_MASK)
  00dfee: line 2722 define CAN_RX14MASK_RX14M_MASK (0xFFFFFFFFU)
  00e017: line 2723 define CAN_RX14MASK_RX14M_SHIFT (0U)
  00e038: line 2724 define CAN_RX14MASK_RX14M(x) (((uint32_t)(((uint32_t)(x)) << CAN_RX14MASK_RX14M_SHIFT)) & CAN_RX14MASK_RX14M_MASK)
  00e0a7: line 2729 define CAN_RX15MASK_RX15M_MASK (0xFFFFFFFFU)
  00e0d0: line 2730 define CAN_RX15MASK_RX15M_SHIFT (0U)
  00e0f1: line 2731 define CAN_RX15MASK_RX15M(x) (((uint32_t)(((uint32_t)(x)) << CAN_RX15MASK_RX15M_SHIFT)) & CAN_RX15MASK_RX15M_MASK)
  00e160: line 2736 define CAN_ECR_TX_ERR_COUNTER_MASK (0xFFU)
  00e187: line 2737 define CAN_ECR_TX_ERR_COUNTER_SHIFT (0U)
  00e1ac: line 2738 define CAN_ECR_TX_ERR_COUNTER(x) (((uint32_t)(((uint32_t)(x)) << CAN_ECR_TX_ERR_COUNTER_SHIFT)) & CAN_ECR_TX_ERR_COUNTER_MASK)
  00e227: line 2739 define CAN_ECR_RX_ERR_COUNTER_MASK (0xFF00U)
  00e250: line 2740 define CAN_ECR_RX_ERR_COUNTER_SHIFT (8U)
  00e275: line 2741 define CAN_ECR_RX_ERR_COUNTER(x) (((uint32_t)(((uint32_t)(x)) << CAN_ECR_RX_ERR_COUNTER_SHIFT)) & CAN_ECR_RX_ERR_COUNTER_MASK)
  00e2f0: line 2746 define CAN_ESR1_WAKINT_MASK (0x1U)
  00e30f: line 2747 define CAN_ESR1_WAKINT_SHIFT (0U)
  00e32d: line 2748 define CAN_ESR1_WAKINT(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_WAKINT_SHIFT)) & CAN_ESR1_WAKINT_MASK)
  00e393: line 2749 define CAN_ESR1_ERRINT_MASK (0x2U)
  00e3b2: line 2750 define CAN_ESR1_ERRINT_SHIFT (1U)
  00e3d0: line 2751 define CAN_ESR1_ERRINT(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_ERRINT_SHIFT)) & CAN_ESR1_ERRINT_MASK)
  00e436: line 2752 define CAN_ESR1_BOFFINT_MASK (0x4U)
  00e456: line 2753 define CAN_ESR1_BOFFINT_SHIFT (2U)
  00e475: line 2754 define CAN_ESR1_BOFFINT(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_BOFFINT_SHIFT)) & CAN_ESR1_BOFFINT_MASK)
  00e4de: line 2755 define CAN_ESR1_RX_MASK (0x8U)
  00e4f9: line 2756 define CAN_ESR1_RX_SHIFT (3U)
  00e513: line 2757 define CAN_ESR1_RX(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_RX_SHIFT)) & CAN_ESR1_RX_MASK)
  00e56d: line 2758 define CAN_ESR1_FLTCONF_MASK (0x30U)
  00e58e: line 2759 define CAN_ESR1_FLTCONF_SHIFT (4U)
  00e5ad: line 2760 define CAN_ESR1_FLTCONF(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_FLTCONF_SHIFT)) & CAN_ESR1_FLTCONF_MASK)
  00e616: line 2761 define CAN_ESR1_TX_MASK (0x40U)
  00e632: line 2762 define CAN_ESR1_TX_SHIFT (6U)
  00e64c: line 2763 define CAN_ESR1_TX(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_TX_SHIFT)) & CAN_ESR1_TX_MASK)
  00e6a6: line 2764 define CAN_ESR1_IDLE_MASK (0x80U)
  00e6c4: line 2765 define CAN_ESR1_IDLE_SHIFT (7U)
  00e6e0: line 2766 define CAN_ESR1_IDLE(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_IDLE_SHIFT)) & CAN_ESR1_IDLE_MASK)
  00e740: line 2767 define CAN_ESR1_RXWRN_MASK (0x100U)
  00e760: line 2768 define CAN_ESR1_RXWRN_SHIFT (8U)
  00e77d: line 2769 define CAN_ESR1_RXWRN(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_RXWRN_SHIFT)) & CAN_ESR1_RXWRN_MASK)
  00e7e0: line 2770 define CAN_ESR1_TXWRN_MASK (0x200U)
  00e800: line 2771 define CAN_ESR1_TXWRN_SHIFT (9U)
  00e81d: line 2772 define CAN_ESR1_TXWRN(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_TXWRN_SHIFT)) & CAN_ESR1_TXWRN_MASK)
  00e880: line 2773 define CAN_ESR1_STFERR_MASK (0x400U)
  00e8a1: line 2774 define CAN_ESR1_STFERR_SHIFT (10U)
  00e8c0: line 2775 define CAN_ESR1_STFERR(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_STFERR_SHIFT)) & CAN_ESR1_STFERR_MASK)
  00e926: line 2776 define CAN_ESR1_FRMERR_MASK (0x800U)
  00e947: line 2777 define CAN_ESR1_FRMERR_SHIFT (11U)
  00e966: line 2778 define CAN_ESR1_FRMERR(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_FRMERR_SHIFT)) & CAN_ESR1_FRMERR_MASK)
  00e9cc: line 2779 define CAN_ESR1_CRCERR_MASK (0x1000U)
  00e9ee: line 2780 define CAN_ESR1_CRCERR_SHIFT (12U)
  00ea0d: line 2781 define CAN_ESR1_CRCERR(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_CRCERR_SHIFT)) & CAN_ESR1_CRCERR_MASK)
  00ea73: line 2782 define CAN_ESR1_ACKERR_MASK (0x2000U)
  00ea95: line 2783 define CAN_ESR1_ACKERR_SHIFT (13U)
  00eab4: line 2784 define CAN_ESR1_ACKERR(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_ACKERR_SHIFT)) & CAN_ESR1_ACKERR_MASK)
  00eb1a: line 2785 define CAN_ESR1_BIT0ERR_MASK (0x4000U)
  00eb3d: line 2786 define CAN_ESR1_BIT0ERR_SHIFT (14U)
  00eb5d: line 2787 define CAN_ESR1_BIT0ERR(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_BIT0ERR_SHIFT)) & CAN_ESR1_BIT0ERR_MASK)
  00ebc6: line 2788 define CAN_ESR1_BIT1ERR_MASK (0x8000U)
  00ebe9: line 2789 define CAN_ESR1_BIT1ERR_SHIFT (15U)
  00ec09: line 2790 define CAN_ESR1_BIT1ERR(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_BIT1ERR_SHIFT)) & CAN_ESR1_BIT1ERR_MASK)
  00ec72: line 2791 define CAN_ESR1_RWRNINT_MASK (0x10000U)
  00ec96: line 2792 define CAN_ESR1_RWRNINT_SHIFT (16U)
  00ecb6: line 2793 define CAN_ESR1_RWRNINT(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_RWRNINT_SHIFT)) & CAN_ESR1_RWRNINT_MASK)
  00ed1f: line 2794 define CAN_ESR1_TWRNINT_MASK (0x20000U)
  00ed43: line 2795 define CAN_ESR1_TWRNINT_SHIFT (17U)
  00ed63: line 2796 define CAN_ESR1_TWRNINT(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_TWRNINT_SHIFT)) & CAN_ESR1_TWRNINT_MASK)
  00edcc: line 2797 define CAN_ESR1_SYNCH_MASK (0x40000U)
  00edee: line 2798 define CAN_ESR1_SYNCH_SHIFT (18U)
  00ee0c: line 2799 define CAN_ESR1_SYNCH(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR1_SYNCH_SHIFT)) & CAN_ESR1_SYNCH_MASK)
  00ee6f: line 2804 define CAN_IMASK2_BUFHM_MASK (0xFFFFFFFFU)
  00ee96: line 2805 define CAN_IMASK2_BUFHM_SHIFT (0U)
  00eeb5: line 2806 define CAN_IMASK2_BUFHM(x) (((uint32_t)(((uint32_t)(x)) << CAN_IMASK2_BUFHM_SHIFT)) & CAN_IMASK2_BUFHM_MASK)
  00ef1e: line 2811 define CAN_IMASK1_BUFLM_MASK (0xFFFFFFFFU)
  00ef45: line 2812 define CAN_IMASK1_BUFLM_SHIFT (0U)
  00ef64: line 2813 define CAN_IMASK1_BUFLM(x) (((uint32_t)(((uint32_t)(x)) << CAN_IMASK1_BUFLM_SHIFT)) & CAN_IMASK1_BUFLM_MASK)
  00efcd: line 2818 define CAN_IFLAG2_BUFHI_MASK (0xFFFFFFFFU)
  00eff4: line 2819 define CAN_IFLAG2_BUFHI_SHIFT (0U)
  00f013: line 2820 define CAN_IFLAG2_BUFHI(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG2_BUFHI_SHIFT)) & CAN_IFLAG2_BUFHI_MASK)
  00f07c: line 2825 define CAN_IFLAG1_BUF4TO0I_MASK (0x1FU)
  00f0a0: line 2826 define CAN_IFLAG1_BUF4TO0I_SHIFT (0U)
  00f0c2: line 2827 define CAN_IFLAG1_BUF4TO0I(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG1_BUF4TO0I_SHIFT)) & CAN_IFLAG1_BUF4TO0I_MASK)
  00f134: line 2828 define CAN_IFLAG1_BUF5I_MASK (0x20U)
  00f155: line 2829 define CAN_IFLAG1_BUF5I_SHIFT (5U)
  00f174: line 2830 define CAN_IFLAG1_BUF5I(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG1_BUF5I_SHIFT)) & CAN_IFLAG1_BUF5I_MASK)
  00f1dd: line 2831 define CAN_IFLAG1_BUF6I_MASK (0x40U)
  00f1fe: line 2832 define CAN_IFLAG1_BUF6I_SHIFT (6U)
  00f21d: line 2833 define CAN_IFLAG1_BUF6I(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG1_BUF6I_SHIFT)) & CAN_IFLAG1_BUF6I_MASK)
  00f286: line 2834 define CAN_IFLAG1_BUF7I_MASK (0x80U)
  00f2a7: line 2835 define CAN_IFLAG1_BUF7I_SHIFT (7U)
  00f2c6: line 2836 define CAN_IFLAG1_BUF7I(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG1_BUF7I_SHIFT)) & CAN_IFLAG1_BUF7I_MASK)
  00f32f: line 2837 define CAN_IFLAG1_BUF31TO8I_MASK (0xFFFFFF00U)
  00f35a: line 2838 define CAN_IFLAG1_BUF31TO8I_SHIFT (8U)
  00f37d: line 2839 define CAN_IFLAG1_BUF31TO8I(x) (((uint32_t)(((uint32_t)(x)) << CAN_IFLAG1_BUF31TO8I_SHIFT)) & CAN_IFLAG1_BUF31TO8I_MASK)
  00f3f2: line 2844 define CAN_CTRL2_EACEN_MASK (0x10000U)
  00f415: line 2845 define CAN_CTRL2_EACEN_SHIFT (16U)
  00f434: line 2846 define CAN_CTRL2_EACEN(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_EACEN_SHIFT)) & CAN_CTRL2_EACEN_MASK)
  00f49a: line 2847 define CAN_CTRL2_RRS_MASK (0x20000U)
  00f4bb: line 2848 define CAN_CTRL2_RRS_SHIFT (17U)
  00f4d8: line 2849 define CAN_CTRL2_RRS(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_RRS_SHIFT)) & CAN_CTRL2_RRS_MASK)
  00f538: line 2850 define CAN_CTRL2_MRP_MASK (0x40000U)
  00f559: line 2851 define CAN_CTRL2_MRP_SHIFT (18U)
  00f576: line 2852 define CAN_CTRL2_MRP(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_MRP_SHIFT)) & CAN_CTRL2_MRP_MASK)
  00f5d6: line 2853 define CAN_CTRL2_TASD_MASK (0xF80000U)
  00f5f9: line 2854 define CAN_CTRL2_TASD_SHIFT (19U)
  00f617: line 2855 define CAN_CTRL2_TASD(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_TASD_SHIFT)) & CAN_CTRL2_TASD_MASK)
  00f67a: line 2856 define CAN_CTRL2_RFFN_MASK (0xF000000U)
  00f69e: line 2857 define CAN_CTRL2_RFFN_SHIFT (24U)
  00f6bc: line 2858 define CAN_CTRL2_RFFN(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_RFFN_SHIFT)) & CAN_CTRL2_RFFN_MASK)
  00f71f: line 2859 define CAN_CTRL2_WRMFRZ_MASK (0x10000000U)
  00f746: line 2860 define CAN_CTRL2_WRMFRZ_SHIFT (28U)
  00f766: line 2861 define CAN_CTRL2_WRMFRZ(x) (((uint32_t)(((uint32_t)(x)) << CAN_CTRL2_WRMFRZ_SHIFT)) & CAN_CTRL2_WRMFRZ_MASK)
  00f7cf: line 2866 define CAN_ESR2_IMB_MASK (0x2000U)
  00f7ee: line 2867 define CAN_ESR2_IMB_SHIFT (13U)
  00f80a: line 2868 define CAN_ESR2_IMB(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR2_IMB_SHIFT)) & CAN_ESR2_IMB_MASK)
  00f867: line 2869 define CAN_ESR2_VPS_MASK (0x4000U)
  00f886: line 2870 define CAN_ESR2_VPS_SHIFT (14U)
  00f8a2: line 2871 define CAN_ESR2_VPS(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR2_VPS_SHIFT)) & CAN_ESR2_VPS_MASK)
  00f8ff: line 2872 define CAN_ESR2_LPTM_MASK (0x7F0000U)
  00f921: line 2873 define CAN_ESR2_LPTM_SHIFT (16U)
  00f93e: line 2874 define CAN_ESR2_LPTM(x) (((uint32_t)(((uint32_t)(x)) << CAN_ESR2_LPTM_SHIFT)) & CAN_ESR2_LPTM_MASK)
  00f99e: line 2879 define CAN_CRCR_TXCRC_MASK (0x7FFFU)
  00f9bf: line 2880 define CAN_CRCR_TXCRC_SHIFT (0U)
  00f9dc: line 2881 define CAN_CRCR_TXCRC(x) (((uint32_t)(((uint32_t)(x)) << CAN_CRCR_TXCRC_SHIFT)) & CAN_CRCR_TXCRC_MASK)
  00fa3f: line 2882 define CAN_CRCR_MBCRC_MASK (0x7F0000U)
  00fa62: line 2883 define CAN_CRCR_MBCRC_SHIFT (16U)
  00fa80: line 2884 define CAN_CRCR_MBCRC(x) (((uint32_t)(((uint32_t)(x)) << CAN_CRCR_MBCRC_SHIFT)) & CAN_CRCR_MBCRC_MASK)
  00fae3: line 2889 define CAN_RXFGMASK_FGM_MASK (0xFFFFFFFFU)
  00fb0a: line 2890 define CAN_RXFGMASK_FGM_SHIFT (0U)
  00fb29: line 2891 define CAN_RXFGMASK_FGM(x) (((uint32_t)(((uint32_t)(x)) << CAN_RXFGMASK_FGM_SHIFT)) & CAN_RXFGMASK_FGM_MASK)
  00fb92: line 2896 define CAN_RXFIR_IDHIT_MASK (0x1FFU)
  00fbb3: line 2897 define CAN_RXFIR_IDHIT_SHIFT (0U)
  00fbd1: line 2898 define CAN_RXFIR_IDHIT(x) (((uint32_t)(((uint32_t)(x)) << CAN_RXFIR_IDHIT_SHIFT)) & CAN_RXFIR_IDHIT_MASK)
  00fc37: line 2903 define CAN_CS_TIME_STAMP_MASK (0xFFFFU)
  00fc5b: line 2904 define CAN_CS_TIME_STAMP_SHIFT (0U)
  00fc7b: line 2905 define CAN_CS_TIME_STAMP(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_TIME_STAMP_SHIFT)) & CAN_CS_TIME_STAMP_MASK)
  00fce7: line 2906 define CAN_CS_DLC_MASK (0xF0000U)
  00fd05: line 2907 define CAN_CS_DLC_SHIFT (16U)
  00fd1f: line 2908 define CAN_CS_DLC(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_DLC_SHIFT)) & CAN_CS_DLC_MASK)
  00fd76: line 2909 define CAN_CS_RTR_MASK (0x100000U)
  00fd95: line 2910 define CAN_CS_RTR_SHIFT (20U)
  00fdaf: line 2911 define CAN_CS_RTR(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_RTR_SHIFT)) & CAN_CS_RTR_MASK)
  00fe06: line 2912 define CAN_CS_IDE_MASK (0x200000U)
  00fe25: line 2913 define CAN_CS_IDE_SHIFT (21U)
  00fe3f: line 2914 define CAN_CS_IDE(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_IDE_SHIFT)) & CAN_CS_IDE_MASK)
  00fe96: line 2915 define CAN_CS_SRR_MASK (0x400000U)
  00feb5: line 2916 define CAN_CS_SRR_SHIFT (22U)
  00fecf: line 2917 define CAN_CS_SRR(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_SRR_SHIFT)) & CAN_CS_SRR_MASK)
  00ff26: line 2918 define CAN_CS_CODE_MASK (0xF000000U)
  00ff47: line 2919 define CAN_CS_CODE_SHIFT (24U)
  00ff62: line 2920 define CAN_CS_CODE(x) (((uint32_t)(((uint32_t)(x)) << CAN_CS_CODE_SHIFT)) & CAN_CS_CODE_MASK)
  00ffbc: line 2924 define CAN_CS_COUNT (64U)
  00ffd2: line 2928 define CAN_ID_EXT_MASK (0x3FFFFU)
  00fff0: line 2929 define CAN_ID_EXT_SHIFT (0U)
  010009: line 2930 define CAN_ID_EXT(x) (((uint32_t)(((uint32_t)(x)) << CAN_ID_EXT_SHIFT)) & CAN_ID_EXT_MASK)
  010060: line 2931 define CAN_ID_STD_MASK (0x1FFC0000U)
  010081: line 2932 define CAN_ID_STD_SHIFT (18U)
  01009b: line 2933 define CAN_ID_STD(x) (((uint32_t)(((uint32_t)(x)) << CAN_ID_STD_SHIFT)) & CAN_ID_STD_MASK)
  0100f2: line 2934 define CAN_ID_PRIO_MASK (0xE0000000U)
  010114: line 2935 define CAN_ID_PRIO_SHIFT (29U)
  01012f: line 2936 define CAN_ID_PRIO(x) (((uint32_t)(((uint32_t)(x)) << CAN_ID_PRIO_SHIFT)) & CAN_ID_PRIO_MASK)
  010189: line 2940 define CAN_ID_COUNT (64U)
  01019f: line 2944 define CAN_WORD0_DATA_BYTE_3_MASK (0xFFU)
  0101c5: line 2945 define CAN_WORD0_DATA_BYTE_3_SHIFT (0U)
  0101e9: line 2946 define CAN_WORD0_DATA_BYTE_3(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD0_DATA_BYTE_3_SHIFT)) & CAN_WORD0_DATA_BYTE_3_MASK)
  010261: line 2947 define CAN_WORD0_DATA_BYTE_2_MASK (0xFF00U)
  010289: line 2948 define CAN_WORD0_DATA_BYTE_2_SHIFT (8U)
  0102ad: line 2949 define CAN_WORD0_DATA_BYTE_2(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD0_DATA_BYTE_2_SHIFT)) & CAN_WORD0_DATA_BYTE_2_MASK)
  010325: line 2950 define CAN_WORD0_DATA_BYTE_1_MASK (0xFF0000U)
  01034f: line 2951 define CAN_WORD0_DATA_BYTE_1_SHIFT (16U)
  010374: line 2952 define CAN_WORD0_DATA_BYTE_1(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD0_DATA_BYTE_1_SHIFT)) & CAN_WORD0_DATA_BYTE_1_MASK)
  0103ec: line 2953 define CAN_WORD0_DATA_BYTE_0_MASK (0xFF000000U)
  010418: line 2954 define CAN_WORD0_DATA_BYTE_0_SHIFT (24U)
  01043d: line 2955 define CAN_WORD0_DATA_BYTE_0(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD0_DATA_BYTE_0_SHIFT)) & CAN_WORD0_DATA_BYTE_0_MASK)
  0104b5: line 2959 define CAN_WORD0_COUNT (64U)
  0104ce: line 2963 define CAN_WORD1_DATA_BYTE_7_MASK (0xFFU)
  0104f4: line 2964 define CAN_WORD1_DATA_BYTE_7_SHIFT (0U)
  010518: line 2965 define CAN_WORD1_DATA_BYTE_7(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD1_DATA_BYTE_7_SHIFT)) & CAN_WORD1_DATA_BYTE_7_MASK)
  010590: line 2966 define CAN_WORD1_DATA_BYTE_6_MASK (0xFF00U)
  0105b8: line 2967 define CAN_WORD1_DATA_BYTE_6_SHIFT (8U)
  0105dc: line 2968 define CAN_WORD1_DATA_BYTE_6(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD1_DATA_BYTE_6_SHIFT)) & CAN_WORD1_DATA_BYTE_6_MASK)
  010654: line 2969 define CAN_WORD1_DATA_BYTE_5_MASK (0xFF0000U)
  01067e: line 2970 define CAN_WORD1_DATA_BYTE_5_SHIFT (16U)
  0106a3: line 2971 define CAN_WORD1_DATA_BYTE_5(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD1_DATA_BYTE_5_SHIFT)) & CAN_WORD1_DATA_BYTE_5_MASK)
  01071b: line 2972 define CAN_WORD1_DATA_BYTE_4_MASK (0xFF000000U)
  010747: line 2973 define CAN_WORD1_DATA_BYTE_4_SHIFT (24U)
  01076c: line 2974 define CAN_WORD1_DATA_BYTE_4(x) (((uint32_t)(((uint32_t)(x)) << CAN_WORD1_DATA_BYTE_4_SHIFT)) & CAN_WORD1_DATA_BYTE_4_MASK)
  0107e4: line 2978 define CAN_WORD1_COUNT (64U)
  0107fd: line 2982 define CAN_RXIMR_MI_MASK (0xFFFFFFFFU)
  010820: line 2983 define CAN_RXIMR_MI_SHIFT (0U)
  01083b: line 2984 define CAN_RXIMR_MI(x) (((uint32_t)(((uint32_t)(x)) << CAN_RXIMR_MI_SHIFT)) & CAN_RXIMR_MI_MASK)
  010898: line 2988 define CAN_RXIMR_COUNT (64U)
  0108b1: line 2992 define CAN_GFWR_GFWR_MASK (0xFFU)
  0108cf: line 2993 define CAN_GFWR_GFWR_SHIFT (0U)
  0108eb: line 2994 define CAN_GFWR_GFWR(x) (((uint32_t)(((uint32_t)(x)) << CAN_GFWR_GFWR_SHIFT)) & CAN_GFWR_GFWR_MASK)
  01094b: line 3005 define CAN1_BASE (0x401D0000u)
  010966: line 3007 define CAN1 ((CAN_Type *)CAN1_BASE)
  010986: line 3009 define CAN2_BASE (0x401D4000u)
  0109a1: line 3011 define CAN2 ((CAN_Type *)CAN2_BASE)
  0109c1: line 3013 define CAN_BASE_ADDRS { 0u, CAN1_BASE, CAN2_BASE }
  0109f0: line 3015 define CAN_BASE_PTRS { (CAN_Type *)0u, CAN1, CAN2 }
  010a20: line 3017 define CAN_Rx_Warning_IRQS { NotAvail_IRQn, CAN1_IRQn, CAN2_IRQn }
  010a5f: line 3018 define CAN_Tx_Warning_IRQS { NotAvail_IRQn, CAN1_IRQn, CAN2_IRQn }
  010a9e: line 3019 define CAN_Wake_Up_IRQS { NotAvail_IRQn, CAN1_IRQn, CAN2_IRQn }
  010ada: line 3020 define CAN_Error_IRQS { NotAvail_IRQn, CAN1_IRQn, CAN2_IRQn }
  010b14: line 3021 define CAN_Bus_Off_IRQS { NotAvail_IRQn, CAN1_IRQn, CAN2_IRQn }
  010b50: line 3022 define CAN_ORed_Message_buffer_IRQS { NotAvail_IRQn, CAN1_IRQn, CAN2_IRQn }
  010b98: line 3024 define CAN_ECR_TXERRCNT_MASK CAN_ECR_TX_ERR_COUNTER_MASK
  010bcd: line 3025 define CAN_ECR_TXERRCNT_SHIFT CAN_ECR_TX_ERR_COUNTER_SHIFT
  010c04: line 3026 define CAN_ECR_TXERRCNT(x) CAN_ECR_TX_ERR_COUNTER(x)
  010c35: line 3027 define CAN_ECR_RXERRCNT_MASK CAN_ECR_RX_ERR_COUNTER_MASK
  010c6a: line 3028 define CAN_ECR_RXERRCNT_SHIFT CAN_ECR_RX_ERR_COUNTER_SHIFT
  010ca1: line 3029 define CAN_ECR_RXERRCNT(x) CAN_ECR_RX_ERR_COUNTER(x)
  010cd2: line 3094 define CCM_CCR_OSCNT_MASK (0xFFU)
  010cf0: line 3095 define CCM_CCR_OSCNT_SHIFT (0U)
  010d0c: line 3096 define CCM_CCR_OSCNT(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCR_OSCNT_SHIFT)) & CCM_CCR_OSCNT_MASK)
  010d6c: line 3097 define CCM_CCR_COSC_EN_MASK (0x1000U)
  010d8e: line 3098 define CCM_CCR_COSC_EN_SHIFT (12U)
  010dad: line 3099 define CCM_CCR_COSC_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCR_COSC_EN_SHIFT)) & CCM_CCR_COSC_EN_MASK)
  010e13: line 3100 define CCM_CCR_REG_BYPASS_COUNT_MASK (0x7E00000U)
  010e41: line 3101 define CCM_CCR_REG_BYPASS_COUNT_SHIFT (21U)
  010e69: line 3102 define CCM_CCR_REG_BYPASS_COUNT(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCR_REG_BYPASS_COUNT_SHIFT)) & CCM_CCR_REG_BYPASS_COUNT_MASK)
  010eea: line 3103 define CCM_CCR_RBC_EN_MASK (0x8000000U)
  010f0e: line 3104 define CCM_CCR_RBC_EN_SHIFT (27U)
  010f2c: line 3105 define CCM_CCR_RBC_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCR_RBC_EN_SHIFT)) & CCM_CCR_RBC_EN_MASK)
  010f8f: line 3110 define CCM_CSR_REF_EN_B_MASK (0x1U)
  010faf: line 3111 define CCM_CSR_REF_EN_B_SHIFT (0U)
  010fce: line 3112 define CCM_CSR_REF_EN_B(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSR_REF_EN_B_SHIFT)) & CCM_CSR_REF_EN_B_MASK)
  011037: line 3113 define CCM_CSR_CAMP2_READY_MASK (0x8U)
  01105a: line 3114 define CCM_CSR_CAMP2_READY_SHIFT (3U)
  01107c: line 3115 define CCM_CSR_CAMP2_READY(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSR_CAMP2_READY_SHIFT)) & CCM_CSR_CAMP2_READY_MASK)
  0110ee: line 3116 define CCM_CSR_COSC_READY_MASK (0x20U)
  011111: line 3117 define CCM_CSR_COSC_READY_SHIFT (5U)
  011132: line 3118 define CCM_CSR_COSC_READY(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSR_COSC_READY_SHIFT)) & CCM_CSR_COSC_READY_MASK)
  0111a1: line 3123 define CCM_CCSR_PLL3_SW_CLK_SEL_MASK (0x1U)
  0111c9: line 3124 define CCM_CCSR_PLL3_SW_CLK_SEL_SHIFT (0U)
  0111f0: line 3125 define CCM_CCSR_PLL3_SW_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCSR_PLL3_SW_CLK_SEL_SHIFT)) & CCM_CCSR_PLL3_SW_CLK_SEL_MASK)
  011271: line 3130 define CCM_CACRR_ARM_PODF_MASK (0x7U)
  011293: line 3131 define CCM_CACRR_ARM_PODF_SHIFT (0U)
  0112b4: line 3132 define CCM_CACRR_ARM_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CACRR_ARM_PODF_SHIFT)) & CCM_CACRR_ARM_PODF_MASK)
  011323: line 3137 define CCM_CBCDR_SEMC_CLK_SEL_MASK (0x40U)
  01134a: line 3138 define CCM_CBCDR_SEMC_CLK_SEL_SHIFT (6U)
  01136f: line 3139 define CCM_CBCDR_SEMC_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCDR_SEMC_CLK_SEL_SHIFT)) & CCM_CBCDR_SEMC_CLK_SEL_MASK)
  0113ea: line 3140 define CCM_CBCDR_SEMC_ALT_CLK_SEL_MASK (0x80U)
  011415: line 3141 define CCM_CBCDR_SEMC_ALT_CLK_SEL_SHIFT (7U)
  01143e: line 3142 define CCM_CBCDR_SEMC_ALT_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCDR_SEMC_ALT_CLK_SEL_SHIFT)) & CCM_CBCDR_SEMC_ALT_CLK_SEL_MASK)
  0114c5: line 3143 define CCM_CBCDR_IPG_PODF_MASK (0x300U)
  0114e9: line 3144 define CCM_CBCDR_IPG_PODF_SHIFT (8U)
  01150a: line 3145 define CCM_CBCDR_IPG_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCDR_IPG_PODF_SHIFT)) & CCM_CBCDR_IPG_PODF_MASK)
  011579: line 3146 define CCM_CBCDR_AHB_PODF_MASK (0x1C00U)
  01159e: line 3147 define CCM_CBCDR_AHB_PODF_SHIFT (10U)
  0115c0: line 3148 define CCM_CBCDR_AHB_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCDR_AHB_PODF_SHIFT)) & CCM_CBCDR_AHB_PODF_MASK)
  01162f: line 3149 define CCM_CBCDR_SEMC_PODF_MASK (0x70000U)
  011656: line 3150 define CCM_CBCDR_SEMC_PODF_SHIFT (16U)
  011679: line 3151 define CCM_CBCDR_SEMC_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCDR_SEMC_PODF_SHIFT)) & CCM_CBCDR_SEMC_PODF_MASK)
  0116eb: line 3152 define CCM_CBCDR_PERIPH_CLK_SEL_MASK (0x2000000U)
  011719: line 3153 define CCM_CBCDR_PERIPH_CLK_SEL_SHIFT (25U)
  011741: line 3154 define CCM_CBCDR_PERIPH_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCDR_PERIPH_CLK_SEL_SHIFT)) & CCM_CBCDR_PERIPH_CLK_SEL_MASK)
  0117c2: line 3155 define CCM_CBCDR_PERIPH_CLK2_PODF_MASK (0x38000000U)
  0117f3: line 3156 define CCM_CBCDR_PERIPH_CLK2_PODF_SHIFT (27U)
  01181d: line 3157 define CCM_CBCDR_PERIPH_CLK2_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCDR_PERIPH_CLK2_PODF_SHIFT)) & CCM_CBCDR_PERIPH_CLK2_PODF_MASK)
  0118a4: line 3162 define CCM_CBCMR_LPSPI_CLK_SEL_MASK (0x30U)
  0118cc: line 3163 define CCM_CBCMR_LPSPI_CLK_SEL_SHIFT (4U)
  0118f2: line 3164 define CCM_CBCMR_LPSPI_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCMR_LPSPI_CLK_SEL_SHIFT)) & CCM_CBCMR_LPSPI_CLK_SEL_MASK)
  011970: line 3165 define CCM_CBCMR_PERIPH_CLK2_SEL_MASK (0x3000U)
  01199c: line 3166 define CCM_CBCMR_PERIPH_CLK2_SEL_SHIFT (12U)
  0119c5: line 3167 define CCM_CBCMR_PERIPH_CLK2_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCMR_PERIPH_CLK2_SEL_SHIFT)) & CCM_CBCMR_PERIPH_CLK2_SEL_MASK)
  011a49: line 3168 define CCM_CBCMR_TRACE_CLK_SEL_MASK (0xC000U)
  011a73: line 3169 define CCM_CBCMR_TRACE_CLK_SEL_SHIFT (14U)
  011a9a: line 3170 define CCM_CBCMR_TRACE_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCMR_TRACE_CLK_SEL_SHIFT)) & CCM_CBCMR_TRACE_CLK_SEL_MASK)
  011b18: line 3171 define CCM_CBCMR_PRE_PERIPH_CLK_SEL_MASK (0xC0000U)
  011b48: line 3172 define CCM_CBCMR_PRE_PERIPH_CLK_SEL_SHIFT (18U)
  011b74: line 3173 define CCM_CBCMR_PRE_PERIPH_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCMR_PRE_PERIPH_CLK_SEL_SHIFT)) & CCM_CBCMR_PRE_PERIPH_CLK_SEL_MASK)
  011c01: line 3174 define CCM_CBCMR_LCDIF_PODF_MASK (0x3800000U)
  011c2b: line 3175 define CCM_CBCMR_LCDIF_PODF_SHIFT (23U)
  011c4f: line 3176 define CCM_CBCMR_LCDIF_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCMR_LCDIF_PODF_SHIFT)) & CCM_CBCMR_LCDIF_PODF_MASK)
  011cc4: line 3177 define CCM_CBCMR_LPSPI_PODF_MASK (0x1C000000U)
  011cef: line 3178 define CCM_CBCMR_LPSPI_PODF_SHIFT (26U)
  011d13: line 3179 define CCM_CBCMR_LPSPI_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CBCMR_LPSPI_PODF_SHIFT)) & CCM_CBCMR_LPSPI_PODF_MASK)
  011d88: line 3184 define CCM_CSCMR1_PERCLK_PODF_MASK (0x3FU)
  011daf: line 3185 define CCM_CSCMR1_PERCLK_PODF_SHIFT (0U)
  011dd4: line 3186 define CCM_CSCMR1_PERCLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR1_PERCLK_PODF_SHIFT)) & CCM_CSCMR1_PERCLK_PODF_MASK)
  011e4f: line 3187 define CCM_CSCMR1_PERCLK_CLK_SEL_MASK (0x40U)
  011e79: line 3188 define CCM_CSCMR1_PERCLK_CLK_SEL_SHIFT (6U)
  011ea1: line 3189 define CCM_CSCMR1_PERCLK_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR1_PERCLK_CLK_SEL_SHIFT)) & CCM_CSCMR1_PERCLK_CLK_SEL_MASK)
  011f25: line 3190 define CCM_CSCMR1_SAI1_CLK_SEL_MASK (0xC00U)
  011f4e: line 3191 define CCM_CSCMR1_SAI1_CLK_SEL_SHIFT (10U)
  011f75: line 3192 define CCM_CSCMR1_SAI1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR1_SAI1_CLK_SEL_SHIFT)) & CCM_CSCMR1_SAI1_CLK_SEL_MASK)
  011ff3: line 3193 define CCM_CSCMR1_SAI2_CLK_SEL_MASK (0x3000U)
  01201d: line 3194 define CCM_CSCMR1_SAI2_CLK_SEL_SHIFT (12U)
  012044: line 3195 define CCM_CSCMR1_SAI2_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR1_SAI2_CLK_SEL_SHIFT)) & CCM_CSCMR1_SAI2_CLK_SEL_MASK)
  0120c2: line 3196 define CCM_CSCMR1_SAI3_CLK_SEL_MASK (0xC000U)
  0120ec: line 3197 define CCM_CSCMR1_SAI3_CLK_SEL_SHIFT (14U)
  012113: line 3198 define CCM_CSCMR1_SAI3_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR1_SAI3_CLK_SEL_SHIFT)) & CCM_CSCMR1_SAI3_CLK_SEL_MASK)
  012191: line 3199 define CCM_CSCMR1_USDHC1_CLK_SEL_MASK (0x10000U)
  0121be: line 3200 define CCM_CSCMR1_USDHC1_CLK_SEL_SHIFT (16U)
  0121e7: line 3201 define CCM_CSCMR1_USDHC1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR1_USDHC1_CLK_SEL_SHIFT)) & CCM_CSCMR1_USDHC1_CLK_SEL_MASK)
  01226b: line 3202 define CCM_CSCMR1_USDHC2_CLK_SEL_MASK (0x20000U)
  012298: line 3203 define CCM_CSCMR1_USDHC2_CLK_SEL_SHIFT (17U)
  0122c1: line 3204 define CCM_CSCMR1_USDHC2_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR1_USDHC2_CLK_SEL_SHIFT)) & CCM_CSCMR1_USDHC2_CLK_SEL_MASK)
  012345: line 3205 define CCM_CSCMR1_FLEXSPI_PODF_MASK (0x3800000U)
  012372: line 3206 define CCM_CSCMR1_FLEXSPI_PODF_SHIFT (23U)
  012399: line 3207 define CCM_CSCMR1_FLEXSPI_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR1_FLEXSPI_PODF_SHIFT)) & CCM_CSCMR1_FLEXSPI_PODF_MASK)
  012417: line 3208 define CCM_CSCMR1_FLEXSPI_CLK_SEL_MASK (0x60000000U)
  012448: line 3209 define CCM_CSCMR1_FLEXSPI_CLK_SEL_SHIFT (29U)
  012472: line 3210 define CCM_CSCMR1_FLEXSPI_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR1_FLEXSPI_CLK_SEL_SHIFT)) & CCM_CSCMR1_FLEXSPI_CLK_SEL_MASK)
  0124f9: line 3215 define CCM_CSCMR2_CAN_CLK_PODF_MASK (0xFCU)
  012521: line 3216 define CCM_CSCMR2_CAN_CLK_PODF_SHIFT (2U)
  012547: line 3217 define CCM_CSCMR2_CAN_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR2_CAN_CLK_PODF_SHIFT)) & CCM_CSCMR2_CAN_CLK_PODF_MASK)
  0125c5: line 3218 define CCM_CSCMR2_CAN_CLK_SEL_MASK (0x300U)
  0125ed: line 3219 define CCM_CSCMR2_CAN_CLK_SEL_SHIFT (8U)
  012612: line 3220 define CCM_CSCMR2_CAN_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR2_CAN_CLK_SEL_SHIFT)) & CCM_CSCMR2_CAN_CLK_SEL_MASK)
  01268d: line 3221 define CCM_CSCMR2_FLEXIO2_CLK_SEL_MASK (0x180000U)
  0126bc: line 3222 define CCM_CSCMR2_FLEXIO2_CLK_SEL_SHIFT (19U)
  0126e6: line 3223 define CCM_CSCMR2_FLEXIO2_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCMR2_FLEXIO2_CLK_SEL_SHIFT)) & CCM_CSCMR2_FLEXIO2_CLK_SEL_MASK)
  01276d: line 3228 define CCM_CSCDR1_UART_CLK_PODF_MASK (0x3FU)
  012796: line 3229 define CCM_CSCDR1_UART_CLK_PODF_SHIFT (0U)
  0127bd: line 3230 define CCM_CSCDR1_UART_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR1_UART_CLK_PODF_SHIFT)) & CCM_CSCDR1_UART_CLK_PODF_MASK)
  01283e: line 3231 define CCM_CSCDR1_UART_CLK_SEL_MASK (0x40U)
  012866: line 3232 define CCM_CSCDR1_UART_CLK_SEL_SHIFT (6U)
  01288c: line 3233 define CCM_CSCDR1_UART_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR1_UART_CLK_SEL_SHIFT)) & CCM_CSCDR1_UART_CLK_SEL_MASK)
  01290a: line 3234 define CCM_CSCDR1_USDHC1_PODF_MASK (0x3800U)
  012933: line 3235 define CCM_CSCDR1_USDHC1_PODF_SHIFT (11U)
  012959: line 3236 define CCM_CSCDR1_USDHC1_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR1_USDHC1_PODF_SHIFT)) & CCM_CSCDR1_USDHC1_PODF_MASK)
  0129d4: line 3237 define CCM_CSCDR1_USDHC2_PODF_MASK (0x70000U)
  0129fe: line 3238 define CCM_CSCDR1_USDHC2_PODF_SHIFT (16U)
  012a24: line 3239 define CCM_CSCDR1_USDHC2_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR1_USDHC2_PODF_SHIFT)) & CCM_CSCDR1_USDHC2_PODF_MASK)
  012a9f: line 3240 define CCM_CSCDR1_TRACE_PODF_MASK (0x6000000U)
  012aca: line 3241 define CCM_CSCDR1_TRACE_PODF_SHIFT (25U)
  012aef: line 3242 define CCM_CSCDR1_TRACE_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR1_TRACE_PODF_SHIFT)) & CCM_CSCDR1_TRACE_PODF_MASK)
  012b67: line 3247 define CCM_CS1CDR_SAI1_CLK_PODF_MASK (0x3FU)
  012b90: line 3248 define CCM_CS1CDR_SAI1_CLK_PODF_SHIFT (0U)
  012bb7: line 3249 define CCM_CS1CDR_SAI1_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CS1CDR_SAI1_CLK_PODF_SHIFT)) & CCM_CS1CDR_SAI1_CLK_PODF_MASK)
  012c38: line 3250 define CCM_CS1CDR_SAI1_CLK_PRED_MASK (0x1C0U)
  012c62: line 3251 define CCM_CS1CDR_SAI1_CLK_PRED_SHIFT (6U)
  012c89: line 3252 define CCM_CS1CDR_SAI1_CLK_PRED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CS1CDR_SAI1_CLK_PRED_SHIFT)) & CCM_CS1CDR_SAI1_CLK_PRED_MASK)
  012d0a: line 3253 define CCM_CS1CDR_FLEXIO2_CLK_PRED_MASK (0xE00U)
  012d37: line 3254 define CCM_CS1CDR_FLEXIO2_CLK_PRED_SHIFT (9U)
  012d61: line 3255 define CCM_CS1CDR_FLEXIO2_CLK_PRED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CS1CDR_FLEXIO2_CLK_PRED_SHIFT)) & CCM_CS1CDR_FLEXIO2_CLK_PRED_MASK)
  012deb: line 3256 define CCM_CS1CDR_SAI3_CLK_PODF_MASK (0x3F0000U)
  012e18: line 3257 define CCM_CS1CDR_SAI3_CLK_PODF_SHIFT (16U)
  012e40: line 3258 define CCM_CS1CDR_SAI3_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CS1CDR_SAI3_CLK_PODF_SHIFT)) & CCM_CS1CDR_SAI3_CLK_PODF_MASK)
  012ec1: line 3259 define CCM_CS1CDR_SAI3_CLK_PRED_MASK (0x1C00000U)
  012eef: line 3260 define CCM_CS1CDR_SAI3_CLK_PRED_SHIFT (22U)
  012f17: line 3261 define CCM_CS1CDR_SAI3_CLK_PRED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CS1CDR_SAI3_CLK_PRED_SHIFT)) & CCM_CS1CDR_SAI3_CLK_PRED_MASK)
  012f98: line 3262 define CCM_CS1CDR_FLEXIO2_CLK_PODF_MASK (0xE000000U)
  012fc9: line 3263 define CCM_CS1CDR_FLEXIO2_CLK_PODF_SHIFT (25U)
  012ff4: line 3264 define CCM_CS1CDR_FLEXIO2_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CS1CDR_FLEXIO2_CLK_PODF_SHIFT)) & CCM_CS1CDR_FLEXIO2_CLK_PODF_MASK)
  01307e: line 3269 define CCM_CS2CDR_SAI2_CLK_PODF_MASK (0x3FU)
  0130a7: line 3270 define CCM_CS2CDR_SAI2_CLK_PODF_SHIFT (0U)
  0130ce: line 3271 define CCM_CS2CDR_SAI2_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CS2CDR_SAI2_CLK_PODF_SHIFT)) & CCM_CS2CDR_SAI2_CLK_PODF_MASK)
  01314f: line 3272 define CCM_CS2CDR_SAI2_CLK_PRED_MASK (0x1C0U)
  013179: line 3273 define CCM_CS2CDR_SAI2_CLK_PRED_SHIFT (6U)
  0131a0: line 3274 define CCM_CS2CDR_SAI2_CLK_PRED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CS2CDR_SAI2_CLK_PRED_SHIFT)) & CCM_CS2CDR_SAI2_CLK_PRED_MASK)
  013221: line 3279 define CCM_CDCDR_FLEXIO1_CLK_SEL_MASK (0x180U)
  01324c: line 3280 define CCM_CDCDR_FLEXIO1_CLK_SEL_SHIFT (7U)
  013274: line 3281 define CCM_CDCDR_FLEXIO1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDCDR_FLEXIO1_CLK_SEL_SHIFT)) & CCM_CDCDR_FLEXIO1_CLK_SEL_MASK)
  0132f8: line 3282 define CCM_CDCDR_FLEXIO1_CLK_PODF_MASK (0xE00U)
  013324: line 3283 define CCM_CDCDR_FLEXIO1_CLK_PODF_SHIFT (9U)
  01334d: line 3284 define CCM_CDCDR_FLEXIO1_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDCDR_FLEXIO1_CLK_PODF_SHIFT)) & CCM_CDCDR_FLEXIO1_CLK_PODF_MASK)
  0133d4: line 3285 define CCM_CDCDR_FLEXIO1_CLK_PRED_MASK (0x7000U)
  013401: line 3286 define CCM_CDCDR_FLEXIO1_CLK_PRED_SHIFT (12U)
  01342b: line 3287 define CCM_CDCDR_FLEXIO1_CLK_PRED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDCDR_FLEXIO1_CLK_PRED_SHIFT)) & CCM_CDCDR_FLEXIO1_CLK_PRED_MASK)
  0134b2: line 3288 define CCM_CDCDR_SPDIF0_CLK_SEL_MASK (0x300000U)
  0134df: line 3289 define CCM_CDCDR_SPDIF0_CLK_SEL_SHIFT (20U)
  013507: line 3290 define CCM_CDCDR_SPDIF0_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDCDR_SPDIF0_CLK_SEL_SHIFT)) & CCM_CDCDR_SPDIF0_CLK_SEL_MASK)
  013588: line 3291 define CCM_CDCDR_SPDIF0_CLK_PODF_MASK (0x1C00000U)
  0135b7: line 3292 define CCM_CDCDR_SPDIF0_CLK_PODF_SHIFT (22U)
  0135e0: line 3293 define CCM_CDCDR_SPDIF0_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDCDR_SPDIF0_CLK_PODF_SHIFT)) & CCM_CDCDR_SPDIF0_CLK_PODF_MASK)
  013664: line 3294 define CCM_CDCDR_SPDIF0_CLK_PRED_MASK (0xE000000U)
  013693: line 3295 define CCM_CDCDR_SPDIF0_CLK_PRED_SHIFT (25U)
  0136bc: line 3296 define CCM_CDCDR_SPDIF0_CLK_PRED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDCDR_SPDIF0_CLK_PRED_SHIFT)) & CCM_CDCDR_SPDIF0_CLK_PRED_MASK)
  013740: line 3301 define CCM_CSCDR2_LCDIF_PRED_MASK (0x7000U)
  013768: line 3302 define CCM_CSCDR2_LCDIF_PRED_SHIFT (12U)
  01378d: line 3303 define CCM_CSCDR2_LCDIF_PRED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR2_LCDIF_PRED_SHIFT)) & CCM_CSCDR2_LCDIF_PRED_MASK)
  013805: line 3304 define CCM_CSCDR2_LCDIF_PRE_CLK_SEL_MASK (0x38000U)
  013835: line 3305 define CCM_CSCDR2_LCDIF_PRE_CLK_SEL_SHIFT (15U)
  013861: line 3306 define CCM_CSCDR2_LCDIF_PRE_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR2_LCDIF_PRE_CLK_SEL_SHIFT)) & CCM_CSCDR2_LCDIF_PRE_CLK_SEL_MASK)
  0138ee: line 3307 define CCM_CSCDR2_LPI2C_CLK_SEL_MASK (0x40000U)
  01391a: line 3308 define CCM_CSCDR2_LPI2C_CLK_SEL_SHIFT (18U)
  013942: line 3309 define CCM_CSCDR2_LPI2C_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR2_LPI2C_CLK_SEL_SHIFT)) & CCM_CSCDR2_LPI2C_CLK_SEL_MASK)
  0139c3: line 3310 define CCM_CSCDR2_LPI2C_CLK_PODF_MASK (0x1F80000U)
  0139f2: line 3311 define CCM_CSCDR2_LPI2C_CLK_PODF_SHIFT (19U)
  013a1b: line 3312 define CCM_CSCDR2_LPI2C_CLK_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR2_LPI2C_CLK_PODF_SHIFT)) & CCM_CSCDR2_LPI2C_CLK_PODF_MASK)
  013a9f: line 3317 define CCM_CSCDR3_CSI_CLK_SEL_MASK (0x600U)
  013ac7: line 3318 define CCM_CSCDR3_CSI_CLK_SEL_SHIFT (9U)
  013aec: line 3319 define CCM_CSCDR3_CSI_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR3_CSI_CLK_SEL_SHIFT)) & CCM_CSCDR3_CSI_CLK_SEL_MASK)
  013b67: line 3320 define CCM_CSCDR3_CSI_PODF_MASK (0x3800U)
  013b8d: line 3321 define CCM_CSCDR3_CSI_PODF_SHIFT (11U)
  013bb0: line 3322 define CCM_CSCDR3_CSI_PODF(x) (((uint32_t)(((uint32_t)(x)) << CCM_CSCDR3_CSI_PODF_SHIFT)) & CCM_CSCDR3_CSI_PODF_MASK)
  013c22: line 3327 define CCM_CDHIPR_SEMC_PODF_BUSY_MASK (0x1U)
  013c4b: line 3328 define CCM_CDHIPR_SEMC_PODF_BUSY_SHIFT (0U)
  013c73: line 3329 define CCM_CDHIPR_SEMC_PODF_BUSY(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDHIPR_SEMC_PODF_BUSY_SHIFT)) & CCM_CDHIPR_SEMC_PODF_BUSY_MASK)
  013cf7: line 3330 define CCM_CDHIPR_AHB_PODF_BUSY_MASK (0x2U)
  013d1f: line 3331 define CCM_CDHIPR_AHB_PODF_BUSY_SHIFT (1U)
  013d46: line 3332 define CCM_CDHIPR_AHB_PODF_BUSY(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDHIPR_AHB_PODF_BUSY_SHIFT)) & CCM_CDHIPR_AHB_PODF_BUSY_MASK)
  013dc7: line 3333 define CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY_MASK (0x8U)
  013df6: line 3334 define CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY_SHIFT (3U)
  013e24: line 3335 define CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY_SHIFT)) & CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY_MASK)
  013eba: line 3336 define CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_MASK (0x20U)
  013ee9: line 3337 define CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_SHIFT (5U)
  013f16: line 3338 define CCM_CDHIPR_PERIPH_CLK_SEL_BUSY(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_SHIFT)) & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY_MASK)
  013fa9: line 3339 define CCM_CDHIPR_ARM_PODF_BUSY_MASK (0x10000U)
  013fd5: line 3340 define CCM_CDHIPR_ARM_PODF_BUSY_SHIFT (16U)
  013ffd: line 3341 define CCM_CDHIPR_ARM_PODF_BUSY(x) (((uint32_t)(((uint32_t)(x)) << CCM_CDHIPR_ARM_PODF_BUSY_SHIFT)) & CCM_CDHIPR_ARM_PODF_BUSY_MASK)
  01407e: line 3346 define CCM_CLPCR_LPM_MASK (0x3U)
  01409b: line 3347 define CCM_CLPCR_LPM_SHIFT (0U)
  0140b7: line 3348 define CCM_CLPCR_LPM(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_LPM_SHIFT)) & CCM_CLPCR_LPM_MASK)
  014117: line 3349 define CCM_CLPCR_ARM_CLK_DIS_ON_LPM_MASK (0x20U)
  014144: line 3350 define CCM_CLPCR_ARM_CLK_DIS_ON_LPM_SHIFT (5U)
  01416f: line 3351 define CCM_CLPCR_ARM_CLK_DIS_ON_LPM(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_ARM_CLK_DIS_ON_LPM_SHIFT)) & CCM_CLPCR_ARM_CLK_DIS_ON_LPM_MASK)
  0141fc: line 3352 define CCM_CLPCR_SBYOS_MASK (0x40U)
  01421c: line 3353 define CCM_CLPCR_SBYOS_SHIFT (6U)
  01423a: line 3354 define CCM_CLPCR_SBYOS(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_SBYOS_SHIFT)) & CCM_CLPCR_SBYOS_MASK)
  0142a0: line 3355 define CCM_CLPCR_DIS_REF_OSC_MASK (0x80U)
  0142c6: line 3356 define CCM_CLPCR_DIS_REF_OSC_SHIFT (7U)
  0142ea: line 3357 define CCM_CLPCR_DIS_REF_OSC(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_DIS_REF_OSC_SHIFT)) & CCM_CLPCR_DIS_REF_OSC_MASK)
  014362: line 3358 define CCM_CLPCR_VSTBY_MASK (0x100U)
  014383: line 3359 define CCM_CLPCR_VSTBY_SHIFT (8U)
  0143a1: line 3360 define CCM_CLPCR_VSTBY(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_VSTBY_SHIFT)) & CCM_CLPCR_VSTBY_MASK)
  014407: line 3361 define CCM_CLPCR_STBY_COUNT_MASK (0x600U)
  01442d: line 3362 define CCM_CLPCR_STBY_COUNT_SHIFT (9U)
  014450: line 3363 define CCM_CLPCR_STBY_COUNT(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_STBY_COUNT_SHIFT)) & CCM_CLPCR_STBY_COUNT_MASK)
  0144c5: line 3364 define CCM_CLPCR_COSC_PWRDOWN_MASK (0x800U)
  0144ed: line 3365 define CCM_CLPCR_COSC_PWRDOWN_SHIFT (11U)
  014513: line 3366 define CCM_CLPCR_COSC_PWRDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_COSC_PWRDOWN_SHIFT)) & CCM_CLPCR_COSC_PWRDOWN_MASK)
  01458e: line 3367 define CCM_CLPCR_BYPASS_LPM_HS1_MASK (0x80000U)
  0145ba: line 3368 define CCM_CLPCR_BYPASS_LPM_HS1_SHIFT (19U)
  0145e2: line 3369 define CCM_CLPCR_BYPASS_LPM_HS1(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_BYPASS_LPM_HS1_SHIFT)) & CCM_CLPCR_BYPASS_LPM_HS1_MASK)
  014663: line 3370 define CCM_CLPCR_BYPASS_LPM_HS0_MASK (0x200000U)
  014690: line 3371 define CCM_CLPCR_BYPASS_LPM_HS0_SHIFT (21U)
  0146b8: line 3372 define CCM_CLPCR_BYPASS_LPM_HS0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_BYPASS_LPM_HS0_SHIFT)) & CCM_CLPCR_BYPASS_LPM_HS0_MASK)
  014739: line 3373 define CCM_CLPCR_MASK_CORE0_WFI_MASK (0x400000U)
  014766: line 3374 define CCM_CLPCR_MASK_CORE0_WFI_SHIFT (22U)
  01478e: line 3375 define CCM_CLPCR_MASK_CORE0_WFI(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_MASK_CORE0_WFI_SHIFT)) & CCM_CLPCR_MASK_CORE0_WFI_MASK)
  01480f: line 3376 define CCM_CLPCR_MASK_SCU_IDLE_MASK (0x4000000U)
  01483c: line 3377 define CCM_CLPCR_MASK_SCU_IDLE_SHIFT (26U)
  014863: line 3378 define CCM_CLPCR_MASK_SCU_IDLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_MASK_SCU_IDLE_SHIFT)) & CCM_CLPCR_MASK_SCU_IDLE_MASK)
  0148e1: line 3379 define CCM_CLPCR_MASK_L2CC_IDLE_MASK (0x8000000U)
  01490f: line 3380 define CCM_CLPCR_MASK_L2CC_IDLE_SHIFT (27U)
  014937: line 3381 define CCM_CLPCR_MASK_L2CC_IDLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_CLPCR_MASK_L2CC_IDLE_SHIFT)) & CCM_CLPCR_MASK_L2CC_IDLE_MASK)
  0149b8: line 3386 define CCM_CISR_LRF_PLL_MASK (0x1U)
  0149d8: line 3387 define CCM_CISR_LRF_PLL_SHIFT (0U)
  0149f7: line 3388 define CCM_CISR_LRF_PLL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CISR_LRF_PLL_SHIFT)) & CCM_CISR_LRF_PLL_MASK)
  014a60: line 3389 define CCM_CISR_COSC_READY_MASK (0x40U)
  014a84: line 3390 define CCM_CISR_COSC_READY_SHIFT (6U)
  014aa6: line 3391 define CCM_CISR_COSC_READY(x) (((uint32_t)(((uint32_t)(x)) << CCM_CISR_COSC_READY_SHIFT)) & CCM_CISR_COSC_READY_MASK)
  014b18: line 3392 define CCM_CISR_SEMC_PODF_LOADED_MASK (0x20000U)
  014b45: line 3393 define CCM_CISR_SEMC_PODF_LOADED_SHIFT (17U)
  014b6e: line 3394 define CCM_CISR_SEMC_PODF_LOADED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CISR_SEMC_PODF_LOADED_SHIFT)) & CCM_CISR_SEMC_PODF_LOADED_MASK)
  014bf2: line 3395 define CCM_CISR_PERIPH2_CLK_SEL_LOADED_MASK (0x80000U)
  014c25: line 3396 define CCM_CISR_PERIPH2_CLK_SEL_LOADED_SHIFT (19U)
  014c54: line 3397 define CCM_CISR_PERIPH2_CLK_SEL_LOADED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CISR_PERIPH2_CLK_SEL_LOADED_SHIFT)) & CCM_CISR_PERIPH2_CLK_SEL_LOADED_MASK)
  014cea: line 3398 define CCM_CISR_AHB_PODF_LOADED_MASK (0x100000U)
  014d17: line 3399 define CCM_CISR_AHB_PODF_LOADED_SHIFT (20U)
  014d3f: line 3400 define CCM_CISR_AHB_PODF_LOADED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CISR_AHB_PODF_LOADED_SHIFT)) & CCM_CISR_AHB_PODF_LOADED_MASK)
  014dc0: line 3401 define CCM_CISR_PERIPH_CLK_SEL_LOADED_MASK (0x400000U)
  014df3: line 3402 define CCM_CISR_PERIPH_CLK_SEL_LOADED_SHIFT (22U)
  014e21: line 3403 define CCM_CISR_PERIPH_CLK_SEL_LOADED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CISR_PERIPH_CLK_SEL_LOADED_SHIFT)) & CCM_CISR_PERIPH_CLK_SEL_LOADED_MASK)
  014eb4: line 3404 define CCM_CISR_ARM_PODF_LOADED_MASK (0x4000000U)
  014ee2: line 3405 define CCM_CISR_ARM_PODF_LOADED_SHIFT (26U)
  014f0a: line 3406 define CCM_CISR_ARM_PODF_LOADED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CISR_ARM_PODF_LOADED_SHIFT)) & CCM_CISR_ARM_PODF_LOADED_MASK)
  014f8b: line 3411 define CCM_CIMR_MASK_LRF_PLL_MASK (0x1U)
  014fb0: line 3412 define CCM_CIMR_MASK_LRF_PLL_SHIFT (0U)
  014fd4: line 3413 define CCM_CIMR_MASK_LRF_PLL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CIMR_MASK_LRF_PLL_SHIFT)) & CCM_CIMR_MASK_LRF_PLL_MASK)
  01504c: line 3414 define CCM_CIMR_MASK_COSC_READY_MASK (0x40U)
  015075: line 3415 define CCM_CIMR_MASK_COSC_READY_SHIFT (6U)
  01509c: line 3416 define CCM_CIMR_MASK_COSC_READY(x) (((uint32_t)(((uint32_t)(x)) << CCM_CIMR_MASK_COSC_READY_SHIFT)) & CCM_CIMR_MASK_COSC_READY_MASK)
  01511d: line 3417 define CCM_CIMR_MASK_SEMC_PODF_LOADED_MASK (0x20000U)
  01514f: line 3418 define CCM_CIMR_MASK_SEMC_PODF_LOADED_SHIFT (17U)
  01517d: line 3419 define CCM_CIMR_MASK_SEMC_PODF_LOADED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CIMR_MASK_SEMC_PODF_LOADED_SHIFT)) & CCM_CIMR_MASK_SEMC_PODF_LOADED_MASK)
  015210: line 3420 define CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED_MASK (0x80000U)
  015248: line 3421 define CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED_SHIFT (19U)
  01527c: line 3422 define CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED_SHIFT)) & CCM_CIMR_MASK_PERIPH2_CLK_SEL_LOADED_MASK)
  015321: line 3423 define CCM_CIMR_MASK_AHB_PODF_LOADED_MASK (0x100000U)
  015353: line 3424 define CCM_CIMR_MASK_AHB_PODF_LOADED_SHIFT (20U)
  015380: line 3425 define CCM_CIMR_MASK_AHB_PODF_LOADED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CIMR_MASK_AHB_PODF_LOADED_SHIFT)) & CCM_CIMR_MASK_AHB_PODF_LOADED_MASK)
  015410: line 3426 define CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED_MASK (0x400000U)
  015448: line 3427 define CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED_SHIFT (22U)
  01547b: line 3428 define CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED_SHIFT)) & CCM_CIMR_MASK_PERIPH_CLK_SEL_LOADED_MASK)
  01551d: line 3429 define CCM_CIMR_ARM_PODF_LOADED_MASK (0x4000000U)
  01554b: line 3430 define CCM_CIMR_ARM_PODF_LOADED_SHIFT (26U)
  015573: line 3431 define CCM_CIMR_ARM_PODF_LOADED(x) (((uint32_t)(((uint32_t)(x)) << CCM_CIMR_ARM_PODF_LOADED_SHIFT)) & CCM_CIMR_ARM_PODF_LOADED_MASK)
  0155f4: line 3436 define CCM_CCOSR_CLKO1_SEL_MASK (0xFU)
  015617: line 3437 define CCM_CCOSR_CLKO1_SEL_SHIFT (0U)
  015639: line 3438 define CCM_CCOSR_CLKO1_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCOSR_CLKO1_SEL_SHIFT)) & CCM_CCOSR_CLKO1_SEL_MASK)
  0156ab: line 3439 define CCM_CCOSR_CLKO1_DIV_MASK (0x70U)
  0156cf: line 3440 define CCM_CCOSR_CLKO1_DIV_SHIFT (4U)
  0156f1: line 3441 define CCM_CCOSR_CLKO1_DIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCOSR_CLKO1_DIV_SHIFT)) & CCM_CCOSR_CLKO1_DIV_MASK)
  015763: line 3442 define CCM_CCOSR_CLKO1_EN_MASK (0x80U)
  015786: line 3443 define CCM_CCOSR_CLKO1_EN_SHIFT (7U)
  0157a7: line 3444 define CCM_CCOSR_CLKO1_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCOSR_CLKO1_EN_SHIFT)) & CCM_CCOSR_CLKO1_EN_MASK)
  015816: line 3445 define CCM_CCOSR_CLK_OUT_SEL_MASK (0x100U)
  01583d: line 3446 define CCM_CCOSR_CLK_OUT_SEL_SHIFT (8U)
  015861: line 3447 define CCM_CCOSR_CLK_OUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCOSR_CLK_OUT_SEL_SHIFT)) & CCM_CCOSR_CLK_OUT_SEL_MASK)
  0158d9: line 3448 define CCM_CCOSR_CLKO2_SEL_MASK (0x1F0000U)
  015901: line 3449 define CCM_CCOSR_CLKO2_SEL_SHIFT (16U)
  015924: line 3450 define CCM_CCOSR_CLKO2_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCOSR_CLKO2_SEL_SHIFT)) & CCM_CCOSR_CLKO2_SEL_MASK)
  015996: line 3451 define CCM_CCOSR_CLKO2_DIV_MASK (0xE00000U)
  0159be: line 3452 define CCM_CCOSR_CLKO2_DIV_SHIFT (21U)
  0159e1: line 3453 define CCM_CCOSR_CLKO2_DIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCOSR_CLKO2_DIV_SHIFT)) & CCM_CCOSR_CLKO2_DIV_MASK)
  015a53: line 3454 define CCM_CCOSR_CLKO2_EN_MASK (0x1000000U)
  015a7b: line 3455 define CCM_CCOSR_CLKO2_EN_SHIFT (24U)
  015a9d: line 3456 define CCM_CCOSR_CLKO2_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCOSR_CLKO2_EN_SHIFT)) & CCM_CCOSR_CLKO2_EN_MASK)
  015b0c: line 3461 define CCM_CGPR_PMIC_DELAY_SCALER_MASK (0x1U)
  015b36: line 3462 define CCM_CGPR_PMIC_DELAY_SCALER_SHIFT (0U)
  015b5f: line 3463 define CCM_CGPR_PMIC_DELAY_SCALER(x) (((uint32_t)(((uint32_t)(x)) << CCM_CGPR_PMIC_DELAY_SCALER_SHIFT)) & CCM_CGPR_PMIC_DELAY_SCALER_MASK)
  015be6: line 3464 define CCM_CGPR_EFUSE_PROG_SUPPLY_GATE_MASK (0x10U)
  015c16: line 3465 define CCM_CGPR_EFUSE_PROG_SUPPLY_GATE_SHIFT (4U)
  015c44: line 3466 define CCM_CGPR_EFUSE_PROG_SUPPLY_GATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_CGPR_EFUSE_PROG_SUPPLY_GATE_SHIFT)) & CCM_CGPR_EFUSE_PROG_SUPPLY_GATE_MASK)
  015cda: line 3467 define CCM_CGPR_SYS_MEM_DS_CTRL_MASK (0xC000U)
  015d05: line 3468 define CCM_CGPR_SYS_MEM_DS_CTRL_SHIFT (14U)
  015d2d: line 3469 define CCM_CGPR_SYS_MEM_DS_CTRL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CGPR_SYS_MEM_DS_CTRL_SHIFT)) & CCM_CGPR_SYS_MEM_DS_CTRL_MASK)
  015dae: line 3470 define CCM_CGPR_FPL_MASK (0x10000U)
  015dce: line 3471 define CCM_CGPR_FPL_SHIFT (16U)
  015dea: line 3472 define CCM_CGPR_FPL(x) (((uint32_t)(((uint32_t)(x)) << CCM_CGPR_FPL_SHIFT)) & CCM_CGPR_FPL_MASK)
  015e47: line 3473 define CCM_CGPR_INT_MEM_CLK_LPM_MASK (0x20000U)
  015e73: line 3474 define CCM_CGPR_INT_MEM_CLK_LPM_SHIFT (17U)
  015e9b: line 3475 define CCM_CGPR_INT_MEM_CLK_LPM(x) (((uint32_t)(((uint32_t)(x)) << CCM_CGPR_INT_MEM_CLK_LPM_SHIFT)) & CCM_CGPR_INT_MEM_CLK_LPM_MASK)
  015f1c: line 3480 define CCM_CCGR0_CG0_MASK (0x3U)
  015f39: line 3481 define CCM_CCGR0_CG0_SHIFT (0U)
  015f55: line 3482 define CCM_CCGR0_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG0_SHIFT)) & CCM_CCGR0_CG0_MASK)
  015fb5: line 3483 define CCM_CCGR0_CG1_MASK (0xCU)
  015fd2: line 3484 define CCM_CCGR0_CG1_SHIFT (2U)
  015fee: line 3485 define CCM_CCGR0_CG1(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG1_SHIFT)) & CCM_CCGR0_CG1_MASK)
  01604e: line 3486 define CCM_CCGR0_CG2_MASK (0x30U)
  01606c: line 3487 define CCM_CCGR0_CG2_SHIFT (4U)
  016088: line 3488 define CCM_CCGR0_CG2(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG2_SHIFT)) & CCM_CCGR0_CG2_MASK)
  0160e8: line 3489 define CCM_CCGR0_CG3_MASK (0xC0U)
  016106: line 3490 define CCM_CCGR0_CG3_SHIFT (6U)
  016122: line 3491 define CCM_CCGR0_CG3(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG3_SHIFT)) & CCM_CCGR0_CG3_MASK)
  016182: line 3492 define CCM_CCGR0_CG4_MASK (0x300U)
  0161a1: line 3493 define CCM_CCGR0_CG4_SHIFT (8U)
  0161bd: line 3494 define CCM_CCGR0_CG4(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG4_SHIFT)) & CCM_CCGR0_CG4_MASK)
  01621d: line 3495 define CCM_CCGR0_CG5_MASK (0xC00U)
  01623c: line 3496 define CCM_CCGR0_CG5_SHIFT (10U)
  016259: line 3497 define CCM_CCGR0_CG5(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG5_SHIFT)) & CCM_CCGR0_CG5_MASK)
  0162b9: line 3498 define CCM_CCGR0_CG6_MASK (0x3000U)
  0162d9: line 3499 define CCM_CCGR0_CG6_SHIFT (12U)
  0162f6: line 3500 define CCM_CCGR0_CG6(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG6_SHIFT)) & CCM_CCGR0_CG6_MASK)
  016356: line 3501 define CCM_CCGR0_CG7_MASK (0xC000U)
  016376: line 3502 define CCM_CCGR0_CG7_SHIFT (14U)
  016393: line 3503 define CCM_CCGR0_CG7(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG7_SHIFT)) & CCM_CCGR0_CG7_MASK)
  0163f3: line 3504 define CCM_CCGR0_CG8_MASK (0x30000U)
  016414: line 3505 define CCM_CCGR0_CG8_SHIFT (16U)
  016431: line 3506 define CCM_CCGR0_CG8(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG8_SHIFT)) & CCM_CCGR0_CG8_MASK)
  016491: line 3507 define CCM_CCGR0_CG9_MASK (0xC0000U)
  0164b2: line 3508 define CCM_CCGR0_CG9_SHIFT (18U)
  0164cf: line 3509 define CCM_CCGR0_CG9(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG9_SHIFT)) & CCM_CCGR0_CG9_MASK)
  01652f: line 3510 define CCM_CCGR0_CG10_MASK (0x300000U)
  016552: line 3511 define CCM_CCGR0_CG10_SHIFT (20U)
  016570: line 3512 define CCM_CCGR0_CG10(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG10_SHIFT)) & CCM_CCGR0_CG10_MASK)
  0165d3: line 3513 define CCM_CCGR0_CG11_MASK (0xC00000U)
  0165f6: line 3514 define CCM_CCGR0_CG11_SHIFT (22U)
  016614: line 3515 define CCM_CCGR0_CG11(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG11_SHIFT)) & CCM_CCGR0_CG11_MASK)
  016677: line 3516 define CCM_CCGR0_CG12_MASK (0x3000000U)
  01669b: line 3517 define CCM_CCGR0_CG12_SHIFT (24U)
  0166b9: line 3518 define CCM_CCGR0_CG12(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG12_SHIFT)) & CCM_CCGR0_CG12_MASK)
  01671c: line 3519 define CCM_CCGR0_CG13_MASK (0xC000000U)
  016740: line 3520 define CCM_CCGR0_CG13_SHIFT (26U)
  01675e: line 3521 define CCM_CCGR0_CG13(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG13_SHIFT)) & CCM_CCGR0_CG13_MASK)
  0167c1: line 3522 define CCM_CCGR0_CG14_MASK (0x30000000U)
  0167e6: line 3523 define CCM_CCGR0_CG14_SHIFT (28U)
  016804: line 3524 define CCM_CCGR0_CG14(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG14_SHIFT)) & CCM_CCGR0_CG14_MASK)
  016867: line 3525 define CCM_CCGR0_CG15_MASK (0xC0000000U)
  01688c: line 3526 define CCM_CCGR0_CG15_SHIFT (30U)
  0168aa: line 3527 define CCM_CCGR0_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR0_CG15_SHIFT)) & CCM_CCGR0_CG15_MASK)
  01690d: line 3532 define CCM_CCGR1_CG0_MASK (0x3U)
  01692a: line 3533 define CCM_CCGR1_CG0_SHIFT (0U)
  016946: line 3534 define CCM_CCGR1_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG0_SHIFT)) & CCM_CCGR1_CG0_MASK)
  0169a6: line 3535 define CCM_CCGR1_CG1_MASK (0xCU)
  0169c3: line 3536 define CCM_CCGR1_CG1_SHIFT (2U)
  0169df: line 3537 define CCM_CCGR1_CG1(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG1_SHIFT)) & CCM_CCGR1_CG1_MASK)
  016a3f: line 3538 define CCM_CCGR1_CG2_MASK (0x30U)
  016a5d: line 3539 define CCM_CCGR1_CG2_SHIFT (4U)
  016a79: line 3540 define CCM_CCGR1_CG2(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG2_SHIFT)) & CCM_CCGR1_CG2_MASK)
  016ad9: line 3541 define CCM_CCGR1_CG3_MASK (0xC0U)
  016af7: line 3542 define CCM_CCGR1_CG3_SHIFT (6U)
  016b13: line 3543 define CCM_CCGR1_CG3(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG3_SHIFT)) & CCM_CCGR1_CG3_MASK)
  016b73: line 3544 define CCM_CCGR1_CG4_MASK (0x300U)
  016b92: line 3545 define CCM_CCGR1_CG4_SHIFT (8U)
  016bae: line 3546 define CCM_CCGR1_CG4(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG4_SHIFT)) & CCM_CCGR1_CG4_MASK)
  016c0e: line 3547 define CCM_CCGR1_CG5_MASK (0xC00U)
  016c2d: line 3548 define CCM_CCGR1_CG5_SHIFT (10U)
  016c4a: line 3549 define CCM_CCGR1_CG5(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG5_SHIFT)) & CCM_CCGR1_CG5_MASK)
  016caa: line 3550 define CCM_CCGR1_CG6_MASK (0x3000U)
  016cca: line 3551 define CCM_CCGR1_CG6_SHIFT (12U)
  016ce7: line 3552 define CCM_CCGR1_CG6(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG6_SHIFT)) & CCM_CCGR1_CG6_MASK)
  016d47: line 3553 define CCM_CCGR1_CG7_MASK (0xC000U)
  016d67: line 3554 define CCM_CCGR1_CG7_SHIFT (14U)
  016d84: line 3555 define CCM_CCGR1_CG7(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG7_SHIFT)) & CCM_CCGR1_CG7_MASK)
  016de4: line 3556 define CCM_CCGR1_CG8_MASK (0x30000U)
  016e05: line 3557 define CCM_CCGR1_CG8_SHIFT (16U)
  016e22: line 3558 define CCM_CCGR1_CG8(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG8_SHIFT)) & CCM_CCGR1_CG8_MASK)
  016e82: line 3559 define CCM_CCGR1_CG9_MASK (0xC0000U)
  016ea3: line 3560 define CCM_CCGR1_CG9_SHIFT (18U)
  016ec0: line 3561 define CCM_CCGR1_CG9(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG9_SHIFT)) & CCM_CCGR1_CG9_MASK)
  016f20: line 3562 define CCM_CCGR1_CG10_MASK (0x300000U)
  016f43: line 3563 define CCM_CCGR1_CG10_SHIFT (20U)
  016f61: line 3564 define CCM_CCGR1_CG10(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG10_SHIFT)) & CCM_CCGR1_CG10_MASK)
  016fc4: line 3565 define CCM_CCGR1_CG11_MASK (0xC00000U)
  016fe7: line 3566 define CCM_CCGR1_CG11_SHIFT (22U)
  017005: line 3567 define CCM_CCGR1_CG11(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG11_SHIFT)) & CCM_CCGR1_CG11_MASK)
  017068: line 3568 define CCM_CCGR1_CG12_MASK (0x3000000U)
  01708c: line 3569 define CCM_CCGR1_CG12_SHIFT (24U)
  0170aa: line 3570 define CCM_CCGR1_CG12(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG12_SHIFT)) & CCM_CCGR1_CG12_MASK)
  01710d: line 3571 define CCM_CCGR1_CG13_MASK (0xC000000U)
  017131: line 3572 define CCM_CCGR1_CG13_SHIFT (26U)
  01714f: line 3573 define CCM_CCGR1_CG13(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG13_SHIFT)) & CCM_CCGR1_CG13_MASK)
  0171b2: line 3574 define CCM_CCGR1_CG14_MASK (0x30000000U)
  0171d7: line 3575 define CCM_CCGR1_CG14_SHIFT (28U)
  0171f5: line 3576 define CCM_CCGR1_CG14(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG14_SHIFT)) & CCM_CCGR1_CG14_MASK)
  017258: line 3577 define CCM_CCGR1_CG15_MASK (0xC0000000U)
  01727d: line 3578 define CCM_CCGR1_CG15_SHIFT (30U)
  01729b: line 3579 define CCM_CCGR1_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR1_CG15_SHIFT)) & CCM_CCGR1_CG15_MASK)
  0172fe: line 3584 define CCM_CCGR2_CG0_MASK (0x3U)
  01731b: line 3585 define CCM_CCGR2_CG0_SHIFT (0U)
  017337: line 3586 define CCM_CCGR2_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG0_SHIFT)) & CCM_CCGR2_CG0_MASK)
  017397: line 3587 define CCM_CCGR2_CG1_MASK (0xCU)
  0173b4: line 3588 define CCM_CCGR2_CG1_SHIFT (2U)
  0173d0: line 3589 define CCM_CCGR2_CG1(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG1_SHIFT)) & CCM_CCGR2_CG1_MASK)
  017430: line 3590 define CCM_CCGR2_CG2_MASK (0x30U)
  01744e: line 3591 define CCM_CCGR2_CG2_SHIFT (4U)
  01746a: line 3592 define CCM_CCGR2_CG2(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG2_SHIFT)) & CCM_CCGR2_CG2_MASK)
  0174ca: line 3593 define CCM_CCGR2_CG3_MASK (0xC0U)
  0174e8: line 3594 define CCM_CCGR2_CG3_SHIFT (6U)
  017504: line 3595 define CCM_CCGR2_CG3(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG3_SHIFT)) & CCM_CCGR2_CG3_MASK)
  017564: line 3596 define CCM_CCGR2_CG4_MASK (0x300U)
  017583: line 3597 define CCM_CCGR2_CG4_SHIFT (8U)
  01759f: line 3598 define CCM_CCGR2_CG4(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG4_SHIFT)) & CCM_CCGR2_CG4_MASK)
  0175ff: line 3599 define CCM_CCGR2_CG5_MASK (0xC00U)
  01761e: line 3600 define CCM_CCGR2_CG5_SHIFT (10U)
  01763b: line 3601 define CCM_CCGR2_CG5(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG5_SHIFT)) & CCM_CCGR2_CG5_MASK)
  01769b: line 3602 define CCM_CCGR2_CG6_MASK (0x3000U)
  0176bb: line 3603 define CCM_CCGR2_CG6_SHIFT (12U)
  0176d8: line 3604 define CCM_CCGR2_CG6(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG6_SHIFT)) & CCM_CCGR2_CG6_MASK)
  017738: line 3605 define CCM_CCGR2_CG7_MASK (0xC000U)
  017758: line 3606 define CCM_CCGR2_CG7_SHIFT (14U)
  017775: line 3607 define CCM_CCGR2_CG7(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG7_SHIFT)) & CCM_CCGR2_CG7_MASK)
  0177d5: line 3608 define CCM_CCGR2_CG8_MASK (0x30000U)
  0177f6: line 3609 define CCM_CCGR2_CG8_SHIFT (16U)
  017813: line 3610 define CCM_CCGR2_CG8(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG8_SHIFT)) & CCM_CCGR2_CG8_MASK)
  017873: line 3611 define CCM_CCGR2_CG9_MASK (0xC0000U)
  017894: line 3612 define CCM_CCGR2_CG9_SHIFT (18U)
  0178b1: line 3613 define CCM_CCGR2_CG9(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG9_SHIFT)) & CCM_CCGR2_CG9_MASK)
  017911: line 3614 define CCM_CCGR2_CG10_MASK (0x300000U)
  017934: line 3615 define CCM_CCGR2_CG10_SHIFT (20U)
  017952: line 3616 define CCM_CCGR2_CG10(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG10_SHIFT)) & CCM_CCGR2_CG10_MASK)
  0179b5: line 3617 define CCM_CCGR2_CG11_MASK (0xC00000U)
  0179d8: line 3618 define CCM_CCGR2_CG11_SHIFT (22U)
  0179f6: line 3619 define CCM_CCGR2_CG11(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG11_SHIFT)) & CCM_CCGR2_CG11_MASK)
  017a59: line 3620 define CCM_CCGR2_CG12_MASK (0x3000000U)
  017a7d: line 3621 define CCM_CCGR2_CG12_SHIFT (24U)
  017a9b: line 3622 define CCM_CCGR2_CG12(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG12_SHIFT)) & CCM_CCGR2_CG12_MASK)
  017afe: line 3623 define CCM_CCGR2_CG13_MASK (0xC000000U)
  017b22: line 3624 define CCM_CCGR2_CG13_SHIFT (26U)
  017b40: line 3625 define CCM_CCGR2_CG13(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG13_SHIFT)) & CCM_CCGR2_CG13_MASK)
  017ba3: line 3626 define CCM_CCGR2_CG14_MASK (0x30000000U)
  017bc8: line 3627 define CCM_CCGR2_CG14_SHIFT (28U)
  017be6: line 3628 define CCM_CCGR2_CG14(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG14_SHIFT)) & CCM_CCGR2_CG14_MASK)
  017c49: line 3629 define CCM_CCGR2_CG15_MASK (0xC0000000U)
  017c6e: line 3630 define CCM_CCGR2_CG15_SHIFT (30U)
  017c8c: line 3631 define CCM_CCGR2_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR2_CG15_SHIFT)) & CCM_CCGR2_CG15_MASK)
  017cef: line 3636 define CCM_CCGR3_CG0_MASK (0x3U)
  017d0c: line 3637 define CCM_CCGR3_CG0_SHIFT (0U)
  017d28: line 3638 define CCM_CCGR3_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG0_SHIFT)) & CCM_CCGR3_CG0_MASK)
  017d88: line 3639 define CCM_CCGR3_CG1_MASK (0xCU)
  017da5: line 3640 define CCM_CCGR3_CG1_SHIFT (2U)
  017dc1: line 3641 define CCM_CCGR3_CG1(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG1_SHIFT)) & CCM_CCGR3_CG1_MASK)
  017e21: line 3642 define CCM_CCGR3_CG2_MASK (0x30U)
  017e3f: line 3643 define CCM_CCGR3_CG2_SHIFT (4U)
  017e5b: line 3644 define CCM_CCGR3_CG2(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG2_SHIFT)) & CCM_CCGR3_CG2_MASK)
  017ebb: line 3645 define CCM_CCGR3_CG3_MASK (0xC0U)
  017ed9: line 3646 define CCM_CCGR3_CG3_SHIFT (6U)
  017ef5: line 3647 define CCM_CCGR3_CG3(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG3_SHIFT)) & CCM_CCGR3_CG3_MASK)
  017f55: line 3648 define CCM_CCGR3_CG4_MASK (0x300U)
  017f74: line 3649 define CCM_CCGR3_CG4_SHIFT (8U)
  017f90: line 3650 define CCM_CCGR3_CG4(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG4_SHIFT)) & CCM_CCGR3_CG4_MASK)
  017ff0: line 3651 define CCM_CCGR3_CG5_MASK (0xC00U)
  01800f: line 3652 define CCM_CCGR3_CG5_SHIFT (10U)
  01802c: line 3653 define CCM_CCGR3_CG5(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG5_SHIFT)) & CCM_CCGR3_CG5_MASK)
  01808c: line 3654 define CCM_CCGR3_CG6_MASK (0x3000U)
  0180ac: line 3655 define CCM_CCGR3_CG6_SHIFT (12U)
  0180c9: line 3656 define CCM_CCGR3_CG6(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG6_SHIFT)) & CCM_CCGR3_CG6_MASK)
  018129: line 3657 define CCM_CCGR3_CG7_MASK (0xC000U)
  018149: line 3658 define CCM_CCGR3_CG7_SHIFT (14U)
  018166: line 3659 define CCM_CCGR3_CG7(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG7_SHIFT)) & CCM_CCGR3_CG7_MASK)
  0181c6: line 3660 define CCM_CCGR3_CG8_MASK (0x30000U)
  0181e7: line 3661 define CCM_CCGR3_CG8_SHIFT (16U)
  018204: line 3662 define CCM_CCGR3_CG8(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG8_SHIFT)) & CCM_CCGR3_CG8_MASK)
  018264: line 3663 define CCM_CCGR3_CG9_MASK (0xC0000U)
  018285: line 3664 define CCM_CCGR3_CG9_SHIFT (18U)
  0182a2: line 3665 define CCM_CCGR3_CG9(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG9_SHIFT)) & CCM_CCGR3_CG9_MASK)
  018302: line 3666 define CCM_CCGR3_CG10_MASK (0x300000U)
  018325: line 3667 define CCM_CCGR3_CG10_SHIFT (20U)
  018343: line 3668 define CCM_CCGR3_CG10(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG10_SHIFT)) & CCM_CCGR3_CG10_MASK)
  0183a6: line 3669 define CCM_CCGR3_CG11_MASK (0xC00000U)
  0183c9: line 3670 define CCM_CCGR3_CG11_SHIFT (22U)
  0183e7: line 3671 define CCM_CCGR3_CG11(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG11_SHIFT)) & CCM_CCGR3_CG11_MASK)
  01844a: line 3672 define CCM_CCGR3_CG12_MASK (0x3000000U)
  01846e: line 3673 define CCM_CCGR3_CG12_SHIFT (24U)
  01848c: line 3674 define CCM_CCGR3_CG12(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG12_SHIFT)) & CCM_CCGR3_CG12_MASK)
  0184ef: line 3675 define CCM_CCGR3_CG13_MASK (0xC000000U)
  018513: line 3676 define CCM_CCGR3_CG13_SHIFT (26U)
  018531: line 3677 define CCM_CCGR3_CG13(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG13_SHIFT)) & CCM_CCGR3_CG13_MASK)
  018594: line 3678 define CCM_CCGR3_CG14_MASK (0x30000000U)
  0185b9: line 3679 define CCM_CCGR3_CG14_SHIFT (28U)
  0185d7: line 3680 define CCM_CCGR3_CG14(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG14_SHIFT)) & CCM_CCGR3_CG14_MASK)
  01863a: line 3681 define CCM_CCGR3_CG15_MASK (0xC0000000U)
  01865f: line 3682 define CCM_CCGR3_CG15_SHIFT (30U)
  01867d: line 3683 define CCM_CCGR3_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR3_CG15_SHIFT)) & CCM_CCGR3_CG15_MASK)
  0186e0: line 3688 define CCM_CCGR4_CG0_MASK (0x3U)
  0186fd: line 3689 define CCM_CCGR4_CG0_SHIFT (0U)
  018719: line 3690 define CCM_CCGR4_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG0_SHIFT)) & CCM_CCGR4_CG0_MASK)
  018779: line 3691 define CCM_CCGR4_CG1_MASK (0xCU)
  018796: line 3692 define CCM_CCGR4_CG1_SHIFT (2U)
  0187b2: line 3693 define CCM_CCGR4_CG1(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG1_SHIFT)) & CCM_CCGR4_CG1_MASK)
  018812: line 3694 define CCM_CCGR4_CG2_MASK (0x30U)
  018830: line 3695 define CCM_CCGR4_CG2_SHIFT (4U)
  01884c: line 3696 define CCM_CCGR4_CG2(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG2_SHIFT)) & CCM_CCGR4_CG2_MASK)
  0188ac: line 3697 define CCM_CCGR4_CG3_MASK (0xC0U)
  0188ca: line 3698 define CCM_CCGR4_CG3_SHIFT (6U)
  0188e6: line 3699 define CCM_CCGR4_CG3(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG3_SHIFT)) & CCM_CCGR4_CG3_MASK)
  018946: line 3700 define CCM_CCGR4_CG4_MASK (0x300U)
  018965: line 3701 define CCM_CCGR4_CG4_SHIFT (8U)
  018981: line 3702 define CCM_CCGR4_CG4(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG4_SHIFT)) & CCM_CCGR4_CG4_MASK)
  0189e1: line 3703 define CCM_CCGR4_CG5_MASK (0xC00U)
  018a00: line 3704 define CCM_CCGR4_CG5_SHIFT (10U)
  018a1d: line 3705 define CCM_CCGR4_CG5(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG5_SHIFT)) & CCM_CCGR4_CG5_MASK)
  018a7d: line 3706 define CCM_CCGR4_CG6_MASK (0x3000U)
  018a9d: line 3707 define CCM_CCGR4_CG6_SHIFT (12U)
  018aba: line 3708 define CCM_CCGR4_CG6(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG6_SHIFT)) & CCM_CCGR4_CG6_MASK)
  018b1a: line 3709 define CCM_CCGR4_CG7_MASK (0xC000U)
  018b3a: line 3710 define CCM_CCGR4_CG7_SHIFT (14U)
  018b57: line 3711 define CCM_CCGR4_CG7(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG7_SHIFT)) & CCM_CCGR4_CG7_MASK)
  018bb7: line 3712 define CCM_CCGR4_CG8_MASK (0x30000U)
  018bd8: line 3713 define CCM_CCGR4_CG8_SHIFT (16U)
  018bf5: line 3714 define CCM_CCGR4_CG8(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG8_SHIFT)) & CCM_CCGR4_CG8_MASK)
  018c55: line 3715 define CCM_CCGR4_CG9_MASK (0xC0000U)
  018c76: line 3716 define CCM_CCGR4_CG9_SHIFT (18U)
  018c93: line 3717 define CCM_CCGR4_CG9(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG9_SHIFT)) & CCM_CCGR4_CG9_MASK)
  018cf3: line 3718 define CCM_CCGR4_CG10_MASK (0x300000U)
  018d16: line 3719 define CCM_CCGR4_CG10_SHIFT (20U)
  018d34: line 3720 define CCM_CCGR4_CG10(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG10_SHIFT)) & CCM_CCGR4_CG10_MASK)
  018d97: line 3721 define CCM_CCGR4_CG11_MASK (0xC00000U)
  018dba: line 3722 define CCM_CCGR4_CG11_SHIFT (22U)
  018dd8: line 3723 define CCM_CCGR4_CG11(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG11_SHIFT)) & CCM_CCGR4_CG11_MASK)
  018e3b: line 3724 define CCM_CCGR4_CG12_MASK (0x3000000U)
  018e5f: line 3725 define CCM_CCGR4_CG12_SHIFT (24U)
  018e7d: line 3726 define CCM_CCGR4_CG12(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG12_SHIFT)) & CCM_CCGR4_CG12_MASK)
  018ee0: line 3727 define CCM_CCGR4_CG13_MASK (0xC000000U)
  018f04: line 3728 define CCM_CCGR4_CG13_SHIFT (26U)
  018f22: line 3729 define CCM_CCGR4_CG13(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG13_SHIFT)) & CCM_CCGR4_CG13_MASK)
  018f85: line 3730 define CCM_CCGR4_CG14_MASK (0x30000000U)
  018faa: line 3731 define CCM_CCGR4_CG14_SHIFT (28U)
  018fc8: line 3732 define CCM_CCGR4_CG14(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG14_SHIFT)) & CCM_CCGR4_CG14_MASK)
  01902b: line 3733 define CCM_CCGR4_CG15_MASK (0xC0000000U)
  019050: line 3734 define CCM_CCGR4_CG15_SHIFT (30U)
  01906e: line 3735 define CCM_CCGR4_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR4_CG15_SHIFT)) & CCM_CCGR4_CG15_MASK)
  0190d1: line 3740 define CCM_CCGR5_CG0_MASK (0x3U)
  0190ee: line 3741 define CCM_CCGR5_CG0_SHIFT (0U)
  01910a: line 3742 define CCM_CCGR5_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG0_SHIFT)) & CCM_CCGR5_CG0_MASK)
  01916a: line 3743 define CCM_CCGR5_CG1_MASK (0xCU)
  019187: line 3744 define CCM_CCGR5_CG1_SHIFT (2U)
  0191a3: line 3745 define CCM_CCGR5_CG1(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG1_SHIFT)) & CCM_CCGR5_CG1_MASK)
  019203: line 3746 define CCM_CCGR5_CG2_MASK (0x30U)
  019221: line 3747 define CCM_CCGR5_CG2_SHIFT (4U)
  01923d: line 3748 define CCM_CCGR5_CG2(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG2_SHIFT)) & CCM_CCGR5_CG2_MASK)
  01929d: line 3749 define CCM_CCGR5_CG3_MASK (0xC0U)
  0192bb: line 3750 define CCM_CCGR5_CG3_SHIFT (6U)
  0192d7: line 3751 define CCM_CCGR5_CG3(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG3_SHIFT)) & CCM_CCGR5_CG3_MASK)
  019337: line 3752 define CCM_CCGR5_CG4_MASK (0x300U)
  019356: line 3753 define CCM_CCGR5_CG4_SHIFT (8U)
  019372: line 3754 define CCM_CCGR5_CG4(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG4_SHIFT)) & CCM_CCGR5_CG4_MASK)
  0193d2: line 3755 define CCM_CCGR5_CG5_MASK (0xC00U)
  0193f1: line 3756 define CCM_CCGR5_CG5_SHIFT (10U)
  01940e: line 3757 define CCM_CCGR5_CG5(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG5_SHIFT)) & CCM_CCGR5_CG5_MASK)
  01946e: line 3758 define CCM_CCGR5_CG6_MASK (0x3000U)
  01948e: line 3759 define CCM_CCGR5_CG6_SHIFT (12U)
  0194ab: line 3760 define CCM_CCGR5_CG6(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG6_SHIFT)) & CCM_CCGR5_CG6_MASK)
  01950b: line 3761 define CCM_CCGR5_CG7_MASK (0xC000U)
  01952b: line 3762 define CCM_CCGR5_CG7_SHIFT (14U)
  019548: line 3763 define CCM_CCGR5_CG7(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG7_SHIFT)) & CCM_CCGR5_CG7_MASK)
  0195a8: line 3764 define CCM_CCGR5_CG8_MASK (0x30000U)
  0195c9: line 3765 define CCM_CCGR5_CG8_SHIFT (16U)
  0195e6: line 3766 define CCM_CCGR5_CG8(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG8_SHIFT)) & CCM_CCGR5_CG8_MASK)
  019646: line 3767 define CCM_CCGR5_CG9_MASK (0xC0000U)
  019667: line 3768 define CCM_CCGR5_CG9_SHIFT (18U)
  019684: line 3769 define CCM_CCGR5_CG9(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG9_SHIFT)) & CCM_CCGR5_CG9_MASK)
  0196e4: line 3770 define CCM_CCGR5_CG10_MASK (0x300000U)
  019707: line 3771 define CCM_CCGR5_CG10_SHIFT (20U)
  019725: line 3772 define CCM_CCGR5_CG10(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG10_SHIFT)) & CCM_CCGR5_CG10_MASK)
  019788: line 3773 define CCM_CCGR5_CG11_MASK (0xC00000U)
  0197ab: line 3774 define CCM_CCGR5_CG11_SHIFT (22U)
  0197c9: line 3775 define CCM_CCGR5_CG11(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG11_SHIFT)) & CCM_CCGR5_CG11_MASK)
  01982c: line 3776 define CCM_CCGR5_CG12_MASK (0x3000000U)
  019850: line 3777 define CCM_CCGR5_CG12_SHIFT (24U)
  01986e: line 3778 define CCM_CCGR5_CG12(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG12_SHIFT)) & CCM_CCGR5_CG12_MASK)
  0198d1: line 3779 define CCM_CCGR5_CG13_MASK (0xC000000U)
  0198f5: line 3780 define CCM_CCGR5_CG13_SHIFT (26U)
  019913: line 3781 define CCM_CCGR5_CG13(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG13_SHIFT)) & CCM_CCGR5_CG13_MASK)
  019976: line 3782 define CCM_CCGR5_CG14_MASK (0x30000000U)
  01999b: line 3783 define CCM_CCGR5_CG14_SHIFT (28U)
  0199b9: line 3784 define CCM_CCGR5_CG14(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG14_SHIFT)) & CCM_CCGR5_CG14_MASK)
  019a1c: line 3785 define CCM_CCGR5_CG15_MASK (0xC0000000U)
  019a41: line 3786 define CCM_CCGR5_CG15_SHIFT (30U)
  019a5f: line 3787 define CCM_CCGR5_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR5_CG15_SHIFT)) & CCM_CCGR5_CG15_MASK)
  019ac2: line 3792 define CCM_CCGR6_CG0_MASK (0x3U)
  019adf: line 3793 define CCM_CCGR6_CG0_SHIFT (0U)
  019afb: line 3794 define CCM_CCGR6_CG0(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG0_SHIFT)) & CCM_CCGR6_CG0_MASK)
  019b5b: line 3795 define CCM_CCGR6_CG1_MASK (0xCU)
  019b78: line 3796 define CCM_CCGR6_CG1_SHIFT (2U)
  019b94: line 3797 define CCM_CCGR6_CG1(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG1_SHIFT)) & CCM_CCGR6_CG1_MASK)
  019bf4: line 3798 define CCM_CCGR6_CG2_MASK (0x30U)
  019c12: line 3799 define CCM_CCGR6_CG2_SHIFT (4U)
  019c2e: line 3800 define CCM_CCGR6_CG2(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG2_SHIFT)) & CCM_CCGR6_CG2_MASK)
  019c8e: line 3801 define CCM_CCGR6_CG3_MASK (0xC0U)
  019cac: line 3802 define CCM_CCGR6_CG3_SHIFT (6U)
  019cc8: line 3803 define CCM_CCGR6_CG3(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG3_SHIFT)) & CCM_CCGR6_CG3_MASK)
  019d28: line 3804 define CCM_CCGR6_CG4_MASK (0x300U)
  019d47: line 3805 define CCM_CCGR6_CG4_SHIFT (8U)
  019d63: line 3806 define CCM_CCGR6_CG4(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG4_SHIFT)) & CCM_CCGR6_CG4_MASK)
  019dc3: line 3807 define CCM_CCGR6_CG5_MASK (0xC00U)
  019de2: line 3808 define CCM_CCGR6_CG5_SHIFT (10U)
  019dff: line 3809 define CCM_CCGR6_CG5(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG5_SHIFT)) & CCM_CCGR6_CG5_MASK)
  019e5f: line 3810 define CCM_CCGR6_CG6_MASK (0x3000U)
  019e7f: line 3811 define CCM_CCGR6_CG6_SHIFT (12U)
  019e9c: line 3812 define CCM_CCGR6_CG6(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG6_SHIFT)) & CCM_CCGR6_CG6_MASK)
  019efc: line 3813 define CCM_CCGR6_CG7_MASK (0xC000U)
  019f1c: line 3814 define CCM_CCGR6_CG7_SHIFT (14U)
  019f39: line 3815 define CCM_CCGR6_CG7(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG7_SHIFT)) & CCM_CCGR6_CG7_MASK)
  019f99: line 3816 define CCM_CCGR6_CG8_MASK (0x30000U)
  019fba: line 3817 define CCM_CCGR6_CG8_SHIFT (16U)
  019fd7: line 3818 define CCM_CCGR6_CG8(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG8_SHIFT)) & CCM_CCGR6_CG8_MASK)
  01a037: line 3819 define CCM_CCGR6_CG9_MASK (0xC0000U)
  01a058: line 3820 define CCM_CCGR6_CG9_SHIFT (18U)
  01a075: line 3821 define CCM_CCGR6_CG9(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG9_SHIFT)) & CCM_CCGR6_CG9_MASK)
  01a0d5: line 3822 define CCM_CCGR6_CG10_MASK (0x300000U)
  01a0f8: line 3823 define CCM_CCGR6_CG10_SHIFT (20U)
  01a116: line 3824 define CCM_CCGR6_CG10(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG10_SHIFT)) & CCM_CCGR6_CG10_MASK)
  01a179: line 3825 define CCM_CCGR6_CG11_MASK (0xC00000U)
  01a19c: line 3826 define CCM_CCGR6_CG11_SHIFT (22U)
  01a1ba: line 3827 define CCM_CCGR6_CG11(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG11_SHIFT)) & CCM_CCGR6_CG11_MASK)
  01a21d: line 3828 define CCM_CCGR6_CG12_MASK (0x3000000U)
  01a241: line 3829 define CCM_CCGR6_CG12_SHIFT (24U)
  01a25f: line 3830 define CCM_CCGR6_CG12(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG12_SHIFT)) & CCM_CCGR6_CG12_MASK)
  01a2c2: line 3831 define CCM_CCGR6_CG13_MASK (0xC000000U)
  01a2e6: line 3832 define CCM_CCGR6_CG13_SHIFT (26U)
  01a304: line 3833 define CCM_CCGR6_CG13(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG13_SHIFT)) & CCM_CCGR6_CG13_MASK)
  01a367: line 3834 define CCM_CCGR6_CG14_MASK (0x30000000U)
  01a38c: line 3835 define CCM_CCGR6_CG14_SHIFT (28U)
  01a3aa: line 3836 define CCM_CCGR6_CG14(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG14_SHIFT)) & CCM_CCGR6_CG14_MASK)
  01a40d: line 3837 define CCM_CCGR6_CG15_MASK (0xC0000000U)
  01a432: line 3838 define CCM_CCGR6_CG15_SHIFT (30U)
  01a450: line 3839 define CCM_CCGR6_CG15(x) (((uint32_t)(((uint32_t)(x)) << CCM_CCGR6_CG15_SHIFT)) & CCM_CCGR6_CG15_MASK)
  01a4b3: line 3844 define CCM_CMEOR_MOD_EN_OV_GPT_MASK (0x20U)
  01a4db: line 3845 define CCM_CMEOR_MOD_EN_OV_GPT_SHIFT (5U)
  01a501: line 3846 define CCM_CMEOR_MOD_EN_OV_GPT(x) (((uint32_t)(((uint32_t)(x)) << CCM_CMEOR_MOD_EN_OV_GPT_SHIFT)) & CCM_CMEOR_MOD_EN_OV_GPT_MASK)
  01a57f: line 3847 define CCM_CMEOR_MOD_EN_OV_PIT_MASK (0x40U)
  01a5a7: line 3848 define CCM_CMEOR_MOD_EN_OV_PIT_SHIFT (6U)
  01a5cd: line 3849 define CCM_CMEOR_MOD_EN_OV_PIT(x) (((uint32_t)(((uint32_t)(x)) << CCM_CMEOR_MOD_EN_OV_PIT_SHIFT)) & CCM_CMEOR_MOD_EN_OV_PIT_MASK)
  01a64b: line 3850 define CCM_CMEOR_MOD_EN_USDHC_MASK (0x80U)
  01a672: line 3851 define CCM_CMEOR_MOD_EN_USDHC_SHIFT (7U)
  01a697: line 3852 define CCM_CMEOR_MOD_EN_USDHC(x) (((uint32_t)(((uint32_t)(x)) << CCM_CMEOR_MOD_EN_USDHC_SHIFT)) & CCM_CMEOR_MOD_EN_USDHC_MASK)
  01a712: line 3853 define CCM_CMEOR_MOD_EN_OV_TRNG_MASK (0x200U)
  01a73c: line 3854 define CCM_CMEOR_MOD_EN_OV_TRNG_SHIFT (9U)
  01a763: line 3855 define CCM_CMEOR_MOD_EN_OV_TRNG(x) (((uint32_t)(((uint32_t)(x)) << CCM_CMEOR_MOD_EN_OV_TRNG_SHIFT)) & CCM_CMEOR_MOD_EN_OV_TRNG_MASK)
  01a7e4: line 3856 define CCM_CMEOR_MOD_EN_OV_CAN2_CPI_MASK (0x10000000U)
  01a817: line 3857 define CCM_CMEOR_MOD_EN_OV_CAN2_CPI_SHIFT (28U)
  01a843: line 3858 define CCM_CMEOR_MOD_EN_OV_CAN2_CPI(x) (((uint32_t)(((uint32_t)(x)) << CCM_CMEOR_MOD_EN_OV_CAN2_CPI_SHIFT)) & CCM_CMEOR_MOD_EN_OV_CAN2_CPI_MASK)
  01a8d0: line 3859 define CCM_CMEOR_MOD_EN_OV_CAN1_CPI_MASK (0x40000000U)
  01a903: line 3860 define CCM_CMEOR_MOD_EN_OV_CAN1_CPI_SHIFT (30U)
  01a92f: line 3861 define CCM_CMEOR_MOD_EN_OV_CAN1_CPI(x) (((uint32_t)(((uint32_t)(x)) << CCM_CMEOR_MOD_EN_OV_CAN1_CPI_SHIFT)) & CCM_CMEOR_MOD_EN_OV_CAN1_CPI_MASK)
  01a9bc: line 3872 define CCM_BASE (0x400FC000u)
  01a9d6: line 3874 define CCM ((CCM_Type *)CCM_BASE)
  01a9f4: line 3876 define CCM_BASE_ADDRS { CCM_BASE }
  01aa13: line 3878 define CCM_BASE_PTRS { CCM }
  01aa2c: line 3880 define CCM_IRQS { CCM_1_IRQn, CCM_2_IRQn }
  01aa53: line 3974 define CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK (0x7FU)
  01aa81: line 3975 define CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT (0U)
  01aaad: line 3976 define CCM_ANALOG_PLL_ARM_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK)
  01ab3d: line 3977 define CCM_ANALOG_PLL_ARM_POWERDOWN_MASK (0x1000U)
  01ab6c: line 3978 define CCM_ANALOG_PLL_ARM_POWERDOWN_SHIFT (12U)
  01ab98: line 3979 define CCM_ANALOG_PLL_ARM_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_ARM_POWERDOWN_MASK)
  01ac25: line 3980 define CCM_ANALOG_PLL_ARM_ENABLE_MASK (0x2000U)
  01ac51: line 3981 define CCM_ANALOG_PLL_ARM_ENABLE_SHIFT (13U)
  01ac7a: line 3982 define CCM_ANALOG_PLL_ARM_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_ENABLE_SHIFT)) & CCM_ANALOG_PLL_ARM_ENABLE_MASK)
  01acfe: line 3983 define CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_MASK (0xC000U)
  01ad32: line 3984 define CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_SHIFT (14U)
  01ad63: line 3985 define CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_MASK)
  01adff: line 3986 define CCM_ANALOG_PLL_ARM_BYPASS_MASK (0x10000U)
  01ae2c: line 3987 define CCM_ANALOG_PLL_ARM_BYPASS_SHIFT (16U)
  01ae55: line 3988 define CCM_ANALOG_PLL_ARM_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_BYPASS_SHIFT)) & CCM_ANALOG_PLL_ARM_BYPASS_MASK)
  01aed9: line 3989 define CCM_ANALOG_PLL_ARM_PLL_SEL_MASK (0x80000U)
  01af07: line 3990 define CCM_ANALOG_PLL_ARM_PLL_SEL_SHIFT (19U)
  01af31: line 3991 define CCM_ANALOG_PLL_ARM_PLL_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_PLL_SEL_SHIFT)) & CCM_ANALOG_PLL_ARM_PLL_SEL_MASK)
  01afb8: line 3992 define CCM_ANALOG_PLL_ARM_LOCK_MASK (0x80000000U)
  01afe6: line 3993 define CCM_ANALOG_PLL_ARM_LOCK_SHIFT (31U)
  01b00d: line 3994 define CCM_ANALOG_PLL_ARM_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_LOCK_SHIFT)) & CCM_ANALOG_PLL_ARM_LOCK_MASK)
  01b08b: line 3999 define CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_MASK (0x7FU)
  01b0bd: line 4000 define CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_SHIFT (0U)
  01b0ed: line 4001 define CCM_ANALOG_PLL_ARM_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_MASK)
  01b189: line 4002 define CCM_ANALOG_PLL_ARM_SET_POWERDOWN_MASK (0x1000U)
  01b1bc: line 4003 define CCM_ANALOG_PLL_ARM_SET_POWERDOWN_SHIFT (12U)
  01b1ec: line 4004 define CCM_ANALOG_PLL_ARM_SET_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_SET_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_ARM_SET_POWERDOWN_MASK)
  01b285: line 4005 define CCM_ANALOG_PLL_ARM_SET_ENABLE_MASK (0x2000U)
  01b2b5: line 4006 define CCM_ANALOG_PLL_ARM_SET_ENABLE_SHIFT (13U)
  01b2e2: line 4007 define CCM_ANALOG_PLL_ARM_SET_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_SET_ENABLE_SHIFT)) & CCM_ANALOG_PLL_ARM_SET_ENABLE_MASK)
  01b372: line 4008 define CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_MASK (0xC000U)
  01b3aa: line 4009 define CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_SHIFT (14U)
  01b3df: line 4010 define CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_MASK)
  01b487: line 4011 define CCM_ANALOG_PLL_ARM_SET_BYPASS_MASK (0x10000U)
  01b4b8: line 4012 define CCM_ANALOG_PLL_ARM_SET_BYPASS_SHIFT (16U)
  01b4e5: line 4013 define CCM_ANALOG_PLL_ARM_SET_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_SET_BYPASS_SHIFT)) & CCM_ANALOG_PLL_ARM_SET_BYPASS_MASK)
  01b575: line 4014 define CCM_ANALOG_PLL_ARM_SET_PLL_SEL_MASK (0x80000U)
  01b5a7: line 4015 define CCM_ANALOG_PLL_ARM_SET_PLL_SEL_SHIFT (19U)
  01b5d5: line 4016 define CCM_ANALOG_PLL_ARM_SET_PLL_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_SET_PLL_SEL_SHIFT)) & CCM_ANALOG_PLL_ARM_SET_PLL_SEL_MASK)
  01b668: line 4017 define CCM_ANALOG_PLL_ARM_SET_LOCK_MASK (0x80000000U)
  01b69a: line 4018 define CCM_ANALOG_PLL_ARM_SET_LOCK_SHIFT (31U)
  01b6c5: line 4019 define CCM_ANALOG_PLL_ARM_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_ARM_SET_LOCK_MASK)
  01b74f: line 4024 define CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_MASK (0x7FU)
  01b781: line 4025 define CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_SHIFT (0U)
  01b7b1: line 4026 define CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_MASK)
  01b84d: line 4027 define CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_MASK (0x1000U)
  01b880: line 4028 define CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_SHIFT (12U)
  01b8b0: line 4029 define CCM_ANALOG_PLL_ARM_CLR_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_MASK)
  01b949: line 4030 define CCM_ANALOG_PLL_ARM_CLR_ENABLE_MASK (0x2000U)
  01b979: line 4031 define CCM_ANALOG_PLL_ARM_CLR_ENABLE_SHIFT (13U)
  01b9a6: line 4032 define CCM_ANALOG_PLL_ARM_CLR_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_CLR_ENABLE_SHIFT)) & CCM_ANALOG_PLL_ARM_CLR_ENABLE_MASK)
  01ba36: line 4033 define CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_MASK (0xC000U)
  01ba6e: line 4034 define CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_SHIFT (14U)
  01baa3: line 4035 define CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_MASK)
  01bb4b: line 4036 define CCM_ANALOG_PLL_ARM_CLR_BYPASS_MASK (0x10000U)
  01bb7c: line 4037 define CCM_ANALOG_PLL_ARM_CLR_BYPASS_SHIFT (16U)
  01bba9: line 4038 define CCM_ANALOG_PLL_ARM_CLR_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_CLR_BYPASS_SHIFT)) & CCM_ANALOG_PLL_ARM_CLR_BYPASS_MASK)
  01bc39: line 4039 define CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_MASK (0x80000U)
  01bc6b: line 4040 define CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_SHIFT (19U)
  01bc99: line 4041 define CCM_ANALOG_PLL_ARM_CLR_PLL_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_SHIFT)) & CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_MASK)
  01bd2c: line 4042 define CCM_ANALOG_PLL_ARM_CLR_LOCK_MASK (0x80000000U)
  01bd5e: line 4043 define CCM_ANALOG_PLL_ARM_CLR_LOCK_SHIFT (31U)
  01bd89: line 4044 define CCM_ANALOG_PLL_ARM_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_ARM_CLR_LOCK_MASK)
  01be13: line 4049 define CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_MASK (0x7FU)
  01be45: line 4050 define CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_SHIFT (0U)
  01be75: line 4051 define CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_MASK)
  01bf11: line 4052 define CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_MASK (0x1000U)
  01bf44: line 4053 define CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_SHIFT (12U)
  01bf74: line 4054 define CCM_ANALOG_PLL_ARM_TOG_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_MASK)
  01c00d: line 4055 define CCM_ANALOG_PLL_ARM_TOG_ENABLE_MASK (0x2000U)
  01c03d: line 4056 define CCM_ANALOG_PLL_ARM_TOG_ENABLE_SHIFT (13U)
  01c06a: line 4057 define CCM_ANALOG_PLL_ARM_TOG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_TOG_ENABLE_SHIFT)) & CCM_ANALOG_PLL_ARM_TOG_ENABLE_MASK)
  01c0fa: line 4058 define CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_MASK (0xC000U)
  01c132: line 4059 define CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_SHIFT (14U)
  01c167: line 4060 define CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_MASK)
  01c20f: line 4061 define CCM_ANALOG_PLL_ARM_TOG_BYPASS_MASK (0x10000U)
  01c240: line 4062 define CCM_ANALOG_PLL_ARM_TOG_BYPASS_SHIFT (16U)
  01c26d: line 4063 define CCM_ANALOG_PLL_ARM_TOG_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_TOG_BYPASS_SHIFT)) & CCM_ANALOG_PLL_ARM_TOG_BYPASS_MASK)
  01c2fd: line 4064 define CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_MASK (0x80000U)
  01c32f: line 4065 define CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_SHIFT (19U)
  01c35d: line 4066 define CCM_ANALOG_PLL_ARM_TOG_PLL_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_SHIFT)) & CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_MASK)
  01c3f0: line 4067 define CCM_ANALOG_PLL_ARM_TOG_LOCK_MASK (0x80000000U)
  01c422: line 4068 define CCM_ANALOG_PLL_ARM_TOG_LOCK_SHIFT (31U)
  01c44d: line 4069 define CCM_ANALOG_PLL_ARM_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ARM_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_ARM_TOG_LOCK_MASK)
  01c4d7: line 4074 define CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK (0x2U)
  01c505: line 4075 define CCM_ANALOG_PLL_USB1_DIV_SELECT_SHIFT (1U)
  01c532: line 4076 define CCM_ANALOG_PLL_USB1_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK)
  01c5c5: line 4077 define CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK (0x40U)
  01c5f5: line 4078 define CCM_ANALOG_PLL_USB1_EN_USB_CLKS_SHIFT (6U)
  01c623: line 4079 define CCM_ANALOG_PLL_USB1_EN_USB_CLKS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_EN_USB_CLKS_SHIFT)) & CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK)
  01c6b9: line 4080 define CCM_ANALOG_PLL_USB1_POWER_MASK (0x1000U)
  01c6e5: line 4081 define CCM_ANALOG_PLL_USB1_POWER_SHIFT (12U)
  01c70e: line 4082 define CCM_ANALOG_PLL_USB1_POWER(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_POWER_SHIFT)) & CCM_ANALOG_PLL_USB1_POWER_MASK)
  01c792: line 4083 define CCM_ANALOG_PLL_USB1_ENABLE_MASK (0x2000U)
  01c7bf: line 4084 define CCM_ANALOG_PLL_USB1_ENABLE_SHIFT (13U)
  01c7e9: line 4085 define CCM_ANALOG_PLL_USB1_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_ENABLE_SHIFT)) & CCM_ANALOG_PLL_USB1_ENABLE_MASK)
  01c870: line 4086 define CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_MASK (0xC000U)
  01c8a5: line 4087 define CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_SHIFT (14U)
  01c8d7: line 4088 define CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_MASK)
  01c976: line 4089 define CCM_ANALOG_PLL_USB1_BYPASS_MASK (0x10000U)
  01c9a4: line 4090 define CCM_ANALOG_PLL_USB1_BYPASS_SHIFT (16U)
  01c9ce: line 4091 define CCM_ANALOG_PLL_USB1_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_BYPASS_SHIFT)) & CCM_ANALOG_PLL_USB1_BYPASS_MASK)
  01ca55: line 4092 define CCM_ANALOG_PLL_USB1_LOCK_MASK (0x80000000U)
  01ca84: line 4093 define CCM_ANALOG_PLL_USB1_LOCK_SHIFT (31U)
  01caac: line 4094 define CCM_ANALOG_PLL_USB1_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB1_LOCK_MASK)
  01cb2d: line 4099 define CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_MASK (0x2U)
  01cb5f: line 4100 define CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_SHIFT (1U)
  01cb90: line 4101 define CCM_ANALOG_PLL_USB1_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_MASK)
  01cc2f: line 4102 define CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_MASK (0x40U)
  01cc63: line 4103 define CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_SHIFT (6U)
  01cc95: line 4104 define CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_SHIFT)) & CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_MASK)
  01cd37: line 4105 define CCM_ANALOG_PLL_USB1_SET_POWER_MASK (0x1000U)
  01cd67: line 4106 define CCM_ANALOG_PLL_USB1_SET_POWER_SHIFT (12U)
  01cd94: line 4107 define CCM_ANALOG_PLL_USB1_SET_POWER(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_SET_POWER_SHIFT)) & CCM_ANALOG_PLL_USB1_SET_POWER_MASK)
  01ce24: line 4108 define CCM_ANALOG_PLL_USB1_SET_ENABLE_MASK (0x2000U)
  01ce55: line 4109 define CCM_ANALOG_PLL_USB1_SET_ENABLE_SHIFT (13U)
  01ce83: line 4110 define CCM_ANALOG_PLL_USB1_SET_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_SET_ENABLE_SHIFT)) & CCM_ANALOG_PLL_USB1_SET_ENABLE_MASK)
  01cf16: line 4111 define CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_MASK (0xC000U)
  01cf4f: line 4112 define CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_SHIFT (14U)
  01cf85: line 4113 define CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_MASK)
  01d030: line 4114 define CCM_ANALOG_PLL_USB1_SET_BYPASS_MASK (0x10000U)
  01d062: line 4115 define CCM_ANALOG_PLL_USB1_SET_BYPASS_SHIFT (16U)
  01d090: line 4116 define CCM_ANALOG_PLL_USB1_SET_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_SET_BYPASS_SHIFT)) & CCM_ANALOG_PLL_USB1_SET_BYPASS_MASK)
  01d123: line 4117 define CCM_ANALOG_PLL_USB1_SET_LOCK_MASK (0x80000000U)
  01d156: line 4118 define CCM_ANALOG_PLL_USB1_SET_LOCK_SHIFT (31U)
  01d182: line 4119 define CCM_ANALOG_PLL_USB1_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB1_SET_LOCK_MASK)
  01d20f: line 4124 define CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_MASK (0x2U)
  01d241: line 4125 define CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_SHIFT (1U)
  01d272: line 4126 define CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_MASK)
  01d311: line 4127 define CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_MASK (0x40U)
  01d345: line 4128 define CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_SHIFT (6U)
  01d377: line 4129 define CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_SHIFT)) & CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_MASK)
  01d419: line 4130 define CCM_ANALOG_PLL_USB1_CLR_POWER_MASK (0x1000U)
  01d449: line 4131 define CCM_ANALOG_PLL_USB1_CLR_POWER_SHIFT (12U)
  01d476: line 4132 define CCM_ANALOG_PLL_USB1_CLR_POWER(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_CLR_POWER_SHIFT)) & CCM_ANALOG_PLL_USB1_CLR_POWER_MASK)
  01d506: line 4133 define CCM_ANALOG_PLL_USB1_CLR_ENABLE_MASK (0x2000U)
  01d537: line 4134 define CCM_ANALOG_PLL_USB1_CLR_ENABLE_SHIFT (13U)
  01d565: line 4135 define CCM_ANALOG_PLL_USB1_CLR_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_CLR_ENABLE_SHIFT)) & CCM_ANALOG_PLL_USB1_CLR_ENABLE_MASK)
  01d5f8: line 4136 define CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_MASK (0xC000U)
  01d631: line 4137 define CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_SHIFT (14U)
  01d667: line 4138 define CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_MASK)
  01d712: line 4139 define CCM_ANALOG_PLL_USB1_CLR_BYPASS_MASK (0x10000U)
  01d744: line 4140 define CCM_ANALOG_PLL_USB1_CLR_BYPASS_SHIFT (16U)
  01d772: line 4141 define CCM_ANALOG_PLL_USB1_CLR_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_CLR_BYPASS_SHIFT)) & CCM_ANALOG_PLL_USB1_CLR_BYPASS_MASK)
  01d805: line 4142 define CCM_ANALOG_PLL_USB1_CLR_LOCK_MASK (0x80000000U)
  01d838: line 4143 define CCM_ANALOG_PLL_USB1_CLR_LOCK_SHIFT (31U)
  01d864: line 4144 define CCM_ANALOG_PLL_USB1_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB1_CLR_LOCK_MASK)
  01d8f1: line 4149 define CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_MASK (0x2U)
  01d923: line 4150 define CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_SHIFT (1U)
  01d954: line 4151 define CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_MASK)
  01d9f3: line 4152 define CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_MASK (0x40U)
  01da27: line 4153 define CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_SHIFT (6U)
  01da59: line 4154 define CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_SHIFT)) & CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_MASK)
  01dafb: line 4155 define CCM_ANALOG_PLL_USB1_TOG_POWER_MASK (0x1000U)
  01db2b: line 4156 define CCM_ANALOG_PLL_USB1_TOG_POWER_SHIFT (12U)
  01db58: line 4157 define CCM_ANALOG_PLL_USB1_TOG_POWER(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_TOG_POWER_SHIFT)) & CCM_ANALOG_PLL_USB1_TOG_POWER_MASK)
  01dbe8: line 4158 define CCM_ANALOG_PLL_USB1_TOG_ENABLE_MASK (0x2000U)
  01dc19: line 4159 define CCM_ANALOG_PLL_USB1_TOG_ENABLE_SHIFT (13U)
  01dc47: line 4160 define CCM_ANALOG_PLL_USB1_TOG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_TOG_ENABLE_SHIFT)) & CCM_ANALOG_PLL_USB1_TOG_ENABLE_MASK)
  01dcda: line 4161 define CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_MASK (0xC000U)
  01dd13: line 4162 define CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_SHIFT (14U)
  01dd49: line 4163 define CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_MASK)
  01ddf4: line 4164 define CCM_ANALOG_PLL_USB1_TOG_BYPASS_MASK (0x10000U)
  01de26: line 4165 define CCM_ANALOG_PLL_USB1_TOG_BYPASS_SHIFT (16U)
  01de54: line 4166 define CCM_ANALOG_PLL_USB1_TOG_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_TOG_BYPASS_SHIFT)) & CCM_ANALOG_PLL_USB1_TOG_BYPASS_MASK)
  01dee7: line 4167 define CCM_ANALOG_PLL_USB1_TOG_LOCK_MASK (0x80000000U)
  01df1a: line 4168 define CCM_ANALOG_PLL_USB1_TOG_LOCK_SHIFT (31U)
  01df46: line 4169 define CCM_ANALOG_PLL_USB1_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB1_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB1_TOG_LOCK_MASK)
  01dfd3: line 4174 define CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK (0x2U)
  01e001: line 4175 define CCM_ANALOG_PLL_USB2_DIV_SELECT_SHIFT (1U)
  01e02e: line 4176 define CCM_ANALOG_PLL_USB2_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK)
  01e0c1: line 4177 define CCM_ANALOG_PLL_USB2_EN_USB_CLKS_MASK (0x40U)
  01e0f1: line 4178 define CCM_ANALOG_PLL_USB2_EN_USB_CLKS_SHIFT (6U)
  01e11f: line 4179 define CCM_ANALOG_PLL_USB2_EN_USB_CLKS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_EN_USB_CLKS_SHIFT)) & CCM_ANALOG_PLL_USB2_EN_USB_CLKS_MASK)
  01e1b5: line 4180 define CCM_ANALOG_PLL_USB2_POWER_MASK (0x1000U)
  01e1e1: line 4181 define CCM_ANALOG_PLL_USB2_POWER_SHIFT (12U)
  01e20a: line 4182 define CCM_ANALOG_PLL_USB2_POWER(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_POWER_SHIFT)) & CCM_ANALOG_PLL_USB2_POWER_MASK)
  01e28e: line 4183 define CCM_ANALOG_PLL_USB2_ENABLE_MASK (0x2000U)
  01e2bb: line 4184 define CCM_ANALOG_PLL_USB2_ENABLE_SHIFT (13U)
  01e2e5: line 4185 define CCM_ANALOG_PLL_USB2_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_ENABLE_SHIFT)) & CCM_ANALOG_PLL_USB2_ENABLE_MASK)
  01e36c: line 4186 define CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_MASK (0xC000U)
  01e3a1: line 4187 define CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_SHIFT (14U)
  01e3d3: line 4188 define CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_MASK)
  01e472: line 4189 define CCM_ANALOG_PLL_USB2_BYPASS_MASK (0x10000U)
  01e4a0: line 4190 define CCM_ANALOG_PLL_USB2_BYPASS_SHIFT (16U)
  01e4ca: line 4191 define CCM_ANALOG_PLL_USB2_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_BYPASS_SHIFT)) & CCM_ANALOG_PLL_USB2_BYPASS_MASK)
  01e551: line 4192 define CCM_ANALOG_PLL_USB2_LOCK_MASK (0x80000000U)
  01e580: line 4193 define CCM_ANALOG_PLL_USB2_LOCK_SHIFT (31U)
  01e5a8: line 4194 define CCM_ANALOG_PLL_USB2_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB2_LOCK_MASK)
  01e629: line 4199 define CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_MASK (0x2U)
  01e65b: line 4200 define CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_SHIFT (1U)
  01e68c: line 4201 define CCM_ANALOG_PLL_USB2_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_MASK)
  01e72b: line 4202 define CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_MASK (0x40U)
  01e75f: line 4203 define CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_SHIFT (6U)
  01e791: line 4204 define CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_SHIFT)) & CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_MASK)
  01e833: line 4205 define CCM_ANALOG_PLL_USB2_SET_POWER_MASK (0x1000U)
  01e863: line 4206 define CCM_ANALOG_PLL_USB2_SET_POWER_SHIFT (12U)
  01e890: line 4207 define CCM_ANALOG_PLL_USB2_SET_POWER(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_SET_POWER_SHIFT)) & CCM_ANALOG_PLL_USB2_SET_POWER_MASK)
  01e920: line 4208 define CCM_ANALOG_PLL_USB2_SET_ENABLE_MASK (0x2000U)
  01e951: line 4209 define CCM_ANALOG_PLL_USB2_SET_ENABLE_SHIFT (13U)
  01e97f: line 4210 define CCM_ANALOG_PLL_USB2_SET_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_SET_ENABLE_SHIFT)) & CCM_ANALOG_PLL_USB2_SET_ENABLE_MASK)
  01ea12: line 4211 define CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_MASK (0xC000U)
  01ea4b: line 4212 define CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_SHIFT (14U)
  01ea81: line 4213 define CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_MASK)
  01eb2c: line 4214 define CCM_ANALOG_PLL_USB2_SET_BYPASS_MASK (0x10000U)
  01eb5e: line 4215 define CCM_ANALOG_PLL_USB2_SET_BYPASS_SHIFT (16U)
  01eb8c: line 4216 define CCM_ANALOG_PLL_USB2_SET_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_SET_BYPASS_SHIFT)) & CCM_ANALOG_PLL_USB2_SET_BYPASS_MASK)
  01ec1f: line 4217 define CCM_ANALOG_PLL_USB2_SET_LOCK_MASK (0x80000000U)
  01ec52: line 4218 define CCM_ANALOG_PLL_USB2_SET_LOCK_SHIFT (31U)
  01ec7e: line 4219 define CCM_ANALOG_PLL_USB2_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB2_SET_LOCK_MASK)
  01ed0b: line 4224 define CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_MASK (0x2U)
  01ed3d: line 4225 define CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_SHIFT (1U)
  01ed6e: line 4226 define CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_MASK)
  01ee0d: line 4227 define CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_MASK (0x40U)
  01ee41: line 4228 define CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_SHIFT (6U)
  01ee73: line 4229 define CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_SHIFT)) & CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_MASK)
  01ef15: line 4230 define CCM_ANALOG_PLL_USB2_CLR_POWER_MASK (0x1000U)
  01ef45: line 4231 define CCM_ANALOG_PLL_USB2_CLR_POWER_SHIFT (12U)
  01ef72: line 4232 define CCM_ANALOG_PLL_USB2_CLR_POWER(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_CLR_POWER_SHIFT)) & CCM_ANALOG_PLL_USB2_CLR_POWER_MASK)
  01f002: line 4233 define CCM_ANALOG_PLL_USB2_CLR_ENABLE_MASK (0x2000U)
  01f033: line 4234 define CCM_ANALOG_PLL_USB2_CLR_ENABLE_SHIFT (13U)
  01f061: line 4235 define CCM_ANALOG_PLL_USB2_CLR_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_CLR_ENABLE_SHIFT)) & CCM_ANALOG_PLL_USB2_CLR_ENABLE_MASK)
  01f0f4: line 4236 define CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_MASK (0xC000U)
  01f12d: line 4237 define CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_SHIFT (14U)
  01f163: line 4238 define CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_MASK)
  01f20e: line 4239 define CCM_ANALOG_PLL_USB2_CLR_BYPASS_MASK (0x10000U)
  01f240: line 4240 define CCM_ANALOG_PLL_USB2_CLR_BYPASS_SHIFT (16U)
  01f26e: line 4241 define CCM_ANALOG_PLL_USB2_CLR_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_CLR_BYPASS_SHIFT)) & CCM_ANALOG_PLL_USB2_CLR_BYPASS_MASK)
  01f301: line 4242 define CCM_ANALOG_PLL_USB2_CLR_LOCK_MASK (0x80000000U)
  01f334: line 4243 define CCM_ANALOG_PLL_USB2_CLR_LOCK_SHIFT (31U)
  01f360: line 4244 define CCM_ANALOG_PLL_USB2_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB2_CLR_LOCK_MASK)
  01f3ed: line 4249 define CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_MASK (0x2U)
  01f41f: line 4250 define CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_SHIFT (1U)
  01f450: line 4251 define CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_MASK)
  01f4ef: line 4252 define CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_MASK (0x40U)
  01f523: line 4253 define CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_SHIFT (6U)
  01f555: line 4254 define CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_SHIFT)) & CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_MASK)
  01f5f7: line 4255 define CCM_ANALOG_PLL_USB2_TOG_POWER_MASK (0x1000U)
  01f627: line 4256 define CCM_ANALOG_PLL_USB2_TOG_POWER_SHIFT (12U)
  01f654: line 4257 define CCM_ANALOG_PLL_USB2_TOG_POWER(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_TOG_POWER_SHIFT)) & CCM_ANALOG_PLL_USB2_TOG_POWER_MASK)
  01f6e4: line 4258 define CCM_ANALOG_PLL_USB2_TOG_ENABLE_MASK (0x2000U)
  01f715: line 4259 define CCM_ANALOG_PLL_USB2_TOG_ENABLE_SHIFT (13U)
  01f743: line 4260 define CCM_ANALOG_PLL_USB2_TOG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_TOG_ENABLE_SHIFT)) & CCM_ANALOG_PLL_USB2_TOG_ENABLE_MASK)
  01f7d6: line 4261 define CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_MASK (0xC000U)
  01f80f: line 4262 define CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_SHIFT (14U)
  01f845: line 4263 define CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_MASK)
  01f8f0: line 4264 define CCM_ANALOG_PLL_USB2_TOG_BYPASS_MASK (0x10000U)
  01f922: line 4265 define CCM_ANALOG_PLL_USB2_TOG_BYPASS_SHIFT (16U)
  01f950: line 4266 define CCM_ANALOG_PLL_USB2_TOG_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_TOG_BYPASS_SHIFT)) & CCM_ANALOG_PLL_USB2_TOG_BYPASS_MASK)
  01f9e3: line 4267 define CCM_ANALOG_PLL_USB2_TOG_LOCK_MASK (0x80000000U)
  01fa16: line 4268 define CCM_ANALOG_PLL_USB2_TOG_LOCK_SHIFT (31U)
  01fa42: line 4269 define CCM_ANALOG_PLL_USB2_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_USB2_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_USB2_TOG_LOCK_MASK)
  01facf: line 4274 define CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK (0x1U)
  01fafc: line 4275 define CCM_ANALOG_PLL_SYS_DIV_SELECT_SHIFT (0U)
  01fb28: line 4276 define CCM_ANALOG_PLL_SYS_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK)
  01fbb8: line 4277 define CCM_ANALOG_PLL_SYS_POWERDOWN_MASK (0x1000U)
  01fbe7: line 4278 define CCM_ANALOG_PLL_SYS_POWERDOWN_SHIFT (12U)
  01fc13: line 4279 define CCM_ANALOG_PLL_SYS_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_SYS_POWERDOWN_MASK)
  01fca0: line 4280 define CCM_ANALOG_PLL_SYS_ENABLE_MASK (0x2000U)
  01fccc: line 4281 define CCM_ANALOG_PLL_SYS_ENABLE_SHIFT (13U)
  01fcf5: line 4282 define CCM_ANALOG_PLL_SYS_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_ENABLE_SHIFT)) & CCM_ANALOG_PLL_SYS_ENABLE_MASK)
  01fd79: line 4283 define CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_MASK (0xC000U)
  01fdad: line 4284 define CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_SHIFT (14U)
  01fdde: line 4285 define CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_MASK)
  01fe7a: line 4286 define CCM_ANALOG_PLL_SYS_BYPASS_MASK (0x10000U)
  01fea7: line 4287 define CCM_ANALOG_PLL_SYS_BYPASS_SHIFT (16U)
  01fed0: line 4288 define CCM_ANALOG_PLL_SYS_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_BYPASS_SHIFT)) & CCM_ANALOG_PLL_SYS_BYPASS_MASK)
  01ff54: line 4289 define CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_MASK (0x40000U)
  01ff88: line 4290 define CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_SHIFT (18U)
  01ffb8: line 4291 define CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_MASK)
  020051: line 4292 define CCM_ANALOG_PLL_SYS_LOCK_MASK (0x80000000U)
  02007f: line 4293 define CCM_ANALOG_PLL_SYS_LOCK_SHIFT (31U)
  0200a6: line 4294 define CCM_ANALOG_PLL_SYS_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_LOCK_SHIFT)) & CCM_ANALOG_PLL_SYS_LOCK_MASK)
  020124: line 4299 define CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_MASK (0x1U)
  020155: line 4300 define CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_SHIFT (0U)
  020185: line 4301 define CCM_ANALOG_PLL_SYS_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_MASK)
  020221: line 4302 define CCM_ANALOG_PLL_SYS_SET_POWERDOWN_MASK (0x1000U)
  020254: line 4303 define CCM_ANALOG_PLL_SYS_SET_POWERDOWN_SHIFT (12U)
  020284: line 4304 define CCM_ANALOG_PLL_SYS_SET_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SET_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_SYS_SET_POWERDOWN_MASK)
  02031d: line 4305 define CCM_ANALOG_PLL_SYS_SET_ENABLE_MASK (0x2000U)
  02034d: line 4306 define CCM_ANALOG_PLL_SYS_SET_ENABLE_SHIFT (13U)
  02037a: line 4307 define CCM_ANALOG_PLL_SYS_SET_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SET_ENABLE_SHIFT)) & CCM_ANALOG_PLL_SYS_SET_ENABLE_MASK)
  02040a: line 4308 define CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_MASK (0xC000U)
  020442: line 4309 define CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_SHIFT (14U)
  020477: line 4310 define CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_MASK)
  02051f: line 4311 define CCM_ANALOG_PLL_SYS_SET_BYPASS_MASK (0x10000U)
  020550: line 4312 define CCM_ANALOG_PLL_SYS_SET_BYPASS_SHIFT (16U)
  02057d: line 4313 define CCM_ANALOG_PLL_SYS_SET_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SET_BYPASS_SHIFT)) & CCM_ANALOG_PLL_SYS_SET_BYPASS_MASK)
  02060d: line 4314 define CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_MASK (0x40000U)
  020645: line 4315 define CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_SHIFT (18U)
  020679: line 4316 define CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_MASK)
  02071e: line 4317 define CCM_ANALOG_PLL_SYS_SET_LOCK_MASK (0x80000000U)
  020750: line 4318 define CCM_ANALOG_PLL_SYS_SET_LOCK_SHIFT (31U)
  02077b: line 4319 define CCM_ANALOG_PLL_SYS_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_SYS_SET_LOCK_MASK)
  020805: line 4324 define CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_MASK (0x1U)
  020836: line 4325 define CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_SHIFT (0U)
  020866: line 4326 define CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_MASK)
  020902: line 4327 define CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_MASK (0x1000U)
  020935: line 4328 define CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_SHIFT (12U)
  020965: line 4329 define CCM_ANALOG_PLL_SYS_CLR_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_MASK)
  0209fe: line 4330 define CCM_ANALOG_PLL_SYS_CLR_ENABLE_MASK (0x2000U)
  020a2e: line 4331 define CCM_ANALOG_PLL_SYS_CLR_ENABLE_SHIFT (13U)
  020a5b: line 4332 define CCM_ANALOG_PLL_SYS_CLR_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_CLR_ENABLE_SHIFT)) & CCM_ANALOG_PLL_SYS_CLR_ENABLE_MASK)
  020aeb: line 4333 define CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_MASK (0xC000U)
  020b23: line 4334 define CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_SHIFT (14U)
  020b58: line 4335 define CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_MASK)
  020c00: line 4336 define CCM_ANALOG_PLL_SYS_CLR_BYPASS_MASK (0x10000U)
  020c31: line 4337 define CCM_ANALOG_PLL_SYS_CLR_BYPASS_SHIFT (16U)
  020c5e: line 4338 define CCM_ANALOG_PLL_SYS_CLR_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_CLR_BYPASS_SHIFT)) & CCM_ANALOG_PLL_SYS_CLR_BYPASS_MASK)
  020cee: line 4339 define CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_MASK (0x40000U)
  020d26: line 4340 define CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_SHIFT (18U)
  020d5a: line 4341 define CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_MASK)
  020dff: line 4342 define CCM_ANALOG_PLL_SYS_CLR_LOCK_MASK (0x80000000U)
  020e31: line 4343 define CCM_ANALOG_PLL_SYS_CLR_LOCK_SHIFT (31U)
  020e5c: line 4344 define CCM_ANALOG_PLL_SYS_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_SYS_CLR_LOCK_MASK)
  020ee6: line 4349 define CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_MASK (0x1U)
  020f17: line 4350 define CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_SHIFT (0U)
  020f47: line 4351 define CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_MASK)
  020fe3: line 4352 define CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_MASK (0x1000U)
  021016: line 4353 define CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_SHIFT (12U)
  021046: line 4354 define CCM_ANALOG_PLL_SYS_TOG_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_MASK)
  0210df: line 4355 define CCM_ANALOG_PLL_SYS_TOG_ENABLE_MASK (0x2000U)
  02110f: line 4356 define CCM_ANALOG_PLL_SYS_TOG_ENABLE_SHIFT (13U)
  02113c: line 4357 define CCM_ANALOG_PLL_SYS_TOG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_TOG_ENABLE_SHIFT)) & CCM_ANALOG_PLL_SYS_TOG_ENABLE_MASK)
  0211cc: line 4358 define CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_MASK (0xC000U)
  021204: line 4359 define CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_SHIFT (14U)
  021239: line 4360 define CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_MASK)
  0212e1: line 4361 define CCM_ANALOG_PLL_SYS_TOG_BYPASS_MASK (0x10000U)
  021312: line 4362 define CCM_ANALOG_PLL_SYS_TOG_BYPASS_SHIFT (16U)
  02133f: line 4363 define CCM_ANALOG_PLL_SYS_TOG_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_TOG_BYPASS_SHIFT)) & CCM_ANALOG_PLL_SYS_TOG_BYPASS_MASK)
  0213cf: line 4364 define CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_MASK (0x40000U)
  021407: line 4365 define CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_SHIFT (18U)
  02143b: line 4366 define CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_MASK)
  0214e0: line 4367 define CCM_ANALOG_PLL_SYS_TOG_LOCK_MASK (0x80000000U)
  021512: line 4368 define CCM_ANALOG_PLL_SYS_TOG_LOCK_SHIFT (31U)
  02153d: line 4369 define CCM_ANALOG_PLL_SYS_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_SYS_TOG_LOCK_MASK)
  0215c7: line 4374 define CCM_ANALOG_PLL_SYS_SS_STEP_MASK (0x7FFFU)
  0215f4: line 4375 define CCM_ANALOG_PLL_SYS_SS_STEP_SHIFT (0U)
  02161d: line 4376 define CCM_ANALOG_PLL_SYS_SS_STEP(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SS_STEP_SHIFT)) & CCM_ANALOG_PLL_SYS_SS_STEP_MASK)
  0216a4: line 4377 define CCM_ANALOG_PLL_SYS_SS_ENABLE_MASK (0x8000U)
  0216d3: line 4378 define CCM_ANALOG_PLL_SYS_SS_ENABLE_SHIFT (15U)
  0216ff: line 4379 define CCM_ANALOG_PLL_SYS_SS_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SS_ENABLE_SHIFT)) & CCM_ANALOG_PLL_SYS_SS_ENABLE_MASK)
  02178c: line 4380 define CCM_ANALOG_PLL_SYS_SS_STOP_MASK (0xFFFF0000U)
  0217bd: line 4381 define CCM_ANALOG_PLL_SYS_SS_STOP_SHIFT (16U)
  0217e7: line 4382 define CCM_ANALOG_PLL_SYS_SS_STOP(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_SS_STOP_SHIFT)) & CCM_ANALOG_PLL_SYS_SS_STOP_MASK)
  02186e: line 4387 define CCM_ANALOG_PLL_SYS_NUM_A_MASK (0x3FFFFFFFU)
  02189d: line 4388 define CCM_ANALOG_PLL_SYS_NUM_A_SHIFT (0U)
  0218c4: line 4389 define CCM_ANALOG_PLL_SYS_NUM_A(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_NUM_A_SHIFT)) & CCM_ANALOG_PLL_SYS_NUM_A_MASK)
  021945: line 4394 define CCM_ANALOG_PLL_SYS_DENOM_B_MASK (0x3FFFFFFFU)
  021976: line 4395 define CCM_ANALOG_PLL_SYS_DENOM_B_SHIFT (0U)
  02199f: line 4396 define CCM_ANALOG_PLL_SYS_DENOM_B(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_SYS_DENOM_B_SHIFT)) & CCM_ANALOG_PLL_SYS_DENOM_B_MASK)
  021a26: line 4401 define CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK (0x7FU)
  021a56: line 4402 define CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT (0U)
  021a84: line 4403 define CCM_ANALOG_PLL_AUDIO_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK)
  021b1a: line 4404 define CCM_ANALOG_PLL_AUDIO_POWERDOWN_MASK (0x1000U)
  021b4b: line 4405 define CCM_ANALOG_PLL_AUDIO_POWERDOWN_SHIFT (12U)
  021b79: line 4406 define CCM_ANALOG_PLL_AUDIO_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_AUDIO_POWERDOWN_MASK)
  021c0c: line 4407 define CCM_ANALOG_PLL_AUDIO_ENABLE_MASK (0x2000U)
  021c3a: line 4408 define CCM_ANALOG_PLL_AUDIO_ENABLE_SHIFT (13U)
  021c65: line 4409 define CCM_ANALOG_PLL_AUDIO_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_ENABLE_SHIFT)) & CCM_ANALOG_PLL_AUDIO_ENABLE_MASK)
  021cef: line 4410 define CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_MASK (0xC000U)
  021d25: line 4411 define CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_SHIFT (14U)
  021d58: line 4412 define CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_MASK)
  021dfa: line 4413 define CCM_ANALOG_PLL_AUDIO_BYPASS_MASK (0x10000U)
  021e29: line 4414 define CCM_ANALOG_PLL_AUDIO_BYPASS_SHIFT (16U)
  021e54: line 4415 define CCM_ANALOG_PLL_AUDIO_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_BYPASS_SHIFT)) & CCM_ANALOG_PLL_AUDIO_BYPASS_MASK)
  021ede: line 4416 define CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_MASK (0x40000U)
  021f14: line 4417 define CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_SHIFT (18U)
  021f46: line 4418 define CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_MASK)
  021fe5: line 4419 define CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_MASK (0x180000U)
  02201e: line 4420 define CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_SHIFT (19U)
  022052: line 4421 define CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_MASK)
  0220f7: line 4422 define CCM_ANALOG_PLL_AUDIO_LOCK_MASK (0x80000000U)
  022127: line 4423 define CCM_ANALOG_PLL_AUDIO_LOCK_SHIFT (31U)
  022150: line 4424 define CCM_ANALOG_PLL_AUDIO_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_LOCK_SHIFT)) & CCM_ANALOG_PLL_AUDIO_LOCK_MASK)
  0221d4: line 4429 define CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_MASK (0x7FU)
  022208: line 4430 define CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_SHIFT (0U)
  02223a: line 4431 define CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_MASK)
  0222dc: line 4432 define CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_MASK (0x1000U)
  022311: line 4433 define CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_SHIFT (12U)
  022343: line 4434 define CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_MASK)
  0223e2: line 4435 define CCM_ANALOG_PLL_AUDIO_SET_ENABLE_MASK (0x2000U)
  022414: line 4436 define CCM_ANALOG_PLL_AUDIO_SET_ENABLE_SHIFT (13U)
  022443: line 4437 define CCM_ANALOG_PLL_AUDIO_SET_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_SET_ENABLE_SHIFT)) & CCM_ANALOG_PLL_AUDIO_SET_ENABLE_MASK)
  0224d9: line 4438 define CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_MASK (0xC000U)
  022513: line 4439 define CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_SHIFT (14U)
  02254a: line 4440 define CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_MASK)
  0225f8: line 4441 define CCM_ANALOG_PLL_AUDIO_SET_BYPASS_MASK (0x10000U)
  02262b: line 4442 define CCM_ANALOG_PLL_AUDIO_SET_BYPASS_SHIFT (16U)
  02265a: line 4443 define CCM_ANALOG_PLL_AUDIO_SET_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_SET_BYPASS_SHIFT)) & CCM_ANALOG_PLL_AUDIO_SET_BYPASS_MASK)
  0226f0: line 4444 define CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_MASK (0x40000U)
  02272a: line 4445 define CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_SHIFT (18U)
  022760: line 4446 define CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_MASK)
  02280b: line 4447 define CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_MASK (0x180000U)
  022848: line 4448 define CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_SHIFT (19U)
  022880: line 4449 define CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_MASK)
  022931: line 4450 define CCM_ANALOG_PLL_AUDIO_SET_LOCK_MASK (0x80000000U)
  022965: line 4451 define CCM_ANALOG_PLL_AUDIO_SET_LOCK_SHIFT (31U)
  022992: line 4452 define CCM_ANALOG_PLL_AUDIO_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_AUDIO_SET_LOCK_MASK)
  022a22: line 4457 define CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_MASK (0x7FU)
  022a56: line 4458 define CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_SHIFT (0U)
  022a88: line 4459 define CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_MASK)
  022b2a: line 4460 define CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_MASK (0x1000U)
  022b5f: line 4461 define CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_SHIFT (12U)
  022b91: line 4462 define CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_MASK)
  022c30: line 4463 define CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_MASK (0x2000U)
  022c62: line 4464 define CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_SHIFT (13U)
  022c91: line 4465 define CCM_ANALOG_PLL_AUDIO_CLR_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_SHIFT)) & CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_MASK)
  022d27: line 4466 define CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_MASK (0xC000U)
  022d61: line 4467 define CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_SHIFT (14U)
  022d98: line 4468 define CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_MASK)
  022e46: line 4469 define CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_MASK (0x10000U)
  022e79: line 4470 define CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_SHIFT (16U)
  022ea8: line 4471 define CCM_ANALOG_PLL_AUDIO_CLR_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_SHIFT)) & CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_MASK)
  022f3e: line 4472 define CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_MASK (0x40000U)
  022f78: line 4473 define CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_SHIFT (18U)
  022fae: line 4474 define CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_MASK)
  023059: line 4475 define CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_MASK (0x180000U)
  023096: line 4476 define CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_SHIFT (19U)
  0230ce: line 4477 define CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_MASK)
  02317f: line 4478 define CCM_ANALOG_PLL_AUDIO_CLR_LOCK_MASK (0x80000000U)
  0231b3: line 4479 define CCM_ANALOG_PLL_AUDIO_CLR_LOCK_SHIFT (31U)
  0231e0: line 4480 define CCM_ANALOG_PLL_AUDIO_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_AUDIO_CLR_LOCK_MASK)
  023270: line 4485 define CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_MASK (0x7FU)
  0232a4: line 4486 define CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_SHIFT (0U)
  0232d6: line 4487 define CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_MASK)
  023378: line 4488 define CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_MASK (0x1000U)
  0233ad: line 4489 define CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_SHIFT (12U)
  0233df: line 4490 define CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_MASK)
  02347e: line 4491 define CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_MASK (0x2000U)
  0234b0: line 4492 define CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_SHIFT (13U)
  0234df: line 4493 define CCM_ANALOG_PLL_AUDIO_TOG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_SHIFT)) & CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_MASK)
  023575: line 4494 define CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_MASK (0xC000U)
  0235af: line 4495 define CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_SHIFT (14U)
  0235e6: line 4496 define CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_MASK)
  023694: line 4497 define CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_MASK (0x10000U)
  0236c7: line 4498 define CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_SHIFT (16U)
  0236f6: line 4499 define CCM_ANALOG_PLL_AUDIO_TOG_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_SHIFT)) & CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_MASK)
  02378c: line 4500 define CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_MASK (0x40000U)
  0237c6: line 4501 define CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_SHIFT (18U)
  0237fc: line 4502 define CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_MASK)
  0238a7: line 4503 define CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_MASK (0x180000U)
  0238e4: line 4504 define CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_SHIFT (19U)
  02391c: line 4505 define CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_MASK)
  0239cd: line 4506 define CCM_ANALOG_PLL_AUDIO_TOG_LOCK_MASK (0x80000000U)
  023a01: line 4507 define CCM_ANALOG_PLL_AUDIO_TOG_LOCK_SHIFT (31U)
  023a2e: line 4508 define CCM_ANALOG_PLL_AUDIO_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_AUDIO_TOG_LOCK_MASK)
  023abe: line 4513 define CCM_ANALOG_PLL_AUDIO_NUM_A_MASK (0x3FFFFFFFU)
  023aef: line 4514 define CCM_ANALOG_PLL_AUDIO_NUM_A_SHIFT (0U)
  023b18: line 4515 define CCM_ANALOG_PLL_AUDIO_NUM_A(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_NUM_A_SHIFT)) & CCM_ANALOG_PLL_AUDIO_NUM_A_MASK)
  023b9f: line 4520 define CCM_ANALOG_PLL_AUDIO_DENOM_B_MASK (0x3FFFFFFFU)
  023bd2: line 4521 define CCM_ANALOG_PLL_AUDIO_DENOM_B_SHIFT (0U)
  023bfd: line 4522 define CCM_ANALOG_PLL_AUDIO_DENOM_B(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_AUDIO_DENOM_B_SHIFT)) & CCM_ANALOG_PLL_AUDIO_DENOM_B_MASK)
  023c8a: line 4527 define CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK (0x7FU)
  023cba: line 4528 define CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT (0U)
  023ce8: line 4529 define CCM_ANALOG_PLL_VIDEO_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK)
  023d7e: line 4530 define CCM_ANALOG_PLL_VIDEO_POWERDOWN_MASK (0x1000U)
  023daf: line 4531 define CCM_ANALOG_PLL_VIDEO_POWERDOWN_SHIFT (12U)
  023ddd: line 4532 define CCM_ANALOG_PLL_VIDEO_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_VIDEO_POWERDOWN_MASK)
  023e70: line 4533 define CCM_ANALOG_PLL_VIDEO_ENABLE_MASK (0x2000U)
  023e9e: line 4534 define CCM_ANALOG_PLL_VIDEO_ENABLE_SHIFT (13U)
  023ec9: line 4535 define CCM_ANALOG_PLL_VIDEO_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_ENABLE_SHIFT)) & CCM_ANALOG_PLL_VIDEO_ENABLE_MASK)
  023f53: line 4536 define CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_MASK (0xC000U)
  023f89: line 4537 define CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_SHIFT (14U)
  023fbc: line 4538 define CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_MASK)
  02405e: line 4539 define CCM_ANALOG_PLL_VIDEO_BYPASS_MASK (0x10000U)
  02408d: line 4540 define CCM_ANALOG_PLL_VIDEO_BYPASS_SHIFT (16U)
  0240b8: line 4541 define CCM_ANALOG_PLL_VIDEO_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_BYPASS_SHIFT)) & CCM_ANALOG_PLL_VIDEO_BYPASS_MASK)
  024142: line 4542 define CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_MASK (0x40000U)
  024178: line 4543 define CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_SHIFT (18U)
  0241aa: line 4544 define CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_MASK)
  024249: line 4545 define CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_MASK (0x180000U)
  024282: line 4546 define CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_SHIFT (19U)
  0242b6: line 4547 define CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_MASK)
  02435b: line 4548 define CCM_ANALOG_PLL_VIDEO_LOCK_MASK (0x80000000U)
  02438b: line 4549 define CCM_ANALOG_PLL_VIDEO_LOCK_SHIFT (31U)
  0243b4: line 4550 define CCM_ANALOG_PLL_VIDEO_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_LOCK_SHIFT)) & CCM_ANALOG_PLL_VIDEO_LOCK_MASK)
  024438: line 4555 define CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_MASK (0x7FU)
  02446c: line 4556 define CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_SHIFT (0U)
  02449e: line 4557 define CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_MASK)
  024540: line 4558 define CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_MASK (0x1000U)
  024575: line 4559 define CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_SHIFT (12U)
  0245a7: line 4560 define CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_MASK)
  024646: line 4561 define CCM_ANALOG_PLL_VIDEO_SET_ENABLE_MASK (0x2000U)
  024678: line 4562 define CCM_ANALOG_PLL_VIDEO_SET_ENABLE_SHIFT (13U)
  0246a7: line 4563 define CCM_ANALOG_PLL_VIDEO_SET_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_SET_ENABLE_SHIFT)) & CCM_ANALOG_PLL_VIDEO_SET_ENABLE_MASK)
  02473d: line 4564 define CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_MASK (0xC000U)
  024777: line 4565 define CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_SHIFT (14U)
  0247ae: line 4566 define CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_MASK)
  02485c: line 4567 define CCM_ANALOG_PLL_VIDEO_SET_BYPASS_MASK (0x10000U)
  02488f: line 4568 define CCM_ANALOG_PLL_VIDEO_SET_BYPASS_SHIFT (16U)
  0248be: line 4569 define CCM_ANALOG_PLL_VIDEO_SET_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_SET_BYPASS_SHIFT)) & CCM_ANALOG_PLL_VIDEO_SET_BYPASS_MASK)
  024954: line 4570 define CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_MASK (0x40000U)
  02498e: line 4571 define CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_SHIFT (18U)
  0249c4: line 4572 define CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_MASK)
  024a6f: line 4573 define CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_MASK (0x180000U)
  024aac: line 4574 define CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_SHIFT (19U)
  024ae4: line 4575 define CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_MASK)
  024b95: line 4576 define CCM_ANALOG_PLL_VIDEO_SET_LOCK_MASK (0x80000000U)
  024bc9: line 4577 define CCM_ANALOG_PLL_VIDEO_SET_LOCK_SHIFT (31U)
  024bf6: line 4578 define CCM_ANALOG_PLL_VIDEO_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_VIDEO_SET_LOCK_MASK)
  024c86: line 4583 define CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_MASK (0x7FU)
  024cba: line 4584 define CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_SHIFT (0U)
  024cec: line 4585 define CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_MASK)
  024d8e: line 4586 define CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_MASK (0x1000U)
  024dc3: line 4587 define CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_SHIFT (12U)
  024df5: line 4588 define CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_MASK)
  024e94: line 4589 define CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_MASK (0x2000U)
  024ec6: line 4590 define CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_SHIFT (13U)
  024ef5: line 4591 define CCM_ANALOG_PLL_VIDEO_CLR_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_SHIFT)) & CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_MASK)
  024f8b: line 4592 define CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_MASK (0xC000U)
  024fc5: line 4593 define CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_SHIFT (14U)
  024ffc: line 4594 define CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_MASK)
  0250aa: line 4595 define CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_MASK (0x10000U)
  0250dd: line 4596 define CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_SHIFT (16U)
  02510c: line 4597 define CCM_ANALOG_PLL_VIDEO_CLR_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_SHIFT)) & CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_MASK)
  0251a2: line 4598 define CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_MASK (0x40000U)
  0251dc: line 4599 define CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_SHIFT (18U)
  025212: line 4600 define CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_MASK)
  0252bd: line 4601 define CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_MASK (0x180000U)
  0252fa: line 4602 define CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_SHIFT (19U)
  025332: line 4603 define CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_MASK)
  0253e3: line 4604 define CCM_ANALOG_PLL_VIDEO_CLR_LOCK_MASK (0x80000000U)
  025417: line 4605 define CCM_ANALOG_PLL_VIDEO_CLR_LOCK_SHIFT (31U)
  025444: line 4606 define CCM_ANALOG_PLL_VIDEO_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_VIDEO_CLR_LOCK_MASK)
  0254d4: line 4611 define CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_MASK (0x7FU)
  025508: line 4612 define CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_SHIFT (0U)
  02553a: line 4613 define CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_MASK)
  0255dc: line 4614 define CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_MASK (0x1000U)
  025611: line 4615 define CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_SHIFT (12U)
  025643: line 4616 define CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_MASK)
  0256e2: line 4617 define CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_MASK (0x2000U)
  025714: line 4618 define CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_SHIFT (13U)
  025743: line 4619 define CCM_ANALOG_PLL_VIDEO_TOG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_SHIFT)) & CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_MASK)
  0257d9: line 4620 define CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_MASK (0xC000U)
  025813: line 4621 define CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_SHIFT (14U)
  02584a: line 4622 define CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_MASK)
  0258f8: line 4623 define CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_MASK (0x10000U)
  02592b: line 4624 define CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_SHIFT (16U)
  02595a: line 4625 define CCM_ANALOG_PLL_VIDEO_TOG_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_SHIFT)) & CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_MASK)
  0259f0: line 4626 define CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_MASK (0x40000U)
  025a2a: line 4627 define CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_SHIFT (18U)
  025a60: line 4628 define CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_MASK)
  025b0b: line 4629 define CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_MASK (0x180000U)
  025b48: line 4630 define CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_SHIFT (19U)
  025b80: line 4631 define CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_MASK)
  025c31: line 4632 define CCM_ANALOG_PLL_VIDEO_TOG_LOCK_MASK (0x80000000U)
  025c65: line 4633 define CCM_ANALOG_PLL_VIDEO_TOG_LOCK_SHIFT (31U)
  025c92: line 4634 define CCM_ANALOG_PLL_VIDEO_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_VIDEO_TOG_LOCK_MASK)
  025d22: line 4639 define CCM_ANALOG_PLL_VIDEO_NUM_A_MASK (0x3FFFFFFFU)
  025d53: line 4640 define CCM_ANALOG_PLL_VIDEO_NUM_A_SHIFT (0U)
  025d7c: line 4641 define CCM_ANALOG_PLL_VIDEO_NUM_A(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_NUM_A_SHIFT)) & CCM_ANALOG_PLL_VIDEO_NUM_A_MASK)
  025e03: line 4646 define CCM_ANALOG_PLL_VIDEO_DENOM_B_MASK (0x3FFFFFFFU)
  025e36: line 4647 define CCM_ANALOG_PLL_VIDEO_DENOM_B_SHIFT (0U)
  025e61: line 4648 define CCM_ANALOG_PLL_VIDEO_DENOM_B(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_VIDEO_DENOM_B_SHIFT)) & CCM_ANALOG_PLL_VIDEO_DENOM_B_MASK)
  025eee: line 4653 define CCM_ANALOG_PLL_ENET_DIV_SELECT_MASK (0x3U)
  025f1c: line 4654 define CCM_ANALOG_PLL_ENET_DIV_SELECT_SHIFT (0U)
  025f49: line 4655 define CCM_ANALOG_PLL_ENET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_DIV_SELECT_MASK)
  025fdc: line 4656 define CCM_ANALOG_PLL_ENET_POWERDOWN_MASK (0x1000U)
  02600c: line 4657 define CCM_ANALOG_PLL_ENET_POWERDOWN_SHIFT (12U)
  026039: line 4658 define CCM_ANALOG_PLL_ENET_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_ENET_POWERDOWN_MASK)
  0260c9: line 4659 define CCM_ANALOG_PLL_ENET_ENABLE_MASK (0x2000U)
  0260f6: line 4660 define CCM_ANALOG_PLL_ENET_ENABLE_SHIFT (13U)
  026120: line 4661 define CCM_ANALOG_PLL_ENET_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_ENABLE_SHIFT)) & CCM_ANALOG_PLL_ENET_ENABLE_MASK)
  0261a7: line 4662 define CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_MASK (0xC000U)
  0261dc: line 4663 define CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_SHIFT (14U)
  02620e: line 4664 define CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_MASK)
  0262ad: line 4665 define CCM_ANALOG_PLL_ENET_BYPASS_MASK (0x10000U)
  0262db: line 4666 define CCM_ANALOG_PLL_ENET_BYPASS_SHIFT (16U)
  026305: line 4667 define CCM_ANALOG_PLL_ENET_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_BYPASS_SHIFT)) & CCM_ANALOG_PLL_ENET_BYPASS_MASK)
  02638c: line 4668 define CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_MASK (0x40000U)
  0263c1: line 4669 define CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_SHIFT (18U)
  0263f2: line 4670 define CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_MASK)
  02648e: line 4671 define CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_MASK (0x200000U)
  0264c6: line 4672 define CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_SHIFT (21U)
  0264f9: line 4673 define CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_MASK)
  02659b: line 4674 define CCM_ANALOG_PLL_ENET_LOCK_MASK (0x80000000U)
  0265ca: line 4675 define CCM_ANALOG_PLL_ENET_LOCK_SHIFT (31U)
  0265f2: line 4676 define CCM_ANALOG_PLL_ENET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_LOCK_SHIFT)) & CCM_ANALOG_PLL_ENET_LOCK_MASK)
  026673: line 4681 define CCM_ANALOG_PLL_ENET_SET_DIV_SELECT_MASK (0x3U)
  0266a5: line 4682 define CCM_ANALOG_PLL_ENET_SET_DIV_SELECT_SHIFT (0U)
  0266d6: line 4683 define CCM_ANALOG_PLL_ENET_SET_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_DIV_SELECT_MASK)
  026775: line 4684 define CCM_ANALOG_PLL_ENET_SET_POWERDOWN_MASK (0x1000U)
  0267a9: line 4685 define CCM_ANALOG_PLL_ENET_SET_POWERDOWN_SHIFT (12U)
  0267da: line 4686 define CCM_ANALOG_PLL_ENET_SET_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_POWERDOWN_MASK)
  026876: line 4687 define CCM_ANALOG_PLL_ENET_SET_ENABLE_MASK (0x2000U)
  0268a7: line 4688 define CCM_ANALOG_PLL_ENET_SET_ENABLE_SHIFT (13U)
  0268d5: line 4689 define CCM_ANALOG_PLL_ENET_SET_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_ENABLE_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_ENABLE_MASK)
  026968: line 4690 define CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_MASK (0xC000U)
  0269a1: line 4691 define CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_SHIFT (14U)
  0269d7: line 4692 define CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_MASK)
  026a82: line 4693 define CCM_ANALOG_PLL_ENET_SET_BYPASS_MASK (0x10000U)
  026ab4: line 4694 define CCM_ANALOG_PLL_ENET_SET_BYPASS_SHIFT (16U)
  026ae2: line 4695 define CCM_ANALOG_PLL_ENET_SET_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_BYPASS_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_BYPASS_MASK)
  026b75: line 4696 define CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_MASK (0x40000U)
  026bae: line 4697 define CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_SHIFT (18U)
  026be3: line 4698 define CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_MASK)
  026c8b: line 4699 define CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_MASK (0x200000U)
  026cc7: line 4700 define CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_SHIFT (21U)
  026cfe: line 4701 define CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_MASK)
  026dac: line 4702 define CCM_ANALOG_PLL_ENET_SET_LOCK_MASK (0x80000000U)
  026ddf: line 4703 define CCM_ANALOG_PLL_ENET_SET_LOCK_SHIFT (31U)
  026e0b: line 4704 define CCM_ANALOG_PLL_ENET_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_SET_LOCK_SHIFT)) & CCM_ANALOG_PLL_ENET_SET_LOCK_MASK)
  026e98: line 4709 define CCM_ANALOG_PLL_ENET_CLR_DIV_SELECT_MASK (0x3U)
  026eca: line 4710 define CCM_ANALOG_PLL_ENET_CLR_DIV_SELECT_SHIFT (0U)
  026efb: line 4711 define CCM_ANALOG_PLL_ENET_CLR_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_DIV_SELECT_MASK)
  026f9a: line 4712 define CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_MASK (0x1000U)
  026fce: line 4713 define CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_SHIFT (12U)
  026fff: line 4714 define CCM_ANALOG_PLL_ENET_CLR_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_MASK)
  02709b: line 4715 define CCM_ANALOG_PLL_ENET_CLR_ENABLE_MASK (0x2000U)
  0270cc: line 4716 define CCM_ANALOG_PLL_ENET_CLR_ENABLE_SHIFT (13U)
  0270fa: line 4717 define CCM_ANALOG_PLL_ENET_CLR_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_ENABLE_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_ENABLE_MASK)
  02718d: line 4718 define CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_MASK (0xC000U)
  0271c6: line 4719 define CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_SHIFT (14U)
  0271fc: line 4720 define CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_MASK)
  0272a7: line 4721 define CCM_ANALOG_PLL_ENET_CLR_BYPASS_MASK (0x10000U)
  0272d9: line 4722 define CCM_ANALOG_PLL_ENET_CLR_BYPASS_SHIFT (16U)
  027307: line 4723 define CCM_ANALOG_PLL_ENET_CLR_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_BYPASS_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_BYPASS_MASK)
  02739a: line 4724 define CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_MASK (0x40000U)
  0273d3: line 4725 define CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_SHIFT (18U)
  027408: line 4726 define CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_MASK)
  0274b0: line 4727 define CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_MASK (0x200000U)
  0274ec: line 4728 define CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_SHIFT (21U)
  027523: line 4729 define CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_MASK)
  0275d1: line 4730 define CCM_ANALOG_PLL_ENET_CLR_LOCK_MASK (0x80000000U)
  027604: line 4731 define CCM_ANALOG_PLL_ENET_CLR_LOCK_SHIFT (31U)
  027630: line 4732 define CCM_ANALOG_PLL_ENET_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_CLR_LOCK_SHIFT)) & CCM_ANALOG_PLL_ENET_CLR_LOCK_MASK)
  0276bd: line 4737 define CCM_ANALOG_PLL_ENET_TOG_DIV_SELECT_MASK (0x3U)
  0276ef: line 4738 define CCM_ANALOG_PLL_ENET_TOG_DIV_SELECT_SHIFT (0U)
  027720: line 4739 define CCM_ANALOG_PLL_ENET_TOG_DIV_SELECT(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_DIV_SELECT_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_DIV_SELECT_MASK)
  0277bf: line 4740 define CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_MASK (0x1000U)
  0277f3: line 4741 define CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_SHIFT (12U)
  027824: line 4742 define CCM_ANALOG_PLL_ENET_TOG_POWERDOWN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_MASK)
  0278c0: line 4743 define CCM_ANALOG_PLL_ENET_TOG_ENABLE_MASK (0x2000U)
  0278f1: line 4744 define CCM_ANALOG_PLL_ENET_TOG_ENABLE_SHIFT (13U)
  02791f: line 4745 define CCM_ANALOG_PLL_ENET_TOG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_ENABLE_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_ENABLE_MASK)
  0279b2: line 4746 define CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_MASK (0xC000U)
  0279eb: line 4747 define CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_SHIFT (14U)
  027a21: line 4748 define CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_MASK)
  027acc: line 4749 define CCM_ANALOG_PLL_ENET_TOG_BYPASS_MASK (0x10000U)
  027afe: line 4750 define CCM_ANALOG_PLL_ENET_TOG_BYPASS_SHIFT (16U)
  027b2c: line 4751 define CCM_ANALOG_PLL_ENET_TOG_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_BYPASS_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_BYPASS_MASK)
  027bbf: line 4752 define CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_MASK (0x40000U)
  027bf8: line 4753 define CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_SHIFT (18U)
  027c2d: line 4754 define CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_MASK)
  027cd5: line 4755 define CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_MASK (0x200000U)
  027d11: line 4756 define CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_SHIFT (21U)
  027d48: line 4757 define CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_MASK)
  027df6: line 4758 define CCM_ANALOG_PLL_ENET_TOG_LOCK_MASK (0x80000000U)
  027e29: line 4759 define CCM_ANALOG_PLL_ENET_TOG_LOCK_SHIFT (31U)
  027e55: line 4760 define CCM_ANALOG_PLL_ENET_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PLL_ENET_TOG_LOCK_SHIFT)) & CCM_ANALOG_PLL_ENET_TOG_LOCK_MASK)
  027ee2: line 4765 define CCM_ANALOG_PFD_480_PFD0_FRAC_MASK (0x3FU)
  027f0f: line 4766 define CCM_ANALOG_PFD_480_PFD0_FRAC_SHIFT (0U)
  027f3a: line 4767 define CCM_ANALOG_PFD_480_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_PFD0_FRAC_MASK)
  027fc7: line 4768 define CCM_ANALOG_PFD_480_PFD0_STABLE_MASK (0x40U)
  027ff6: line 4769 define CCM_ANALOG_PFD_480_PFD0_STABLE_SHIFT (6U)
  028023: line 4770 define CCM_ANALOG_PFD_480_PFD0_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD0_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_PFD0_STABLE_MASK)
  0280b6: line 4771 define CCM_ANALOG_PFD_480_PFD0_CLKGATE_MASK (0x80U)
  0280e6: line 4772 define CCM_ANALOG_PFD_480_PFD0_CLKGATE_SHIFT (7U)
  028114: line 4773 define CCM_ANALOG_PFD_480_PFD0_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD0_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_PFD0_CLKGATE_MASK)
  0281aa: line 4774 define CCM_ANALOG_PFD_480_PFD1_FRAC_MASK (0x3F00U)
  0281d9: line 4775 define CCM_ANALOG_PFD_480_PFD1_FRAC_SHIFT (8U)
  028204: line 4776 define CCM_ANALOG_PFD_480_PFD1_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD1_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_PFD1_FRAC_MASK)
  028291: line 4777 define CCM_ANALOG_PFD_480_PFD1_STABLE_MASK (0x4000U)
  0282c2: line 4778 define CCM_ANALOG_PFD_480_PFD1_STABLE_SHIFT (14U)
  0282f0: line 4779 define CCM_ANALOG_PFD_480_PFD1_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD1_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_PFD1_STABLE_MASK)
  028383: line 4780 define CCM_ANALOG_PFD_480_PFD1_CLKGATE_MASK (0x8000U)
  0283b5: line 4781 define CCM_ANALOG_PFD_480_PFD1_CLKGATE_SHIFT (15U)
  0283e4: line 4782 define CCM_ANALOG_PFD_480_PFD1_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD1_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_PFD1_CLKGATE_MASK)
  02847a: line 4783 define CCM_ANALOG_PFD_480_PFD2_FRAC_MASK (0x3F0000U)
  0284ab: line 4784 define CCM_ANALOG_PFD_480_PFD2_FRAC_SHIFT (16U)
  0284d7: line 4785 define CCM_ANALOG_PFD_480_PFD2_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD2_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_PFD2_FRAC_MASK)
  028564: line 4786 define CCM_ANALOG_PFD_480_PFD2_STABLE_MASK (0x400000U)
  028597: line 4787 define CCM_ANALOG_PFD_480_PFD2_STABLE_SHIFT (22U)
  0285c5: line 4788 define CCM_ANALOG_PFD_480_PFD2_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD2_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_PFD2_STABLE_MASK)
  028658: line 4789 define CCM_ANALOG_PFD_480_PFD2_CLKGATE_MASK (0x800000U)
  02868c: line 4790 define CCM_ANALOG_PFD_480_PFD2_CLKGATE_SHIFT (23U)
  0286bb: line 4791 define CCM_ANALOG_PFD_480_PFD2_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD2_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_PFD2_CLKGATE_MASK)
  028751: line 4792 define CCM_ANALOG_PFD_480_PFD3_FRAC_MASK (0x3F000000U)
  028784: line 4793 define CCM_ANALOG_PFD_480_PFD3_FRAC_SHIFT (24U)
  0287b0: line 4794 define CCM_ANALOG_PFD_480_PFD3_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD3_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_PFD3_FRAC_MASK)
  02883d: line 4795 define CCM_ANALOG_PFD_480_PFD3_STABLE_MASK (0x40000000U)
  028872: line 4796 define CCM_ANALOG_PFD_480_PFD3_STABLE_SHIFT (30U)
  0288a0: line 4797 define CCM_ANALOG_PFD_480_PFD3_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD3_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_PFD3_STABLE_MASK)
  028933: line 4798 define CCM_ANALOG_PFD_480_PFD3_CLKGATE_MASK (0x80000000U)
  028969: line 4799 define CCM_ANALOG_PFD_480_PFD3_CLKGATE_SHIFT (31U)
  028998: line 4800 define CCM_ANALOG_PFD_480_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_PFD3_CLKGATE_MASK)
  028a2e: line 4805 define CCM_ANALOG_PFD_480_SET_PFD0_FRAC_MASK (0x3FU)
  028a5f: line 4806 define CCM_ANALOG_PFD_480_SET_PFD0_FRAC_SHIFT (0U)
  028a8e: line 4807 define CCM_ANALOG_PFD_480_SET_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD0_FRAC_MASK)
  028b27: line 4808 define CCM_ANALOG_PFD_480_SET_PFD0_STABLE_MASK (0x40U)
  028b5a: line 4809 define CCM_ANALOG_PFD_480_SET_PFD0_STABLE_SHIFT (6U)
  028b8b: line 4810 define CCM_ANALOG_PFD_480_SET_PFD0_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD0_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD0_STABLE_MASK)
  028c2a: line 4811 define CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_MASK (0x80U)
  028c5e: line 4812 define CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_SHIFT (7U)
  028c90: line 4813 define CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_MASK)
  028d32: line 4814 define CCM_ANALOG_PFD_480_SET_PFD1_FRAC_MASK (0x3F00U)
  028d65: line 4815 define CCM_ANALOG_PFD_480_SET_PFD1_FRAC_SHIFT (8U)
  028d94: line 4816 define CCM_ANALOG_PFD_480_SET_PFD1_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD1_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD1_FRAC_MASK)
  028e2d: line 4817 define CCM_ANALOG_PFD_480_SET_PFD1_STABLE_MASK (0x4000U)
  028e62: line 4818 define CCM_ANALOG_PFD_480_SET_PFD1_STABLE_SHIFT (14U)
  028e94: line 4819 define CCM_ANALOG_PFD_480_SET_PFD1_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD1_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD1_STABLE_MASK)
  028f33: line 4820 define CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_MASK (0x8000U)
  028f69: line 4821 define CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_SHIFT (15U)
  028f9c: line 4822 define CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_MASK)
  02903e: line 4823 define CCM_ANALOG_PFD_480_SET_PFD2_FRAC_MASK (0x3F0000U)
  029073: line 4824 define CCM_ANALOG_PFD_480_SET_PFD2_FRAC_SHIFT (16U)
  0290a3: line 4825 define CCM_ANALOG_PFD_480_SET_PFD2_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD2_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD2_FRAC_MASK)
  02913c: line 4826 define CCM_ANALOG_PFD_480_SET_PFD2_STABLE_MASK (0x400000U)
  029173: line 4827 define CCM_ANALOG_PFD_480_SET_PFD2_STABLE_SHIFT (22U)
  0291a5: line 4828 define CCM_ANALOG_PFD_480_SET_PFD2_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD2_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD2_STABLE_MASK)
  029244: line 4829 define CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_MASK (0x800000U)
  02927c: line 4830 define CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_SHIFT (23U)
  0292af: line 4831 define CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_MASK)
  029351: line 4832 define CCM_ANALOG_PFD_480_SET_PFD3_FRAC_MASK (0x3F000000U)
  029388: line 4833 define CCM_ANALOG_PFD_480_SET_PFD3_FRAC_SHIFT (24U)
  0293b8: line 4834 define CCM_ANALOG_PFD_480_SET_PFD3_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD3_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD3_FRAC_MASK)
  029451: line 4835 define CCM_ANALOG_PFD_480_SET_PFD3_STABLE_MASK (0x40000000U)
  02948a: line 4836 define CCM_ANALOG_PFD_480_SET_PFD3_STABLE_SHIFT (30U)
  0294bc: line 4837 define CCM_ANALOG_PFD_480_SET_PFD3_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD3_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD3_STABLE_MASK)
  02955b: line 4838 define CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_MASK (0x80000000U)
  029595: line 4839 define CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_SHIFT (31U)
  0295c8: line 4840 define CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_MASK)
  02966a: line 4845 define CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_MASK (0x3FU)
  02969b: line 4846 define CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_SHIFT (0U)
  0296ca: line 4847 define CCM_ANALOG_PFD_480_CLR_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_MASK)
  029763: line 4848 define CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_MASK (0x40U)
  029796: line 4849 define CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_SHIFT (6U)
  0297c7: line 4850 define CCM_ANALOG_PFD_480_CLR_PFD0_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_MASK)
  029866: line 4851 define CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_MASK (0x80U)
  02989a: line 4852 define CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_SHIFT (7U)
  0298cc: line 4853 define CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_MASK)
  02996e: line 4854 define CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_MASK (0x3F00U)
  0299a1: line 4855 define CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_SHIFT (8U)
  0299d0: line 4856 define CCM_ANALOG_PFD_480_CLR_PFD1_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_MASK)
  029a69: line 4857 define CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_MASK (0x4000U)
  029a9e: line 4858 define CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_SHIFT (14U)
  029ad0: line 4859 define CCM_ANALOG_PFD_480_CLR_PFD1_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_MASK)
  029b6f: line 4860 define CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_MASK (0x8000U)
  029ba5: line 4861 define CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_SHIFT (15U)
  029bd8: line 4862 define CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_MASK)
  029c7a: line 4863 define CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_MASK (0x3F0000U)
  029caf: line 4864 define CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_SHIFT (16U)
  029cdf: line 4865 define CCM_ANALOG_PFD_480_CLR_PFD2_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_MASK)
  029d78: line 4866 define CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_MASK (0x400000U)
  029daf: line 4867 define CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_SHIFT (22U)
  029de1: line 4868 define CCM_ANALOG_PFD_480_CLR_PFD2_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_MASK)
  029e80: line 4869 define CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_MASK (0x800000U)
  029eb8: line 4870 define CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_SHIFT (23U)
  029eeb: line 4871 define CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_MASK)
  029f8d: line 4872 define CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_MASK (0x3F000000U)
  029fc4: line 4873 define CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_SHIFT (24U)
  029ff4: line 4874 define CCM_ANALOG_PFD_480_CLR_PFD3_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_MASK)
  02a08d: line 4875 define CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_MASK (0x40000000U)
  02a0c6: line 4876 define CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_SHIFT (30U)
  02a0f8: line 4877 define CCM_ANALOG_PFD_480_CLR_PFD3_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_MASK)
  02a197: line 4878 define CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_MASK (0x80000000U)
  02a1d1: line 4879 define CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_SHIFT (31U)
  02a204: line 4880 define CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_MASK)
  02a2a6: line 4885 define CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_MASK (0x3FU)
  02a2d7: line 4886 define CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_SHIFT (0U)
  02a306: line 4887 define CCM_ANALOG_PFD_480_TOG_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_MASK)
  02a39f: line 4888 define CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_MASK (0x40U)
  02a3d2: line 4889 define CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_SHIFT (6U)
  02a403: line 4890 define CCM_ANALOG_PFD_480_TOG_PFD0_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_MASK)
  02a4a2: line 4891 define CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_MASK (0x80U)
  02a4d6: line 4892 define CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_SHIFT (7U)
  02a508: line 4893 define CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_MASK)
  02a5aa: line 4894 define CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_MASK (0x3F00U)
  02a5dd: line 4895 define CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_SHIFT (8U)
  02a60c: line 4896 define CCM_ANALOG_PFD_480_TOG_PFD1_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_MASK)
  02a6a5: line 4897 define CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_MASK (0x4000U)
  02a6da: line 4898 define CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_SHIFT (14U)
  02a70c: line 4899 define CCM_ANALOG_PFD_480_TOG_PFD1_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_MASK)
  02a7ab: line 4900 define CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_MASK (0x8000U)
  02a7e1: line 4901 define CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_SHIFT (15U)
  02a814: line 4902 define CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_MASK)
  02a8b6: line 4903 define CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_MASK (0x3F0000U)
  02a8eb: line 4904 define CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_SHIFT (16U)
  02a91b: line 4905 define CCM_ANALOG_PFD_480_TOG_PFD2_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_MASK)
  02a9b4: line 4906 define CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_MASK (0x400000U)
  02a9eb: line 4907 define CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_SHIFT (22U)
  02aa1d: line 4908 define CCM_ANALOG_PFD_480_TOG_PFD2_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_MASK)
  02aabc: line 4909 define CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_MASK (0x800000U)
  02aaf4: line 4910 define CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_SHIFT (23U)
  02ab27: line 4911 define CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_MASK)
  02abc9: line 4912 define CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_MASK (0x3F000000U)
  02ac00: line 4913 define CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_SHIFT (24U)
  02ac30: line 4914 define CCM_ANALOG_PFD_480_TOG_PFD3_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_MASK)
  02acc9: line 4915 define CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_MASK (0x40000000U)
  02ad02: line 4916 define CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_SHIFT (30U)
  02ad34: line 4917 define CCM_ANALOG_PFD_480_TOG_PFD3_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_MASK)
  02add3: line 4918 define CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_MASK (0x80000000U)
  02ae0d: line 4919 define CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_SHIFT (31U)
  02ae40: line 4920 define CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_MASK)
  02aee2: line 4925 define CCM_ANALOG_PFD_528_PFD0_FRAC_MASK (0x3FU)
  02af0f: line 4926 define CCM_ANALOG_PFD_528_PFD0_FRAC_SHIFT (0U)
  02af3a: line 4927 define CCM_ANALOG_PFD_528_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_PFD0_FRAC_MASK)
  02afc7: line 4928 define CCM_ANALOG_PFD_528_PFD0_STABLE_MASK (0x40U)
  02aff6: line 4929 define CCM_ANALOG_PFD_528_PFD0_STABLE_SHIFT (6U)
  02b023: line 4930 define CCM_ANALOG_PFD_528_PFD0_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD0_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_PFD0_STABLE_MASK)
  02b0b6: line 4931 define CCM_ANALOG_PFD_528_PFD0_CLKGATE_MASK (0x80U)
  02b0e6: line 4932 define CCM_ANALOG_PFD_528_PFD0_CLKGATE_SHIFT (7U)
  02b114: line 4933 define CCM_ANALOG_PFD_528_PFD0_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD0_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_PFD0_CLKGATE_MASK)
  02b1aa: line 4934 define CCM_ANALOG_PFD_528_PFD1_FRAC_MASK (0x3F00U)
  02b1d9: line 4935 define CCM_ANALOG_PFD_528_PFD1_FRAC_SHIFT (8U)
  02b204: line 4936 define CCM_ANALOG_PFD_528_PFD1_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD1_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_PFD1_FRAC_MASK)
  02b291: line 4937 define CCM_ANALOG_PFD_528_PFD1_STABLE_MASK (0x4000U)
  02b2c2: line 4938 define CCM_ANALOG_PFD_528_PFD1_STABLE_SHIFT (14U)
  02b2f0: line 4939 define CCM_ANALOG_PFD_528_PFD1_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD1_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_PFD1_STABLE_MASK)
  02b383: line 4940 define CCM_ANALOG_PFD_528_PFD1_CLKGATE_MASK (0x8000U)
  02b3b5: line 4941 define CCM_ANALOG_PFD_528_PFD1_CLKGATE_SHIFT (15U)
  02b3e4: line 4942 define CCM_ANALOG_PFD_528_PFD1_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD1_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_PFD1_CLKGATE_MASK)
  02b47a: line 4943 define CCM_ANALOG_PFD_528_PFD2_FRAC_MASK (0x3F0000U)
  02b4ab: line 4944 define CCM_ANALOG_PFD_528_PFD2_FRAC_SHIFT (16U)
  02b4d7: line 4945 define CCM_ANALOG_PFD_528_PFD2_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD2_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_PFD2_FRAC_MASK)
  02b564: line 4946 define CCM_ANALOG_PFD_528_PFD2_STABLE_MASK (0x400000U)
  02b597: line 4947 define CCM_ANALOG_PFD_528_PFD2_STABLE_SHIFT (22U)
  02b5c5: line 4948 define CCM_ANALOG_PFD_528_PFD2_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD2_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_PFD2_STABLE_MASK)
  02b658: line 4949 define CCM_ANALOG_PFD_528_PFD2_CLKGATE_MASK (0x800000U)
  02b68c: line 4950 define CCM_ANALOG_PFD_528_PFD2_CLKGATE_SHIFT (23U)
  02b6bb: line 4951 define CCM_ANALOG_PFD_528_PFD2_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD2_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_PFD2_CLKGATE_MASK)
  02b751: line 4952 define CCM_ANALOG_PFD_528_PFD3_FRAC_MASK (0x3F000000U)
  02b784: line 4953 define CCM_ANALOG_PFD_528_PFD3_FRAC_SHIFT (24U)
  02b7b0: line 4954 define CCM_ANALOG_PFD_528_PFD3_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD3_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_PFD3_FRAC_MASK)
  02b83d: line 4955 define CCM_ANALOG_PFD_528_PFD3_STABLE_MASK (0x40000000U)
  02b872: line 4956 define CCM_ANALOG_PFD_528_PFD3_STABLE_SHIFT (30U)
  02b8a0: line 4957 define CCM_ANALOG_PFD_528_PFD3_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD3_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_PFD3_STABLE_MASK)
  02b933: line 4958 define CCM_ANALOG_PFD_528_PFD3_CLKGATE_MASK (0x80000000U)
  02b969: line 4959 define CCM_ANALOG_PFD_528_PFD3_CLKGATE_SHIFT (31U)
  02b998: line 4960 define CCM_ANALOG_PFD_528_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_PFD3_CLKGATE_MASK)
  02ba2e: line 4965 define CCM_ANALOG_PFD_528_SET_PFD0_FRAC_MASK (0x3FU)
  02ba5f: line 4966 define CCM_ANALOG_PFD_528_SET_PFD0_FRAC_SHIFT (0U)
  02ba8e: line 4967 define CCM_ANALOG_PFD_528_SET_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD0_FRAC_MASK)
  02bb27: line 4968 define CCM_ANALOG_PFD_528_SET_PFD0_STABLE_MASK (0x40U)
  02bb5a: line 4969 define CCM_ANALOG_PFD_528_SET_PFD0_STABLE_SHIFT (6U)
  02bb8b: line 4970 define CCM_ANALOG_PFD_528_SET_PFD0_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD0_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD0_STABLE_MASK)
  02bc2a: line 4971 define CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_MASK (0x80U)
  02bc5e: line 4972 define CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_SHIFT (7U)
  02bc90: line 4973 define CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_MASK)
  02bd32: line 4974 define CCM_ANALOG_PFD_528_SET_PFD1_FRAC_MASK (0x3F00U)
  02bd65: line 4975 define CCM_ANALOG_PFD_528_SET_PFD1_FRAC_SHIFT (8U)
  02bd94: line 4976 define CCM_ANALOG_PFD_528_SET_PFD1_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD1_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD1_FRAC_MASK)
  02be2d: line 4977 define CCM_ANALOG_PFD_528_SET_PFD1_STABLE_MASK (0x4000U)
  02be62: line 4978 define CCM_ANALOG_PFD_528_SET_PFD1_STABLE_SHIFT (14U)
  02be94: line 4979 define CCM_ANALOG_PFD_528_SET_PFD1_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD1_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD1_STABLE_MASK)
  02bf33: line 4980 define CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_MASK (0x8000U)
  02bf69: line 4981 define CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_SHIFT (15U)
  02bf9c: line 4982 define CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_MASK)
  02c03e: line 4983 define CCM_ANALOG_PFD_528_SET_PFD2_FRAC_MASK (0x3F0000U)
  02c073: line 4984 define CCM_ANALOG_PFD_528_SET_PFD2_FRAC_SHIFT (16U)
  02c0a3: line 4985 define CCM_ANALOG_PFD_528_SET_PFD2_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD2_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD2_FRAC_MASK)
  02c13c: line 4986 define CCM_ANALOG_PFD_528_SET_PFD2_STABLE_MASK (0x400000U)
  02c173: line 4987 define CCM_ANALOG_PFD_528_SET_PFD2_STABLE_SHIFT (22U)
  02c1a5: line 4988 define CCM_ANALOG_PFD_528_SET_PFD2_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD2_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD2_STABLE_MASK)
  02c244: line 4989 define CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_MASK (0x800000U)
  02c27c: line 4990 define CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_SHIFT (23U)
  02c2af: line 4991 define CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_MASK)
  02c351: line 4992 define CCM_ANALOG_PFD_528_SET_PFD3_FRAC_MASK (0x3F000000U)
  02c388: line 4993 define CCM_ANALOG_PFD_528_SET_PFD3_FRAC_SHIFT (24U)
  02c3b8: line 4994 define CCM_ANALOG_PFD_528_SET_PFD3_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD3_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD3_FRAC_MASK)
  02c451: line 4995 define CCM_ANALOG_PFD_528_SET_PFD3_STABLE_MASK (0x40000000U)
  02c48a: line 4996 define CCM_ANALOG_PFD_528_SET_PFD3_STABLE_SHIFT (30U)
  02c4bc: line 4997 define CCM_ANALOG_PFD_528_SET_PFD3_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD3_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD3_STABLE_MASK)
  02c55b: line 4998 define CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_MASK (0x80000000U)
  02c595: line 4999 define CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_SHIFT (31U)
  02c5c8: line 5000 define CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_MASK)
  02c66a: line 5005 define CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_MASK (0x3FU)
  02c69b: line 5006 define CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_SHIFT (0U)
  02c6ca: line 5007 define CCM_ANALOG_PFD_528_CLR_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_MASK)
  02c763: line 5008 define CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_MASK (0x40U)
  02c796: line 5009 define CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_SHIFT (6U)
  02c7c7: line 5010 define CCM_ANALOG_PFD_528_CLR_PFD0_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_MASK)
  02c866: line 5011 define CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_MASK (0x80U)
  02c89a: line 5012 define CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_SHIFT (7U)
  02c8cc: line 5013 define CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_MASK)
  02c96e: line 5014 define CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_MASK (0x3F00U)
  02c9a1: line 5015 define CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_SHIFT (8U)
  02c9d0: line 5016 define CCM_ANALOG_PFD_528_CLR_PFD1_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_MASK)
  02ca69: line 5017 define CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_MASK (0x4000U)
  02ca9e: line 5018 define CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_SHIFT (14U)
  02cad0: line 5019 define CCM_ANALOG_PFD_528_CLR_PFD1_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_MASK)
  02cb6f: line 5020 define CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_MASK (0x8000U)
  02cba5: line 5021 define CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_SHIFT (15U)
  02cbd8: line 5022 define CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_MASK)
  02cc7a: line 5023 define CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_MASK (0x3F0000U)
  02ccaf: line 5024 define CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_SHIFT (16U)
  02ccdf: line 5025 define CCM_ANALOG_PFD_528_CLR_PFD2_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_MASK)
  02cd78: line 5026 define CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_MASK (0x400000U)
  02cdaf: line 5027 define CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_SHIFT (22U)
  02cde1: line 5028 define CCM_ANALOG_PFD_528_CLR_PFD2_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_MASK)
  02ce80: line 5029 define CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_MASK (0x800000U)
  02ceb8: line 5030 define CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_SHIFT (23U)
  02ceeb: line 5031 define CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_MASK)
  02cf8d: line 5032 define CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_MASK (0x3F000000U)
  02cfc4: line 5033 define CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_SHIFT (24U)
  02cff4: line 5034 define CCM_ANALOG_PFD_528_CLR_PFD3_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_MASK)
  02d08d: line 5035 define CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_MASK (0x40000000U)
  02d0c6: line 5036 define CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_SHIFT (30U)
  02d0f8: line 5037 define CCM_ANALOG_PFD_528_CLR_PFD3_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_MASK)
  02d197: line 5038 define CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_MASK (0x80000000U)
  02d1d1: line 5039 define CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_SHIFT (31U)
  02d204: line 5040 define CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_MASK)
  02d2a6: line 5045 define CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_MASK (0x3FU)
  02d2d7: line 5046 define CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_SHIFT (0U)
  02d306: line 5047 define CCM_ANALOG_PFD_528_TOG_PFD0_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_MASK)
  02d39f: line 5048 define CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_MASK (0x40U)
  02d3d2: line 5049 define CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_SHIFT (6U)
  02d403: line 5050 define CCM_ANALOG_PFD_528_TOG_PFD0_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_MASK)
  02d4a2: line 5051 define CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_MASK (0x80U)
  02d4d6: line 5052 define CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_SHIFT (7U)
  02d508: line 5053 define CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_MASK)
  02d5aa: line 5054 define CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_MASK (0x3F00U)
  02d5dd: line 5055 define CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_SHIFT (8U)
  02d60c: line 5056 define CCM_ANALOG_PFD_528_TOG_PFD1_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_MASK)
  02d6a5: line 5057 define CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_MASK (0x4000U)
  02d6da: line 5058 define CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_SHIFT (14U)
  02d70c: line 5059 define CCM_ANALOG_PFD_528_TOG_PFD1_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_MASK)
  02d7ab: line 5060 define CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_MASK (0x8000U)
  02d7e1: line 5061 define CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_SHIFT (15U)
  02d814: line 5062 define CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_MASK)
  02d8b6: line 5063 define CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_MASK (0x3F0000U)
  02d8eb: line 5064 define CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_SHIFT (16U)
  02d91b: line 5065 define CCM_ANALOG_PFD_528_TOG_PFD2_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_MASK)
  02d9b4: line 5066 define CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_MASK (0x400000U)
  02d9eb: line 5067 define CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_SHIFT (22U)
  02da1d: line 5068 define CCM_ANALOG_PFD_528_TOG_PFD2_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_MASK)
  02dabc: line 5069 define CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_MASK (0x800000U)
  02daf4: line 5070 define CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_SHIFT (23U)
  02db27: line 5071 define CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_MASK)
  02dbc9: line 5072 define CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_MASK (0x3F000000U)
  02dc00: line 5073 define CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_SHIFT (24U)
  02dc30: line 5074 define CCM_ANALOG_PFD_528_TOG_PFD3_FRAC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_MASK)
  02dcc9: line 5075 define CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_MASK (0x40000000U)
  02dd02: line 5076 define CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_SHIFT (30U)
  02dd34: line 5077 define CCM_ANALOG_PFD_528_TOG_PFD3_STABLE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_MASK)
  02ddd3: line 5078 define CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_MASK (0x80000000U)
  02de0d: line 5079 define CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_SHIFT (31U)
  02de40: line 5080 define CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_SHIFT)) & CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_MASK)
  02dee2: line 5085 define CCM_ANALOG_MISC0_REFTOP_PWD_MASK (0x1U)
  02df0d: line 5086 define CCM_ANALOG_MISC0_REFTOP_PWD_SHIFT (0U)
  02df37: line 5087 define CCM_ANALOG_MISC0_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_REFTOP_PWD_SHIFT)) & CCM_ANALOG_MISC0_REFTOP_PWD_MASK)
  02dfc1: line 5088 define CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_MASK (0x8U)
  02dff4: line 5089 define CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_SHIFT (3U)
  02e026: line 5090 define CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_SHIFT)) & CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_MASK)
  02e0c8: line 5091 define CCM_ANALOG_MISC0_REFTOP_VBGADJ_MASK (0x70U)
  02e0f7: line 5092 define CCM_ANALOG_MISC0_REFTOP_VBGADJ_SHIFT (4U)
  02e124: line 5093 define CCM_ANALOG_MISC0_REFTOP_VBGADJ(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_REFTOP_VBGADJ_SHIFT)) & CCM_ANALOG_MISC0_REFTOP_VBGADJ_MASK)
  02e1b7: line 5094 define CCM_ANALOG_MISC0_REFTOP_VBGUP_MASK (0x80U)
  02e1e5: line 5095 define CCM_ANALOG_MISC0_REFTOP_VBGUP_SHIFT (7U)
  02e211: line 5096 define CCM_ANALOG_MISC0_REFTOP_VBGUP(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_REFTOP_VBGUP_SHIFT)) & CCM_ANALOG_MISC0_REFTOP_VBGUP_MASK)
  02e2a1: line 5097 define CCM_ANALOG_MISC0_STOP_MODE_CONFIG_MASK (0xC00U)
  02e2d4: line 5098 define CCM_ANALOG_MISC0_STOP_MODE_CONFIG_SHIFT (10U)
  02e305: line 5099 define CCM_ANALOG_MISC0_STOP_MODE_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_STOP_MODE_CONFIG_SHIFT)) & CCM_ANALOG_MISC0_STOP_MODE_CONFIG_MASK)
  02e3a1: line 5100 define CCM_ANALOG_MISC0_DISCON_HIGH_SNVS_MASK (0x1000U)
  02e3d5: line 5101 define CCM_ANALOG_MISC0_DISCON_HIGH_SNVS_SHIFT (12U)
  02e406: line 5102 define CCM_ANALOG_MISC0_DISCON_HIGH_SNVS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_DISCON_HIGH_SNVS_SHIFT)) & CCM_ANALOG_MISC0_DISCON_HIGH_SNVS_MASK)
  02e4a2: line 5103 define CCM_ANALOG_MISC0_OSC_I_MASK (0x6000U)
  02e4cb: line 5104 define CCM_ANALOG_MISC0_OSC_I_SHIFT (13U)
  02e4f1: line 5105 define CCM_ANALOG_MISC0_OSC_I(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_OSC_I_SHIFT)) & CCM_ANALOG_MISC0_OSC_I_MASK)
  02e56c: line 5106 define CCM_ANALOG_MISC0_OSC_XTALOK_MASK (0x8000U)
  02e59a: line 5107 define CCM_ANALOG_MISC0_OSC_XTALOK_SHIFT (15U)
  02e5c5: line 5108 define CCM_ANALOG_MISC0_OSC_XTALOK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_OSC_XTALOK_SHIFT)) & CCM_ANALOG_MISC0_OSC_XTALOK_MASK)
  02e64f: line 5109 define CCM_ANALOG_MISC0_OSC_XTALOK_EN_MASK (0x10000U)
  02e681: line 5110 define CCM_ANALOG_MISC0_OSC_XTALOK_EN_SHIFT (16U)
  02e6af: line 5111 define CCM_ANALOG_MISC0_OSC_XTALOK_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_OSC_XTALOK_EN_SHIFT)) & CCM_ANALOG_MISC0_OSC_XTALOK_EN_MASK)
  02e742: line 5112 define CCM_ANALOG_MISC0_CLKGATE_CTRL_MASK (0x2000000U)
  02e775: line 5113 define CCM_ANALOG_MISC0_CLKGATE_CTRL_SHIFT (25U)
  02e7a2: line 5114 define CCM_ANALOG_MISC0_CLKGATE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLKGATE_CTRL_SHIFT)) & CCM_ANALOG_MISC0_CLKGATE_CTRL_MASK)
  02e832: line 5115 define CCM_ANALOG_MISC0_CLKGATE_DELAY_MASK (0x1C000000U)
  02e867: line 5116 define CCM_ANALOG_MISC0_CLKGATE_DELAY_SHIFT (26U)
  02e895: line 5117 define CCM_ANALOG_MISC0_CLKGATE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLKGATE_DELAY_SHIFT)) & CCM_ANALOG_MISC0_CLKGATE_DELAY_MASK)
  02e928: line 5118 define CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_MASK (0x20000000U)
  02e95f: line 5119 define CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_SHIFT (29U)
  02e98f: line 5120 define CCM_ANALOG_MISC0_RTC_XTAL_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_SHIFT)) & CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_MASK)
  02ea28: line 5121 define CCM_ANALOG_MISC0_XTAL_24M_PWD_MASK (0x40000000U)
  02ea5c: line 5122 define CCM_ANALOG_MISC0_XTAL_24M_PWD_SHIFT (30U)
  02ea89: line 5123 define CCM_ANALOG_MISC0_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_XTAL_24M_PWD_SHIFT)) & CCM_ANALOG_MISC0_XTAL_24M_PWD_MASK)
  02eb19: line 5128 define CCM_ANALOG_MISC0_SET_REFTOP_PWD_MASK (0x1U)
  02eb48: line 5129 define CCM_ANALOG_MISC0_SET_REFTOP_PWD_SHIFT (0U)
  02eb76: line 5130 define CCM_ANALOG_MISC0_SET_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_REFTOP_PWD_SHIFT)) & CCM_ANALOG_MISC0_SET_REFTOP_PWD_MASK)
  02ec0c: line 5131 define CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_MASK (0x8U)
  02ec43: line 5132 define CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT (3U)
  02ec79: line 5133 define CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT)) & CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_MASK)
  02ed27: line 5134 define CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_MASK (0x70U)
  02ed5a: line 5135 define CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_SHIFT (4U)
  02ed8b: line 5136 define CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_SHIFT)) & CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_MASK)
  02ee2a: line 5137 define CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_MASK (0x80U)
  02ee5c: line 5138 define CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_SHIFT (7U)
  02ee8c: line 5139 define CCM_ANALOG_MISC0_SET_REFTOP_VBGUP(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_SHIFT)) & CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_MASK)
  02ef28: line 5140 define CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_MASK (0xC00U)
  02ef5f: line 5141 define CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_SHIFT (10U)
  02ef94: line 5142 define CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_SHIFT)) & CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_MASK)
  02f03c: line 5143 define CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS_MASK (0x1000U)
  02f074: line 5144 define CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS_SHIFT (12U)
  02f0a9: line 5145 define CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS_SHIFT)) & CCM_ANALOG_MISC0_SET_DISCON_HIGH_SNVS_MASK)
  02f151: line 5146 define CCM_ANALOG_MISC0_SET_OSC_I_MASK (0x6000U)
  02f17e: line 5147 define CCM_ANALOG_MISC0_SET_OSC_I_SHIFT (13U)
  02f1a8: line 5148 define CCM_ANALOG_MISC0_SET_OSC_I(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_OSC_I_SHIFT)) & CCM_ANALOG_MISC0_SET_OSC_I_MASK)
  02f22f: line 5149 define CCM_ANALOG_MISC0_SET_OSC_XTALOK_MASK (0x8000U)
  02f261: line 5150 define CCM_ANALOG_MISC0_SET_OSC_XTALOK_SHIFT (15U)
  02f290: line 5151 define CCM_ANALOG_MISC0_SET_OSC_XTALOK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_OSC_XTALOK_SHIFT)) & CCM_ANALOG_MISC0_SET_OSC_XTALOK_MASK)
  02f326: line 5152 define CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_MASK (0x10000U)
  02f35c: line 5153 define CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_SHIFT (16U)
  02f38e: line 5154 define CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_SHIFT)) & CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_MASK)
  02f42d: line 5155 define CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_MASK (0x2000000U)
  02f464: line 5156 define CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_SHIFT (25U)
  02f495: line 5157 define CCM_ANALOG_MISC0_SET_CLKGATE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_SHIFT)) & CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_MASK)
  02f531: line 5158 define CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_MASK (0x1C000000U)
  02f56a: line 5159 define CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_SHIFT (26U)
  02f59c: line 5160 define CCM_ANALOG_MISC0_SET_CLKGATE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_SHIFT)) & CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_MASK)
  02f63b: line 5161 define CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_MASK (0x20000000U)
  02f676: line 5162 define CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_SHIFT (29U)
  02f6aa: line 5163 define CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_SHIFT)) & CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_MASK)
  02f74f: line 5164 define CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_MASK (0x40000000U)
  02f787: line 5165 define CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_SHIFT (30U)
  02f7b8: line 5166 define CCM_ANALOG_MISC0_SET_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_SHIFT)) & CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_MASK)
  02f854: line 5171 define CCM_ANALOG_MISC0_CLR_REFTOP_PWD_MASK (0x1U)
  02f883: line 5172 define CCM_ANALOG_MISC0_CLR_REFTOP_PWD_SHIFT (0U)
  02f8b1: line 5173 define CCM_ANALOG_MISC0_CLR_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_REFTOP_PWD_SHIFT)) & CCM_ANALOG_MISC0_CLR_REFTOP_PWD_MASK)
  02f947: line 5174 define CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_MASK (0x8U)
  02f97e: line 5175 define CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT (3U)
  02f9b4: line 5176 define CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT)) & CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_MASK)
  02fa62: line 5177 define CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_MASK (0x70U)
  02fa95: line 5178 define CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_SHIFT (4U)
  02fac6: line 5179 define CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_SHIFT)) & CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_MASK)
  02fb65: line 5180 define CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_MASK (0x80U)
  02fb97: line 5181 define CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_SHIFT (7U)
  02fbc7: line 5182 define CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_SHIFT)) & CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_MASK)
  02fc63: line 5183 define CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_MASK (0xC00U)
  02fc9a: line 5184 define CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_SHIFT (10U)
  02fccf: line 5185 define CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_SHIFT)) & CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_MASK)
  02fd77: line 5186 define CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS_MASK (0x1000U)
  02fdaf: line 5187 define CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT (12U)
  02fde4: line 5188 define CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT)) & CCM_ANALOG_MISC0_CLR_DISCON_HIGH_SNVS_MASK)
  02fe8c: line 5189 define CCM_ANALOG_MISC0_CLR_OSC_I_MASK (0x6000U)
  02feb9: line 5190 define CCM_ANALOG_MISC0_CLR_OSC_I_SHIFT (13U)
  02fee3: line 5191 define CCM_ANALOG_MISC0_CLR_OSC_I(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_OSC_I_SHIFT)) & CCM_ANALOG_MISC0_CLR_OSC_I_MASK)
  02ff6a: line 5192 define CCM_ANALOG_MISC0_CLR_OSC_XTALOK_MASK (0x8000U)
  02ff9c: line 5193 define CCM_ANALOG_MISC0_CLR_OSC_XTALOK_SHIFT (15U)
  02ffcb: line 5194 define CCM_ANALOG_MISC0_CLR_OSC_XTALOK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_OSC_XTALOK_SHIFT)) & CCM_ANALOG_MISC0_CLR_OSC_XTALOK_MASK)
  030061: line 5195 define CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_MASK (0x10000U)
  030097: line 5196 define CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_SHIFT (16U)
  0300c9: line 5197 define CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_SHIFT)) & CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_MASK)
  030168: line 5198 define CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_MASK (0x2000000U)
  03019f: line 5199 define CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_SHIFT (25U)
  0301d0: line 5200 define CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_SHIFT)) & CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_MASK)
  03026c: line 5201 define CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_MASK (0x1C000000U)
  0302a5: line 5202 define CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_SHIFT (26U)
  0302d7: line 5203 define CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_SHIFT)) & CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_MASK)
  030376: line 5204 define CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_MASK (0x20000000U)
  0303b1: line 5205 define CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT (29U)
  0303e5: line 5206 define CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT)) & CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_MASK)
  03048a: line 5207 define CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_MASK (0x40000000U)
  0304c2: line 5208 define CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_SHIFT (30U)
  0304f3: line 5209 define CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_SHIFT)) & CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_MASK)
  03058f: line 5214 define CCM_ANALOG_MISC0_TOG_REFTOP_PWD_MASK (0x1U)
  0305be: line 5215 define CCM_ANALOG_MISC0_TOG_REFTOP_PWD_SHIFT (0U)
  0305ec: line 5216 define CCM_ANALOG_MISC0_TOG_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_REFTOP_PWD_SHIFT)) & CCM_ANALOG_MISC0_TOG_REFTOP_PWD_MASK)
  030682: line 5217 define CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_MASK (0x8U)
  0306b9: line 5218 define CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT (3U)
  0306ef: line 5219 define CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT)) & CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_MASK)
  03079d: line 5220 define CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_MASK (0x70U)
  0307d0: line 5221 define CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_SHIFT (4U)
  030801: line 5222 define CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_SHIFT)) & CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_MASK)
  0308a0: line 5223 define CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_MASK (0x80U)
  0308d2: line 5224 define CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_SHIFT (7U)
  030902: line 5225 define CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_SHIFT)) & CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_MASK)
  03099e: line 5226 define CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_MASK (0xC00U)
  0309d5: line 5227 define CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_SHIFT (10U)
  030a0a: line 5228 define CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_SHIFT)) & CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_MASK)
  030ab2: line 5229 define CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS_MASK (0x1000U)
  030aea: line 5230 define CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT (12U)
  030b1f: line 5231 define CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT)) & CCM_ANALOG_MISC0_TOG_DISCON_HIGH_SNVS_MASK)
  030bc7: line 5232 define CCM_ANALOG_MISC0_TOG_OSC_I_MASK (0x6000U)
  030bf4: line 5233 define CCM_ANALOG_MISC0_TOG_OSC_I_SHIFT (13U)
  030c1e: line 5234 define CCM_ANALOG_MISC0_TOG_OSC_I(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_OSC_I_SHIFT)) & CCM_ANALOG_MISC0_TOG_OSC_I_MASK)
  030ca5: line 5235 define CCM_ANALOG_MISC0_TOG_OSC_XTALOK_MASK (0x8000U)
  030cd7: line 5236 define CCM_ANALOG_MISC0_TOG_OSC_XTALOK_SHIFT (15U)
  030d06: line 5237 define CCM_ANALOG_MISC0_TOG_OSC_XTALOK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_OSC_XTALOK_SHIFT)) & CCM_ANALOG_MISC0_TOG_OSC_XTALOK_MASK)
  030d9c: line 5238 define CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_MASK (0x10000U)
  030dd2: line 5239 define CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_SHIFT (16U)
  030e04: line 5240 define CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_SHIFT)) & CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_MASK)
  030ea3: line 5241 define CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_MASK (0x2000000U)
  030eda: line 5242 define CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_SHIFT (25U)
  030f0b: line 5243 define CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_SHIFT)) & CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_MASK)
  030fa7: line 5244 define CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_MASK (0x1C000000U)
  030fe0: line 5245 define CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_SHIFT (26U)
  031012: line 5246 define CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_SHIFT)) & CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_MASK)
  0310b1: line 5247 define CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_MASK (0x20000000U)
  0310ec: line 5248 define CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT (29U)
  031120: line 5249 define CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT)) & CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_MASK)
  0311c5: line 5250 define CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_MASK (0x40000000U)
  0311fd: line 5251 define CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_SHIFT (30U)
  03122e: line 5252 define CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_SHIFT)) & CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_MASK)
  0312ca: line 5257 define CCM_ANALOG_MISC1_LVDS1_CLK_SEL_MASK (0x1FU)
  0312f9: line 5258 define CCM_ANALOG_MISC1_LVDS1_CLK_SEL_SHIFT (0U)
  031326: line 5259 define CCM_ANALOG_MISC1_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_LVDS1_CLK_SEL_SHIFT)) & CCM_ANALOG_MISC1_LVDS1_CLK_SEL_MASK)
  0313b9: line 5260 define CCM_ANALOG_MISC1_LVDSCLK1_OBEN_MASK (0x400U)
  0313e9: line 5261 define CCM_ANALOG_MISC1_LVDSCLK1_OBEN_SHIFT (10U)
  031417: line 5262 define CCM_ANALOG_MISC1_LVDSCLK1_OBEN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_LVDSCLK1_OBEN_SHIFT)) & CCM_ANALOG_MISC1_LVDSCLK1_OBEN_MASK)
  0314aa: line 5263 define CCM_ANALOG_MISC1_LVDSCLK1_IBEN_MASK (0x1000U)
  0314db: line 5264 define CCM_ANALOG_MISC1_LVDSCLK1_IBEN_SHIFT (12U)
  031509: line 5265 define CCM_ANALOG_MISC1_LVDSCLK1_IBEN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_LVDSCLK1_IBEN_SHIFT)) & CCM_ANALOG_MISC1_LVDSCLK1_IBEN_MASK)
  03159c: line 5266 define CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_MASK (0x10000U)
  0315d4: line 5267 define CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_SHIFT (16U)
  031608: line 5268 define CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_SHIFT)) & CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_MASK)
  0316ad: line 5269 define CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_MASK (0x20000U)
  0316e5: line 5270 define CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_SHIFT (17U)
  031719: line 5271 define CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_SHIFT)) & CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_MASK)
  0317be: line 5272 define CCM_ANALOG_MISC1_IRQ_TEMPPANIC_MASK (0x8000000U)
  0317f2: line 5273 define CCM_ANALOG_MISC1_IRQ_TEMPPANIC_SHIFT (27U)
  031820: line 5274 define CCM_ANALOG_MISC1_IRQ_TEMPPANIC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_IRQ_TEMPPANIC_SHIFT)) & CCM_ANALOG_MISC1_IRQ_TEMPPANIC_MASK)
  0318b3: line 5275 define CCM_ANALOG_MISC1_IRQ_TEMPLOW_MASK (0x10000000U)
  0318e6: line 5276 define CCM_ANALOG_MISC1_IRQ_TEMPLOW_SHIFT (28U)
  031912: line 5277 define CCM_ANALOG_MISC1_IRQ_TEMPLOW(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_IRQ_TEMPLOW_SHIFT)) & CCM_ANALOG_MISC1_IRQ_TEMPLOW_MASK)
  03199f: line 5278 define CCM_ANALOG_MISC1_IRQ_TEMPHIGH_MASK (0x20000000U)
  0319d3: line 5279 define CCM_ANALOG_MISC1_IRQ_TEMPHIGH_SHIFT (29U)
  031a00: line 5280 define CCM_ANALOG_MISC1_IRQ_TEMPHIGH(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_IRQ_TEMPHIGH_SHIFT)) & CCM_ANALOG_MISC1_IRQ_TEMPHIGH_MASK)
  031a90: line 5281 define CCM_ANALOG_MISC1_IRQ_ANA_BO_MASK (0x40000000U)
  031ac2: line 5282 define CCM_ANALOG_MISC1_IRQ_ANA_BO_SHIFT (30U)
  031aed: line 5283 define CCM_ANALOG_MISC1_IRQ_ANA_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_IRQ_ANA_BO_SHIFT)) & CCM_ANALOG_MISC1_IRQ_ANA_BO_MASK)
  031b77: line 5284 define CCM_ANALOG_MISC1_IRQ_DIG_BO_MASK (0x80000000U)
  031ba9: line 5285 define CCM_ANALOG_MISC1_IRQ_DIG_BO_SHIFT (31U)
  031bd4: line 5286 define CCM_ANALOG_MISC1_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_IRQ_DIG_BO_SHIFT)) & CCM_ANALOG_MISC1_IRQ_DIG_BO_MASK)
  031c5e: line 5291 define CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_MASK (0x1FU)
  031c91: line 5292 define CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_SHIFT (0U)
  031cc2: line 5293 define CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_SHIFT)) & CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_MASK)
  031d61: line 5294 define CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_MASK (0x400U)
  031d95: line 5295 define CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_SHIFT (10U)
  031dc7: line 5296 define CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_SHIFT)) & CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_MASK)
  031e66: line 5297 define CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_MASK (0x1000U)
  031e9b: line 5298 define CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_SHIFT (12U)
  031ecd: line 5299 define CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_SHIFT)) & CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_MASK)
  031f6c: line 5300 define CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_MASK (0x10000U)
  031fa8: line 5301 define CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT (16U)
  031fe0: line 5302 define CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT)) & CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_MASK)
  032091: line 5303 define CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_MASK (0x20000U)
  0320cd: line 5304 define CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT (17U)
  032105: line 5305 define CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT)) & CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_MASK)
  0321b6: line 5306 define CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_MASK (0x8000000U)
  0321ee: line 5307 define CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_SHIFT (27U)
  032220: line 5308 define CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_SHIFT)) & CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_MASK)
  0322bf: line 5309 define CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_MASK (0x10000000U)
  0322f6: line 5310 define CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_SHIFT (28U)
  032326: line 5311 define CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_SHIFT)) & CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_MASK)
  0323bf: line 5312 define CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_MASK (0x20000000U)
  0323f7: line 5313 define CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_SHIFT (29U)
  032428: line 5314 define CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_SHIFT)) & CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_MASK)
  0324c4: line 5315 define CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_MASK (0x40000000U)
  0324fa: line 5316 define CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_SHIFT (30U)
  032529: line 5317 define CCM_ANALOG_MISC1_SET_IRQ_ANA_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_SHIFT)) & CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_MASK)
  0325bf: line 5318 define CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_MASK (0x80000000U)
  0325f5: line 5319 define CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_SHIFT (31U)
  032624: line 5320 define CCM_ANALOG_MISC1_SET_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_SHIFT)) & CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_MASK)
  0326ba: line 5325 define CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_MASK (0x1FU)
  0326ed: line 5326 define CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_SHIFT (0U)
  03271e: line 5327 define CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_SHIFT)) & CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_MASK)
  0327bd: line 5328 define CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_MASK (0x400U)
  0327f1: line 5329 define CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_SHIFT (10U)
  032823: line 5330 define CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_SHIFT)) & CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_MASK)
  0328c2: line 5331 define CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_MASK (0x1000U)
  0328f7: line 5332 define CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_SHIFT (12U)
  032929: line 5333 define CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_SHIFT)) & CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_MASK)
  0329c8: line 5334 define CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK (0x10000U)
  032a04: line 5335 define CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT (16U)
  032a3c: line 5336 define CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT)) & CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK)
  032aed: line 5337 define CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK (0x20000U)
  032b29: line 5338 define CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT (17U)
  032b61: line 5339 define CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT)) & CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK)
  032c12: line 5340 define CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_MASK (0x8000000U)
  032c4a: line 5341 define CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_SHIFT (27U)
  032c7c: line 5342 define CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_SHIFT)) & CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_MASK)
  032d1b: line 5343 define CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_MASK (0x10000000U)
  032d52: line 5344 define CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_SHIFT (28U)
  032d82: line 5345 define CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_SHIFT)) & CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_MASK)
  032e1b: line 5346 define CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_MASK (0x20000000U)
  032e53: line 5347 define CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_SHIFT (29U)
  032e84: line 5348 define CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_SHIFT)) & CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_MASK)
  032f20: line 5349 define CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_MASK (0x40000000U)
  032f56: line 5350 define CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_SHIFT (30U)
  032f85: line 5351 define CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_SHIFT)) & CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_MASK)
  03301b: line 5352 define CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_MASK (0x80000000U)
  033051: line 5353 define CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_SHIFT (31U)
  033080: line 5354 define CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_SHIFT)) & CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_MASK)
  033116: line 5359 define CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_MASK (0x1FU)
  033149: line 5360 define CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_SHIFT (0U)
  03317a: line 5361 define CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_SHIFT)) & CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_MASK)
  033219: line 5362 define CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_MASK (0x400U)
  03324d: line 5363 define CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_SHIFT (10U)
  03327f: line 5364 define CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_SHIFT)) & CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_MASK)
  03331e: line 5365 define CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_MASK (0x1000U)
  033353: line 5366 define CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_SHIFT (12U)
  033385: line 5367 define CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_SHIFT)) & CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_MASK)
  033424: line 5368 define CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK (0x10000U)
  033460: line 5369 define CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT (16U)
  033498: line 5370 define CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT)) & CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK)
  033549: line 5371 define CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK (0x20000U)
  033585: line 5372 define CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT (17U)
  0335bd: line 5373 define CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT)) & CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK)
  03366e: line 5374 define CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_MASK (0x8000000U)
  0336a6: line 5375 define CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_SHIFT (27U)
  0336d8: line 5376 define CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_SHIFT)) & CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_MASK)
  033777: line 5377 define CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_MASK (0x10000000U)
  0337ae: line 5378 define CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_SHIFT (28U)
  0337de: line 5379 define CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_SHIFT)) & CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_MASK)
  033877: line 5380 define CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_MASK (0x20000000U)
  0338af: line 5381 define CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_SHIFT (29U)
  0338e0: line 5382 define CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_SHIFT)) & CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_MASK)
  03397c: line 5383 define CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_MASK (0x40000000U)
  0339b2: line 5384 define CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_SHIFT (30U)
  0339e1: line 5385 define CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_SHIFT)) & CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_MASK)
  033a77: line 5386 define CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_MASK (0x80000000U)
  033aad: line 5387 define CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_SHIFT (31U)
  033adc: line 5388 define CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_SHIFT)) & CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_MASK)
  033b72: line 5393 define CCM_ANALOG_MISC2_REG0_BO_OFFSET_MASK (0x7U)
  033ba1: line 5394 define CCM_ANALOG_MISC2_REG0_BO_OFFSET_SHIFT (0U)
  033bcf: line 5395 define CCM_ANALOG_MISC2_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG0_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_REG0_BO_OFFSET_MASK)
  033c65: line 5396 define CCM_ANALOG_MISC2_REG0_BO_STATUS_MASK (0x8U)
  033c94: line 5397 define CCM_ANALOG_MISC2_REG0_BO_STATUS_SHIFT (3U)
  033cc2: line 5398 define CCM_ANALOG_MISC2_REG0_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG0_BO_STATUS_SHIFT)) & CCM_ANALOG_MISC2_REG0_BO_STATUS_MASK)
  033d58: line 5399 define CCM_ANALOG_MISC2_REG0_ENABLE_BO_MASK (0x20U)
  033d88: line 5400 define CCM_ANALOG_MISC2_REG0_ENABLE_BO_SHIFT (5U)
  033db6: line 5401 define CCM_ANALOG_MISC2_REG0_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG0_ENABLE_BO_SHIFT)) & CCM_ANALOG_MISC2_REG0_ENABLE_BO_MASK)
  033e4c: line 5402 define CCM_ANALOG_MISC2_REG0_OK_MASK (0x40U)
  033e75: line 5403 define CCM_ANALOG_MISC2_REG0_OK_SHIFT (6U)
  033e9c: line 5404 define CCM_ANALOG_MISC2_REG0_OK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG0_OK_SHIFT)) & CCM_ANALOG_MISC2_REG0_OK_MASK)
  033f1d: line 5405 define CCM_ANALOG_MISC2_PLL3_disable_MASK (0x80U)
  033f4b: line 5406 define CCM_ANALOG_MISC2_PLL3_disable_SHIFT (7U)
  033f77: line 5407 define CCM_ANALOG_MISC2_PLL3_disable(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_PLL3_disable_SHIFT)) & CCM_ANALOG_MISC2_PLL3_disable_MASK)
  034007: line 5408 define CCM_ANALOG_MISC2_REG1_BO_OFFSET_MASK (0x700U)
  034038: line 5409 define CCM_ANALOG_MISC2_REG1_BO_OFFSET_SHIFT (8U)
  034066: line 5410 define CCM_ANALOG_MISC2_REG1_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG1_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_REG1_BO_OFFSET_MASK)
  0340fc: line 5411 define CCM_ANALOG_MISC2_REG1_BO_STATUS_MASK (0x800U)
  03412d: line 5412 define CCM_ANALOG_MISC2_REG1_BO_STATUS_SHIFT (11U)
  03415c: line 5413 define CCM_ANALOG_MISC2_REG1_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG1_BO_STATUS_SHIFT)) & CCM_ANALOG_MISC2_REG1_BO_STATUS_MASK)
  0341f2: line 5414 define CCM_ANALOG_MISC2_REG1_ENABLE_BO_MASK (0x2000U)
  034224: line 5415 define CCM_ANALOG_MISC2_REG1_ENABLE_BO_SHIFT (13U)
  034253: line 5416 define CCM_ANALOG_MISC2_REG1_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG1_ENABLE_BO_SHIFT)) & CCM_ANALOG_MISC2_REG1_ENABLE_BO_MASK)
  0342e9: line 5417 define CCM_ANALOG_MISC2_REG1_OK_MASK (0x4000U)
  034314: line 5418 define CCM_ANALOG_MISC2_REG1_OK_SHIFT (14U)
  03433c: line 5419 define CCM_ANALOG_MISC2_REG1_OK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG1_OK_SHIFT)) & CCM_ANALOG_MISC2_REG1_OK_MASK)
  0343bd: line 5420 define CCM_ANALOG_MISC2_AUDIO_DIV_LSB_MASK (0x8000U)
  0343ee: line 5421 define CCM_ANALOG_MISC2_AUDIO_DIV_LSB_SHIFT (15U)
  03441c: line 5422 define CCM_ANALOG_MISC2_AUDIO_DIV_LSB(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_AUDIO_DIV_LSB_SHIFT)) & CCM_ANALOG_MISC2_AUDIO_DIV_LSB_MASK)
  0344af: line 5423 define CCM_ANALOG_MISC2_REG2_BO_OFFSET_MASK (0x70000U)
  0344e2: line 5424 define CCM_ANALOG_MISC2_REG2_BO_OFFSET_SHIFT (16U)
  034511: line 5425 define CCM_ANALOG_MISC2_REG2_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG2_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_REG2_BO_OFFSET_MASK)
  0345a7: line 5426 define CCM_ANALOG_MISC2_REG2_BO_STATUS_MASK (0x80000U)
  0345da: line 5427 define CCM_ANALOG_MISC2_REG2_BO_STATUS_SHIFT (19U)
  034609: line 5428 define CCM_ANALOG_MISC2_REG2_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG2_BO_STATUS_SHIFT)) & CCM_ANALOG_MISC2_REG2_BO_STATUS_MASK)
  03469f: line 5429 define CCM_ANALOG_MISC2_REG2_ENABLE_BO_MASK (0x200000U)
  0346d3: line 5430 define CCM_ANALOG_MISC2_REG2_ENABLE_BO_SHIFT (21U)
  034702: line 5431 define CCM_ANALOG_MISC2_REG2_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG2_ENABLE_BO_SHIFT)) & CCM_ANALOG_MISC2_REG2_ENABLE_BO_MASK)
  034798: line 5432 define CCM_ANALOG_MISC2_REG2_OK_MASK (0x400000U)
  0347c5: line 5433 define CCM_ANALOG_MISC2_REG2_OK_SHIFT (22U)
  0347ed: line 5434 define CCM_ANALOG_MISC2_REG2_OK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG2_OK_SHIFT)) & CCM_ANALOG_MISC2_REG2_OK_MASK)
  03486e: line 5435 define CCM_ANALOG_MISC2_AUDIO_DIV_MSB_MASK (0x800000U)
  0348a1: line 5436 define CCM_ANALOG_MISC2_AUDIO_DIV_MSB_SHIFT (23U)
  0348cf: line 5437 define CCM_ANALOG_MISC2_AUDIO_DIV_MSB(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_AUDIO_DIV_MSB_SHIFT)) & CCM_ANALOG_MISC2_AUDIO_DIV_MSB_MASK)
  034962: line 5438 define CCM_ANALOG_MISC2_REG0_STEP_TIME_MASK (0x3000000U)
  034997: line 5439 define CCM_ANALOG_MISC2_REG0_STEP_TIME_SHIFT (24U)
  0349c6: line 5440 define CCM_ANALOG_MISC2_REG0_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG0_STEP_TIME_SHIFT)) & CCM_ANALOG_MISC2_REG0_STEP_TIME_MASK)
  034a5c: line 5441 define CCM_ANALOG_MISC2_REG1_STEP_TIME_MASK (0xC000000U)
  034a91: line 5442 define CCM_ANALOG_MISC2_REG1_STEP_TIME_SHIFT (26U)
  034ac0: line 5443 define CCM_ANALOG_MISC2_REG1_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG1_STEP_TIME_SHIFT)) & CCM_ANALOG_MISC2_REG1_STEP_TIME_MASK)
  034b56: line 5444 define CCM_ANALOG_MISC2_REG2_STEP_TIME_MASK (0x30000000U)
  034b8c: line 5445 define CCM_ANALOG_MISC2_REG2_STEP_TIME_SHIFT (28U)
  034bbb: line 5446 define CCM_ANALOG_MISC2_REG2_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_REG2_STEP_TIME_SHIFT)) & CCM_ANALOG_MISC2_REG2_STEP_TIME_MASK)
  034c51: line 5447 define CCM_ANALOG_MISC2_VIDEO_DIV_MASK (0xC0000000U)
  034c82: line 5448 define CCM_ANALOG_MISC2_VIDEO_DIV_SHIFT (30U)
  034cac: line 5449 define CCM_ANALOG_MISC2_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_VIDEO_DIV_SHIFT)) & CCM_ANALOG_MISC2_VIDEO_DIV_MASK)
  034d33: line 5454 define CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_MASK (0x7U)
  034d66: line 5455 define CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_SHIFT (0U)
  034d98: line 5456 define CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_MASK)
  034e3a: line 5457 define CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_MASK (0x8U)
  034e6d: line 5458 define CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_SHIFT (3U)
  034e9f: line 5459 define CCM_ANALOG_MISC2_SET_REG0_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_SHIFT)) & CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_MASK)
  034f41: line 5460 define CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_MASK (0x20U)
  034f75: line 5461 define CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_SHIFT (5U)
  034fa7: line 5462 define CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_SHIFT)) & CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_MASK)
  035049: line 5463 define CCM_ANALOG_MISC2_SET_REG0_OK_MASK (0x40U)
  035076: line 5464 define CCM_ANALOG_MISC2_SET_REG0_OK_SHIFT (6U)
  0350a1: line 5465 define CCM_ANALOG_MISC2_SET_REG0_OK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG0_OK_SHIFT)) & CCM_ANALOG_MISC2_SET_REG0_OK_MASK)
  03512e: line 5466 define CCM_ANALOG_MISC2_SET_PLL3_disable_MASK (0x80U)
  035160: line 5467 define CCM_ANALOG_MISC2_SET_PLL3_disable_SHIFT (7U)
  035190: line 5468 define CCM_ANALOG_MISC2_SET_PLL3_disable(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_PLL3_disable_SHIFT)) & CCM_ANALOG_MISC2_SET_PLL3_disable_MASK)
  03522c: line 5469 define CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_MASK (0x700U)
  035261: line 5470 define CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_SHIFT (8U)
  035293: line 5471 define CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_MASK)
  035335: line 5472 define CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_MASK (0x800U)
  03536a: line 5473 define CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_SHIFT (11U)
  03539d: line 5474 define CCM_ANALOG_MISC2_SET_REG1_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_SHIFT)) & CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_MASK)
  03543f: line 5475 define CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_MASK (0x2000U)
  035475: line 5476 define CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_SHIFT (13U)
  0354a8: line 5477 define CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_SHIFT)) & CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_MASK)
  03554a: line 5478 define CCM_ANALOG_MISC2_SET_REG1_OK_MASK (0x4000U)
  035579: line 5479 define CCM_ANALOG_MISC2_SET_REG1_OK_SHIFT (14U)
  0355a5: line 5480 define CCM_ANALOG_MISC2_SET_REG1_OK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG1_OK_SHIFT)) & CCM_ANALOG_MISC2_SET_REG1_OK_MASK)
  035632: line 5481 define CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_MASK (0x8000U)
  035667: line 5482 define CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_SHIFT (15U)
  035699: line 5483 define CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_SHIFT)) & CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_MASK)
  035738: line 5484 define CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_MASK (0x70000U)
  03576f: line 5485 define CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_SHIFT (16U)
  0357a2: line 5486 define CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_MASK)
  035844: line 5487 define CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_MASK (0x80000U)
  03587b: line 5488 define CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_SHIFT (19U)
  0358ae: line 5489 define CCM_ANALOG_MISC2_SET_REG2_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_SHIFT)) & CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_MASK)
  035950: line 5490 define CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_MASK (0x200000U)
  035988: line 5491 define CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_SHIFT (21U)
  0359bb: line 5492 define CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_SHIFT)) & CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_MASK)
  035a5d: line 5493 define CCM_ANALOG_MISC2_SET_REG2_OK_MASK (0x400000U)
  035a8e: line 5494 define CCM_ANALOG_MISC2_SET_REG2_OK_SHIFT (22U)
  035aba: line 5495 define CCM_ANALOG_MISC2_SET_REG2_OK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG2_OK_SHIFT)) & CCM_ANALOG_MISC2_SET_REG2_OK_MASK)
  035b47: line 5496 define CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_MASK (0x800000U)
  035b7e: line 5497 define CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_SHIFT (23U)
  035bb0: line 5498 define CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_SHIFT)) & CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_MASK)
  035c4f: line 5499 define CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_MASK (0x3000000U)
  035c88: line 5500 define CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_SHIFT (24U)
  035cbb: line 5501 define CCM_ANALOG_MISC2_SET_REG0_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_SHIFT)) & CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_MASK)
  035d5d: line 5502 define CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_MASK (0xC000000U)
  035d96: line 5503 define CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_SHIFT (26U)
  035dc9: line 5504 define CCM_ANALOG_MISC2_SET_REG1_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_SHIFT)) & CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_MASK)
  035e6b: line 5505 define CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_MASK (0x30000000U)
  035ea5: line 5506 define CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_SHIFT (28U)
  035ed8: line 5507 define CCM_ANALOG_MISC2_SET_REG2_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_SHIFT)) & CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_MASK)
  035f7a: line 5508 define CCM_ANALOG_MISC2_SET_VIDEO_DIV_MASK (0xC0000000U)
  035faf: line 5509 define CCM_ANALOG_MISC2_SET_VIDEO_DIV_SHIFT (30U)
  035fdd: line 5510 define CCM_ANALOG_MISC2_SET_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_SET_VIDEO_DIV_SHIFT)) & CCM_ANALOG_MISC2_SET_VIDEO_DIV_MASK)
  036070: line 5515 define CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_MASK (0x7U)
  0360a3: line 5516 define CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_SHIFT (0U)
  0360d5: line 5517 define CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_MASK)
  036177: line 5518 define CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_MASK (0x8U)
  0361aa: line 5519 define CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_SHIFT (3U)
  0361dc: line 5520 define CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_MASK)
  03627e: line 5521 define CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_MASK (0x20U)
  0362b2: line 5522 define CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_SHIFT (5U)
  0362e4: line 5523 define CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_MASK)
  036386: line 5524 define CCM_ANALOG_MISC2_CLR_REG0_OK_MASK (0x40U)
  0363b3: line 5525 define CCM_ANALOG_MISC2_CLR_REG0_OK_SHIFT (6U)
  0363de: line 5526 define CCM_ANALOG_MISC2_CLR_REG0_OK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG0_OK_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG0_OK_MASK)
  03646b: line 5527 define CCM_ANALOG_MISC2_CLR_PLL3_disable_MASK (0x80U)
  03649d: line 5528 define CCM_ANALOG_MISC2_CLR_PLL3_disable_SHIFT (7U)
  0364cd: line 5529 define CCM_ANALOG_MISC2_CLR_PLL3_disable(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_PLL3_disable_SHIFT)) & CCM_ANALOG_MISC2_CLR_PLL3_disable_MASK)
  036569: line 5530 define CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_MASK (0x700U)
  03659e: line 5531 define CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_SHIFT (8U)
  0365d0: line 5532 define CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_MASK)
  036672: line 5533 define CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_MASK (0x800U)
  0366a7: line 5534 define CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_SHIFT (11U)
  0366da: line 5535 define CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_MASK)
  03677c: line 5536 define CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_MASK (0x2000U)
  0367b2: line 5537 define CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_SHIFT (13U)
  0367e5: line 5538 define CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_MASK)
  036887: line 5539 define CCM_ANALOG_MISC2_CLR_REG1_OK_MASK (0x4000U)
  0368b6: line 5540 define CCM_ANALOG_MISC2_CLR_REG1_OK_SHIFT (14U)
  0368e2: line 5541 define CCM_ANALOG_MISC2_CLR_REG1_OK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG1_OK_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG1_OK_MASK)
  03696f: line 5542 define CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_MASK (0x8000U)
  0369a4: line 5543 define CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_SHIFT (15U)
  0369d6: line 5544 define CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_SHIFT)) & CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_MASK)
  036a75: line 5545 define CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_MASK (0x70000U)
  036aac: line 5546 define CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_SHIFT (16U)
  036adf: line 5547 define CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_MASK)
  036b81: line 5548 define CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_MASK (0x80000U)
  036bb8: line 5549 define CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_SHIFT (19U)
  036beb: line 5550 define CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_MASK)
  036c8d: line 5551 define CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_MASK (0x200000U)
  036cc5: line 5552 define CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_SHIFT (21U)
  036cf8: line 5553 define CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_MASK)
  036d9a: line 5554 define CCM_ANALOG_MISC2_CLR_REG2_OK_MASK (0x400000U)
  036dcb: line 5555 define CCM_ANALOG_MISC2_CLR_REG2_OK_SHIFT (22U)
  036df7: line 5556 define CCM_ANALOG_MISC2_CLR_REG2_OK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG2_OK_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG2_OK_MASK)
  036e84: line 5557 define CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_MASK (0x800000U)
  036ebb: line 5558 define CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_SHIFT (23U)
  036eed: line 5559 define CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_SHIFT)) & CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_MASK)
  036f8c: line 5560 define CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_MASK (0x3000000U)
  036fc5: line 5561 define CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_SHIFT (24U)
  036ff8: line 5562 define CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_MASK)
  03709a: line 5563 define CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_MASK (0xC000000U)
  0370d3: line 5564 define CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_SHIFT (26U)
  037106: line 5565 define CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_MASK)
  0371a8: line 5566 define CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_MASK (0x30000000U)
  0371e2: line 5567 define CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_SHIFT (28U)
  037215: line 5568 define CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_SHIFT)) & CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_MASK)
  0372b7: line 5569 define CCM_ANALOG_MISC2_CLR_VIDEO_DIV_MASK (0xC0000000U)
  0372ec: line 5570 define CCM_ANALOG_MISC2_CLR_VIDEO_DIV_SHIFT (30U)
  03731a: line 5571 define CCM_ANALOG_MISC2_CLR_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_CLR_VIDEO_DIV_SHIFT)) & CCM_ANALOG_MISC2_CLR_VIDEO_DIV_MASK)
  0373ad: line 5576 define CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_MASK (0x7U)
  0373e0: line 5577 define CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_SHIFT (0U)
  037412: line 5578 define CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_MASK)
  0374b4: line 5579 define CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_MASK (0x8U)
  0374e7: line 5580 define CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_SHIFT (3U)
  037519: line 5581 define CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_MASK)
  0375bb: line 5582 define CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_MASK (0x20U)
  0375ef: line 5583 define CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_SHIFT (5U)
  037621: line 5584 define CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_MASK)
  0376c3: line 5585 define CCM_ANALOG_MISC2_TOG_REG0_OK_MASK (0x40U)
  0376f0: line 5586 define CCM_ANALOG_MISC2_TOG_REG0_OK_SHIFT (6U)
  03771b: line 5587 define CCM_ANALOG_MISC2_TOG_REG0_OK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG0_OK_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG0_OK_MASK)
  0377a8: line 5588 define CCM_ANALOG_MISC2_TOG_PLL3_disable_MASK (0x80U)
  0377da: line 5589 define CCM_ANALOG_MISC2_TOG_PLL3_disable_SHIFT (7U)
  03780a: line 5590 define CCM_ANALOG_MISC2_TOG_PLL3_disable(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_PLL3_disable_SHIFT)) & CCM_ANALOG_MISC2_TOG_PLL3_disable_MASK)
  0378a6: line 5591 define CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_MASK (0x700U)
  0378db: line 5592 define CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_SHIFT (8U)
  03790d: line 5593 define CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_MASK)
  0379af: line 5594 define CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_MASK (0x800U)
  0379e4: line 5595 define CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_SHIFT (11U)
  037a17: line 5596 define CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_MASK)
  037ab9: line 5597 define CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_MASK (0x2000U)
  037aef: line 5598 define CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_SHIFT (13U)
  037b22: line 5599 define CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_MASK)
  037bc4: line 5600 define CCM_ANALOG_MISC2_TOG_REG1_OK_MASK (0x4000U)
  037bf3: line 5601 define CCM_ANALOG_MISC2_TOG_REG1_OK_SHIFT (14U)
  037c1f: line 5602 define CCM_ANALOG_MISC2_TOG_REG1_OK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG1_OK_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG1_OK_MASK)
  037cac: line 5603 define CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_MASK (0x8000U)
  037ce1: line 5604 define CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_SHIFT (15U)
  037d13: line 5605 define CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_SHIFT)) & CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_MASK)
  037db2: line 5606 define CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_MASK (0x70000U)
  037de9: line 5607 define CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_SHIFT (16U)
  037e1c: line 5608 define CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_MASK)
  037ebe: line 5609 define CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_MASK (0x80000U)
  037ef5: line 5610 define CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_SHIFT (19U)
  037f28: line 5611 define CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_MASK)
  037fca: line 5612 define CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_MASK (0x200000U)
  038002: line 5613 define CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_SHIFT (21U)
  038035: line 5614 define CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_MASK)
  0380d7: line 5615 define CCM_ANALOG_MISC2_TOG_REG2_OK_MASK (0x400000U)
  038108: line 5616 define CCM_ANALOG_MISC2_TOG_REG2_OK_SHIFT (22U)
  038134: line 5617 define CCM_ANALOG_MISC2_TOG_REG2_OK(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG2_OK_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG2_OK_MASK)
  0381c1: line 5618 define CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_MASK (0x800000U)
  0381f8: line 5619 define CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_SHIFT (23U)
  03822a: line 5620 define CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_SHIFT)) & CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_MASK)
  0382c9: line 5621 define CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_MASK (0x3000000U)
  038302: line 5622 define CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_SHIFT (24U)
  038335: line 5623 define CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_MASK)
  0383d7: line 5624 define CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_MASK (0xC000000U)
  038410: line 5625 define CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_SHIFT (26U)
  038443: line 5626 define CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_MASK)
  0384e5: line 5627 define CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_MASK (0x30000000U)
  03851f: line 5628 define CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_SHIFT (28U)
  038552: line 5629 define CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_SHIFT)) & CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_MASK)
  0385f4: line 5630 define CCM_ANALOG_MISC2_TOG_VIDEO_DIV_MASK (0xC0000000U)
  038629: line 5631 define CCM_ANALOG_MISC2_TOG_VIDEO_DIV_SHIFT (30U)
  038657: line 5632 define CCM_ANALOG_MISC2_TOG_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << CCM_ANALOG_MISC2_TOG_VIDEO_DIV_SHIFT)) & CCM_ANALOG_MISC2_TOG_VIDEO_DIV_MASK)
  0386ea: line 5643 define CCM_ANALOG_BASE (0x400D8000u)
  03870b: line 5645 define CCM_ANALOG ((CCM_ANALOG_Type *)CCM_ANALOG_BASE)
  03873e: line 5647 define CCM_ANALOG_BASE_ADDRS { CCM_ANALOG_BASE }
  03876b: line 5649 define CCM_ANALOG_BASE_PTRS { CCM_ANALOG }
  038792: line 5686 define CMP_CR0_HYSTCTR_MASK (0x3U)
  0387b1: line 5687 define CMP_CR0_HYSTCTR_SHIFT (0U)
  0387cf: line 5688 define CMP_CR0_HYSTCTR(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR0_HYSTCTR_SHIFT)) & CMP_CR0_HYSTCTR_MASK)
  038833: line 5689 define CMP_CR0_FILTER_CNT_MASK (0x70U)
  038856: line 5690 define CMP_CR0_FILTER_CNT_SHIFT (4U)
  038877: line 5691 define CMP_CR0_FILTER_CNT(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR0_FILTER_CNT_SHIFT)) & CMP_CR0_FILTER_CNT_MASK)
  0388e4: line 5696 define CMP_CR1_EN_MASK (0x1U)
  0388fe: line 5697 define CMP_CR1_EN_SHIFT (0U)
  038917: line 5698 define CMP_CR1_EN(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_EN_SHIFT)) & CMP_CR1_EN_MASK)
  03896c: line 5699 define CMP_CR1_OPE_MASK (0x2U)
  038987: line 5700 define CMP_CR1_OPE_SHIFT (1U)
  0389a1: line 5701 define CMP_CR1_OPE(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_OPE_SHIFT)) & CMP_CR1_OPE_MASK)
  0389f9: line 5702 define CMP_CR1_COS_MASK (0x4U)
  038a14: line 5703 define CMP_CR1_COS_SHIFT (2U)
  038a2e: line 5704 define CMP_CR1_COS(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_COS_SHIFT)) & CMP_CR1_COS_MASK)
  038a86: line 5705 define CMP_CR1_INV_MASK (0x8U)
  038aa1: line 5706 define CMP_CR1_INV_SHIFT (3U)
  038abb: line 5707 define CMP_CR1_INV(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_INV_SHIFT)) & CMP_CR1_INV_MASK)
  038b13: line 5708 define CMP_CR1_PMODE_MASK (0x10U)
  038b31: line 5709 define CMP_CR1_PMODE_SHIFT (4U)
  038b4d: line 5710 define CMP_CR1_PMODE(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_PMODE_SHIFT)) & CMP_CR1_PMODE_MASK)
  038bab: line 5711 define CMP_CR1_WE_MASK (0x40U)
  038bc6: line 5712 define CMP_CR1_WE_SHIFT (6U)
  038bdf: line 5713 define CMP_CR1_WE(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_WE_SHIFT)) & CMP_CR1_WE_MASK)
  038c34: line 5714 define CMP_CR1_SE_MASK (0x80U)
  038c4f: line 5715 define CMP_CR1_SE_SHIFT (7U)
  038c68: line 5716 define CMP_CR1_SE(x) (((uint8_t)(((uint8_t)(x)) << CMP_CR1_SE_SHIFT)) & CMP_CR1_SE_MASK)
  038cbd: line 5721 define CMP_FPR_FILT_PER_MASK (0xFFU)
  038cde: line 5722 define CMP_FPR_FILT_PER_SHIFT (0U)
  038cfd: line 5723 define CMP_FPR_FILT_PER(x) (((uint8_t)(((uint8_t)(x)) << CMP_FPR_FILT_PER_SHIFT)) & CMP_FPR_FILT_PER_MASK)
  038d64: line 5728 define CMP_SCR_COUT_MASK (0x1U)
  038d80: line 5729 define CMP_SCR_COUT_SHIFT (0U)
  038d9b: line 5730 define CMP_SCR_COUT(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_COUT_SHIFT)) & CMP_SCR_COUT_MASK)
  038df6: line 5731 define CMP_SCR_CFF_MASK (0x2U)
  038e11: line 5732 define CMP_SCR_CFF_SHIFT (1U)
  038e2b: line 5733 define CMP_SCR_CFF(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_CFF_SHIFT)) & CMP_SCR_CFF_MASK)
  038e83: line 5734 define CMP_SCR_CFR_MASK (0x4U)
  038e9e: line 5735 define CMP_SCR_CFR_SHIFT (2U)
  038eb8: line 5736 define CMP_SCR_CFR(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_CFR_SHIFT)) & CMP_SCR_CFR_MASK)
  038f10: line 5737 define CMP_SCR_IEF_MASK (0x8U)
  038f2b: line 5738 define CMP_SCR_IEF_SHIFT (3U)
  038f45: line 5739 define CMP_SCR_IEF(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_IEF_SHIFT)) & CMP_SCR_IEF_MASK)
  038f9d: line 5740 define CMP_SCR_IER_MASK (0x10U)
  038fb9: line 5741 define CMP_SCR_IER_SHIFT (4U)
  038fd3: line 5742 define CMP_SCR_IER(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_IER_SHIFT)) & CMP_SCR_IER_MASK)
  03902b: line 5743 define CMP_SCR_DMAEN_MASK (0x40U)
  039049: line 5744 define CMP_SCR_DMAEN_SHIFT (6U)
  039065: line 5745 define CMP_SCR_DMAEN(x) (((uint8_t)(((uint8_t)(x)) << CMP_SCR_DMAEN_SHIFT)) & CMP_SCR_DMAEN_MASK)
  0390c3: line 5750 define CMP_DACCR_VOSEL_MASK (0x3FU)
  0390e3: line 5751 define CMP_DACCR_VOSEL_SHIFT (0U)
  039101: line 5752 define CMP_DACCR_VOSEL(x) (((uint8_t)(((uint8_t)(x)) << CMP_DACCR_VOSEL_SHIFT)) & CMP_DACCR_VOSEL_MASK)
  039165: line 5753 define CMP_DACCR_VRSEL_MASK (0x40U)
  039185: line 5754 define CMP_DACCR_VRSEL_SHIFT (6U)
  0391a3: line 5755 define CMP_DACCR_VRSEL(x) (((uint8_t)(((uint8_t)(x)) << CMP_DACCR_VRSEL_SHIFT)) & CMP_DACCR_VRSEL_MASK)
  039207: line 5756 define CMP_DACCR_DACEN_MASK (0x80U)
  039227: line 5757 define CMP_DACCR_DACEN_SHIFT (7U)
  039245: line 5758 define CMP_DACCR_DACEN(x) (((uint8_t)(((uint8_t)(x)) << CMP_DACCR_DACEN_SHIFT)) & CMP_DACCR_DACEN_MASK)
  0392a9: line 5763 define CMP_MUXCR_MSEL_MASK (0x7U)
  0392c7: line 5764 define CMP_MUXCR_MSEL_SHIFT (0U)
  0392e4: line 5765 define CMP_MUXCR_MSEL(x) (((uint8_t)(((uint8_t)(x)) << CMP_MUXCR_MSEL_SHIFT)) & CMP_MUXCR_MSEL_MASK)
  039345: line 5766 define CMP_MUXCR_PSEL_MASK (0x38U)
  039364: line 5767 define CMP_MUXCR_PSEL_SHIFT (3U)
  039381: line 5768 define CMP_MUXCR_PSEL(x) (((uint8_t)(((uint8_t)(x)) << CMP_MUXCR_PSEL_SHIFT)) & CMP_MUXCR_PSEL_MASK)
  0393e2: line 5779 define CMP1_BASE (0x40094000u)
  0393fd: line 5781 define CMP1 ((CMP_Type *)CMP1_BASE)
  03941d: line 5783 define CMP2_BASE (0x40094008u)
  039438: line 5785 define CMP2 ((CMP_Type *)CMP2_BASE)
  039458: line 5787 define CMP3_BASE (0x40094010u)
  039473: line 5789 define CMP3 ((CMP_Type *)CMP3_BASE)
  039493: line 5791 define CMP4_BASE (0x40094018u)
  0394ae: line 5793 define CMP4 ((CMP_Type *)CMP4_BASE)
  0394ce: line 5795 define CMP_BASE_ADDRS { 0u, CMP1_BASE, CMP2_BASE, CMP3_BASE, CMP4_BASE }
  039513: line 5797 define CMP_BASE_PTRS { (CMP_Type *)0u, CMP1, CMP2, CMP3, CMP4 }
  03954f: line 5799 define CMP_IRQS { NotAvail_IRQn, ACMP1_IRQn, ACMP2_IRQn, ACMP3_IRQn, ACMP4_IRQn }
  03959d: line 5847 define CSI_CSICR1_PIXEL_BIT_MASK (0x1U)
  0395c1: line 5848 define CSI_CSICR1_PIXEL_BIT_SHIFT (0U)
  0395e4: line 5849 define CSI_CSICR1_PIXEL_BIT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_PIXEL_BIT_SHIFT)) & CSI_CSICR1_PIXEL_BIT_MASK)
  039659: line 5850 define CSI_CSICR1_REDGE_MASK (0x2U)
  039679: line 5851 define CSI_CSICR1_REDGE_SHIFT (1U)
  039698: line 5852 define CSI_CSICR1_REDGE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_REDGE_SHIFT)) & CSI_CSICR1_REDGE_MASK)
  039701: line 5853 define CSI_CSICR1_INV_PCLK_MASK (0x4U)
  039724: line 5854 define CSI_CSICR1_INV_PCLK_SHIFT (2U)
  039746: line 5855 define CSI_CSICR1_INV_PCLK(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_INV_PCLK_SHIFT)) & CSI_CSICR1_INV_PCLK_MASK)
  0397b8: line 5856 define CSI_CSICR1_INV_DATA_MASK (0x8U)
  0397db: line 5857 define CSI_CSICR1_INV_DATA_SHIFT (3U)
  0397fd: line 5858 define CSI_CSICR1_INV_DATA(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_INV_DATA_SHIFT)) & CSI_CSICR1_INV_DATA_MASK)
  03986f: line 5859 define CSI_CSICR1_GCLK_MODE_MASK (0x10U)
  039894: line 5860 define CSI_CSICR1_GCLK_MODE_SHIFT (4U)
  0398b7: line 5861 define CSI_CSICR1_GCLK_MODE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_GCLK_MODE_SHIFT)) & CSI_CSICR1_GCLK_MODE_MASK)
  03992c: line 5862 define CSI_CSICR1_CLR_RXFIFO_MASK (0x20U)
  039952: line 5863 define CSI_CSICR1_CLR_RXFIFO_SHIFT (5U)
  039976: line 5864 define CSI_CSICR1_CLR_RXFIFO(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_CLR_RXFIFO_SHIFT)) & CSI_CSICR1_CLR_RXFIFO_MASK)
  0399ee: line 5865 define CSI_CSICR1_CLR_STATFIFO_MASK (0x40U)
  039a16: line 5866 define CSI_CSICR1_CLR_STATFIFO_SHIFT (6U)
  039a3c: line 5867 define CSI_CSICR1_CLR_STATFIFO(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_CLR_STATFIFO_SHIFT)) & CSI_CSICR1_CLR_STATFIFO_MASK)
  039aba: line 5868 define CSI_CSICR1_PACK_DIR_MASK (0x80U)
  039ade: line 5869 define CSI_CSICR1_PACK_DIR_SHIFT (7U)
  039b00: line 5870 define CSI_CSICR1_PACK_DIR(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_PACK_DIR_SHIFT)) & CSI_CSICR1_PACK_DIR_MASK)
  039b72: line 5871 define CSI_CSICR1_FCC_MASK (0x100U)
  039b92: line 5872 define CSI_CSICR1_FCC_SHIFT (8U)
  039baf: line 5873 define CSI_CSICR1_FCC(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_FCC_SHIFT)) & CSI_CSICR1_FCC_MASK)
  039c12: line 5874 define CSI_CSICR1_CCIR_EN_MASK (0x400U)
  039c36: line 5875 define CSI_CSICR1_CCIR_EN_SHIFT (10U)
  039c58: line 5876 define CSI_CSICR1_CCIR_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_CCIR_EN_SHIFT)) & CSI_CSICR1_CCIR_EN_MASK)
  039cc7: line 5877 define CSI_CSICR1_HSYNC_POL_MASK (0x800U)
  039ced: line 5878 define CSI_CSICR1_HSYNC_POL_SHIFT (11U)
  039d11: line 5879 define CSI_CSICR1_HSYNC_POL(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_HSYNC_POL_SHIFT)) & CSI_CSICR1_HSYNC_POL_MASK)
  039d86: line 5880 define CSI_CSICR1_SOF_INTEN_MASK (0x10000U)
  039dae: line 5881 define CSI_CSICR1_SOF_INTEN_SHIFT (16U)
  039dd2: line 5882 define CSI_CSICR1_SOF_INTEN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_SOF_INTEN_SHIFT)) & CSI_CSICR1_SOF_INTEN_MASK)
  039e47: line 5883 define CSI_CSICR1_SOF_POL_MASK (0x20000U)
  039e6d: line 5884 define CSI_CSICR1_SOF_POL_SHIFT (17U)
  039e8f: line 5885 define CSI_CSICR1_SOF_POL(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_SOF_POL_SHIFT)) & CSI_CSICR1_SOF_POL_MASK)
  039efe: line 5886 define CSI_CSICR1_RXFF_INTEN_MASK (0x40000U)
  039f27: line 5887 define CSI_CSICR1_RXFF_INTEN_SHIFT (18U)
  039f4c: line 5888 define CSI_CSICR1_RXFF_INTEN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_RXFF_INTEN_SHIFT)) & CSI_CSICR1_RXFF_INTEN_MASK)
  039fc4: line 5889 define CSI_CSICR1_FB1_DMA_DONE_INTEN_MASK (0x80000U)
  039ff5: line 5890 define CSI_CSICR1_FB1_DMA_DONE_INTEN_SHIFT (19U)
  03a022: line 5891 define CSI_CSICR1_FB1_DMA_DONE_INTEN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_FB1_DMA_DONE_INTEN_SHIFT)) & CSI_CSICR1_FB1_DMA_DONE_INTEN_MASK)
  03a0b2: line 5892 define CSI_CSICR1_FB2_DMA_DONE_INTEN_MASK (0x100000U)
  03a0e4: line 5893 define CSI_CSICR1_FB2_DMA_DONE_INTEN_SHIFT (20U)
  03a111: line 5894 define CSI_CSICR1_FB2_DMA_DONE_INTEN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_FB2_DMA_DONE_INTEN_SHIFT)) & CSI_CSICR1_FB2_DMA_DONE_INTEN_MASK)
  03a1a1: line 5895 define CSI_CSICR1_STATFF_INTEN_MASK (0x200000U)
  03a1cd: line 5896 define CSI_CSICR1_STATFF_INTEN_SHIFT (21U)
  03a1f4: line 5897 define CSI_CSICR1_STATFF_INTEN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_STATFF_INTEN_SHIFT)) & CSI_CSICR1_STATFF_INTEN_MASK)
  03a272: line 5898 define CSI_CSICR1_SFF_DMA_DONE_INTEN_MASK (0x400000U)
  03a2a4: line 5899 define CSI_CSICR1_SFF_DMA_DONE_INTEN_SHIFT (22U)
  03a2d1: line 5900 define CSI_CSICR1_SFF_DMA_DONE_INTEN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_SFF_DMA_DONE_INTEN_SHIFT)) & CSI_CSICR1_SFF_DMA_DONE_INTEN_MASK)
  03a361: line 5901 define CSI_CSICR1_RF_OR_INTEN_MASK (0x1000000U)
  03a38d: line 5902 define CSI_CSICR1_RF_OR_INTEN_SHIFT (24U)
  03a3b3: line 5903 define CSI_CSICR1_RF_OR_INTEN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_RF_OR_INTEN_SHIFT)) & CSI_CSICR1_RF_OR_INTEN_MASK)
  03a42e: line 5904 define CSI_CSICR1_SF_OR_INTEN_MASK (0x2000000U)
  03a45a: line 5905 define CSI_CSICR1_SF_OR_INTEN_SHIFT (25U)
  03a480: line 5906 define CSI_CSICR1_SF_OR_INTEN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_SF_OR_INTEN_SHIFT)) & CSI_CSICR1_SF_OR_INTEN_MASK)
  03a4fb: line 5907 define CSI_CSICR1_COF_INT_EN_MASK (0x4000000U)
  03a526: line 5908 define CSI_CSICR1_COF_INT_EN_SHIFT (26U)
  03a54b: line 5909 define CSI_CSICR1_COF_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_COF_INT_EN_SHIFT)) & CSI_CSICR1_COF_INT_EN_MASK)
  03a5c3: line 5910 define CSI_CSICR1_CCIR_MODE_MASK (0x8000000U)
  03a5ed: line 5911 define CSI_CSICR1_CCIR_MODE_SHIFT (27U)
  03a611: line 5912 define CSI_CSICR1_CCIR_MODE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_CCIR_MODE_SHIFT)) & CSI_CSICR1_CCIR_MODE_MASK)
  03a686: line 5913 define CSI_CSICR1_PrP_IF_EN_MASK (0x10000000U)
  03a6b1: line 5914 define CSI_CSICR1_PrP_IF_EN_SHIFT (28U)
  03a6d5: line 5915 define CSI_CSICR1_PrP_IF_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_PrP_IF_EN_SHIFT)) & CSI_CSICR1_PrP_IF_EN_MASK)
  03a74a: line 5916 define CSI_CSICR1_EOF_INT_EN_MASK (0x20000000U)
  03a776: line 5917 define CSI_CSICR1_EOF_INT_EN_SHIFT (29U)
  03a79b: line 5918 define CSI_CSICR1_EOF_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_EOF_INT_EN_SHIFT)) & CSI_CSICR1_EOF_INT_EN_MASK)
  03a813: line 5919 define CSI_CSICR1_EXT_VSYNC_MASK (0x40000000U)
  03a83e: line 5920 define CSI_CSICR1_EXT_VSYNC_SHIFT (30U)
  03a862: line 5921 define CSI_CSICR1_EXT_VSYNC(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_EXT_VSYNC_SHIFT)) & CSI_CSICR1_EXT_VSYNC_MASK)
  03a8d7: line 5922 define CSI_CSICR1_SWAP16_EN_MASK (0x80000000U)
  03a902: line 5923 define CSI_CSICR1_SWAP16_EN_SHIFT (31U)
  03a926: line 5924 define CSI_CSICR1_SWAP16_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR1_SWAP16_EN_SHIFT)) & CSI_CSICR1_SWAP16_EN_MASK)
  03a99b: line 5929 define CSI_CSICR2_HSC_MASK (0xFFU)
  03a9ba: line 5930 define CSI_CSICR2_HSC_SHIFT (0U)
  03a9d7: line 5931 define CSI_CSICR2_HSC(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR2_HSC_SHIFT)) & CSI_CSICR2_HSC_MASK)
  03aa3a: line 5932 define CSI_CSICR2_VSC_MASK (0xFF00U)
  03aa5b: line 5933 define CSI_CSICR2_VSC_SHIFT (8U)
  03aa78: line 5934 define CSI_CSICR2_VSC(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR2_VSC_SHIFT)) & CSI_CSICR2_VSC_MASK)
  03aadb: line 5935 define CSI_CSICR2_LVRM_MASK (0x70000U)
  03aafe: line 5936 define CSI_CSICR2_LVRM_SHIFT (16U)
  03ab1d: line 5937 define CSI_CSICR2_LVRM(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR2_LVRM_SHIFT)) & CSI_CSICR2_LVRM_MASK)
  03ab83: line 5938 define CSI_CSICR2_BTS_MASK (0x180000U)
  03aba6: line 5939 define CSI_CSICR2_BTS_SHIFT (19U)
  03abc4: line 5940 define CSI_CSICR2_BTS(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR2_BTS_SHIFT)) & CSI_CSICR2_BTS_MASK)
  03ac27: line 5941 define CSI_CSICR2_SCE_MASK (0x800000U)
  03ac4a: line 5942 define CSI_CSICR2_SCE_SHIFT (23U)
  03ac68: line 5943 define CSI_CSICR2_SCE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR2_SCE_SHIFT)) & CSI_CSICR2_SCE_MASK)
  03accb: line 5944 define CSI_CSICR2_AFS_MASK (0x3000000U)
  03acef: line 5945 define CSI_CSICR2_AFS_SHIFT (24U)
  03ad0d: line 5946 define CSI_CSICR2_AFS(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR2_AFS_SHIFT)) & CSI_CSICR2_AFS_MASK)
  03ad70: line 5947 define CSI_CSICR2_DRM_MASK (0x4000000U)
  03ad94: line 5948 define CSI_CSICR2_DRM_SHIFT (26U)
  03adb2: line 5949 define CSI_CSICR2_DRM(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR2_DRM_SHIFT)) & CSI_CSICR2_DRM_MASK)
  03ae15: line 5950 define CSI_CSICR2_DMA_BURST_TYPE_SFF_MASK (0x30000000U)
  03ae49: line 5951 define CSI_CSICR2_DMA_BURST_TYPE_SFF_SHIFT (28U)
  03ae76: line 5952 define CSI_CSICR2_DMA_BURST_TYPE_SFF(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR2_DMA_BURST_TYPE_SFF_SHIFT)) & CSI_CSICR2_DMA_BURST_TYPE_SFF_MASK)
  03af06: line 5953 define CSI_CSICR2_DMA_BURST_TYPE_RFF_MASK (0xC0000000U)
  03af3a: line 5954 define CSI_CSICR2_DMA_BURST_TYPE_RFF_SHIFT (30U)
  03af67: line 5955 define CSI_CSICR2_DMA_BURST_TYPE_RFF(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR2_DMA_BURST_TYPE_RFF_SHIFT)) & CSI_CSICR2_DMA_BURST_TYPE_RFF_MASK)
  03aff7: line 5960 define CSI_CSICR3_ECC_AUTO_EN_MASK (0x1U)
  03b01d: line 5961 define CSI_CSICR3_ECC_AUTO_EN_SHIFT (0U)
  03b042: line 5962 define CSI_CSICR3_ECC_AUTO_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_ECC_AUTO_EN_SHIFT)) & CSI_CSICR3_ECC_AUTO_EN_MASK)
  03b0bd: line 5963 define CSI_CSICR3_ECC_INT_EN_MASK (0x2U)
  03b0e2: line 5964 define CSI_CSICR3_ECC_INT_EN_SHIFT (1U)
  03b106: line 5965 define CSI_CSICR3_ECC_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_ECC_INT_EN_SHIFT)) & CSI_CSICR3_ECC_INT_EN_MASK)
  03b17e: line 5966 define CSI_CSICR3_ZERO_PACK_EN_MASK (0x4U)
  03b1a5: line 5967 define CSI_CSICR3_ZERO_PACK_EN_SHIFT (2U)
  03b1cb: line 5968 define CSI_CSICR3_ZERO_PACK_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_ZERO_PACK_EN_SHIFT)) & CSI_CSICR3_ZERO_PACK_EN_MASK)
  03b249: line 5969 define CSI_CSICR3_TWO_8BIT_SENSOR_MASK (0x8U)
  03b273: line 5970 define CSI_CSICR3_TWO_8BIT_SENSOR_SHIFT (3U)
  03b29c: line 5971 define CSI_CSICR3_TWO_8BIT_SENSOR(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_TWO_8BIT_SENSOR_SHIFT)) & CSI_CSICR3_TWO_8BIT_SENSOR_MASK)
  03b323: line 5972 define CSI_CSICR3_RxFF_LEVEL_MASK (0x70U)
  03b349: line 5973 define CSI_CSICR3_RxFF_LEVEL_SHIFT (4U)
  03b36d: line 5974 define CSI_CSICR3_RxFF_LEVEL(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_RxFF_LEVEL_SHIFT)) & CSI_CSICR3_RxFF_LEVEL_MASK)
  03b3e5: line 5975 define CSI_CSICR3_HRESP_ERR_EN_MASK (0x80U)
  03b40d: line 5976 define CSI_CSICR3_HRESP_ERR_EN_SHIFT (7U)
  03b433: line 5977 define CSI_CSICR3_HRESP_ERR_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_HRESP_ERR_EN_SHIFT)) & CSI_CSICR3_HRESP_ERR_EN_MASK)
  03b4b1: line 5978 define CSI_CSICR3_STATFF_LEVEL_MASK (0x700U)
  03b4da: line 5979 define CSI_CSICR3_STATFF_LEVEL_SHIFT (8U)
  03b500: line 5980 define CSI_CSICR3_STATFF_LEVEL(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_STATFF_LEVEL_SHIFT)) & CSI_CSICR3_STATFF_LEVEL_MASK)
  03b57e: line 5981 define CSI_CSICR3_DMA_REQ_EN_SFF_MASK (0x800U)
  03b5a9: line 5982 define CSI_CSICR3_DMA_REQ_EN_SFF_SHIFT (11U)
  03b5d2: line 5983 define CSI_CSICR3_DMA_REQ_EN_SFF(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_DMA_REQ_EN_SFF_SHIFT)) & CSI_CSICR3_DMA_REQ_EN_SFF_MASK)
  03b656: line 5984 define CSI_CSICR3_DMA_REQ_EN_RFF_MASK (0x1000U)
  03b682: line 5985 define CSI_CSICR3_DMA_REQ_EN_RFF_SHIFT (12U)
  03b6ab: line 5986 define CSI_CSICR3_DMA_REQ_EN_RFF(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_DMA_REQ_EN_RFF_SHIFT)) & CSI_CSICR3_DMA_REQ_EN_RFF_MASK)
  03b72f: line 5987 define CSI_CSICR3_DMA_REFLASH_SFF_MASK (0x2000U)
  03b75c: line 5988 define CSI_CSICR3_DMA_REFLASH_SFF_SHIFT (13U)
  03b786: line 5989 define CSI_CSICR3_DMA_REFLASH_SFF(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_DMA_REFLASH_SFF_SHIFT)) & CSI_CSICR3_DMA_REFLASH_SFF_MASK)
  03b80d: line 5990 define CSI_CSICR3_DMA_REFLASH_RFF_MASK (0x4000U)
  03b83a: line 5991 define CSI_CSICR3_DMA_REFLASH_RFF_SHIFT (14U)
  03b864: line 5992 define CSI_CSICR3_DMA_REFLASH_RFF(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_DMA_REFLASH_RFF_SHIFT)) & CSI_CSICR3_DMA_REFLASH_RFF_MASK)
  03b8eb: line 5993 define CSI_CSICR3_FRMCNT_RST_MASK (0x8000U)
  03b913: line 5994 define CSI_CSICR3_FRMCNT_RST_SHIFT (15U)
  03b938: line 5995 define CSI_CSICR3_FRMCNT_RST(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_FRMCNT_RST_SHIFT)) & CSI_CSICR3_FRMCNT_RST_MASK)
  03b9b0: line 5996 define CSI_CSICR3_FRMCNT_MASK (0xFFFF0000U)
  03b9d8: line 5997 define CSI_CSICR3_FRMCNT_SHIFT (16U)
  03b9f9: line 5998 define CSI_CSICR3_FRMCNT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR3_FRMCNT_SHIFT)) & CSI_CSICR3_FRMCNT_MASK)
  03ba65: line 6003 define CSI_CSISTATFIFO_STAT_MASK (0xFFFFFFFFU)
  03ba90: line 6004 define CSI_CSISTATFIFO_STAT_SHIFT (0U)
  03bab3: line 6005 define CSI_CSISTATFIFO_STAT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISTATFIFO_STAT_SHIFT)) & CSI_CSISTATFIFO_STAT_MASK)
  03bb28: line 6010 define CSI_CSIRFIFO_IMAGE_MASK (0xFFFFFFFFU)
  03bb51: line 6011 define CSI_CSIRFIFO_IMAGE_SHIFT (0U)
  03bb72: line 6012 define CSI_CSIRFIFO_IMAGE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIRFIFO_IMAGE_SHIFT)) & CSI_CSIRFIFO_IMAGE_MASK)
  03bbe1: line 6017 define CSI_CSIRXCNT_RXCNT_MASK (0x3FFFFFU)
  03bc08: line 6018 define CSI_CSIRXCNT_RXCNT_SHIFT (0U)
  03bc29: line 6019 define CSI_CSIRXCNT_RXCNT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIRXCNT_RXCNT_SHIFT)) & CSI_CSIRXCNT_RXCNT_MASK)
  03bc98: line 6024 define CSI_CSISR_DRDY_MASK (0x1U)
  03bcb6: line 6025 define CSI_CSISR_DRDY_SHIFT (0U)
  03bcd3: line 6026 define CSI_CSISR_DRDY(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_DRDY_SHIFT)) & CSI_CSISR_DRDY_MASK)
  03bd36: line 6027 define CSI_CSISR_ECC_INT_MASK (0x2U)
  03bd57: line 6028 define CSI_CSISR_ECC_INT_SHIFT (1U)
  03bd77: line 6029 define CSI_CSISR_ECC_INT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_ECC_INT_SHIFT)) & CSI_CSISR_ECC_INT_MASK)
  03bde3: line 6030 define CSI_CSISR_HRESP_ERR_INT_MASK (0x80U)
  03be0b: line 6031 define CSI_CSISR_HRESP_ERR_INT_SHIFT (7U)
  03be31: line 6032 define CSI_CSISR_HRESP_ERR_INT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_HRESP_ERR_INT_SHIFT)) & CSI_CSISR_HRESP_ERR_INT_MASK)
  03beaf: line 6033 define CSI_CSISR_COF_INT_MASK (0x2000U)
  03bed3: line 6034 define CSI_CSISR_COF_INT_SHIFT (13U)
  03bef4: line 6035 define CSI_CSISR_COF_INT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_COF_INT_SHIFT)) & CSI_CSISR_COF_INT_MASK)
  03bf60: line 6036 define CSI_CSISR_F1_INT_MASK (0x4000U)
  03bf83: line 6037 define CSI_CSISR_F1_INT_SHIFT (14U)
  03bfa3: line 6038 define CSI_CSISR_F1_INT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_F1_INT_SHIFT)) & CSI_CSISR_F1_INT_MASK)
  03c00c: line 6039 define CSI_CSISR_F2_INT_MASK (0x8000U)
  03c02f: line 6040 define CSI_CSISR_F2_INT_SHIFT (15U)
  03c04f: line 6041 define CSI_CSISR_F2_INT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_F2_INT_SHIFT)) & CSI_CSISR_F2_INT_MASK)
  03c0b8: line 6042 define CSI_CSISR_SOF_INT_MASK (0x10000U)
  03c0dd: line 6043 define CSI_CSISR_SOF_INT_SHIFT (16U)
  03c0fe: line 6044 define CSI_CSISR_SOF_INT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_SOF_INT_SHIFT)) & CSI_CSISR_SOF_INT_MASK)
  03c16a: line 6045 define CSI_CSISR_EOF_INT_MASK (0x20000U)
  03c18f: line 6046 define CSI_CSISR_EOF_INT_SHIFT (17U)
  03c1b0: line 6047 define CSI_CSISR_EOF_INT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_EOF_INT_SHIFT)) & CSI_CSISR_EOF_INT_MASK)
  03c21c: line 6048 define CSI_CSISR_RxFF_INT_MASK (0x40000U)
  03c242: line 6049 define CSI_CSISR_RxFF_INT_SHIFT (18U)
  03c264: line 6050 define CSI_CSISR_RxFF_INT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_RxFF_INT_SHIFT)) & CSI_CSISR_RxFF_INT_MASK)
  03c2d3: line 6051 define CSI_CSISR_DMA_TSF_DONE_FB1_MASK (0x80000U)
  03c301: line 6052 define CSI_CSISR_DMA_TSF_DONE_FB1_SHIFT (19U)
  03c32b: line 6053 define CSI_CSISR_DMA_TSF_DONE_FB1(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_DMA_TSF_DONE_FB1_SHIFT)) & CSI_CSISR_DMA_TSF_DONE_FB1_MASK)
  03c3b2: line 6054 define CSI_CSISR_DMA_TSF_DONE_FB2_MASK (0x100000U)
  03c3e1: line 6055 define CSI_CSISR_DMA_TSF_DONE_FB2_SHIFT (20U)
  03c40b: line 6056 define CSI_CSISR_DMA_TSF_DONE_FB2(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_DMA_TSF_DONE_FB2_SHIFT)) & CSI_CSISR_DMA_TSF_DONE_FB2_MASK)
  03c492: line 6057 define CSI_CSISR_STATFF_INT_MASK (0x200000U)
  03c4bb: line 6058 define CSI_CSISR_STATFF_INT_SHIFT (21U)
  03c4df: line 6059 define CSI_CSISR_STATFF_INT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_STATFF_INT_SHIFT)) & CSI_CSISR_STATFF_INT_MASK)
  03c554: line 6060 define CSI_CSISR_DMA_TSF_DONE_SFF_MASK (0x400000U)
  03c583: line 6061 define CSI_CSISR_DMA_TSF_DONE_SFF_SHIFT (22U)
  03c5ad: line 6062 define CSI_CSISR_DMA_TSF_DONE_SFF(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_DMA_TSF_DONE_SFF_SHIFT)) & CSI_CSISR_DMA_TSF_DONE_SFF_MASK)
  03c634: line 6063 define CSI_CSISR_RF_OR_INT_MASK (0x1000000U)
  03c65d: line 6064 define CSI_CSISR_RF_OR_INT_SHIFT (24U)
  03c680: line 6065 define CSI_CSISR_RF_OR_INT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_RF_OR_INT_SHIFT)) & CSI_CSISR_RF_OR_INT_MASK)
  03c6f2: line 6066 define CSI_CSISR_SF_OR_INT_MASK (0x2000000U)
  03c71b: line 6067 define CSI_CSISR_SF_OR_INT_SHIFT (25U)
  03c73e: line 6068 define CSI_CSISR_SF_OR_INT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_SF_OR_INT_SHIFT)) & CSI_CSISR_SF_OR_INT_MASK)
  03c7b0: line 6069 define CSI_CSISR_DMA_FIELD1_DONE_MASK (0x4000000U)
  03c7df: line 6070 define CSI_CSISR_DMA_FIELD1_DONE_SHIFT (26U)
  03c808: line 6071 define CSI_CSISR_DMA_FIELD1_DONE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_DMA_FIELD1_DONE_SHIFT)) & CSI_CSISR_DMA_FIELD1_DONE_MASK)
  03c88c: line 6072 define CSI_CSISR_DMA_FIELD0_DONE_MASK (0x8000000U)
  03c8bb: line 6073 define CSI_CSISR_DMA_FIELD0_DONE_SHIFT (27U)
  03c8e4: line 6074 define CSI_CSISR_DMA_FIELD0_DONE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_DMA_FIELD0_DONE_SHIFT)) & CSI_CSISR_DMA_FIELD0_DONE_MASK)
  03c968: line 6075 define CSI_CSISR_BASEADDR_CHHANGE_ERROR_MASK (0x10000000U)
  03c99f: line 6076 define CSI_CSISR_BASEADDR_CHHANGE_ERROR_SHIFT (28U)
  03c9cf: line 6077 define CSI_CSISR_BASEADDR_CHHANGE_ERROR(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSISR_BASEADDR_CHHANGE_ERROR_SHIFT)) & CSI_CSISR_BASEADDR_CHHANGE_ERROR_MASK)
  03ca68: line 6082 define CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_MASK (0xFFFFFFFCU)
  03caa7: line 6083 define CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_SHIFT (2U)
  03cade: line 6084 define CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_SHIFT)) & CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_MASK)
  03cb8f: line 6089 define CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_MASK (0xFFFFFFFFU)
  03cbcc: line 6090 define CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_SHIFT (0U)
  03cc01: line 6091 define CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_SHIFT)) & CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_MASK)
  03ccac: line 6096 define CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_MASK (0xFFFFFFFCU)
  03cce6: line 6097 define CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_SHIFT (2U)
  03cd18: line 6098 define CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_SHIFT)) & CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_MASK)
  03cdba: line 6103 define CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_MASK (0xFFFFFFFCU)
  03cdf4: line 6104 define CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_SHIFT (2U)
  03ce26: line 6105 define CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_SHIFT)) & CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_MASK)
  03cec8: line 6110 define CSI_CSIFBUF_PARA_FBUF_STRIDE_MASK (0xFFFFU)
  03cef7: line 6111 define CSI_CSIFBUF_PARA_FBUF_STRIDE_SHIFT (0U)
  03cf22: line 6112 define CSI_CSIFBUF_PARA_FBUF_STRIDE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIFBUF_PARA_FBUF_STRIDE_SHIFT)) & CSI_CSIFBUF_PARA_FBUF_STRIDE_MASK)
  03cfaf: line 6113 define CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_MASK (0xFFFF0000U)
  03cfe9: line 6114 define CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_SHIFT (16U)
  03d01c: line 6115 define CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_SHIFT)) & CSI_CSIFBUF_PARA_DEINTERLACE_STRIDE_MASK)
  03d0be: line 6120 define CSI_CSIIMAG_PARA_IMAGE_HEIGHT_MASK (0xFFFFU)
  03d0ee: line 6121 define CSI_CSIIMAG_PARA_IMAGE_HEIGHT_SHIFT (0U)
  03d11a: line 6122 define CSI_CSIIMAG_PARA_IMAGE_HEIGHT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIIMAG_PARA_IMAGE_HEIGHT_SHIFT)) & CSI_CSIIMAG_PARA_IMAGE_HEIGHT_MASK)
  03d1aa: line 6123 define CSI_CSIIMAG_PARA_IMAGE_WIDTH_MASK (0xFFFF0000U)
  03d1dd: line 6124 define CSI_CSIIMAG_PARA_IMAGE_WIDTH_SHIFT (16U)
  03d209: line 6125 define CSI_CSIIMAG_PARA_IMAGE_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSIIMAG_PARA_IMAGE_WIDTH_SHIFT)) & CSI_CSIIMAG_PARA_IMAGE_WIDTH_MASK)
  03d296: line 6130 define CSI_CSICR18_DEINTERLACE_EN_MASK (0x4U)
  03d2c0: line 6131 define CSI_CSICR18_DEINTERLACE_EN_SHIFT (2U)
  03d2e9: line 6132 define CSI_CSICR18_DEINTERLACE_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_DEINTERLACE_EN_SHIFT)) & CSI_CSICR18_DEINTERLACE_EN_MASK)
  03d370: line 6133 define CSI_CSICR18_PARALLEL24_EN_MASK (0x8U)
  03d399: line 6134 define CSI_CSICR18_PARALLEL24_EN_SHIFT (3U)
  03d3c1: line 6135 define CSI_CSICR18_PARALLEL24_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_PARALLEL24_EN_SHIFT)) & CSI_CSICR18_PARALLEL24_EN_MASK)
  03d445: line 6136 define CSI_CSICR18_BASEADDR_SWITCH_EN_MASK (0x10U)
  03d474: line 6137 define CSI_CSICR18_BASEADDR_SWITCH_EN_SHIFT (4U)
  03d4a1: line 6138 define CSI_CSICR18_BASEADDR_SWITCH_EN(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_BASEADDR_SWITCH_EN_SHIFT)) & CSI_CSICR18_BASEADDR_SWITCH_EN_MASK)
  03d534: line 6139 define CSI_CSICR18_BASEADDR_SWITCH_SEL_MASK (0x20U)
  03d564: line 6140 define CSI_CSICR18_BASEADDR_SWITCH_SEL_SHIFT (5U)
  03d592: line 6141 define CSI_CSICR18_BASEADDR_SWITCH_SEL(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_BASEADDR_SWITCH_SEL_SHIFT)) & CSI_CSICR18_BASEADDR_SWITCH_SEL_MASK)
  03d628: line 6142 define CSI_CSICR18_FIELD0_DONE_IE_MASK (0x40U)
  03d653: line 6143 define CSI_CSICR18_FIELD0_DONE_IE_SHIFT (6U)
  03d67c: line 6144 define CSI_CSICR18_FIELD0_DONE_IE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_FIELD0_DONE_IE_SHIFT)) & CSI_CSICR18_FIELD0_DONE_IE_MASK)
  03d703: line 6145 define CSI_CSICR18_DMA_FIELD1_DONE_IE_MASK (0x80U)
  03d732: line 6146 define CSI_CSICR18_DMA_FIELD1_DONE_IE_SHIFT (7U)
  03d75f: line 6147 define CSI_CSICR18_DMA_FIELD1_DONE_IE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_DMA_FIELD1_DONE_IE_SHIFT)) & CSI_CSICR18_DMA_FIELD1_DONE_IE_MASK)
  03d7f2: line 6148 define CSI_CSICR18_LAST_DMA_REQ_SEL_MASK (0x100U)
  03d820: line 6149 define CSI_CSICR18_LAST_DMA_REQ_SEL_SHIFT (8U)
  03d84b: line 6150 define CSI_CSICR18_LAST_DMA_REQ_SEL(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_LAST_DMA_REQ_SEL_SHIFT)) & CSI_CSICR18_LAST_DMA_REQ_SEL_MASK)
  03d8d8: line 6151 define CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_MASK (0x200U)
  03d90e: line 6152 define CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_SHIFT (9U)
  03d941: line 6153 define CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_SHIFT)) & CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_MASK)
  03d9e6: line 6154 define CSI_CSICR18_RGB888A_FORMAT_SEL_MASK (0x400U)
  03da16: line 6155 define CSI_CSICR18_RGB888A_FORMAT_SEL_SHIFT (10U)
  03da44: line 6156 define CSI_CSICR18_RGB888A_FORMAT_SEL(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_RGB888A_FORMAT_SEL_SHIFT)) & CSI_CSICR18_RGB888A_FORMAT_SEL_MASK)
  03dad7: line 6157 define CSI_CSICR18_AHB_HPROT_MASK (0xF000U)
  03daff: line 6158 define CSI_CSICR18_AHB_HPROT_SHIFT (12U)
  03db24: line 6159 define CSI_CSICR18_AHB_HPROT(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_AHB_HPROT_SHIFT)) & CSI_CSICR18_AHB_HPROT_MASK)
  03db9c: line 6160 define CSI_CSICR18_MASK_OPTION_MASK (0xC0000U)
  03dbc7: line 6161 define CSI_CSICR18_MASK_OPTION_SHIFT (18U)
  03dbee: line 6162 define CSI_CSICR18_MASK_OPTION(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_MASK_OPTION_SHIFT)) & CSI_CSICR18_MASK_OPTION_MASK)
  03dc6c: line 6163 define CSI_CSICR18_CSI_ENABLE_MASK (0x80000000U)
  03dc99: line 6164 define CSI_CSICR18_CSI_ENABLE_SHIFT (31U)
  03dcbf: line 6165 define CSI_CSICR18_CSI_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR18_CSI_ENABLE_SHIFT)) & CSI_CSICR18_CSI_ENABLE_MASK)
  03dd3a: line 6170 define CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_MASK (0xFFU)
  03dd73: line 6171 define CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_SHIFT (0U)
  03ddaa: line 6172 define CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL(x) (((uint32_t)(((uint32_t)(x)) << CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_SHIFT)) & CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_MASK)
  03de5b: line 6183 define CSI_BASE (0x402BC000u)
  03de75: line 6185 define CSI ((CSI_Type *)CSI_BASE)
  03de93: line 6187 define CSI_BASE_ADDRS { CSI_BASE }
  03deb2: line 6189 define CSI_BASE_PTRS { CSI }
  03decb: line 6191 define CSI_IRQS { CSI_IRQn }
  03dee4: line 6229 define CSU_CSL_SUR_S2_MASK (0x1U)
  03df02: line 6230 define CSU_CSL_SUR_S2_SHIFT (0U)
  03df1f: line 6231 define CSU_CSL_SUR_S2(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_SUR_S2_SHIFT)) & CSU_CSL_SUR_S2_MASK)
  03df82: line 6232 define CSU_CSL_SSR_S2_MASK (0x2U)
  03dfa0: line 6233 define CSU_CSL_SSR_S2_SHIFT (1U)
  03dfbd: line 6234 define CSU_CSL_SSR_S2(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_SSR_S2_SHIFT)) & CSU_CSL_SSR_S2_MASK)
  03e020: line 6235 define CSU_CSL_NUR_S2_MASK (0x4U)
  03e03e: line 6236 define CSU_CSL_NUR_S2_SHIFT (2U)
  03e05b: line 6237 define CSU_CSL_NUR_S2(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_NUR_S2_SHIFT)) & CSU_CSL_NUR_S2_MASK)
  03e0be: line 6238 define CSU_CSL_NSR_S2_MASK (0x8U)
  03e0dc: line 6239 define CSU_CSL_NSR_S2_SHIFT (3U)
  03e0f9: line 6240 define CSU_CSL_NSR_S2(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_NSR_S2_SHIFT)) & CSU_CSL_NSR_S2_MASK)
  03e15c: line 6241 define CSU_CSL_SUW_S2_MASK (0x10U)
  03e17b: line 6242 define CSU_CSL_SUW_S2_SHIFT (4U)
  03e198: line 6243 define CSU_CSL_SUW_S2(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_SUW_S2_SHIFT)) & CSU_CSL_SUW_S2_MASK)
  03e1fb: line 6244 define CSU_CSL_SSW_S2_MASK (0x20U)
  03e21a: line 6245 define CSU_CSL_SSW_S2_SHIFT (5U)
  03e237: line 6246 define CSU_CSL_SSW_S2(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_SSW_S2_SHIFT)) & CSU_CSL_SSW_S2_MASK)
  03e29a: line 6247 define CSU_CSL_NUW_S2_MASK (0x40U)
  03e2b9: line 6248 define CSU_CSL_NUW_S2_SHIFT (6U)
  03e2d6: line 6249 define CSU_CSL_NUW_S2(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_NUW_S2_SHIFT)) & CSU_CSL_NUW_S2_MASK)
  03e339: line 6250 define CSU_CSL_NSW_S2_MASK (0x80U)
  03e358: line 6251 define CSU_CSL_NSW_S2_SHIFT (7U)
  03e375: line 6252 define CSU_CSL_NSW_S2(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_NSW_S2_SHIFT)) & CSU_CSL_NSW_S2_MASK)
  03e3d8: line 6253 define CSU_CSL_LOCK_S2_MASK (0x100U)
  03e3f9: line 6254 define CSU_CSL_LOCK_S2_SHIFT (8U)
  03e417: line 6255 define CSU_CSL_LOCK_S2(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_LOCK_S2_SHIFT)) & CSU_CSL_LOCK_S2_MASK)
  03e47d: line 6256 define CSU_CSL_SUR_S1_MASK (0x10000U)
  03e49f: line 6257 define CSU_CSL_SUR_S1_SHIFT (16U)
  03e4bd: line 6258 define CSU_CSL_SUR_S1(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_SUR_S1_SHIFT)) & CSU_CSL_SUR_S1_MASK)
  03e520: line 6259 define CSU_CSL_SSR_S1_MASK (0x20000U)
  03e542: line 6260 define CSU_CSL_SSR_S1_SHIFT (17U)
  03e560: line 6261 define CSU_CSL_SSR_S1(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_SSR_S1_SHIFT)) & CSU_CSL_SSR_S1_MASK)
  03e5c3: line 6262 define CSU_CSL_NUR_S1_MASK (0x40000U)
  03e5e5: line 6263 define CSU_CSL_NUR_S1_SHIFT (18U)
  03e603: line 6264 define CSU_CSL_NUR_S1(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_NUR_S1_SHIFT)) & CSU_CSL_NUR_S1_MASK)
  03e666: line 6265 define CSU_CSL_NSR_S1_MASK (0x80000U)
  03e688: line 6266 define CSU_CSL_NSR_S1_SHIFT (19U)
  03e6a6: line 6267 define CSU_CSL_NSR_S1(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_NSR_S1_SHIFT)) & CSU_CSL_NSR_S1_MASK)
  03e709: line 6268 define CSU_CSL_SUW_S1_MASK (0x100000U)
  03e72c: line 6269 define CSU_CSL_SUW_S1_SHIFT (20U)
  03e74a: line 6270 define CSU_CSL_SUW_S1(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_SUW_S1_SHIFT)) & CSU_CSL_SUW_S1_MASK)
  03e7ad: line 6271 define CSU_CSL_SSW_S1_MASK (0x200000U)
  03e7d0: line 6272 define CSU_CSL_SSW_S1_SHIFT (21U)
  03e7ee: line 6273 define CSU_CSL_SSW_S1(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_SSW_S1_SHIFT)) & CSU_CSL_SSW_S1_MASK)
  03e851: line 6274 define CSU_CSL_NUW_S1_MASK (0x400000U)
  03e874: line 6275 define CSU_CSL_NUW_S1_SHIFT (22U)
  03e892: line 6276 define CSU_CSL_NUW_S1(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_NUW_S1_SHIFT)) & CSU_CSL_NUW_S1_MASK)
  03e8f5: line 6277 define CSU_CSL_NSW_S1_MASK (0x800000U)
  03e918: line 6278 define CSU_CSL_NSW_S1_SHIFT (23U)
  03e936: line 6279 define CSU_CSL_NSW_S1(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_NSW_S1_SHIFT)) & CSU_CSL_NSW_S1_MASK)
  03e999: line 6280 define CSU_CSL_LOCK_S1_MASK (0x1000000U)
  03e9be: line 6281 define CSU_CSL_LOCK_S1_SHIFT (24U)
  03e9dd: line 6282 define CSU_CSL_LOCK_S1(x) (((uint32_t)(((uint32_t)(x)) << CSU_CSL_LOCK_S1_SHIFT)) & CSU_CSL_LOCK_S1_MASK)
  03ea43: line 6286 define CSU_CSL_COUNT (32U)
  03ea5a: line 6290 define CSU_HP0_HP_DMA_MASK (0x4U)
  03ea78: line 6291 define CSU_HP0_HP_DMA_SHIFT (2U)
  03ea95: line 6292 define CSU_HP0_HP_DMA(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_HP_DMA_SHIFT)) & CSU_HP0_HP_DMA_MASK)
  03eaf8: line 6293 define CSU_HP0_L_DMA_MASK (0x8U)
  03eb15: line 6294 define CSU_HP0_L_DMA_SHIFT (3U)
  03eb31: line 6295 define CSU_HP0_L_DMA(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_L_DMA_SHIFT)) & CSU_HP0_L_DMA_MASK)
  03eb91: line 6296 define CSU_HP0_HP_LCDIF_MASK (0x10U)
  03ebb2: line 6297 define CSU_HP0_HP_LCDIF_SHIFT (4U)
  03ebd1: line 6298 define CSU_HP0_HP_LCDIF(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_HP_LCDIF_SHIFT)) & CSU_HP0_HP_LCDIF_MASK)
  03ec3a: line 6299 define CSU_HP0_L_LCDIF_MASK (0x20U)
  03ec5a: line 6300 define CSU_HP0_L_LCDIF_SHIFT (5U)
  03ec78: line 6301 define CSU_HP0_L_LCDIF(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_L_LCDIF_SHIFT)) & CSU_HP0_L_LCDIF_MASK)
  03ecde: line 6302 define CSU_HP0_HP_CSI_MASK (0x40U)
  03ecfd: line 6303 define CSU_HP0_HP_CSI_SHIFT (6U)
  03ed1a: line 6304 define CSU_HP0_HP_CSI(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_HP_CSI_SHIFT)) & CSU_HP0_HP_CSI_MASK)
  03ed7d: line 6305 define CSU_HP0_L_CSI_MASK (0x80U)
  03ed9b: line 6306 define CSU_HP0_L_CSI_SHIFT (7U)
  03edb7: line 6307 define CSU_HP0_L_CSI(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_L_CSI_SHIFT)) & CSU_HP0_L_CSI_MASK)
  03ee17: line 6308 define CSU_HP0_HP_PXP_MASK (0x100U)
  03ee37: line 6309 define CSU_HP0_HP_PXP_SHIFT (8U)
  03ee54: line 6310 define CSU_HP0_HP_PXP(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_HP_PXP_SHIFT)) & CSU_HP0_HP_PXP_MASK)
  03eeb7: line 6311 define CSU_HP0_L_PXP_MASK (0x200U)
  03eed6: line 6312 define CSU_HP0_L_PXP_SHIFT (9U)
  03eef2: line 6313 define CSU_HP0_L_PXP(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_L_PXP_SHIFT)) & CSU_HP0_L_PXP_MASK)
  03ef52: line 6314 define CSU_HP0_HP_DCP_MASK (0x400U)
  03ef72: line 6315 define CSU_HP0_HP_DCP_SHIFT (10U)
  03ef90: line 6316 define CSU_HP0_HP_DCP(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_HP_DCP_SHIFT)) & CSU_HP0_HP_DCP_MASK)
  03eff3: line 6317 define CSU_HP0_L_DCP_MASK (0x800U)
  03f012: line 6318 define CSU_HP0_L_DCP_SHIFT (11U)
  03f02f: line 6319 define CSU_HP0_L_DCP(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_L_DCP_SHIFT)) & CSU_HP0_L_DCP_MASK)
  03f08f: line 6320 define CSU_HP0_HP_ENET_MASK (0x4000U)
  03f0b1: line 6321 define CSU_HP0_HP_ENET_SHIFT (14U)
  03f0d0: line 6322 define CSU_HP0_HP_ENET(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_HP_ENET_SHIFT)) & CSU_HP0_HP_ENET_MASK)
  03f136: line 6323 define CSU_HP0_L_ENET_MASK (0x8000U)
  03f157: line 6324 define CSU_HP0_L_ENET_SHIFT (15U)
  03f175: line 6325 define CSU_HP0_L_ENET(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_L_ENET_SHIFT)) & CSU_HP0_L_ENET_MASK)
  03f1d8: line 6326 define CSU_HP0_HP_USDHC1_MASK (0x10000U)
  03f1fd: line 6327 define CSU_HP0_HP_USDHC1_SHIFT (16U)
  03f21e: line 6328 define CSU_HP0_HP_USDHC1(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_HP_USDHC1_SHIFT)) & CSU_HP0_HP_USDHC1_MASK)
  03f28a: line 6329 define CSU_HP0_L_USDHC1_MASK (0x20000U)
  03f2ae: line 6330 define CSU_HP0_L_USDHC1_SHIFT (17U)
  03f2ce: line 6331 define CSU_HP0_L_USDHC1(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_L_USDHC1_SHIFT)) & CSU_HP0_L_USDHC1_MASK)
  03f337: line 6332 define CSU_HP0_HP_USDHC2_MASK (0x40000U)
  03f35c: line 6333 define CSU_HP0_HP_USDHC2_SHIFT (18U)
  03f37d: line 6334 define CSU_HP0_HP_USDHC2(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_HP_USDHC2_SHIFT)) & CSU_HP0_HP_USDHC2_MASK)
  03f3e9: line 6335 define CSU_HP0_L_USDHC2_MASK (0x80000U)
  03f40d: line 6336 define CSU_HP0_L_USDHC2_SHIFT (19U)
  03f42d: line 6337 define CSU_HP0_L_USDHC2(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_L_USDHC2_SHIFT)) & CSU_HP0_L_USDHC2_MASK)
  03f496: line 6338 define CSU_HP0_HP_TPSMP_MASK (0x100000U)
  03f4bb: line 6339 define CSU_HP0_HP_TPSMP_SHIFT (20U)
  03f4db: line 6340 define CSU_HP0_HP_TPSMP(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_HP_TPSMP_SHIFT)) & CSU_HP0_HP_TPSMP_MASK)
  03f544: line 6341 define CSU_HP0_L_TPSMP_MASK (0x200000U)
  03f568: line 6342 define CSU_HP0_L_TPSMP_SHIFT (21U)
  03f587: line 6343 define CSU_HP0_L_TPSMP(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_L_TPSMP_SHIFT)) & CSU_HP0_L_TPSMP_MASK)
  03f5ed: line 6344 define CSU_HP0_HP_USB_MASK (0x400000U)
  03f610: line 6345 define CSU_HP0_HP_USB_SHIFT (22U)
  03f62e: line 6346 define CSU_HP0_HP_USB(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_HP_USB_SHIFT)) & CSU_HP0_HP_USB_MASK)
  03f691: line 6347 define CSU_HP0_L_USB_MASK (0x800000U)
  03f6b3: line 6348 define CSU_HP0_L_USB_SHIFT (23U)
  03f6d0: line 6349 define CSU_HP0_L_USB(x) (((uint32_t)(((uint32_t)(x)) << CSU_HP0_L_USB_SHIFT)) & CSU_HP0_L_USB_MASK)
  03f730: line 6354 define CSU_SA_NSA_DMA_MASK (0x4U)
  03f74e: line 6355 define CSU_SA_NSA_DMA_SHIFT (2U)
  03f76b: line 6356 define CSU_SA_NSA_DMA(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_NSA_DMA_SHIFT)) & CSU_SA_NSA_DMA_MASK)
  03f7ce: line 6357 define CSU_SA_L_DMA_MASK (0x8U)
  03f7ea: line 6358 define CSU_SA_L_DMA_SHIFT (3U)
  03f805: line 6359 define CSU_SA_L_DMA(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_L_DMA_SHIFT)) & CSU_SA_L_DMA_MASK)
  03f862: line 6360 define CSU_SA_NSA_LCDIF_MASK (0x10U)
  03f883: line 6361 define CSU_SA_NSA_LCDIF_SHIFT (4U)
  03f8a2: line 6362 define CSU_SA_NSA_LCDIF(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_NSA_LCDIF_SHIFT)) & CSU_SA_NSA_LCDIF_MASK)
  03f90b: line 6363 define CSU_SA_L_LCDIF_MASK (0x20U)
  03f92a: line 6364 define CSU_SA_L_LCDIF_SHIFT (5U)
  03f947: line 6365 define CSU_SA_L_LCDIF(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_L_LCDIF_SHIFT)) & CSU_SA_L_LCDIF_MASK)
  03f9aa: line 6366 define CSU_SA_NSA_CSI_MASK (0x40U)
  03f9c9: line 6367 define CSU_SA_NSA_CSI_SHIFT (6U)
  03f9e6: line 6368 define CSU_SA_NSA_CSI(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_NSA_CSI_SHIFT)) & CSU_SA_NSA_CSI_MASK)
  03fa49: line 6369 define CSU_SA_L_CSI_MASK (0x80U)
  03fa66: line 6370 define CSU_SA_L_CSI_SHIFT (7U)
  03fa81: line 6371 define CSU_SA_L_CSI(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_L_CSI_SHIFT)) & CSU_SA_L_CSI_MASK)
  03fade: line 6372 define CSU_SA_NSA_PXP_MASK (0x100U)
  03fafe: line 6373 define CSU_SA_NSA_PXP_SHIFT (8U)
  03fb1b: line 6374 define CSU_SA_NSA_PXP(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_NSA_PXP_SHIFT)) & CSU_SA_NSA_PXP_MASK)
  03fb7e: line 6375 define CSU_SA_L_PXP_MASK (0x200U)
  03fb9c: line 6376 define CSU_SA_L_PXP_SHIFT (9U)
  03fbb7: line 6377 define CSU_SA_L_PXP(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_L_PXP_SHIFT)) & CSU_SA_L_PXP_MASK)
  03fc14: line 6378 define CSU_SA_NSA_DCP_MASK (0x400U)
  03fc34: line 6379 define CSU_SA_NSA_DCP_SHIFT (10U)
  03fc52: line 6380 define CSU_SA_NSA_DCP(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_NSA_DCP_SHIFT)) & CSU_SA_NSA_DCP_MASK)
  03fcb5: line 6381 define CSU_SA_L_DCP_MASK (0x800U)
  03fcd3: line 6382 define CSU_SA_L_DCP_SHIFT (11U)
  03fcef: line 6383 define CSU_SA_L_DCP(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_L_DCP_SHIFT)) & CSU_SA_L_DCP_MASK)
  03fd4c: line 6384 define CSU_SA_NSA_ENET_MASK (0x4000U)
  03fd6e: line 6385 define CSU_SA_NSA_ENET_SHIFT (14U)
  03fd8d: line 6386 define CSU_SA_NSA_ENET(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_NSA_ENET_SHIFT)) & CSU_SA_NSA_ENET_MASK)
  03fdf3: line 6387 define CSU_SA_L_ENET_MASK (0x8000U)
  03fe13: line 6388 define CSU_SA_L_ENET_SHIFT (15U)
  03fe30: line 6389 define CSU_SA_L_ENET(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_L_ENET_SHIFT)) & CSU_SA_L_ENET_MASK)
  03fe90: line 6390 define CSU_SA_NSA_USDHC1_MASK (0x10000U)
  03feb5: line 6391 define CSU_SA_NSA_USDHC1_SHIFT (16U)
  03fed6: line 6392 define CSU_SA_NSA_USDHC1(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_NSA_USDHC1_SHIFT)) & CSU_SA_NSA_USDHC1_MASK)
  03ff42: line 6393 define CSU_SA_L_USDHC1_MASK (0x20000U)
  03ff65: line 6394 define CSU_SA_L_USDHC1_SHIFT (17U)
  03ff84: line 6395 define CSU_SA_L_USDHC1(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_L_USDHC1_SHIFT)) & CSU_SA_L_USDHC1_MASK)
  03ffea: line 6396 define CSU_SA_NSA_USDHC2_MASK (0x40000U)
  04000f: line 6397 define CSU_SA_NSA_USDHC2_SHIFT (18U)
  040030: line 6398 define CSU_SA_NSA_USDHC2(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_NSA_USDHC2_SHIFT)) & CSU_SA_NSA_USDHC2_MASK)
  04009c: line 6399 define CSU_SA_L_USDHC2_MASK (0x80000U)
  0400bf: line 6400 define CSU_SA_L_USDHC2_SHIFT (19U)
  0400de: line 6401 define CSU_SA_L_USDHC2(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_L_USDHC2_SHIFT)) & CSU_SA_L_USDHC2_MASK)
  040144: line 6402 define CSU_SA_NSA_TPSMP_MASK (0x100000U)
  040169: line 6403 define CSU_SA_NSA_TPSMP_SHIFT (20U)
  040189: line 6404 define CSU_SA_NSA_TPSMP(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_NSA_TPSMP_SHIFT)) & CSU_SA_NSA_TPSMP_MASK)
  0401f2: line 6405 define CSU_SA_L_TPSMP_MASK (0x200000U)
  040215: line 6406 define CSU_SA_L_TPSMP_SHIFT (21U)
  040233: line 6407 define CSU_SA_L_TPSMP(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_L_TPSMP_SHIFT)) & CSU_SA_L_TPSMP_MASK)
  040296: line 6408 define CSU_SA_NSA_USB_MASK (0x400000U)
  0402b9: line 6409 define CSU_SA_NSA_USB_SHIFT (22U)
  0402d7: line 6410 define CSU_SA_NSA_USB(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_NSA_USB_SHIFT)) & CSU_SA_NSA_USB_MASK)
  04033a: line 6411 define CSU_SA_L_USB_MASK (0x800000U)
  04035b: line 6412 define CSU_SA_L_USB_SHIFT (23U)
  040377: line 6413 define CSU_SA_L_USB(x) (((uint32_t)(((uint32_t)(x)) << CSU_SA_L_USB_SHIFT)) & CSU_SA_L_USB_MASK)
  0403d4: line 6418 define CSU_HPCONTROL0_HPC_DMA_MASK (0x4U)
  0403fa: line 6419 define CSU_HPCONTROL0_HPC_DMA_SHIFT (2U)
  04041f: line 6420 define CSU_HPCONTROL0_HPC_DMA(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_HPC_DMA_SHIFT)) & CSU_HPCONTROL0_HPC_DMA_MASK)
  04049a: line 6421 define CSU_HPCONTROL0_L_DMA_MASK (0x8U)
  0404be: line 6422 define CSU_HPCONTROL0_L_DMA_SHIFT (3U)
  0404e1: line 6423 define CSU_HPCONTROL0_L_DMA(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_L_DMA_SHIFT)) & CSU_HPCONTROL0_L_DMA_MASK)
  040556: line 6424 define CSU_HPCONTROL0_HPC_LCDIF_MASK (0x10U)
  04057f: line 6425 define CSU_HPCONTROL0_HPC_LCDIF_SHIFT (4U)
  0405a6: line 6426 define CSU_HPCONTROL0_HPC_LCDIF(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_HPC_LCDIF_SHIFT)) & CSU_HPCONTROL0_HPC_LCDIF_MASK)
  040627: line 6427 define CSU_HPCONTROL0_L_LCDIF_MASK (0x20U)
  04064e: line 6428 define CSU_HPCONTROL0_L_LCDIF_SHIFT (5U)
  040673: line 6429 define CSU_HPCONTROL0_L_LCDIF(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_L_LCDIF_SHIFT)) & CSU_HPCONTROL0_L_LCDIF_MASK)
  0406ee: line 6430 define CSU_HPCONTROL0_HPC_CSI_MASK (0x40U)
  040715: line 6431 define CSU_HPCONTROL0_HPC_CSI_SHIFT (6U)
  04073a: line 6432 define CSU_HPCONTROL0_HPC_CSI(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_HPC_CSI_SHIFT)) & CSU_HPCONTROL0_HPC_CSI_MASK)
  0407b5: line 6433 define CSU_HPCONTROL0_L_CSI_MASK (0x80U)
  0407da: line 6434 define CSU_HPCONTROL0_L_CSI_SHIFT (7U)
  0407fd: line 6435 define CSU_HPCONTROL0_L_CSI(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_L_CSI_SHIFT)) & CSU_HPCONTROL0_L_CSI_MASK)
  040872: line 6436 define CSU_HPCONTROL0_HPC_PXP_MASK (0x100U)
  04089a: line 6437 define CSU_HPCONTROL0_HPC_PXP_SHIFT (8U)
  0408bf: line 6438 define CSU_HPCONTROL0_HPC_PXP(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_HPC_PXP_SHIFT)) & CSU_HPCONTROL0_HPC_PXP_MASK)
  04093a: line 6439 define CSU_HPCONTROL0_L_PXP_MASK (0x200U)
  040960: line 6440 define CSU_HPCONTROL0_L_PXP_SHIFT (9U)
  040983: line 6441 define CSU_HPCONTROL0_L_PXP(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_L_PXP_SHIFT)) & CSU_HPCONTROL0_L_PXP_MASK)
  0409f8: line 6442 define CSU_HPCONTROL0_HPC_DCP_MASK (0x400U)
  040a20: line 6443 define CSU_HPCONTROL0_HPC_DCP_SHIFT (10U)
  040a46: line 6444 define CSU_HPCONTROL0_HPC_DCP(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_HPC_DCP_SHIFT)) & CSU_HPCONTROL0_HPC_DCP_MASK)
  040ac1: line 6445 define CSU_HPCONTROL0_L_DCP_MASK (0x800U)
  040ae7: line 6446 define CSU_HPCONTROL0_L_DCP_SHIFT (11U)
  040b0b: line 6447 define CSU_HPCONTROL0_L_DCP(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_L_DCP_SHIFT)) & CSU_HPCONTROL0_L_DCP_MASK)
  040b80: line 6448 define CSU_HPCONTROL0_HPC_ENET_MASK (0x4000U)
  040baa: line 6449 define CSU_HPCONTROL0_HPC_ENET_SHIFT (14U)
  040bd1: line 6450 define CSU_HPCONTROL0_HPC_ENET(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_HPC_ENET_SHIFT)) & CSU_HPCONTROL0_HPC_ENET_MASK)
  040c4f: line 6451 define CSU_HPCONTROL0_L_ENET_MASK (0x8000U)
  040c77: line 6452 define CSU_HPCONTROL0_L_ENET_SHIFT (15U)
  040c9c: line 6453 define CSU_HPCONTROL0_L_ENET(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_L_ENET_SHIFT)) & CSU_HPCONTROL0_L_ENET_MASK)
  040d14: line 6454 define CSU_HPCONTROL0_HPC_USDHC1_MASK (0x10000U)
  040d41: line 6455 define CSU_HPCONTROL0_HPC_USDHC1_SHIFT (16U)
  040d6a: line 6456 define CSU_HPCONTROL0_HPC_USDHC1(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_HPC_USDHC1_SHIFT)) & CSU_HPCONTROL0_HPC_USDHC1_MASK)
  040dee: line 6457 define CSU_HPCONTROL0_L_USDHC1_MASK (0x20000U)
  040e19: line 6458 define CSU_HPCONTROL0_L_USDHC1_SHIFT (17U)
  040e40: line 6459 define CSU_HPCONTROL0_L_USDHC1(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_L_USDHC1_SHIFT)) & CSU_HPCONTROL0_L_USDHC1_MASK)
  040ebe: line 6460 define CSU_HPCONTROL0_HPC_USDHC2_MASK (0x40000U)
  040eeb: line 6461 define CSU_HPCONTROL0_HPC_USDHC2_SHIFT (18U)
  040f14: line 6462 define CSU_HPCONTROL0_HPC_USDHC2(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_HPC_USDHC2_SHIFT)) & CSU_HPCONTROL0_HPC_USDHC2_MASK)
  040f98: line 6463 define CSU_HPCONTROL0_L_USDHC2_MASK (0x80000U)
  040fc3: line 6464 define CSU_HPCONTROL0_L_USDHC2_SHIFT (19U)
  040fea: line 6465 define CSU_HPCONTROL0_L_USDHC2(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_L_USDHC2_SHIFT)) & CSU_HPCONTROL0_L_USDHC2_MASK)
  041068: line 6466 define CSU_HPCONTROL0_HPC_TPSMP_MASK (0x100000U)
  041095: line 6467 define CSU_HPCONTROL0_HPC_TPSMP_SHIFT (20U)
  0410bd: line 6468 define CSU_HPCONTROL0_HPC_TPSMP(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_HPC_TPSMP_SHIFT)) & CSU_HPCONTROL0_HPC_TPSMP_MASK)
  04113e: line 6469 define CSU_HPCONTROL0_L_TPSMP_MASK (0x200000U)
  041169: line 6470 define CSU_HPCONTROL0_L_TPSMP_SHIFT (21U)
  04118f: line 6471 define CSU_HPCONTROL0_L_TPSMP(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_L_TPSMP_SHIFT)) & CSU_HPCONTROL0_L_TPSMP_MASK)
  04120a: line 6472 define CSU_HPCONTROL0_HPC_USB_MASK (0x400000U)
  041235: line 6473 define CSU_HPCONTROL0_HPC_USB_SHIFT (22U)
  04125b: line 6474 define CSU_HPCONTROL0_HPC_USB(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_HPC_USB_SHIFT)) & CSU_HPCONTROL0_HPC_USB_MASK)
  0412d6: line 6475 define CSU_HPCONTROL0_L_USB_MASK (0x800000U)
  0412ff: line 6476 define CSU_HPCONTROL0_L_USB_SHIFT (23U)
  041323: line 6477 define CSU_HPCONTROL0_L_USB(x) (((uint32_t)(((uint32_t)(x)) << CSU_HPCONTROL0_L_USB_SHIFT)) & CSU_HPCONTROL0_L_USB_MASK)
  041398: line 6488 define CSU_BASE (0x400DC000u)
  0413b2: line 6490 define CSU ((CSU_Type *)CSU_BASE)
  0413d0: line 6492 define CSU_BASE_ADDRS { CSU_BASE }
  0413ef: line 6494 define CSU_BASE_PTRS { CSU }
  041408: line 6529 define DCDC_REG0_PWD_ZCD_MASK (0x1U)
  041429: line 6530 define DCDC_REG0_PWD_ZCD_SHIFT (0U)
  041449: line 6531 define DCDC_REG0_PWD_ZCD(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_PWD_ZCD_SHIFT)) & DCDC_REG0_PWD_ZCD_MASK)
  0414b5: line 6532 define DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_MASK (0x2U)
  0414e6: line 6533 define DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_SHIFT (1U)
  041516: line 6534 define DCDC_REG0_DISABLE_AUTO_CLK_SWITCH(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_SHIFT)) & DCDC_REG0_DISABLE_AUTO_CLK_SWITCH_MASK)
  0415b2: line 6535 define DCDC_REG0_SEL_CLK_MASK (0x4U)
  0415d3: line 6536 define DCDC_REG0_SEL_CLK_SHIFT (2U)
  0415f3: line 6537 define DCDC_REG0_SEL_CLK(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_SEL_CLK_SHIFT)) & DCDC_REG0_SEL_CLK_MASK)
  04165f: line 6538 define DCDC_REG0_PWD_OSC_INT_MASK (0x8U)
  041684: line 6539 define DCDC_REG0_PWD_OSC_INT_SHIFT (3U)
  0416a8: line 6540 define DCDC_REG0_PWD_OSC_INT(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_PWD_OSC_INT_SHIFT)) & DCDC_REG0_PWD_OSC_INT_MASK)
  041720: line 6541 define DCDC_REG0_PWD_CUR_SNS_CMP_MASK (0x10U)
  04174a: line 6542 define DCDC_REG0_PWD_CUR_SNS_CMP_SHIFT (4U)
  041772: line 6543 define DCDC_REG0_PWD_CUR_SNS_CMP(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_PWD_CUR_SNS_CMP_SHIFT)) & DCDC_REG0_PWD_CUR_SNS_CMP_MASK)
  0417f6: line 6544 define DCDC_REG0_CUR_SNS_THRSH_MASK (0xE0U)
  04181e: line 6545 define DCDC_REG0_CUR_SNS_THRSH_SHIFT (5U)
  041844: line 6546 define DCDC_REG0_CUR_SNS_THRSH(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_CUR_SNS_THRSH_SHIFT)) & DCDC_REG0_CUR_SNS_THRSH_MASK)
  0418c2: line 6547 define DCDC_REG0_PWD_OVERCUR_DET_MASK (0x100U)
  0418ed: line 6548 define DCDC_REG0_PWD_OVERCUR_DET_SHIFT (8U)
  041915: line 6549 define DCDC_REG0_PWD_OVERCUR_DET(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_PWD_OVERCUR_DET_SHIFT)) & DCDC_REG0_PWD_OVERCUR_DET_MASK)
  041999: line 6550 define DCDC_REG0_OVERCUR_TRIG_ADJ_MASK (0x600U)
  0419c5: line 6551 define DCDC_REG0_OVERCUR_TRIG_ADJ_SHIFT (9U)
  0419ee: line 6552 define DCDC_REG0_OVERCUR_TRIG_ADJ(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_OVERCUR_TRIG_ADJ_SHIFT)) & DCDC_REG0_OVERCUR_TRIG_ADJ_MASK)
  041a75: line 6553 define DCDC_REG0_PWD_CMP_BATT_DET_MASK (0x800U)
  041aa1: line 6554 define DCDC_REG0_PWD_CMP_BATT_DET_SHIFT (11U)
  041acb: line 6555 define DCDC_REG0_PWD_CMP_BATT_DET(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_PWD_CMP_BATT_DET_SHIFT)) & DCDC_REG0_PWD_CMP_BATT_DET_MASK)
  041b52: line 6556 define DCDC_REG0_ADJ_POSLIMIT_BUCK_MASK (0xF000U)
  041b80: line 6557 define DCDC_REG0_ADJ_POSLIMIT_BUCK_SHIFT (12U)
  041bab: line 6558 define DCDC_REG0_ADJ_POSLIMIT_BUCK(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_ADJ_POSLIMIT_BUCK_SHIFT)) & DCDC_REG0_ADJ_POSLIMIT_BUCK_MASK)
  041c35: line 6559 define DCDC_REG0_EN_LP_OVERLOAD_SNS_MASK (0x10000U)
  041c65: line 6560 define DCDC_REG0_EN_LP_OVERLOAD_SNS_SHIFT (16U)
  041c91: line 6561 define DCDC_REG0_EN_LP_OVERLOAD_SNS(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_EN_LP_OVERLOAD_SNS_SHIFT)) & DCDC_REG0_EN_LP_OVERLOAD_SNS_MASK)
  041d1e: line 6562 define DCDC_REG0_PWD_HIGH_VOLT_DET_MASK (0x20000U)
  041d4d: line 6563 define DCDC_REG0_PWD_HIGH_VOLT_DET_SHIFT (17U)
  041d78: line 6564 define DCDC_REG0_PWD_HIGH_VOLT_DET(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_PWD_HIGH_VOLT_DET_SHIFT)) & DCDC_REG0_PWD_HIGH_VOLT_DET_MASK)
  041e02: line 6565 define DCDC_REG0_LP_OVERLOAD_THRSH_MASK (0xC0000U)
  041e31: line 6566 define DCDC_REG0_LP_OVERLOAD_THRSH_SHIFT (18U)
  041e5c: line 6567 define DCDC_REG0_LP_OVERLOAD_THRSH(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_LP_OVERLOAD_THRSH_SHIFT)) & DCDC_REG0_LP_OVERLOAD_THRSH_MASK)
  041ee6: line 6568 define DCDC_REG0_LP_OVERLOAD_FREQ_SEL_MASK (0x100000U)
  041f19: line 6569 define DCDC_REG0_LP_OVERLOAD_FREQ_SEL_SHIFT (20U)
  041f47: line 6570 define DCDC_REG0_LP_OVERLOAD_FREQ_SEL(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_LP_OVERLOAD_FREQ_SEL_SHIFT)) & DCDC_REG0_LP_OVERLOAD_FREQ_SEL_MASK)
  041fda: line 6571 define DCDC_REG0_LP_HIGH_HYS_MASK (0x200000U)
  042004: line 6572 define DCDC_REG0_LP_HIGH_HYS_SHIFT (21U)
  042029: line 6573 define DCDC_REG0_LP_HIGH_HYS(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_LP_HIGH_HYS_SHIFT)) & DCDC_REG0_LP_HIGH_HYS_MASK)
  0420a1: line 6574 define DCDC_REG0_PWD_CMP_OFFSET_MASK (0x4000000U)
  0420cf: line 6575 define DCDC_REG0_PWD_CMP_OFFSET_SHIFT (26U)
  0420f7: line 6576 define DCDC_REG0_PWD_CMP_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_PWD_CMP_OFFSET_SHIFT)) & DCDC_REG0_PWD_CMP_OFFSET_MASK)
  042178: line 6577 define DCDC_REG0_XTALOK_DISABLE_MASK (0x8000000U)
  0421a6: line 6578 define DCDC_REG0_XTALOK_DISABLE_SHIFT (27U)
  0421ce: line 6579 define DCDC_REG0_XTALOK_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_XTALOK_DISABLE_SHIFT)) & DCDC_REG0_XTALOK_DISABLE_MASK)
  04224f: line 6580 define DCDC_REG0_CURRENT_ALERT_RESET_MASK (0x10000000U)
  042283: line 6581 define DCDC_REG0_CURRENT_ALERT_RESET_SHIFT (28U)
  0422b0: line 6582 define DCDC_REG0_CURRENT_ALERT_RESET(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_CURRENT_ALERT_RESET_SHIFT)) & DCDC_REG0_CURRENT_ALERT_RESET_MASK)
  042340: line 6583 define DCDC_REG0_XTAL_24M_OK_MASK (0x20000000U)
  04236c: line 6584 define DCDC_REG0_XTAL_24M_OK_SHIFT (29U)
  042391: line 6585 define DCDC_REG0_XTAL_24M_OK(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_XTAL_24M_OK_SHIFT)) & DCDC_REG0_XTAL_24M_OK_MASK)
  042409: line 6586 define DCDC_REG0_STS_DC_OK_MASK (0x80000000U)
  042433: line 6587 define DCDC_REG0_STS_DC_OK_SHIFT (31U)
  042456: line 6588 define DCDC_REG0_STS_DC_OK(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG0_STS_DC_OK_SHIFT)) & DCDC_REG0_STS_DC_OK_MASK)
  0424c8: line 6593 define DCDC_REG1_REG_FBK_SEL_MASK (0x180U)
  0424ef: line 6594 define DCDC_REG1_REG_FBK_SEL_SHIFT (7U)
  042513: line 6595 define DCDC_REG1_REG_FBK_SEL(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG1_REG_FBK_SEL_SHIFT)) & DCDC_REG1_REG_FBK_SEL_MASK)
  04258b: line 6596 define DCDC_REG1_REG_RLOAD_SW_MASK (0x200U)
  0425b3: line 6597 define DCDC_REG1_REG_RLOAD_SW_SHIFT (9U)
  0425d8: line 6598 define DCDC_REG1_REG_RLOAD_SW(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG1_REG_RLOAD_SW_SHIFT)) & DCDC_REG1_REG_RLOAD_SW_MASK)
  042653: line 6599 define DCDC_REG1_LP_CMP_ISRC_SEL_MASK (0x3000U)
  04267f: line 6600 define DCDC_REG1_LP_CMP_ISRC_SEL_SHIFT (12U)
  0426a8: line 6601 define DCDC_REG1_LP_CMP_ISRC_SEL(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG1_LP_CMP_ISRC_SEL_SHIFT)) & DCDC_REG1_LP_CMP_ISRC_SEL_MASK)
  04272c: line 6602 define DCDC_REG1_LOOPCTRL_HST_THRESH_MASK (0x200000U)
  04275e: line 6603 define DCDC_REG1_LOOPCTRL_HST_THRESH_SHIFT (21U)
  04278b: line 6604 define DCDC_REG1_LOOPCTRL_HST_THRESH(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG1_LOOPCTRL_HST_THRESH_SHIFT)) & DCDC_REG1_LOOPCTRL_HST_THRESH_MASK)
  04281b: line 6605 define DCDC_REG1_LOOPCTRL_EN_HYST_MASK (0x800000U)
  04284a: line 6606 define DCDC_REG1_LOOPCTRL_EN_HYST_SHIFT (23U)
  042874: line 6607 define DCDC_REG1_LOOPCTRL_EN_HYST(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG1_LOOPCTRL_EN_HYST_SHIFT)) & DCDC_REG1_LOOPCTRL_EN_HYST_MASK)
  0428fb: line 6608 define DCDC_REG1_VBG_TRIM_MASK (0x1F000000U)
  042924: line 6609 define DCDC_REG1_VBG_TRIM_SHIFT (24U)
  042946: line 6610 define DCDC_REG1_VBG_TRIM(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG1_VBG_TRIM_SHIFT)) & DCDC_REG1_VBG_TRIM_MASK)
  0429b5: line 6615 define DCDC_REG2_LOOPCTRL_DC_C_MASK (0x3U)
  0429dc: line 6616 define DCDC_REG2_LOOPCTRL_DC_C_SHIFT (0U)
  042a02: line 6617 define DCDC_REG2_LOOPCTRL_DC_C(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG2_LOOPCTRL_DC_C_SHIFT)) & DCDC_REG2_LOOPCTRL_DC_C_MASK)
  042a80: line 6618 define DCDC_REG2_LOOPCTRL_DC_R_MASK (0x3CU)
  042aa8: line 6619 define DCDC_REG2_LOOPCTRL_DC_R_SHIFT (2U)
  042ace: line 6620 define DCDC_REG2_LOOPCTRL_DC_R(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG2_LOOPCTRL_DC_R_SHIFT)) & DCDC_REG2_LOOPCTRL_DC_R_MASK)
  042b4c: line 6621 define DCDC_REG2_LOOPCTRL_DC_FF_MASK (0x1C0U)
  042b76: line 6622 define DCDC_REG2_LOOPCTRL_DC_FF_SHIFT (6U)
  042b9d: line 6623 define DCDC_REG2_LOOPCTRL_DC_FF(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG2_LOOPCTRL_DC_FF_SHIFT)) & DCDC_REG2_LOOPCTRL_DC_FF_MASK)
  042c1e: line 6624 define DCDC_REG2_LOOPCTRL_EN_RCSCALE_MASK (0xE00U)
  042c4d: line 6625 define DCDC_REG2_LOOPCTRL_EN_RCSCALE_SHIFT (9U)
  042c79: line 6626 define DCDC_REG2_LOOPCTRL_EN_RCSCALE(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG2_LOOPCTRL_EN_RCSCALE_SHIFT)) & DCDC_REG2_LOOPCTRL_EN_RCSCALE_MASK)
  042d09: line 6627 define DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_MASK (0x1000U)
  042d3c: line 6628 define DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_SHIFT (12U)
  042d6c: line 6629 define DCDC_REG2_LOOPCTRL_RCSCALE_THRSH(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_SHIFT)) & DCDC_REG2_LOOPCTRL_RCSCALE_THRSH_MASK)
  042e05: line 6630 define DCDC_REG2_LOOPCTRL_HYST_SIGN_MASK (0x2000U)
  042e34: line 6631 define DCDC_REG2_LOOPCTRL_HYST_SIGN_SHIFT (13U)
  042e60: line 6632 define DCDC_REG2_LOOPCTRL_HYST_SIGN(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG2_LOOPCTRL_HYST_SIGN_SHIFT)) & DCDC_REG2_LOOPCTRL_HYST_SIGN_MASK)
  042eed: line 6633 define DCDC_REG2_DISABLE_PULSE_SKIP_MASK (0x8000000U)
  042f1f: line 6634 define DCDC_REG2_DISABLE_PULSE_SKIP_SHIFT (27U)
  042f4b: line 6635 define DCDC_REG2_DISABLE_PULSE_SKIP(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG2_DISABLE_PULSE_SKIP_SHIFT)) & DCDC_REG2_DISABLE_PULSE_SKIP_MASK)
  042fd8: line 6636 define DCDC_REG2_DCM_SET_CTRL_MASK (0x10000000U)
  043005: line 6637 define DCDC_REG2_DCM_SET_CTRL_SHIFT (28U)
  04302b: line 6638 define DCDC_REG2_DCM_SET_CTRL(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG2_DCM_SET_CTRL_SHIFT)) & DCDC_REG2_DCM_SET_CTRL_MASK)
  0430a6: line 6643 define DCDC_REG3_TRG_MASK (0x1FU)
  0430c4: line 6644 define DCDC_REG3_TRG_SHIFT (0U)
  0430e0: line 6645 define DCDC_REG3_TRG(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG3_TRG_SHIFT)) & DCDC_REG3_TRG_MASK)
  043140: line 6646 define DCDC_REG3_TARGET_LP_MASK (0x700U)
  043165: line 6647 define DCDC_REG3_TARGET_LP_SHIFT (8U)
  043187: line 6648 define DCDC_REG3_TARGET_LP(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG3_TARGET_LP_SHIFT)) & DCDC_REG3_TARGET_LP_MASK)
  0431f9: line 6649 define DCDC_REG3_MINPWR_DC_HALFCLK_MASK (0x1000000U)
  04322a: line 6650 define DCDC_REG3_MINPWR_DC_HALFCLK_SHIFT (24U)
  043255: line 6651 define DCDC_REG3_MINPWR_DC_HALFCLK(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG3_MINPWR_DC_HALFCLK_SHIFT)) & DCDC_REG3_MINPWR_DC_HALFCLK_MASK)
  0432df: line 6652 define DCDC_REG3_MISC_DELAY_TIMING_MASK (0x8000000U)
  043310: line 6653 define DCDC_REG3_MISC_DELAY_TIMING_SHIFT (27U)
  04333b: line 6654 define DCDC_REG3_MISC_DELAY_TIMING(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG3_MISC_DELAY_TIMING_SHIFT)) & DCDC_REG3_MISC_DELAY_TIMING_MASK)
  0433c5: line 6655 define DCDC_REG3_MISC_DISABLEFET_LOGIC_MASK (0x10000000U)
  0433fb: line 6656 define DCDC_REG3_MISC_DISABLEFET_LOGIC_SHIFT (28U)
  04342a: line 6657 define DCDC_REG3_MISC_DISABLEFET_LOGIC(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG3_MISC_DISABLEFET_LOGIC_SHIFT)) & DCDC_REG3_MISC_DISABLEFET_LOGIC_MASK)
  0434c0: line 6658 define DCDC_REG3_DISABLE_STEP_MASK (0x40000000U)
  0434ed: line 6659 define DCDC_REG3_DISABLE_STEP_SHIFT (30U)
  043513: line 6660 define DCDC_REG3_DISABLE_STEP(x) (((uint32_t)(((uint32_t)(x)) << DCDC_REG3_DISABLE_STEP_SHIFT)) & DCDC_REG3_DISABLE_STEP_MASK)
  04358e: line 6671 define DCDC_BASE (0x40080000u)
  0435a9: line 6673 define DCDC ((DCDC_Type *)DCDC_BASE)
  0435ca: line 6675 define DCDC_BASE_ADDRS { DCDC_BASE }
  0435eb: line 6677 define DCDC_BASE_PTRS { DCDC }
  043606: line 6679 define DCDC_IRQS { DCDC_IRQn }
  043621: line 6779 define DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_MASK (0xFFU)
  043653: line 6780 define DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_SHIFT (0U)
  043683: line 6781 define DCP_CTRL_CHANNEL_INTERRUPT_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_SHIFT)) & DCP_CTRL_CHANNEL_INTERRUPT_ENABLE_MASK)
  04371f: line 6782 define DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE_MASK (0x100U)
  043753: line 6783 define DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE_SHIFT (8U)
  043784: line 6784 define DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE_SHIFT)) & DCP_CTRL_RSVD_CSC_INTERRUPT_ENABLE_MASK)
  043823: line 6785 define DCP_CTRL_ENABLE_CONTEXT_SWITCHING_MASK (0x200000U)
  043859: line 6786 define DCP_CTRL_ENABLE_CONTEXT_SWITCHING_SHIFT (21U)
  04388a: line 6787 define DCP_CTRL_ENABLE_CONTEXT_SWITCHING(x) (((uint32_t)(((uint32_t)(x)) << DCP_CTRL_ENABLE_CONTEXT_SWITCHING_SHIFT)) & DCP_CTRL_ENABLE_CONTEXT_SWITCHING_MASK)
  043926: line 6788 define DCP_CTRL_ENABLE_CONTEXT_CACHING_MASK (0x400000U)
  04395a: line 6789 define DCP_CTRL_ENABLE_CONTEXT_CACHING_SHIFT (22U)
  043989: line 6790 define DCP_CTRL_ENABLE_CONTEXT_CACHING(x) (((uint32_t)(((uint32_t)(x)) << DCP_CTRL_ENABLE_CONTEXT_CACHING_SHIFT)) & DCP_CTRL_ENABLE_CONTEXT_CACHING_MASK)
  043a1f: line 6791 define DCP_CTRL_GATHER_RESIDUAL_WRITES_MASK (0x800000U)
  043a53: line 6792 define DCP_CTRL_GATHER_RESIDUAL_WRITES_SHIFT (23U)
  043a82: line 6793 define DCP_CTRL_GATHER_RESIDUAL_WRITES(x) (((uint32_t)(((uint32_t)(x)) << DCP_CTRL_GATHER_RESIDUAL_WRITES_SHIFT)) & DCP_CTRL_GATHER_RESIDUAL_WRITES_MASK)
  043b18: line 6794 define DCP_CTRL_PRESENT_SHA_MASK (0x10000000U)
  043b43: line 6795 define DCP_CTRL_PRESENT_SHA_SHIFT (28U)
  043b67: line 6796 define DCP_CTRL_PRESENT_SHA(x) (((uint32_t)(((uint32_t)(x)) << DCP_CTRL_PRESENT_SHA_SHIFT)) & DCP_CTRL_PRESENT_SHA_MASK)
  043bdc: line 6797 define DCP_CTRL_PRESENT_CRYPTO_MASK (0x20000000U)
  043c0a: line 6798 define DCP_CTRL_PRESENT_CRYPTO_SHIFT (29U)
  043c31: line 6799 define DCP_CTRL_PRESENT_CRYPTO(x) (((uint32_t)(((uint32_t)(x)) << DCP_CTRL_PRESENT_CRYPTO_SHIFT)) & DCP_CTRL_PRESENT_CRYPTO_MASK)
  043caf: line 6800 define DCP_CTRL_CLKGATE_MASK (0x40000000U)
  043cd6: line 6801 define DCP_CTRL_CLKGATE_SHIFT (30U)
  043cf6: line 6802 define DCP_CTRL_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CTRL_CLKGATE_SHIFT)) & DCP_CTRL_CLKGATE_MASK)
  043d5f: line 6803 define DCP_CTRL_SFTRST_MASK (0x80000000U)
  043d85: line 6804 define DCP_CTRL_SFTRST_SHIFT (31U)
  043da4: line 6805 define DCP_CTRL_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << DCP_CTRL_SFTRST_SHIFT)) & DCP_CTRL_SFTRST_MASK)
  043e0a: line 6810 define DCP_STAT_IRQ_MASK (0xFU)
  043e26: line 6811 define DCP_STAT_IRQ_SHIFT (0U)
  043e41: line 6812 define DCP_STAT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << DCP_STAT_IRQ_SHIFT)) & DCP_STAT_IRQ_MASK)
  043e9e: line 6813 define DCP_STAT_RSVD_IRQ_MASK (0x100U)
  043ec1: line 6814 define DCP_STAT_RSVD_IRQ_SHIFT (8U)
  043ee1: line 6815 define DCP_STAT_RSVD_IRQ(x) (((uint32_t)(((uint32_t)(x)) << DCP_STAT_RSVD_IRQ_SHIFT)) & DCP_STAT_RSVD_IRQ_MASK)
  043f4d: line 6816 define DCP_STAT_READY_CHANNELS_MASK (0xFF0000U)
  043f79: line 6817 define DCP_STAT_READY_CHANNELS_SHIFT (16U)
  043fa0: line 6818 define DCP_STAT_READY_CHANNELS(x) (((uint32_t)(((uint32_t)(x)) << DCP_STAT_READY_CHANNELS_SHIFT)) & DCP_STAT_READY_CHANNELS_MASK)
  04401e: line 6819 define DCP_STAT_CUR_CHANNEL_MASK (0xF000000U)
  044048: line 6820 define DCP_STAT_CUR_CHANNEL_SHIFT (24U)
  04406c: line 6821 define DCP_STAT_CUR_CHANNEL(x) (((uint32_t)(((uint32_t)(x)) << DCP_STAT_CUR_CHANNEL_SHIFT)) & DCP_STAT_CUR_CHANNEL_MASK)
  0440e1: line 6822 define DCP_STAT_OTP_KEY_READY_MASK (0x10000000U)
  04410e: line 6823 define DCP_STAT_OTP_KEY_READY_SHIFT (28U)
  044134: line 6824 define DCP_STAT_OTP_KEY_READY(x) (((uint32_t)(((uint32_t)(x)) << DCP_STAT_OTP_KEY_READY_SHIFT)) & DCP_STAT_OTP_KEY_READY_MASK)
  0441af: line 6829 define DCP_CHANNELCTRL_ENABLE_CHANNEL_MASK (0xFFU)
  0441de: line 6830 define DCP_CHANNELCTRL_ENABLE_CHANNEL_SHIFT (0U)
  04420b: line 6831 define DCP_CHANNELCTRL_ENABLE_CHANNEL(x) (((uint32_t)(((uint32_t)(x)) << DCP_CHANNELCTRL_ENABLE_CHANNEL_SHIFT)) & DCP_CHANNELCTRL_ENABLE_CHANNEL_MASK)
  04429e: line 6832 define DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL_MASK (0xFF00U)
  0442d6: line 6833 define DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL_SHIFT (8U)
  04430a: line 6834 define DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL(x) (((uint32_t)(((uint32_t)(x)) << DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL_SHIFT)) & DCP_CHANNELCTRL_HIGH_PRIORITY_CHANNEL_MASK)
  0443b2: line 6835 define DCP_CHANNELCTRL_CH0_IRQ_MERGED_MASK (0x10000U)
  0443e4: line 6836 define DCP_CHANNELCTRL_CH0_IRQ_MERGED_SHIFT (16U)
  044412: line 6837 define DCP_CHANNELCTRL_CH0_IRQ_MERGED(x) (((uint32_t)(((uint32_t)(x)) << DCP_CHANNELCTRL_CH0_IRQ_MERGED_SHIFT)) & DCP_CHANNELCTRL_CH0_IRQ_MERGED_MASK)
  0444a5: line 6838 define DCP_CHANNELCTRL_RSVD_MASK (0xFFFE0000U)
  0444d0: line 6839 define DCP_CHANNELCTRL_RSVD_SHIFT (17U)
  0444f4: line 6840 define DCP_CHANNELCTRL_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_CHANNELCTRL_RSVD_SHIFT)) & DCP_CHANNELCTRL_RSVD_MASK)
  044569: line 6845 define DCP_CAPABILITY0_NUM_KEYS_MASK (0xFFU)
  044592: line 6846 define DCP_CAPABILITY0_NUM_KEYS_SHIFT (0U)
  0445b9: line 6847 define DCP_CAPABILITY0_NUM_KEYS(x) (((uint32_t)(((uint32_t)(x)) << DCP_CAPABILITY0_NUM_KEYS_SHIFT)) & DCP_CAPABILITY0_NUM_KEYS_MASK)
  04463a: line 6848 define DCP_CAPABILITY0_NUM_CHANNELS_MASK (0xF00U)
  044668: line 6849 define DCP_CAPABILITY0_NUM_CHANNELS_SHIFT (8U)
  044693: line 6850 define DCP_CAPABILITY0_NUM_CHANNELS(x) (((uint32_t)(((uint32_t)(x)) << DCP_CAPABILITY0_NUM_CHANNELS_SHIFT)) & DCP_CAPABILITY0_NUM_CHANNELS_MASK)
  044720: line 6851 define DCP_CAPABILITY0_RSVD_MASK (0x1FFFF000U)
  04474b: line 6852 define DCP_CAPABILITY0_RSVD_SHIFT (12U)
  04476f: line 6853 define DCP_CAPABILITY0_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_CAPABILITY0_RSVD_SHIFT)) & DCP_CAPABILITY0_RSVD_MASK)
  0447e4: line 6854 define DCP_CAPABILITY0_DISABLE_UNIQUE_KEY_MASK (0x20000000U)
  04481d: line 6855 define DCP_CAPABILITY0_DISABLE_UNIQUE_KEY_SHIFT (29U)
  04484f: line 6856 define DCP_CAPABILITY0_DISABLE_UNIQUE_KEY(x) (((uint32_t)(((uint32_t)(x)) << DCP_CAPABILITY0_DISABLE_UNIQUE_KEY_SHIFT)) & DCP_CAPABILITY0_DISABLE_UNIQUE_KEY_MASK)
  0448ee: line 6857 define DCP_CAPABILITY0_DISABLE_DECRYPT_MASK (0x80000000U)
  044924: line 6858 define DCP_CAPABILITY0_DISABLE_DECRYPT_SHIFT (31U)
  044953: line 6859 define DCP_CAPABILITY0_DISABLE_DECRYPT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CAPABILITY0_DISABLE_DECRYPT_SHIFT)) & DCP_CAPABILITY0_DISABLE_DECRYPT_MASK)
  0449e9: line 6864 define DCP_CAPABILITY1_CIPHER_ALGORITHMS_MASK (0xFFFFU)
  044a1d: line 6865 define DCP_CAPABILITY1_CIPHER_ALGORITHMS_SHIFT (0U)
  044a4d: line 6866 define DCP_CAPABILITY1_CIPHER_ALGORITHMS(x) (((uint32_t)(((uint32_t)(x)) << DCP_CAPABILITY1_CIPHER_ALGORITHMS_SHIFT)) & DCP_CAPABILITY1_CIPHER_ALGORITHMS_MASK)
  044ae9: line 6867 define DCP_CAPABILITY1_HASH_ALGORITHMS_MASK (0xFFFF0000U)
  044b1f: line 6868 define DCP_CAPABILITY1_HASH_ALGORITHMS_SHIFT (16U)
  044b4e: line 6869 define DCP_CAPABILITY1_HASH_ALGORITHMS(x) (((uint32_t)(((uint32_t)(x)) << DCP_CAPABILITY1_HASH_ALGORITHMS_SHIFT)) & DCP_CAPABILITY1_HASH_ALGORITHMS_MASK)
  044be4: line 6874 define DCP_CONTEXT_ADDR_MASK (0xFFFFFFFFU)
  044c0b: line 6875 define DCP_CONTEXT_ADDR_SHIFT (0U)
  044c2a: line 6876 define DCP_CONTEXT_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_CONTEXT_ADDR_SHIFT)) & DCP_CONTEXT_ADDR_MASK)
  044c93: line 6881 define DCP_KEY_SUBWORD_MASK (0x3U)
  044cb2: line 6882 define DCP_KEY_SUBWORD_SHIFT (0U)
  044cd0: line 6883 define DCP_KEY_SUBWORD(x) (((uint32_t)(((uint32_t)(x)) << DCP_KEY_SUBWORD_SHIFT)) & DCP_KEY_SUBWORD_MASK)
  044d36: line 6884 define DCP_KEY_RSVD_SUBWORD_MASK (0xCU)
  044d5a: line 6885 define DCP_KEY_RSVD_SUBWORD_SHIFT (2U)
  044d7d: line 6886 define DCP_KEY_RSVD_SUBWORD(x) (((uint32_t)(((uint32_t)(x)) << DCP_KEY_RSVD_SUBWORD_SHIFT)) & DCP_KEY_RSVD_SUBWORD_MASK)
  044df2: line 6887 define DCP_KEY_INDEX_MASK (0x30U)
  044e10: line 6888 define DCP_KEY_INDEX_SHIFT (4U)
  044e2c: line 6889 define DCP_KEY_INDEX(x) (((uint32_t)(((uint32_t)(x)) << DCP_KEY_INDEX_SHIFT)) & DCP_KEY_INDEX_MASK)
  044e8c: line 6890 define DCP_KEY_RSVD_INDEX_MASK (0xC0U)
  044eaf: line 6891 define DCP_KEY_RSVD_INDEX_SHIFT (6U)
  044ed0: line 6892 define DCP_KEY_RSVD_INDEX(x) (((uint32_t)(((uint32_t)(x)) << DCP_KEY_RSVD_INDEX_SHIFT)) & DCP_KEY_RSVD_INDEX_MASK)
  044f3f: line 6893 define DCP_KEY_RSVD_MASK (0xFFFFFF00U)
  044f62: line 6894 define DCP_KEY_RSVD_SHIFT (8U)
  044f7d: line 6895 define DCP_KEY_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_KEY_RSVD_SHIFT)) & DCP_KEY_RSVD_MASK)
  044fda: line 6900 define DCP_KEYDATA_DATA_MASK (0xFFFFFFFFU)
  045001: line 6901 define DCP_KEYDATA_DATA_SHIFT (0U)
  045020: line 6902 define DCP_KEYDATA_DATA(x) (((uint32_t)(((uint32_t)(x)) << DCP_KEYDATA_DATA_SHIFT)) & DCP_KEYDATA_DATA_MASK)
  045089: line 6907 define DCP_PACKET0_ADDR_MASK (0xFFFFFFFFU)
  0450b0: line 6908 define DCP_PACKET0_ADDR_SHIFT (0U)
  0450cf: line 6909 define DCP_PACKET0_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET0_ADDR_SHIFT)) & DCP_PACKET0_ADDR_MASK)
  045138: line 6914 define DCP_PACKET1_INTERRUPT_MASK (0x1U)
  04515d: line 6915 define DCP_PACKET1_INTERRUPT_SHIFT (0U)
  045181: line 6916 define DCP_PACKET1_INTERRUPT(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_INTERRUPT_SHIFT)) & DCP_PACKET1_INTERRUPT_MASK)
  0451f9: line 6917 define DCP_PACKET1_DECR_SEMAPHORE_MASK (0x2U)
  045223: line 6918 define DCP_PACKET1_DECR_SEMAPHORE_SHIFT (1U)
  04524c: line 6919 define DCP_PACKET1_DECR_SEMAPHORE(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_DECR_SEMAPHORE_SHIFT)) & DCP_PACKET1_DECR_SEMAPHORE_MASK)
  0452d3: line 6920 define DCP_PACKET1_CHAIN_MASK (0x4U)
  0452f4: line 6921 define DCP_PACKET1_CHAIN_SHIFT (2U)
  045314: line 6922 define DCP_PACKET1_CHAIN(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_CHAIN_SHIFT)) & DCP_PACKET1_CHAIN_MASK)
  045380: line 6923 define DCP_PACKET1_CHAIN_CONTIGUOUS_MASK (0x8U)
  0453ac: line 6924 define DCP_PACKET1_CHAIN_CONTIGUOUS_SHIFT (3U)
  0453d7: line 6925 define DCP_PACKET1_CHAIN_CONTIGUOUS(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_CHAIN_CONTIGUOUS_SHIFT)) & DCP_PACKET1_CHAIN_CONTIGUOUS_MASK)
  045464: line 6926 define DCP_PACKET1_ENABLE_MEMCOPY_MASK (0x10U)
  04548f: line 6927 define DCP_PACKET1_ENABLE_MEMCOPY_SHIFT (4U)
  0454b8: line 6928 define DCP_PACKET1_ENABLE_MEMCOPY(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_ENABLE_MEMCOPY_SHIFT)) & DCP_PACKET1_ENABLE_MEMCOPY_MASK)
  04553f: line 6929 define DCP_PACKET1_ENABLE_CIPHER_MASK (0x20U)
  045569: line 6930 define DCP_PACKET1_ENABLE_CIPHER_SHIFT (5U)
  045591: line 6931 define DCP_PACKET1_ENABLE_CIPHER(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_ENABLE_CIPHER_SHIFT)) & DCP_PACKET1_ENABLE_CIPHER_MASK)
  045615: line 6932 define DCP_PACKET1_ENABLE_HASH_MASK (0x40U)
  04563d: line 6933 define DCP_PACKET1_ENABLE_HASH_SHIFT (6U)
  045663: line 6934 define DCP_PACKET1_ENABLE_HASH(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_ENABLE_HASH_SHIFT)) & DCP_PACKET1_ENABLE_HASH_MASK)
  0456e1: line 6935 define DCP_PACKET1_ENABLE_BLIT_MASK (0x80U)
  045709: line 6936 define DCP_PACKET1_ENABLE_BLIT_SHIFT (7U)
  04572f: line 6937 define DCP_PACKET1_ENABLE_BLIT(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_ENABLE_BLIT_SHIFT)) & DCP_PACKET1_ENABLE_BLIT_MASK)
  0457ad: line 6938 define DCP_PACKET1_CIPHER_ENCRYPT_MASK (0x100U)
  0457d9: line 6939 define DCP_PACKET1_CIPHER_ENCRYPT_SHIFT (8U)
  045802: line 6940 define DCP_PACKET1_CIPHER_ENCRYPT(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_CIPHER_ENCRYPT_SHIFT)) & DCP_PACKET1_CIPHER_ENCRYPT_MASK)
  045889: line 6941 define DCP_PACKET1_CIPHER_INIT_MASK (0x200U)
  0458b2: line 6942 define DCP_PACKET1_CIPHER_INIT_SHIFT (9U)
  0458d8: line 6943 define DCP_PACKET1_CIPHER_INIT(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_CIPHER_INIT_SHIFT)) & DCP_PACKET1_CIPHER_INIT_MASK)
  045956: line 6944 define DCP_PACKET1_OTP_KEY_MASK (0x400U)
  04597b: line 6945 define DCP_PACKET1_OTP_KEY_SHIFT (10U)
  04599e: line 6946 define DCP_PACKET1_OTP_KEY(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_OTP_KEY_SHIFT)) & DCP_PACKET1_OTP_KEY_MASK)
  045a10: line 6947 define DCP_PACKET1_PAYLOAD_KEY_MASK (0x800U)
  045a39: line 6948 define DCP_PACKET1_PAYLOAD_KEY_SHIFT (11U)
  045a60: line 6949 define DCP_PACKET1_PAYLOAD_KEY(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_PAYLOAD_KEY_SHIFT)) & DCP_PACKET1_PAYLOAD_KEY_MASK)
  045ade: line 6950 define DCP_PACKET1_HASH_INIT_MASK (0x1000U)
  045b06: line 6951 define DCP_PACKET1_HASH_INIT_SHIFT (12U)
  045b2b: line 6952 define DCP_PACKET1_HASH_INIT(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_HASH_INIT_SHIFT)) & DCP_PACKET1_HASH_INIT_MASK)
  045ba3: line 6953 define DCP_PACKET1_HASH_TERM_MASK (0x2000U)
  045bcb: line 6954 define DCP_PACKET1_HASH_TERM_SHIFT (13U)
  045bf0: line 6955 define DCP_PACKET1_HASH_TERM(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_HASH_TERM_SHIFT)) & DCP_PACKET1_HASH_TERM_MASK)
  045c68: line 6956 define DCP_PACKET1_CHECK_HASH_MASK (0x4000U)
  045c91: line 6957 define DCP_PACKET1_CHECK_HASH_SHIFT (14U)
  045cb7: line 6958 define DCP_PACKET1_CHECK_HASH(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_CHECK_HASH_SHIFT)) & DCP_PACKET1_CHECK_HASH_MASK)
  045d32: line 6959 define DCP_PACKET1_HASH_OUTPUT_MASK (0x8000U)
  045d5c: line 6960 define DCP_PACKET1_HASH_OUTPUT_SHIFT (15U)
  045d83: line 6961 define DCP_PACKET1_HASH_OUTPUT(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_HASH_OUTPUT_SHIFT)) & DCP_PACKET1_HASH_OUTPUT_MASK)
  045e01: line 6962 define DCP_PACKET1_CONSTANT_FILL_MASK (0x10000U)
  045e2e: line 6963 define DCP_PACKET1_CONSTANT_FILL_SHIFT (16U)
  045e57: line 6964 define DCP_PACKET1_CONSTANT_FILL(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_CONSTANT_FILL_SHIFT)) & DCP_PACKET1_CONSTANT_FILL_MASK)
  045edb: line 6965 define DCP_PACKET1_TEST_SEMA_IRQ_MASK (0x20000U)
  045f08: line 6966 define DCP_PACKET1_TEST_SEMA_IRQ_SHIFT (17U)
  045f31: line 6967 define DCP_PACKET1_TEST_SEMA_IRQ(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_TEST_SEMA_IRQ_SHIFT)) & DCP_PACKET1_TEST_SEMA_IRQ_MASK)
  045fb5: line 6968 define DCP_PACKET1_KEY_BYTESWAP_MASK (0x40000U)
  045fe1: line 6969 define DCP_PACKET1_KEY_BYTESWAP_SHIFT (18U)
  046009: line 6970 define DCP_PACKET1_KEY_BYTESWAP(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_KEY_BYTESWAP_SHIFT)) & DCP_PACKET1_KEY_BYTESWAP_MASK)
  04608a: line 6971 define DCP_PACKET1_KEY_WORDSWAP_MASK (0x80000U)
  0460b6: line 6972 define DCP_PACKET1_KEY_WORDSWAP_SHIFT (19U)
  0460de: line 6973 define DCP_PACKET1_KEY_WORDSWAP(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_KEY_WORDSWAP_SHIFT)) & DCP_PACKET1_KEY_WORDSWAP_MASK)
  04615f: line 6974 define DCP_PACKET1_INPUT_BYTESWAP_MASK (0x100000U)
  04618e: line 6975 define DCP_PACKET1_INPUT_BYTESWAP_SHIFT (20U)
  0461b8: line 6976 define DCP_PACKET1_INPUT_BYTESWAP(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_INPUT_BYTESWAP_SHIFT)) & DCP_PACKET1_INPUT_BYTESWAP_MASK)
  04623f: line 6977 define DCP_PACKET1_INPUT_WORDSWAP_MASK (0x200000U)
  04626e: line 6978 define DCP_PACKET1_INPUT_WORDSWAP_SHIFT (21U)
  046298: line 6979 define DCP_PACKET1_INPUT_WORDSWAP(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_INPUT_WORDSWAP_SHIFT)) & DCP_PACKET1_INPUT_WORDSWAP_MASK)
  04631f: line 6980 define DCP_PACKET1_OUTPUT_BYTESWAP_MASK (0x400000U)
  04634f: line 6981 define DCP_PACKET1_OUTPUT_BYTESWAP_SHIFT (22U)
  04637a: line 6982 define DCP_PACKET1_OUTPUT_BYTESWAP(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_OUTPUT_BYTESWAP_SHIFT)) & DCP_PACKET1_OUTPUT_BYTESWAP_MASK)
  046404: line 6983 define DCP_PACKET1_OUTPUT_WORDSWAP_MASK (0x800000U)
  046434: line 6984 define DCP_PACKET1_OUTPUT_WORDSWAP_SHIFT (23U)
  04645f: line 6985 define DCP_PACKET1_OUTPUT_WORDSWAP(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_OUTPUT_WORDSWAP_SHIFT)) & DCP_PACKET1_OUTPUT_WORDSWAP_MASK)
  0464e9: line 6986 define DCP_PACKET1_TAG_MASK (0xFF000000U)
  04650f: line 6987 define DCP_PACKET1_TAG_SHIFT (24U)
  04652e: line 6988 define DCP_PACKET1_TAG(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET1_TAG_SHIFT)) & DCP_PACKET1_TAG_MASK)
  046594: line 6993 define DCP_PACKET2_CIPHER_SELECT_MASK (0xFU)
  0465bd: line 6994 define DCP_PACKET2_CIPHER_SELECT_SHIFT (0U)
  0465e5: line 6995 define DCP_PACKET2_CIPHER_SELECT(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET2_CIPHER_SELECT_SHIFT)) & DCP_PACKET2_CIPHER_SELECT_MASK)
  046669: line 6996 define DCP_PACKET2_CIPHER_MODE_MASK (0xF0U)
  046691: line 6997 define DCP_PACKET2_CIPHER_MODE_SHIFT (4U)
  0466b7: line 6998 define DCP_PACKET2_CIPHER_MODE(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET2_CIPHER_MODE_SHIFT)) & DCP_PACKET2_CIPHER_MODE_MASK)
  046735: line 6999 define DCP_PACKET2_KEY_SELECT_MASK (0xFF00U)
  04675e: line 7000 define DCP_PACKET2_KEY_SELECT_SHIFT (8U)
  046783: line 7001 define DCP_PACKET2_KEY_SELECT(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET2_KEY_SELECT_SHIFT)) & DCP_PACKET2_KEY_SELECT_MASK)
  0467fe: line 7002 define DCP_PACKET2_HASH_SELECT_MASK (0xF0000U)
  046829: line 7003 define DCP_PACKET2_HASH_SELECT_SHIFT (16U)
  046850: line 7004 define DCP_PACKET2_HASH_SELECT(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET2_HASH_SELECT_SHIFT)) & DCP_PACKET2_HASH_SELECT_MASK)
  0468ce: line 7005 define DCP_PACKET2_RSVD_MASK (0xF00000U)
  0468f3: line 7006 define DCP_PACKET2_RSVD_SHIFT (20U)
  046913: line 7007 define DCP_PACKET2_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET2_RSVD_SHIFT)) & DCP_PACKET2_RSVD_MASK)
  04697c: line 7008 define DCP_PACKET2_CIPHER_CFG_MASK (0xFF000000U)
  0469a9: line 7009 define DCP_PACKET2_CIPHER_CFG_SHIFT (24U)
  0469cf: line 7010 define DCP_PACKET2_CIPHER_CFG(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET2_CIPHER_CFG_SHIFT)) & DCP_PACKET2_CIPHER_CFG_MASK)
  046a4a: line 7015 define DCP_PACKET3_ADDR_MASK (0xFFFFFFFFU)
  046a71: line 7016 define DCP_PACKET3_ADDR_SHIFT (0U)
  046a90: line 7017 define DCP_PACKET3_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET3_ADDR_SHIFT)) & DCP_PACKET3_ADDR_MASK)
  046af9: line 7022 define DCP_PACKET4_ADDR_MASK (0xFFFFFFFFU)
  046b20: line 7023 define DCP_PACKET4_ADDR_SHIFT (0U)
  046b3f: line 7024 define DCP_PACKET4_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET4_ADDR_SHIFT)) & DCP_PACKET4_ADDR_MASK)
  046ba8: line 7029 define DCP_PACKET5_COUNT_MASK (0xFFFFFFFFU)
  046bd0: line 7030 define DCP_PACKET5_COUNT_SHIFT (0U)
  046bf0: line 7031 define DCP_PACKET5_COUNT(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET5_COUNT_SHIFT)) & DCP_PACKET5_COUNT_MASK)
  046c5c: line 7036 define DCP_PACKET6_ADDR_MASK (0xFFFFFFFFU)
  046c83: line 7037 define DCP_PACKET6_ADDR_SHIFT (0U)
  046ca2: line 7038 define DCP_PACKET6_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_PACKET6_ADDR_SHIFT)) & DCP_PACKET6_ADDR_MASK)
  046d0b: line 7043 define DCP_CH0CMDPTR_ADDR_MASK (0xFFFFFFFFU)
  046d34: line 7044 define DCP_CH0CMDPTR_ADDR_SHIFT (0U)
  046d55: line 7045 define DCP_CH0CMDPTR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0CMDPTR_ADDR_SHIFT)) & DCP_CH0CMDPTR_ADDR_MASK)
  046dc4: line 7050 define DCP_CH0SEMA_INCREMENT_MASK (0xFFU)
  046dea: line 7051 define DCP_CH0SEMA_INCREMENT_SHIFT (0U)
  046e0e: line 7052 define DCP_CH0SEMA_INCREMENT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0SEMA_INCREMENT_SHIFT)) & DCP_CH0SEMA_INCREMENT_MASK)
  046e86: line 7053 define DCP_CH0SEMA_VALUE_MASK (0xFF0000U)
  046eac: line 7054 define DCP_CH0SEMA_VALUE_SHIFT (16U)
  046ecd: line 7055 define DCP_CH0SEMA_VALUE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0SEMA_VALUE_SHIFT)) & DCP_CH0SEMA_VALUE_MASK)
  046f39: line 7060 define DCP_CH0STAT_RSVD_COMPLETE_MASK (0x1U)
  046f62: line 7061 define DCP_CH0STAT_RSVD_COMPLETE_SHIFT (0U)
  046f8a: line 7062 define DCP_CH0STAT_RSVD_COMPLETE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0STAT_RSVD_COMPLETE_SHIFT)) & DCP_CH0STAT_RSVD_COMPLETE_MASK)
  04700e: line 7063 define DCP_CH0STAT_HASH_MISMATCH_MASK (0x2U)
  047037: line 7064 define DCP_CH0STAT_HASH_MISMATCH_SHIFT (1U)
  04705f: line 7065 define DCP_CH0STAT_HASH_MISMATCH(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0STAT_HASH_MISMATCH_SHIFT)) & DCP_CH0STAT_HASH_MISMATCH_MASK)
  0470e3: line 7066 define DCP_CH0STAT_ERROR_SETUP_MASK (0x4U)
  04710a: line 7067 define DCP_CH0STAT_ERROR_SETUP_SHIFT (2U)
  047130: line 7068 define DCP_CH0STAT_ERROR_SETUP(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0STAT_ERROR_SETUP_SHIFT)) & DCP_CH0STAT_ERROR_SETUP_MASK)
  0471ae: line 7069 define DCP_CH0STAT_ERROR_PACKET_MASK (0x8U)
  0471d6: line 7070 define DCP_CH0STAT_ERROR_PACKET_SHIFT (3U)
  0471fd: line 7071 define DCP_CH0STAT_ERROR_PACKET(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0STAT_ERROR_PACKET_SHIFT)) & DCP_CH0STAT_ERROR_PACKET_MASK)
  04727e: line 7072 define DCP_CH0STAT_ERROR_SRC_MASK (0x10U)
  0472a4: line 7073 define DCP_CH0STAT_ERROR_SRC_SHIFT (4U)
  0472c8: line 7074 define DCP_CH0STAT_ERROR_SRC(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0STAT_ERROR_SRC_SHIFT)) & DCP_CH0STAT_ERROR_SRC_MASK)
  047340: line 7075 define DCP_CH0STAT_ERROR_DST_MASK (0x20U)
  047366: line 7076 define DCP_CH0STAT_ERROR_DST_SHIFT (5U)
  04738a: line 7077 define DCP_CH0STAT_ERROR_DST(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0STAT_ERROR_DST_SHIFT)) & DCP_CH0STAT_ERROR_DST_MASK)
  047402: line 7078 define DCP_CH0STAT_ERROR_PAGEFAULT_MASK (0x40U)
  04742e: line 7079 define DCP_CH0STAT_ERROR_PAGEFAULT_SHIFT (6U)
  047458: line 7080 define DCP_CH0STAT_ERROR_PAGEFAULT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0STAT_ERROR_PAGEFAULT_SHIFT)) & DCP_CH0STAT_ERROR_PAGEFAULT_MASK)
  0474e2: line 7081 define DCP_CH0STAT_ERROR_CODE_MASK (0xFF0000U)
  04750d: line 7082 define DCP_CH0STAT_ERROR_CODE_SHIFT (16U)
  047533: line 7083 define DCP_CH0STAT_ERROR_CODE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0STAT_ERROR_CODE_SHIFT)) & DCP_CH0STAT_ERROR_CODE_MASK)
  0475ae: line 7084 define DCP_CH0STAT_TAG_MASK (0xFF000000U)
  0475d4: line 7085 define DCP_CH0STAT_TAG_SHIFT (24U)
  0475f3: line 7086 define DCP_CH0STAT_TAG(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0STAT_TAG_SHIFT)) & DCP_CH0STAT_TAG_MASK)
  047659: line 7091 define DCP_CH0OPTS_RECOVERY_TIMER_MASK (0xFFFFU)
  047686: line 7092 define DCP_CH0OPTS_RECOVERY_TIMER_SHIFT (0U)
  0476af: line 7093 define DCP_CH0OPTS_RECOVERY_TIMER(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0OPTS_RECOVERY_TIMER_SHIFT)) & DCP_CH0OPTS_RECOVERY_TIMER_MASK)
  047736: line 7094 define DCP_CH0OPTS_RSVD_MASK (0xFFFF0000U)
  04775d: line 7095 define DCP_CH0OPTS_RSVD_SHIFT (16U)
  04777d: line 7096 define DCP_CH0OPTS_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH0OPTS_RSVD_SHIFT)) & DCP_CH0OPTS_RSVD_MASK)
  0477e6: line 7101 define DCP_CH1CMDPTR_ADDR_MASK (0xFFFFFFFFU)
  04780f: line 7102 define DCP_CH1CMDPTR_ADDR_SHIFT (0U)
  047830: line 7103 define DCP_CH1CMDPTR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1CMDPTR_ADDR_SHIFT)) & DCP_CH1CMDPTR_ADDR_MASK)
  04789f: line 7108 define DCP_CH1SEMA_INCREMENT_MASK (0xFFU)
  0478c5: line 7109 define DCP_CH1SEMA_INCREMENT_SHIFT (0U)
  0478e9: line 7110 define DCP_CH1SEMA_INCREMENT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1SEMA_INCREMENT_SHIFT)) & DCP_CH1SEMA_INCREMENT_MASK)
  047961: line 7111 define DCP_CH1SEMA_VALUE_MASK (0xFF0000U)
  047987: line 7112 define DCP_CH1SEMA_VALUE_SHIFT (16U)
  0479a8: line 7113 define DCP_CH1SEMA_VALUE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1SEMA_VALUE_SHIFT)) & DCP_CH1SEMA_VALUE_MASK)
  047a14: line 7118 define DCP_CH1STAT_RSVD_COMPLETE_MASK (0x1U)
  047a3d: line 7119 define DCP_CH1STAT_RSVD_COMPLETE_SHIFT (0U)
  047a65: line 7120 define DCP_CH1STAT_RSVD_COMPLETE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1STAT_RSVD_COMPLETE_SHIFT)) & DCP_CH1STAT_RSVD_COMPLETE_MASK)
  047ae9: line 7121 define DCP_CH1STAT_HASH_MISMATCH_MASK (0x2U)
  047b12: line 7122 define DCP_CH1STAT_HASH_MISMATCH_SHIFT (1U)
  047b3a: line 7123 define DCP_CH1STAT_HASH_MISMATCH(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1STAT_HASH_MISMATCH_SHIFT)) & DCP_CH1STAT_HASH_MISMATCH_MASK)
  047bbe: line 7124 define DCP_CH1STAT_ERROR_SETUP_MASK (0x4U)
  047be5: line 7125 define DCP_CH1STAT_ERROR_SETUP_SHIFT (2U)
  047c0b: line 7126 define DCP_CH1STAT_ERROR_SETUP(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1STAT_ERROR_SETUP_SHIFT)) & DCP_CH1STAT_ERROR_SETUP_MASK)
  047c89: line 7127 define DCP_CH1STAT_ERROR_PACKET_MASK (0x8U)
  047cb1: line 7128 define DCP_CH1STAT_ERROR_PACKET_SHIFT (3U)
  047cd8: line 7129 define DCP_CH1STAT_ERROR_PACKET(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1STAT_ERROR_PACKET_SHIFT)) & DCP_CH1STAT_ERROR_PACKET_MASK)
  047d59: line 7130 define DCP_CH1STAT_ERROR_SRC_MASK (0x10U)
  047d7f: line 7131 define DCP_CH1STAT_ERROR_SRC_SHIFT (4U)
  047da3: line 7132 define DCP_CH1STAT_ERROR_SRC(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1STAT_ERROR_SRC_SHIFT)) & DCP_CH1STAT_ERROR_SRC_MASK)
  047e1b: line 7133 define DCP_CH1STAT_ERROR_DST_MASK (0x20U)
  047e41: line 7134 define DCP_CH1STAT_ERROR_DST_SHIFT (5U)
  047e65: line 7135 define DCP_CH1STAT_ERROR_DST(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1STAT_ERROR_DST_SHIFT)) & DCP_CH1STAT_ERROR_DST_MASK)
  047edd: line 7136 define DCP_CH1STAT_ERROR_PAGEFAULT_MASK (0x40U)
  047f09: line 7137 define DCP_CH1STAT_ERROR_PAGEFAULT_SHIFT (6U)
  047f33: line 7138 define DCP_CH1STAT_ERROR_PAGEFAULT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1STAT_ERROR_PAGEFAULT_SHIFT)) & DCP_CH1STAT_ERROR_PAGEFAULT_MASK)
  047fbd: line 7139 define DCP_CH1STAT_ERROR_CODE_MASK (0xFF0000U)
  047fe8: line 7140 define DCP_CH1STAT_ERROR_CODE_SHIFT (16U)
  04800e: line 7141 define DCP_CH1STAT_ERROR_CODE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1STAT_ERROR_CODE_SHIFT)) & DCP_CH1STAT_ERROR_CODE_MASK)
  048089: line 7142 define DCP_CH1STAT_TAG_MASK (0xFF000000U)
  0480af: line 7143 define DCP_CH1STAT_TAG_SHIFT (24U)
  0480ce: line 7144 define DCP_CH1STAT_TAG(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1STAT_TAG_SHIFT)) & DCP_CH1STAT_TAG_MASK)
  048134: line 7149 define DCP_CH1OPTS_RECOVERY_TIMER_MASK (0xFFFFU)
  048161: line 7150 define DCP_CH1OPTS_RECOVERY_TIMER_SHIFT (0U)
  04818a: line 7151 define DCP_CH1OPTS_RECOVERY_TIMER(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1OPTS_RECOVERY_TIMER_SHIFT)) & DCP_CH1OPTS_RECOVERY_TIMER_MASK)
  048211: line 7152 define DCP_CH1OPTS_RSVD_MASK (0xFFFF0000U)
  048238: line 7153 define DCP_CH1OPTS_RSVD_SHIFT (16U)
  048258: line 7154 define DCP_CH1OPTS_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH1OPTS_RSVD_SHIFT)) & DCP_CH1OPTS_RSVD_MASK)
  0482c1: line 7159 define DCP_CH2CMDPTR_ADDR_MASK (0xFFFFFFFFU)
  0482ea: line 7160 define DCP_CH2CMDPTR_ADDR_SHIFT (0U)
  04830b: line 7161 define DCP_CH2CMDPTR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2CMDPTR_ADDR_SHIFT)) & DCP_CH2CMDPTR_ADDR_MASK)
  04837a: line 7166 define DCP_CH2SEMA_INCREMENT_MASK (0xFFU)
  0483a0: line 7167 define DCP_CH2SEMA_INCREMENT_SHIFT (0U)
  0483c4: line 7168 define DCP_CH2SEMA_INCREMENT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2SEMA_INCREMENT_SHIFT)) & DCP_CH2SEMA_INCREMENT_MASK)
  04843c: line 7169 define DCP_CH2SEMA_VALUE_MASK (0xFF0000U)
  048462: line 7170 define DCP_CH2SEMA_VALUE_SHIFT (16U)
  048483: line 7171 define DCP_CH2SEMA_VALUE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2SEMA_VALUE_SHIFT)) & DCP_CH2SEMA_VALUE_MASK)
  0484ef: line 7176 define DCP_CH2STAT_RSVD_COMPLETE_MASK (0x1U)
  048518: line 7177 define DCP_CH2STAT_RSVD_COMPLETE_SHIFT (0U)
  048540: line 7178 define DCP_CH2STAT_RSVD_COMPLETE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2STAT_RSVD_COMPLETE_SHIFT)) & DCP_CH2STAT_RSVD_COMPLETE_MASK)
  0485c4: line 7179 define DCP_CH2STAT_HASH_MISMATCH_MASK (0x2U)
  0485ed: line 7180 define DCP_CH2STAT_HASH_MISMATCH_SHIFT (1U)
  048615: line 7181 define DCP_CH2STAT_HASH_MISMATCH(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2STAT_HASH_MISMATCH_SHIFT)) & DCP_CH2STAT_HASH_MISMATCH_MASK)
  048699: line 7182 define DCP_CH2STAT_ERROR_SETUP_MASK (0x4U)
  0486c0: line 7183 define DCP_CH2STAT_ERROR_SETUP_SHIFT (2U)
  0486e6: line 7184 define DCP_CH2STAT_ERROR_SETUP(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2STAT_ERROR_SETUP_SHIFT)) & DCP_CH2STAT_ERROR_SETUP_MASK)
  048764: line 7185 define DCP_CH2STAT_ERROR_PACKET_MASK (0x8U)
  04878c: line 7186 define DCP_CH2STAT_ERROR_PACKET_SHIFT (3U)
  0487b3: line 7187 define DCP_CH2STAT_ERROR_PACKET(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2STAT_ERROR_PACKET_SHIFT)) & DCP_CH2STAT_ERROR_PACKET_MASK)
  048834: line 7188 define DCP_CH2STAT_ERROR_SRC_MASK (0x10U)
  04885a: line 7189 define DCP_CH2STAT_ERROR_SRC_SHIFT (4U)
  04887e: line 7190 define DCP_CH2STAT_ERROR_SRC(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2STAT_ERROR_SRC_SHIFT)) & DCP_CH2STAT_ERROR_SRC_MASK)
  0488f6: line 7191 define DCP_CH2STAT_ERROR_DST_MASK (0x20U)
  04891c: line 7192 define DCP_CH2STAT_ERROR_DST_SHIFT (5U)
  048940: line 7193 define DCP_CH2STAT_ERROR_DST(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2STAT_ERROR_DST_SHIFT)) & DCP_CH2STAT_ERROR_DST_MASK)
  0489b8: line 7194 define DCP_CH2STAT_ERROR_PAGEFAULT_MASK (0x40U)
  0489e4: line 7195 define DCP_CH2STAT_ERROR_PAGEFAULT_SHIFT (6U)
  048a0e: line 7196 define DCP_CH2STAT_ERROR_PAGEFAULT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2STAT_ERROR_PAGEFAULT_SHIFT)) & DCP_CH2STAT_ERROR_PAGEFAULT_MASK)
  048a98: line 7197 define DCP_CH2STAT_ERROR_CODE_MASK (0xFF0000U)
  048ac3: line 7198 define DCP_CH2STAT_ERROR_CODE_SHIFT (16U)
  048ae9: line 7199 define DCP_CH2STAT_ERROR_CODE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2STAT_ERROR_CODE_SHIFT)) & DCP_CH2STAT_ERROR_CODE_MASK)
  048b64: line 7200 define DCP_CH2STAT_TAG_MASK (0xFF000000U)
  048b8a: line 7201 define DCP_CH2STAT_TAG_SHIFT (24U)
  048ba9: line 7202 define DCP_CH2STAT_TAG(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2STAT_TAG_SHIFT)) & DCP_CH2STAT_TAG_MASK)
  048c0f: line 7207 define DCP_CH2OPTS_RECOVERY_TIMER_MASK (0xFFFFU)
  048c3c: line 7208 define DCP_CH2OPTS_RECOVERY_TIMER_SHIFT (0U)
  048c65: line 7209 define DCP_CH2OPTS_RECOVERY_TIMER(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2OPTS_RECOVERY_TIMER_SHIFT)) & DCP_CH2OPTS_RECOVERY_TIMER_MASK)
  048cec: line 7210 define DCP_CH2OPTS_RSVD_MASK (0xFFFF0000U)
  048d13: line 7211 define DCP_CH2OPTS_RSVD_SHIFT (16U)
  048d33: line 7212 define DCP_CH2OPTS_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH2OPTS_RSVD_SHIFT)) & DCP_CH2OPTS_RSVD_MASK)
  048d9c: line 7217 define DCP_CH3CMDPTR_ADDR_MASK (0xFFFFFFFFU)
  048dc5: line 7218 define DCP_CH3CMDPTR_ADDR_SHIFT (0U)
  048de6: line 7219 define DCP_CH3CMDPTR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3CMDPTR_ADDR_SHIFT)) & DCP_CH3CMDPTR_ADDR_MASK)
  048e55: line 7224 define DCP_CH3SEMA_INCREMENT_MASK (0xFFU)
  048e7b: line 7225 define DCP_CH3SEMA_INCREMENT_SHIFT (0U)
  048e9f: line 7226 define DCP_CH3SEMA_INCREMENT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3SEMA_INCREMENT_SHIFT)) & DCP_CH3SEMA_INCREMENT_MASK)
  048f17: line 7227 define DCP_CH3SEMA_VALUE_MASK (0xFF0000U)
  048f3d: line 7228 define DCP_CH3SEMA_VALUE_SHIFT (16U)
  048f5e: line 7229 define DCP_CH3SEMA_VALUE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3SEMA_VALUE_SHIFT)) & DCP_CH3SEMA_VALUE_MASK)
  048fca: line 7234 define DCP_CH3STAT_RSVD_COMPLETE_MASK (0x1U)
  048ff3: line 7235 define DCP_CH3STAT_RSVD_COMPLETE_SHIFT (0U)
  04901b: line 7236 define DCP_CH3STAT_RSVD_COMPLETE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3STAT_RSVD_COMPLETE_SHIFT)) & DCP_CH3STAT_RSVD_COMPLETE_MASK)
  04909f: line 7237 define DCP_CH3STAT_HASH_MISMATCH_MASK (0x2U)
  0490c8: line 7238 define DCP_CH3STAT_HASH_MISMATCH_SHIFT (1U)
  0490f0: line 7239 define DCP_CH3STAT_HASH_MISMATCH(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3STAT_HASH_MISMATCH_SHIFT)) & DCP_CH3STAT_HASH_MISMATCH_MASK)
  049174: line 7240 define DCP_CH3STAT_ERROR_SETUP_MASK (0x4U)
  04919b: line 7241 define DCP_CH3STAT_ERROR_SETUP_SHIFT (2U)
  0491c1: line 7242 define DCP_CH3STAT_ERROR_SETUP(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3STAT_ERROR_SETUP_SHIFT)) & DCP_CH3STAT_ERROR_SETUP_MASK)
  04923f: line 7243 define DCP_CH3STAT_ERROR_PACKET_MASK (0x8U)
  049267: line 7244 define DCP_CH3STAT_ERROR_PACKET_SHIFT (3U)
  04928e: line 7245 define DCP_CH3STAT_ERROR_PACKET(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3STAT_ERROR_PACKET_SHIFT)) & DCP_CH3STAT_ERROR_PACKET_MASK)
  04930f: line 7246 define DCP_CH3STAT_ERROR_SRC_MASK (0x10U)
  049335: line 7247 define DCP_CH3STAT_ERROR_SRC_SHIFT (4U)
  049359: line 7248 define DCP_CH3STAT_ERROR_SRC(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3STAT_ERROR_SRC_SHIFT)) & DCP_CH3STAT_ERROR_SRC_MASK)
  0493d1: line 7249 define DCP_CH3STAT_ERROR_DST_MASK (0x20U)
  0493f7: line 7250 define DCP_CH3STAT_ERROR_DST_SHIFT (5U)
  04941b: line 7251 define DCP_CH3STAT_ERROR_DST(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3STAT_ERROR_DST_SHIFT)) & DCP_CH3STAT_ERROR_DST_MASK)
  049493: line 7252 define DCP_CH3STAT_ERROR_PAGEFAULT_MASK (0x40U)
  0494bf: line 7253 define DCP_CH3STAT_ERROR_PAGEFAULT_SHIFT (6U)
  0494e9: line 7254 define DCP_CH3STAT_ERROR_PAGEFAULT(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3STAT_ERROR_PAGEFAULT_SHIFT)) & DCP_CH3STAT_ERROR_PAGEFAULT_MASK)
  049573: line 7255 define DCP_CH3STAT_ERROR_CODE_MASK (0xFF0000U)
  04959e: line 7256 define DCP_CH3STAT_ERROR_CODE_SHIFT (16U)
  0495c4: line 7257 define DCP_CH3STAT_ERROR_CODE(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3STAT_ERROR_CODE_SHIFT)) & DCP_CH3STAT_ERROR_CODE_MASK)
  04963f: line 7258 define DCP_CH3STAT_TAG_MASK (0xFF000000U)
  049665: line 7259 define DCP_CH3STAT_TAG_SHIFT (24U)
  049684: line 7260 define DCP_CH3STAT_TAG(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3STAT_TAG_SHIFT)) & DCP_CH3STAT_TAG_MASK)
  0496ea: line 7265 define DCP_CH3OPTS_RECOVERY_TIMER_MASK (0xFFFFU)
  049717: line 7266 define DCP_CH3OPTS_RECOVERY_TIMER_SHIFT (0U)
  049740: line 7267 define DCP_CH3OPTS_RECOVERY_TIMER(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3OPTS_RECOVERY_TIMER_SHIFT)) & DCP_CH3OPTS_RECOVERY_TIMER_MASK)
  0497c7: line 7268 define DCP_CH3OPTS_RSVD_MASK (0xFFFF0000U)
  0497ee: line 7269 define DCP_CH3OPTS_RSVD_SHIFT (16U)
  04980e: line 7270 define DCP_CH3OPTS_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_CH3OPTS_RSVD_SHIFT)) & DCP_CH3OPTS_RSVD_MASK)
  049877: line 7275 define DCP_DBGSELECT_INDEX_MASK (0xFFU)
  04989b: line 7276 define DCP_DBGSELECT_INDEX_SHIFT (0U)
  0498bd: line 7277 define DCP_DBGSELECT_INDEX(x) (((uint32_t)(((uint32_t)(x)) << DCP_DBGSELECT_INDEX_SHIFT)) & DCP_DBGSELECT_INDEX_MASK)
  04992f: line 7278 define DCP_DBGSELECT_RSVD_MASK (0xFFFFFF00U)
  049958: line 7279 define DCP_DBGSELECT_RSVD_SHIFT (8U)
  049979: line 7280 define DCP_DBGSELECT_RSVD(x) (((uint32_t)(((uint32_t)(x)) << DCP_DBGSELECT_RSVD_SHIFT)) & DCP_DBGSELECT_RSVD_MASK)
  0499e8: line 7285 define DCP_DBGDATA_DATA_MASK (0xFFFFFFFFU)
  049a0f: line 7286 define DCP_DBGDATA_DATA_SHIFT (0U)
  049a2e: line 7287 define DCP_DBGDATA_DATA(x) (((uint32_t)(((uint32_t)(x)) << DCP_DBGDATA_DATA_SHIFT)) & DCP_DBGDATA_DATA_MASK)
  049a97: line 7292 define DCP_PAGETABLE_ENABLE_MASK (0x1U)
  049abb: line 7293 define DCP_PAGETABLE_ENABLE_SHIFT (0U)
  049ade: line 7294 define DCP_PAGETABLE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << DCP_PAGETABLE_ENABLE_SHIFT)) & DCP_PAGETABLE_ENABLE_MASK)
  049b53: line 7295 define DCP_PAGETABLE_FLUSH_MASK (0x2U)
  049b76: line 7296 define DCP_PAGETABLE_FLUSH_SHIFT (1U)
  049b98: line 7297 define DCP_PAGETABLE_FLUSH(x) (((uint32_t)(((uint32_t)(x)) << DCP_PAGETABLE_FLUSH_SHIFT)) & DCP_PAGETABLE_FLUSH_MASK)
  049c0a: line 7298 define DCP_PAGETABLE_BASE_MASK (0xFFFFFFFCU)
  049c33: line 7299 define DCP_PAGETABLE_BASE_SHIFT (2U)
  049c54: line 7300 define DCP_PAGETABLE_BASE(x) (((uint32_t)(((uint32_t)(x)) << DCP_PAGETABLE_BASE_SHIFT)) & DCP_PAGETABLE_BASE_MASK)
  049cc3: line 7305 define DCP_VERSION_STEP_MASK (0xFFFFU)
  049ce6: line 7306 define DCP_VERSION_STEP_SHIFT (0U)
  049d05: line 7307 define DCP_VERSION_STEP(x) (((uint32_t)(((uint32_t)(x)) << DCP_VERSION_STEP_SHIFT)) & DCP_VERSION_STEP_MASK)
  049d6e: line 7308 define DCP_VERSION_MINOR_MASK (0xFF0000U)
  049d94: line 7309 define DCP_VERSION_MINOR_SHIFT (16U)
  049db5: line 7310 define DCP_VERSION_MINOR(x) (((uint32_t)(((uint32_t)(x)) << DCP_VERSION_MINOR_SHIFT)) & DCP_VERSION_MINOR_MASK)
  049e21: line 7311 define DCP_VERSION_MAJOR_MASK (0xFF000000U)
  049e49: line 7312 define DCP_VERSION_MAJOR_SHIFT (24U)
  049e6a: line 7313 define DCP_VERSION_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << DCP_VERSION_MAJOR_SHIFT)) & DCP_VERSION_MAJOR_MASK)
  049ed6: line 7324 define DCP_BASE (0x402FC000u)
  049ef0: line 7326 define DCP ((DCP_Type *)DCP_BASE)
  049f0e: line 7328 define DCP_BASE_ADDRS { DCP_BASE }
  049f2d: line 7330 define DCP_BASE_PTRS { DCP }
  049f46: line 7332 define DCP_IRQS { DCP_IRQn }
  049f5f: line 7333 define DCP_VMI_IRQS { DCP_VMI_IRQn }
  049f80: line 7443 define DMA_CR_EDBG_MASK (0x2U)
  049f9b: line 7444 define DMA_CR_EDBG_SHIFT (1U)
  049fb5: line 7445 define DMA_CR_EDBG(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_EDBG_SHIFT)) & DMA_CR_EDBG_MASK)
  04a00f: line 7446 define DMA_CR_ERCA_MASK (0x4U)
  04a02a: line 7447 define DMA_CR_ERCA_SHIFT (2U)
  04a044: line 7448 define DMA_CR_ERCA(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_ERCA_SHIFT)) & DMA_CR_ERCA_MASK)
  04a09e: line 7449 define DMA_CR_ERGA_MASK (0x8U)
  04a0b9: line 7450 define DMA_CR_ERGA_SHIFT (3U)
  04a0d3: line 7451 define DMA_CR_ERGA(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_ERGA_SHIFT)) & DMA_CR_ERGA_MASK)
  04a12d: line 7452 define DMA_CR_HOE_MASK (0x10U)
  04a148: line 7453 define DMA_CR_HOE_SHIFT (4U)
  04a161: line 7454 define DMA_CR_HOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_HOE_SHIFT)) & DMA_CR_HOE_MASK)
  04a1b8: line 7455 define DMA_CR_HALT_MASK (0x20U)
  04a1d4: line 7456 define DMA_CR_HALT_SHIFT (5U)
  04a1ee: line 7457 define DMA_CR_HALT(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_HALT_SHIFT)) & DMA_CR_HALT_MASK)
  04a248: line 7458 define DMA_CR_CLM_MASK (0x40U)
  04a263: line 7459 define DMA_CR_CLM_SHIFT (6U)
  04a27c: line 7460 define DMA_CR_CLM(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_CLM_SHIFT)) & DMA_CR_CLM_MASK)
  04a2d3: line 7461 define DMA_CR_EMLM_MASK (0x80U)
  04a2ef: line 7462 define DMA_CR_EMLM_SHIFT (7U)
  04a309: line 7463 define DMA_CR_EMLM(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_EMLM_SHIFT)) & DMA_CR_EMLM_MASK)
  04a363: line 7464 define DMA_CR_GRP0PRI_MASK (0x100U)
  04a383: line 7465 define DMA_CR_GRP0PRI_SHIFT (8U)
  04a3a0: line 7466 define DMA_CR_GRP0PRI(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_GRP0PRI_SHIFT)) & DMA_CR_GRP0PRI_MASK)
  04a403: line 7467 define DMA_CR_GRP1PRI_MASK (0x400U)
  04a423: line 7468 define DMA_CR_GRP1PRI_SHIFT (10U)
  04a441: line 7469 define DMA_CR_GRP1PRI(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_GRP1PRI_SHIFT)) & DMA_CR_GRP1PRI_MASK)
  04a4a4: line 7470 define DMA_CR_ECX_MASK (0x10000U)
  04a4c2: line 7471 define DMA_CR_ECX_SHIFT (16U)
  04a4dc: line 7472 define DMA_CR_ECX(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_ECX_SHIFT)) & DMA_CR_ECX_MASK)
  04a533: line 7473 define DMA_CR_CX_MASK (0x20000U)
  04a550: line 7474 define DMA_CR_CX_SHIFT (17U)
  04a569: line 7475 define DMA_CR_CX(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_CX_SHIFT)) & DMA_CR_CX_MASK)
  04a5bd: line 7476 define DMA_CR_ACTIVE_MASK (0x80000000U)
  04a5e1: line 7477 define DMA_CR_ACTIVE_SHIFT (31U)
  04a5fe: line 7478 define DMA_CR_ACTIVE(x) (((uint32_t)(((uint32_t)(x)) << DMA_CR_ACTIVE_SHIFT)) & DMA_CR_ACTIVE_MASK)
  04a65e: line 7483 define DMA_ES_DBE_MASK (0x1U)
  04a678: line 7484 define DMA_ES_DBE_SHIFT (0U)
  04a691: line 7485 define DMA_ES_DBE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_DBE_SHIFT)) & DMA_ES_DBE_MASK)
  04a6e8: line 7486 define DMA_ES_SBE_MASK (0x2U)
  04a702: line 7487 define DMA_ES_SBE_SHIFT (1U)
  04a71b: line 7488 define DMA_ES_SBE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_SBE_SHIFT)) & DMA_ES_SBE_MASK)
  04a772: line 7489 define DMA_ES_SGE_MASK (0x4U)
  04a78c: line 7490 define DMA_ES_SGE_SHIFT (2U)
  04a7a5: line 7491 define DMA_ES_SGE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_SGE_SHIFT)) & DMA_ES_SGE_MASK)
  04a7fc: line 7492 define DMA_ES_NCE_MASK (0x8U)
  04a816: line 7493 define DMA_ES_NCE_SHIFT (3U)
  04a82f: line 7494 define DMA_ES_NCE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_NCE_SHIFT)) & DMA_ES_NCE_MASK)
  04a886: line 7495 define DMA_ES_DOE_MASK (0x10U)
  04a8a1: line 7496 define DMA_ES_DOE_SHIFT (4U)
  04a8ba: line 7497 define DMA_ES_DOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_DOE_SHIFT)) & DMA_ES_DOE_MASK)
  04a911: line 7498 define DMA_ES_DAE_MASK (0x20U)
  04a92c: line 7499 define DMA_ES_DAE_SHIFT (5U)
  04a945: line 7500 define DMA_ES_DAE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_DAE_SHIFT)) & DMA_ES_DAE_MASK)
  04a99c: line 7501 define DMA_ES_SOE_MASK (0x40U)
  04a9b7: line 7502 define DMA_ES_SOE_SHIFT (6U)
  04a9d0: line 7503 define DMA_ES_SOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_SOE_SHIFT)) & DMA_ES_SOE_MASK)
  04aa27: line 7504 define DMA_ES_SAE_MASK (0x80U)
  04aa42: line 7505 define DMA_ES_SAE_SHIFT (7U)
  04aa5b: line 7506 define DMA_ES_SAE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_SAE_SHIFT)) & DMA_ES_SAE_MASK)
  04aab2: line 7507 define DMA_ES_ERRCHN_MASK (0x1F00U)
  04aad2: line 7508 define DMA_ES_ERRCHN_SHIFT (8U)
  04aaee: line 7509 define DMA_ES_ERRCHN(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_ERRCHN_SHIFT)) & DMA_ES_ERRCHN_MASK)
  04ab4e: line 7510 define DMA_ES_CPE_MASK (0x4000U)
  04ab6b: line 7511 define DMA_ES_CPE_SHIFT (14U)
  04ab85: line 7512 define DMA_ES_CPE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_CPE_SHIFT)) & DMA_ES_CPE_MASK)
  04abdc: line 7513 define DMA_ES_GPE_MASK (0x8000U)
  04abf9: line 7514 define DMA_ES_GPE_SHIFT (15U)
  04ac13: line 7515 define DMA_ES_GPE(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_GPE_SHIFT)) & DMA_ES_GPE_MASK)
  04ac6a: line 7516 define DMA_ES_ECX_MASK (0x10000U)
  04ac88: line 7517 define DMA_ES_ECX_SHIFT (16U)
  04aca2: line 7518 define DMA_ES_ECX(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_ECX_SHIFT)) & DMA_ES_ECX_MASK)
  04acf9: line 7519 define DMA_ES_VLD_MASK (0x80000000U)
  04ad1a: line 7520 define DMA_ES_VLD_SHIFT (31U)
  04ad34: line 7521 define DMA_ES_VLD(x) (((uint32_t)(((uint32_t)(x)) << DMA_ES_VLD_SHIFT)) & DMA_ES_VLD_MASK)
  04ad8b: line 7526 define DMA_ERQ_ERQ0_MASK (0x1U)
  04ada7: line 7527 define DMA_ERQ_ERQ0_SHIFT (0U)
  04adc2: line 7528 define DMA_ERQ_ERQ0(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ0_SHIFT)) & DMA_ERQ_ERQ0_MASK)
  04ae1f: line 7529 define DMA_ERQ_ERQ1_MASK (0x2U)
  04ae3b: line 7530 define DMA_ERQ_ERQ1_SHIFT (1U)
  04ae56: line 7531 define DMA_ERQ_ERQ1(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ1_SHIFT)) & DMA_ERQ_ERQ1_MASK)
  04aeb3: line 7532 define DMA_ERQ_ERQ2_MASK (0x4U)
  04aecf: line 7533 define DMA_ERQ_ERQ2_SHIFT (2U)
  04aeea: line 7534 define DMA_ERQ_ERQ2(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ2_SHIFT)) & DMA_ERQ_ERQ2_MASK)
  04af47: line 7535 define DMA_ERQ_ERQ3_MASK (0x8U)
  04af63: line 7536 define DMA_ERQ_ERQ3_SHIFT (3U)
  04af7e: line 7537 define DMA_ERQ_ERQ3(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ3_SHIFT)) & DMA_ERQ_ERQ3_MASK)
  04afdb: line 7538 define DMA_ERQ_ERQ4_MASK (0x10U)
  04aff8: line 7539 define DMA_ERQ_ERQ4_SHIFT (4U)
  04b013: line 7540 define DMA_ERQ_ERQ4(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ4_SHIFT)) & DMA_ERQ_ERQ4_MASK)
  04b070: line 7541 define DMA_ERQ_ERQ5_MASK (0x20U)
  04b08d: line 7542 define DMA_ERQ_ERQ5_SHIFT (5U)
  04b0a8: line 7543 define DMA_ERQ_ERQ5(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ5_SHIFT)) & DMA_ERQ_ERQ5_MASK)
  04b105: line 7544 define DMA_ERQ_ERQ6_MASK (0x40U)
  04b122: line 7545 define DMA_ERQ_ERQ6_SHIFT (6U)
  04b13d: line 7546 define DMA_ERQ_ERQ6(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ6_SHIFT)) & DMA_ERQ_ERQ6_MASK)
  04b19a: line 7547 define DMA_ERQ_ERQ7_MASK (0x80U)
  04b1b7: line 7548 define DMA_ERQ_ERQ7_SHIFT (7U)
  04b1d2: line 7549 define DMA_ERQ_ERQ7(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ7_SHIFT)) & DMA_ERQ_ERQ7_MASK)
  04b22f: line 7550 define DMA_ERQ_ERQ8_MASK (0x100U)
  04b24d: line 7551 define DMA_ERQ_ERQ8_SHIFT (8U)
  04b268: line 7552 define DMA_ERQ_ERQ8(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ8_SHIFT)) & DMA_ERQ_ERQ8_MASK)
  04b2c5: line 7553 define DMA_ERQ_ERQ9_MASK (0x200U)
  04b2e3: line 7554 define DMA_ERQ_ERQ9_SHIFT (9U)
  04b2fe: line 7555 define DMA_ERQ_ERQ9(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ9_SHIFT)) & DMA_ERQ_ERQ9_MASK)
  04b35b: line 7556 define DMA_ERQ_ERQ10_MASK (0x400U)
  04b37a: line 7557 define DMA_ERQ_ERQ10_SHIFT (10U)
  04b397: line 7558 define DMA_ERQ_ERQ10(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ10_SHIFT)) & DMA_ERQ_ERQ10_MASK)
  04b3f7: line 7559 define DMA_ERQ_ERQ11_MASK (0x800U)
  04b416: line 7560 define DMA_ERQ_ERQ11_SHIFT (11U)
  04b433: line 7561 define DMA_ERQ_ERQ11(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ11_SHIFT)) & DMA_ERQ_ERQ11_MASK)
  04b493: line 7562 define DMA_ERQ_ERQ12_MASK (0x1000U)
  04b4b3: line 7563 define DMA_ERQ_ERQ12_SHIFT (12U)
  04b4d0: line 7564 define DMA_ERQ_ERQ12(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ12_SHIFT)) & DMA_ERQ_ERQ12_MASK)
  04b530: line 7565 define DMA_ERQ_ERQ13_MASK (0x2000U)
  04b550: line 7566 define DMA_ERQ_ERQ13_SHIFT (13U)
  04b56d: line 7567 define DMA_ERQ_ERQ13(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ13_SHIFT)) & DMA_ERQ_ERQ13_MASK)
  04b5cd: line 7568 define DMA_ERQ_ERQ14_MASK (0x4000U)
  04b5ed: line 7569 define DMA_ERQ_ERQ14_SHIFT (14U)
  04b60a: line 7570 define DMA_ERQ_ERQ14(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ14_SHIFT)) & DMA_ERQ_ERQ14_MASK)
  04b66a: line 7571 define DMA_ERQ_ERQ15_MASK (0x8000U)
  04b68a: line 7572 define DMA_ERQ_ERQ15_SHIFT (15U)
  04b6a7: line 7573 define DMA_ERQ_ERQ15(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ15_SHIFT)) & DMA_ERQ_ERQ15_MASK)
  04b707: line 7574 define DMA_ERQ_ERQ16_MASK (0x10000U)
  04b728: line 7575 define DMA_ERQ_ERQ16_SHIFT (16U)
  04b745: line 7576 define DMA_ERQ_ERQ16(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ16_SHIFT)) & DMA_ERQ_ERQ16_MASK)
  04b7a5: line 7577 define DMA_ERQ_ERQ17_MASK (0x20000U)
  04b7c6: line 7578 define DMA_ERQ_ERQ17_SHIFT (17U)
  04b7e3: line 7579 define DMA_ERQ_ERQ17(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ17_SHIFT)) & DMA_ERQ_ERQ17_MASK)
  04b843: line 7580 define DMA_ERQ_ERQ18_MASK (0x40000U)
  04b864: line 7581 define DMA_ERQ_ERQ18_SHIFT (18U)
  04b881: line 7582 define DMA_ERQ_ERQ18(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ18_SHIFT)) & DMA_ERQ_ERQ18_MASK)
  04b8e1: line 7583 define DMA_ERQ_ERQ19_MASK (0x80000U)
  04b902: line 7584 define DMA_ERQ_ERQ19_SHIFT (19U)
  04b91f: line 7585 define DMA_ERQ_ERQ19(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ19_SHIFT)) & DMA_ERQ_ERQ19_MASK)
  04b97f: line 7586 define DMA_ERQ_ERQ20_MASK (0x100000U)
  04b9a1: line 7587 define DMA_ERQ_ERQ20_SHIFT (20U)
  04b9be: line 7588 define DMA_ERQ_ERQ20(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ20_SHIFT)) & DMA_ERQ_ERQ20_MASK)
  04ba1e: line 7589 define DMA_ERQ_ERQ21_MASK (0x200000U)
  04ba40: line 7590 define DMA_ERQ_ERQ21_SHIFT (21U)
  04ba5d: line 7591 define DMA_ERQ_ERQ21(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ21_SHIFT)) & DMA_ERQ_ERQ21_MASK)
  04babd: line 7592 define DMA_ERQ_ERQ22_MASK (0x400000U)
  04badf: line 7593 define DMA_ERQ_ERQ22_SHIFT (22U)
  04bafc: line 7594 define DMA_ERQ_ERQ22(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ22_SHIFT)) & DMA_ERQ_ERQ22_MASK)
  04bb5c: line 7595 define DMA_ERQ_ERQ23_MASK (0x800000U)
  04bb7e: line 7596 define DMA_ERQ_ERQ23_SHIFT (23U)
  04bb9b: line 7597 define DMA_ERQ_ERQ23(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ23_SHIFT)) & DMA_ERQ_ERQ23_MASK)
  04bbfb: line 7598 define DMA_ERQ_ERQ24_MASK (0x1000000U)
  04bc1e: line 7599 define DMA_ERQ_ERQ24_SHIFT (24U)
  04bc3b: line 7600 define DMA_ERQ_ERQ24(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ24_SHIFT)) & DMA_ERQ_ERQ24_MASK)
  04bc9b: line 7601 define DMA_ERQ_ERQ25_MASK (0x2000000U)
  04bcbe: line 7602 define DMA_ERQ_ERQ25_SHIFT (25U)
  04bcdb: line 7603 define DMA_ERQ_ERQ25(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ25_SHIFT)) & DMA_ERQ_ERQ25_MASK)
  04bd3b: line 7604 define DMA_ERQ_ERQ26_MASK (0x4000000U)
  04bd5e: line 7605 define DMA_ERQ_ERQ26_SHIFT (26U)
  04bd7b: line 7606 define DMA_ERQ_ERQ26(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ26_SHIFT)) & DMA_ERQ_ERQ26_MASK)
  04bddb: line 7607 define DMA_ERQ_ERQ27_MASK (0x8000000U)
  04bdfe: line 7608 define DMA_ERQ_ERQ27_SHIFT (27U)
  04be1b: line 7609 define DMA_ERQ_ERQ27(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ27_SHIFT)) & DMA_ERQ_ERQ27_MASK)
  04be7b: line 7610 define DMA_ERQ_ERQ28_MASK (0x10000000U)
  04be9f: line 7611 define DMA_ERQ_ERQ28_SHIFT (28U)
  04bebc: line 7612 define DMA_ERQ_ERQ28(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ28_SHIFT)) & DMA_ERQ_ERQ28_MASK)
  04bf1c: line 7613 define DMA_ERQ_ERQ29_MASK (0x20000000U)
  04bf40: line 7614 define DMA_ERQ_ERQ29_SHIFT (29U)
  04bf5d: line 7615 define DMA_ERQ_ERQ29(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ29_SHIFT)) & DMA_ERQ_ERQ29_MASK)
  04bfbd: line 7616 define DMA_ERQ_ERQ30_MASK (0x40000000U)
  04bfe1: line 7617 define DMA_ERQ_ERQ30_SHIFT (30U)
  04bffe: line 7618 define DMA_ERQ_ERQ30(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ30_SHIFT)) & DMA_ERQ_ERQ30_MASK)
  04c05e: line 7619 define DMA_ERQ_ERQ31_MASK (0x80000000U)
  04c082: line 7620 define DMA_ERQ_ERQ31_SHIFT (31U)
  04c09f: line 7621 define DMA_ERQ_ERQ31(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERQ_ERQ31_SHIFT)) & DMA_ERQ_ERQ31_MASK)
  04c0ff: line 7626 define DMA_EEI_EEI0_MASK (0x1U)
  04c11b: line 7627 define DMA_EEI_EEI0_SHIFT (0U)
  04c136: line 7628 define DMA_EEI_EEI0(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI0_SHIFT)) & DMA_EEI_EEI0_MASK)
  04c193: line 7629 define DMA_EEI_EEI1_MASK (0x2U)
  04c1af: line 7630 define DMA_EEI_EEI1_SHIFT (1U)
  04c1ca: line 7631 define DMA_EEI_EEI1(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI1_SHIFT)) & DMA_EEI_EEI1_MASK)
  04c227: line 7632 define DMA_EEI_EEI2_MASK (0x4U)
  04c243: line 7633 define DMA_EEI_EEI2_SHIFT (2U)
  04c25e: line 7634 define DMA_EEI_EEI2(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI2_SHIFT)) & DMA_EEI_EEI2_MASK)
  04c2bb: line 7635 define DMA_EEI_EEI3_MASK (0x8U)
  04c2d7: line 7636 define DMA_EEI_EEI3_SHIFT (3U)
  04c2f2: line 7637 define DMA_EEI_EEI3(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI3_SHIFT)) & DMA_EEI_EEI3_MASK)
  04c34f: line 7638 define DMA_EEI_EEI4_MASK (0x10U)
  04c36c: line 7639 define DMA_EEI_EEI4_SHIFT (4U)
  04c387: line 7640 define DMA_EEI_EEI4(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI4_SHIFT)) & DMA_EEI_EEI4_MASK)
  04c3e4: line 7641 define DMA_EEI_EEI5_MASK (0x20U)
  04c401: line 7642 define DMA_EEI_EEI5_SHIFT (5U)
  04c41c: line 7643 define DMA_EEI_EEI5(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI5_SHIFT)) & DMA_EEI_EEI5_MASK)
  04c479: line 7644 define DMA_EEI_EEI6_MASK (0x40U)
  04c496: line 7645 define DMA_EEI_EEI6_SHIFT (6U)
  04c4b1: line 7646 define DMA_EEI_EEI6(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI6_SHIFT)) & DMA_EEI_EEI6_MASK)
  04c50e: line 7647 define DMA_EEI_EEI7_MASK (0x80U)
  04c52b: line 7648 define DMA_EEI_EEI7_SHIFT (7U)
  04c546: line 7649 define DMA_EEI_EEI7(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI7_SHIFT)) & DMA_EEI_EEI7_MASK)
  04c5a3: line 7650 define DMA_EEI_EEI8_MASK (0x100U)
  04c5c1: line 7651 define DMA_EEI_EEI8_SHIFT (8U)
  04c5dc: line 7652 define DMA_EEI_EEI8(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI8_SHIFT)) & DMA_EEI_EEI8_MASK)
  04c639: line 7653 define DMA_EEI_EEI9_MASK (0x200U)
  04c657: line 7654 define DMA_EEI_EEI9_SHIFT (9U)
  04c672: line 7655 define DMA_EEI_EEI9(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI9_SHIFT)) & DMA_EEI_EEI9_MASK)
  04c6cf: line 7656 define DMA_EEI_EEI10_MASK (0x400U)
  04c6ee: line 7657 define DMA_EEI_EEI10_SHIFT (10U)
  04c70b: line 7658 define DMA_EEI_EEI10(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI10_SHIFT)) & DMA_EEI_EEI10_MASK)
  04c76b: line 7659 define DMA_EEI_EEI11_MASK (0x800U)
  04c78a: line 7660 define DMA_EEI_EEI11_SHIFT (11U)
  04c7a7: line 7661 define DMA_EEI_EEI11(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI11_SHIFT)) & DMA_EEI_EEI11_MASK)
  04c807: line 7662 define DMA_EEI_EEI12_MASK (0x1000U)
  04c827: line 7663 define DMA_EEI_EEI12_SHIFT (12U)
  04c844: line 7664 define DMA_EEI_EEI12(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI12_SHIFT)) & DMA_EEI_EEI12_MASK)
  04c8a4: line 7665 define DMA_EEI_EEI13_MASK (0x2000U)
  04c8c4: line 7666 define DMA_EEI_EEI13_SHIFT (13U)
  04c8e1: line 7667 define DMA_EEI_EEI13(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI13_SHIFT)) & DMA_EEI_EEI13_MASK)
  04c941: line 7668 define DMA_EEI_EEI14_MASK (0x4000U)
  04c961: line 7669 define DMA_EEI_EEI14_SHIFT (14U)
  04c97e: line 7670 define DMA_EEI_EEI14(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI14_SHIFT)) & DMA_EEI_EEI14_MASK)
  04c9de: line 7671 define DMA_EEI_EEI15_MASK (0x8000U)
  04c9fe: line 7672 define DMA_EEI_EEI15_SHIFT (15U)
  04ca1b: line 7673 define DMA_EEI_EEI15(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI15_SHIFT)) & DMA_EEI_EEI15_MASK)
  04ca7b: line 7674 define DMA_EEI_EEI16_MASK (0x10000U)
  04ca9c: line 7675 define DMA_EEI_EEI16_SHIFT (16U)
  04cab9: line 7676 define DMA_EEI_EEI16(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI16_SHIFT)) & DMA_EEI_EEI16_MASK)
  04cb19: line 7677 define DMA_EEI_EEI17_MASK (0x20000U)
  04cb3a: line 7678 define DMA_EEI_EEI17_SHIFT (17U)
  04cb57: line 7679 define DMA_EEI_EEI17(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI17_SHIFT)) & DMA_EEI_EEI17_MASK)
  04cbb7: line 7680 define DMA_EEI_EEI18_MASK (0x40000U)
  04cbd8: line 7681 define DMA_EEI_EEI18_SHIFT (18U)
  04cbf5: line 7682 define DMA_EEI_EEI18(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI18_SHIFT)) & DMA_EEI_EEI18_MASK)
  04cc55: line 7683 define DMA_EEI_EEI19_MASK (0x80000U)
  04cc76: line 7684 define DMA_EEI_EEI19_SHIFT (19U)
  04cc93: line 7685 define DMA_EEI_EEI19(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI19_SHIFT)) & DMA_EEI_EEI19_MASK)
  04ccf3: line 7686 define DMA_EEI_EEI20_MASK (0x100000U)
  04cd15: line 7687 define DMA_EEI_EEI20_SHIFT (20U)
  04cd32: line 7688 define DMA_EEI_EEI20(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI20_SHIFT)) & DMA_EEI_EEI20_MASK)
  04cd92: line 7689 define DMA_EEI_EEI21_MASK (0x200000U)
  04cdb4: line 7690 define DMA_EEI_EEI21_SHIFT (21U)
  04cdd1: line 7691 define DMA_EEI_EEI21(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI21_SHIFT)) & DMA_EEI_EEI21_MASK)
  04ce31: line 7692 define DMA_EEI_EEI22_MASK (0x400000U)
  04ce53: line 7693 define DMA_EEI_EEI22_SHIFT (22U)
  04ce70: line 7694 define DMA_EEI_EEI22(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI22_SHIFT)) & DMA_EEI_EEI22_MASK)
  04ced0: line 7695 define DMA_EEI_EEI23_MASK (0x800000U)
  04cef2: line 7696 define DMA_EEI_EEI23_SHIFT (23U)
  04cf0f: line 7697 define DMA_EEI_EEI23(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI23_SHIFT)) & DMA_EEI_EEI23_MASK)
  04cf6f: line 7698 define DMA_EEI_EEI24_MASK (0x1000000U)
  04cf92: line 7699 define DMA_EEI_EEI24_SHIFT (24U)
  04cfaf: line 7700 define DMA_EEI_EEI24(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI24_SHIFT)) & DMA_EEI_EEI24_MASK)
  04d00f: line 7701 define DMA_EEI_EEI25_MASK (0x2000000U)
  04d032: line 7702 define DMA_EEI_EEI25_SHIFT (25U)
  04d04f: line 7703 define DMA_EEI_EEI25(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI25_SHIFT)) & DMA_EEI_EEI25_MASK)
  04d0af: line 7704 define DMA_EEI_EEI26_MASK (0x4000000U)
  04d0d2: line 7705 define DMA_EEI_EEI26_SHIFT (26U)
  04d0ef: line 7706 define DMA_EEI_EEI26(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI26_SHIFT)) & DMA_EEI_EEI26_MASK)
  04d14f: line 7707 define DMA_EEI_EEI27_MASK (0x8000000U)
  04d172: line 7708 define DMA_EEI_EEI27_SHIFT (27U)
  04d18f: line 7709 define DMA_EEI_EEI27(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI27_SHIFT)) & DMA_EEI_EEI27_MASK)
  04d1ef: line 7710 define DMA_EEI_EEI28_MASK (0x10000000U)
  04d213: line 7711 define DMA_EEI_EEI28_SHIFT (28U)
  04d230: line 7712 define DMA_EEI_EEI28(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI28_SHIFT)) & DMA_EEI_EEI28_MASK)
  04d290: line 7713 define DMA_EEI_EEI29_MASK (0x20000000U)
  04d2b4: line 7714 define DMA_EEI_EEI29_SHIFT (29U)
  04d2d1: line 7715 define DMA_EEI_EEI29(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI29_SHIFT)) & DMA_EEI_EEI29_MASK)
  04d331: line 7716 define DMA_EEI_EEI30_MASK (0x40000000U)
  04d355: line 7717 define DMA_EEI_EEI30_SHIFT (30U)
  04d372: line 7718 define DMA_EEI_EEI30(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI30_SHIFT)) & DMA_EEI_EEI30_MASK)
  04d3d2: line 7719 define DMA_EEI_EEI31_MASK (0x80000000U)
  04d3f6: line 7720 define DMA_EEI_EEI31_SHIFT (31U)
  04d413: line 7721 define DMA_EEI_EEI31(x) (((uint32_t)(((uint32_t)(x)) << DMA_EEI_EEI31_SHIFT)) & DMA_EEI_EEI31_MASK)
  04d473: line 7726 define DMA_CEEI_CEEI_MASK (0x1FU)
  04d491: line 7727 define DMA_CEEI_CEEI_SHIFT (0U)
  04d4ad: line 7728 define DMA_CEEI_CEEI(x) (((uint8_t)(((uint8_t)(x)) << DMA_CEEI_CEEI_SHIFT)) & DMA_CEEI_CEEI_MASK)
  04d50b: line 7729 define DMA_CEEI_CAEE_MASK (0x40U)
  04d529: line 7730 define DMA_CEEI_CAEE_SHIFT (6U)
  04d545: line 7731 define DMA_CEEI_CAEE(x) (((uint8_t)(((uint8_t)(x)) << DMA_CEEI_CAEE_SHIFT)) & DMA_CEEI_CAEE_MASK)
  04d5a3: line 7732 define DMA_CEEI_NOP_MASK (0x80U)
  04d5c0: line 7733 define DMA_CEEI_NOP_SHIFT (7U)
  04d5db: line 7734 define DMA_CEEI_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CEEI_NOP_SHIFT)) & DMA_CEEI_NOP_MASK)
  04d636: line 7739 define DMA_SEEI_SEEI_MASK (0x1FU)
  04d654: line 7740 define DMA_SEEI_SEEI_SHIFT (0U)
  04d670: line 7741 define DMA_SEEI_SEEI(x) (((uint8_t)(((uint8_t)(x)) << DMA_SEEI_SEEI_SHIFT)) & DMA_SEEI_SEEI_MASK)
  04d6ce: line 7742 define DMA_SEEI_SAEE_MASK (0x40U)
  04d6ec: line 7743 define DMA_SEEI_SAEE_SHIFT (6U)
  04d708: line 7744 define DMA_SEEI_SAEE(x) (((uint8_t)(((uint8_t)(x)) << DMA_SEEI_SAEE_SHIFT)) & DMA_SEEI_SAEE_MASK)
  04d766: line 7745 define DMA_SEEI_NOP_MASK (0x80U)
  04d783: line 7746 define DMA_SEEI_NOP_SHIFT (7U)
  04d79e: line 7747 define DMA_SEEI_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_SEEI_NOP_SHIFT)) & DMA_SEEI_NOP_MASK)
  04d7f9: line 7752 define DMA_CERQ_CERQ_MASK (0x1FU)
  04d817: line 7753 define DMA_CERQ_CERQ_SHIFT (0U)
  04d833: line 7754 define DMA_CERQ_CERQ(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERQ_CERQ_SHIFT)) & DMA_CERQ_CERQ_MASK)
  04d891: line 7755 define DMA_CERQ_CAER_MASK (0x40U)
  04d8af: line 7756 define DMA_CERQ_CAER_SHIFT (6U)
  04d8cb: line 7757 define DMA_CERQ_CAER(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERQ_CAER_SHIFT)) & DMA_CERQ_CAER_MASK)
  04d929: line 7758 define DMA_CERQ_NOP_MASK (0x80U)
  04d946: line 7759 define DMA_CERQ_NOP_SHIFT (7U)
  04d961: line 7760 define DMA_CERQ_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERQ_NOP_SHIFT)) & DMA_CERQ_NOP_MASK)
  04d9bc: line 7765 define DMA_SERQ_SERQ_MASK (0x1FU)
  04d9da: line 7766 define DMA_SERQ_SERQ_SHIFT (0U)
  04d9f6: line 7767 define DMA_SERQ_SERQ(x) (((uint8_t)(((uint8_t)(x)) << DMA_SERQ_SERQ_SHIFT)) & DMA_SERQ_SERQ_MASK)
  04da54: line 7768 define DMA_SERQ_SAER_MASK (0x40U)
  04da72: line 7769 define DMA_SERQ_SAER_SHIFT (6U)
  04da8e: line 7770 define DMA_SERQ_SAER(x) (((uint8_t)(((uint8_t)(x)) << DMA_SERQ_SAER_SHIFT)) & DMA_SERQ_SAER_MASK)
  04daec: line 7771 define DMA_SERQ_NOP_MASK (0x80U)
  04db09: line 7772 define DMA_SERQ_NOP_SHIFT (7U)
  04db24: line 7773 define DMA_SERQ_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_SERQ_NOP_SHIFT)) & DMA_SERQ_NOP_MASK)
  04db7f: line 7778 define DMA_CDNE_CDNE_MASK (0x1FU)
  04db9d: line 7779 define DMA_CDNE_CDNE_SHIFT (0U)
  04dbb9: line 7780 define DMA_CDNE_CDNE(x) (((uint8_t)(((uint8_t)(x)) << DMA_CDNE_CDNE_SHIFT)) & DMA_CDNE_CDNE_MASK)
  04dc17: line 7781 define DMA_CDNE_CADN_MASK (0x40U)
  04dc35: line 7782 define DMA_CDNE_CADN_SHIFT (6U)
  04dc51: line 7783 define DMA_CDNE_CADN(x) (((uint8_t)(((uint8_t)(x)) << DMA_CDNE_CADN_SHIFT)) & DMA_CDNE_CADN_MASK)
  04dcaf: line 7784 define DMA_CDNE_NOP_MASK (0x80U)
  04dccc: line 7785 define DMA_CDNE_NOP_SHIFT (7U)
  04dce7: line 7786 define DMA_CDNE_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CDNE_NOP_SHIFT)) & DMA_CDNE_NOP_MASK)
  04dd42: line 7791 define DMA_SSRT_SSRT_MASK (0x1FU)
  04dd60: line 7792 define DMA_SSRT_SSRT_SHIFT (0U)
  04dd7c: line 7793 define DMA_SSRT_SSRT(x) (((uint8_t)(((uint8_t)(x)) << DMA_SSRT_SSRT_SHIFT)) & DMA_SSRT_SSRT_MASK)
  04ddda: line 7794 define DMA_SSRT_SAST_MASK (0x40U)
  04ddf8: line 7795 define DMA_SSRT_SAST_SHIFT (6U)
  04de14: line 7796 define DMA_SSRT_SAST(x) (((uint8_t)(((uint8_t)(x)) << DMA_SSRT_SAST_SHIFT)) & DMA_SSRT_SAST_MASK)
  04de72: line 7797 define DMA_SSRT_NOP_MASK (0x80U)
  04de8f: line 7798 define DMA_SSRT_NOP_SHIFT (7U)
  04deaa: line 7799 define DMA_SSRT_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_SSRT_NOP_SHIFT)) & DMA_SSRT_NOP_MASK)
  04df05: line 7804 define DMA_CERR_CERR_MASK (0x1FU)
  04df23: line 7805 define DMA_CERR_CERR_SHIFT (0U)
  04df3f: line 7806 define DMA_CERR_CERR(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERR_CERR_SHIFT)) & DMA_CERR_CERR_MASK)
  04df9d: line 7807 define DMA_CERR_CAEI_MASK (0x40U)
  04dfbb: line 7808 define DMA_CERR_CAEI_SHIFT (6U)
  04dfd7: line 7809 define DMA_CERR_CAEI(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERR_CAEI_SHIFT)) & DMA_CERR_CAEI_MASK)
  04e035: line 7810 define DMA_CERR_NOP_MASK (0x80U)
  04e052: line 7811 define DMA_CERR_NOP_SHIFT (7U)
  04e06d: line 7812 define DMA_CERR_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CERR_NOP_SHIFT)) & DMA_CERR_NOP_MASK)
  04e0c8: line 7817 define DMA_CINT_CINT_MASK (0x1FU)
  04e0e6: line 7818 define DMA_CINT_CINT_SHIFT (0U)
  04e102: line 7819 define DMA_CINT_CINT(x) (((uint8_t)(((uint8_t)(x)) << DMA_CINT_CINT_SHIFT)) & DMA_CINT_CINT_MASK)
  04e160: line 7820 define DMA_CINT_CAIR_MASK (0x40U)
  04e17e: line 7821 define DMA_CINT_CAIR_SHIFT (6U)
  04e19a: line 7822 define DMA_CINT_CAIR(x) (((uint8_t)(((uint8_t)(x)) << DMA_CINT_CAIR_SHIFT)) & DMA_CINT_CAIR_MASK)
  04e1f8: line 7823 define DMA_CINT_NOP_MASK (0x80U)
  04e215: line 7824 define DMA_CINT_NOP_SHIFT (7U)
  04e230: line 7825 define DMA_CINT_NOP(x) (((uint8_t)(((uint8_t)(x)) << DMA_CINT_NOP_SHIFT)) & DMA_CINT_NOP_MASK)
  04e28b: line 7830 define DMA_INT_INT0_MASK (0x1U)
  04e2a7: line 7831 define DMA_INT_INT0_SHIFT (0U)
  04e2c2: line 7832 define DMA_INT_INT0(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT0_SHIFT)) & DMA_INT_INT0_MASK)
  04e31f: line 7833 define DMA_INT_INT1_MASK (0x2U)
  04e33b: line 7834 define DMA_INT_INT1_SHIFT (1U)
  04e356: line 7835 define DMA_INT_INT1(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT1_SHIFT)) & DMA_INT_INT1_MASK)
  04e3b3: line 7836 define DMA_INT_INT2_MASK (0x4U)
  04e3cf: line 7837 define DMA_INT_INT2_SHIFT (2U)
  04e3ea: line 7838 define DMA_INT_INT2(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT2_SHIFT)) & DMA_INT_INT2_MASK)
  04e447: line 7839 define DMA_INT_INT3_MASK (0x8U)
  04e463: line 7840 define DMA_INT_INT3_SHIFT (3U)
  04e47e: line 7841 define DMA_INT_INT3(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT3_SHIFT)) & DMA_INT_INT3_MASK)
  04e4db: line 7842 define DMA_INT_INT4_MASK (0x10U)
  04e4f8: line 7843 define DMA_INT_INT4_SHIFT (4U)
  04e513: line 7844 define DMA_INT_INT4(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT4_SHIFT)) & DMA_INT_INT4_MASK)
  04e570: line 7845 define DMA_INT_INT5_MASK (0x20U)
  04e58d: line 7846 define DMA_INT_INT5_SHIFT (5U)
  04e5a8: line 7847 define DMA_INT_INT5(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT5_SHIFT)) & DMA_INT_INT5_MASK)
  04e605: line 7848 define DMA_INT_INT6_MASK (0x40U)
  04e622: line 7849 define DMA_INT_INT6_SHIFT (6U)
  04e63d: line 7850 define DMA_INT_INT6(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT6_SHIFT)) & DMA_INT_INT6_MASK)
  04e69a: line 7851 define DMA_INT_INT7_MASK (0x80U)
  04e6b7: line 7852 define DMA_INT_INT7_SHIFT (7U)
  04e6d2: line 7853 define DMA_INT_INT7(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT7_SHIFT)) & DMA_INT_INT7_MASK)
  04e72f: line 7854 define DMA_INT_INT8_MASK (0x100U)
  04e74d: line 7855 define DMA_INT_INT8_SHIFT (8U)
  04e768: line 7856 define DMA_INT_INT8(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT8_SHIFT)) & DMA_INT_INT8_MASK)
  04e7c5: line 7857 define DMA_INT_INT9_MASK (0x200U)
  04e7e3: line 7858 define DMA_INT_INT9_SHIFT (9U)
  04e7fe: line 7859 define DMA_INT_INT9(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT9_SHIFT)) & DMA_INT_INT9_MASK)
  04e85b: line 7860 define DMA_INT_INT10_MASK (0x400U)
  04e87a: line 7861 define DMA_INT_INT10_SHIFT (10U)
  04e897: line 7862 define DMA_INT_INT10(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT10_SHIFT)) & DMA_INT_INT10_MASK)
  04e8f7: line 7863 define DMA_INT_INT11_MASK (0x800U)
  04e916: line 7864 define DMA_INT_INT11_SHIFT (11U)
  04e933: line 7865 define DMA_INT_INT11(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT11_SHIFT)) & DMA_INT_INT11_MASK)
  04e993: line 7866 define DMA_INT_INT12_MASK (0x1000U)
  04e9b3: line 7867 define DMA_INT_INT12_SHIFT (12U)
  04e9d0: line 7868 define DMA_INT_INT12(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT12_SHIFT)) & DMA_INT_INT12_MASK)
  04ea30: line 7869 define DMA_INT_INT13_MASK (0x2000U)
  04ea50: line 7870 define DMA_INT_INT13_SHIFT (13U)
  04ea6d: line 7871 define DMA_INT_INT13(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT13_SHIFT)) & DMA_INT_INT13_MASK)
  04eacd: line 7872 define DMA_INT_INT14_MASK (0x4000U)
  04eaed: line 7873 define DMA_INT_INT14_SHIFT (14U)
  04eb0a: line 7874 define DMA_INT_INT14(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT14_SHIFT)) & DMA_INT_INT14_MASK)
  04eb6a: line 7875 define DMA_INT_INT15_MASK (0x8000U)
  04eb8a: line 7876 define DMA_INT_INT15_SHIFT (15U)
  04eba7: line 7877 define DMA_INT_INT15(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT15_SHIFT)) & DMA_INT_INT15_MASK)
  04ec07: line 7878 define DMA_INT_INT16_MASK (0x10000U)
  04ec28: line 7879 define DMA_INT_INT16_SHIFT (16U)
  04ec45: line 7880 define DMA_INT_INT16(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT16_SHIFT)) & DMA_INT_INT16_MASK)
  04eca5: line 7881 define DMA_INT_INT17_MASK (0x20000U)
  04ecc6: line 7882 define DMA_INT_INT17_SHIFT (17U)
  04ece3: line 7883 define DMA_INT_INT17(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT17_SHIFT)) & DMA_INT_INT17_MASK)
  04ed43: line 7884 define DMA_INT_INT18_MASK (0x40000U)
  04ed64: line 7885 define DMA_INT_INT18_SHIFT (18U)
  04ed81: line 7886 define DMA_INT_INT18(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT18_SHIFT)) & DMA_INT_INT18_MASK)
  04ede1: line 7887 define DMA_INT_INT19_MASK (0x80000U)
  04ee02: line 7888 define DMA_INT_INT19_SHIFT (19U)
  04ee1f: line 7889 define DMA_INT_INT19(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT19_SHIFT)) & DMA_INT_INT19_MASK)
  04ee7f: line 7890 define DMA_INT_INT20_MASK (0x100000U)
  04eea1: line 7891 define DMA_INT_INT20_SHIFT (20U)
  04eebe: line 7892 define DMA_INT_INT20(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT20_SHIFT)) & DMA_INT_INT20_MASK)
  04ef1e: line 7893 define DMA_INT_INT21_MASK (0x200000U)
  04ef40: line 7894 define DMA_INT_INT21_SHIFT (21U)
  04ef5d: line 7895 define DMA_INT_INT21(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT21_SHIFT)) & DMA_INT_INT21_MASK)
  04efbd: line 7896 define DMA_INT_INT22_MASK (0x400000U)
  04efdf: line 7897 define DMA_INT_INT22_SHIFT (22U)
  04effc: line 7898 define DMA_INT_INT22(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT22_SHIFT)) & DMA_INT_INT22_MASK)
  04f05c: line 7899 define DMA_INT_INT23_MASK (0x800000U)
  04f07e: line 7900 define DMA_INT_INT23_SHIFT (23U)
  04f09b: line 7901 define DMA_INT_INT23(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT23_SHIFT)) & DMA_INT_INT23_MASK)
  04f0fb: line 7902 define DMA_INT_INT24_MASK (0x1000000U)
  04f11e: line 7903 define DMA_INT_INT24_SHIFT (24U)
  04f13b: line 7904 define DMA_INT_INT24(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT24_SHIFT)) & DMA_INT_INT24_MASK)
  04f19b: line 7905 define DMA_INT_INT25_MASK (0x2000000U)
  04f1be: line 7906 define DMA_INT_INT25_SHIFT (25U)
  04f1db: line 7907 define DMA_INT_INT25(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT25_SHIFT)) & DMA_INT_INT25_MASK)
  04f23b: line 7908 define DMA_INT_INT26_MASK (0x4000000U)
  04f25e: line 7909 define DMA_INT_INT26_SHIFT (26U)
  04f27b: line 7910 define DMA_INT_INT26(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT26_SHIFT)) & DMA_INT_INT26_MASK)
  04f2db: line 7911 define DMA_INT_INT27_MASK (0x8000000U)
  04f2fe: line 7912 define DMA_INT_INT27_SHIFT (27U)
  04f31b: line 7913 define DMA_INT_INT27(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT27_SHIFT)) & DMA_INT_INT27_MASK)
  04f37b: line 7914 define DMA_INT_INT28_MASK (0x10000000U)
  04f39f: line 7915 define DMA_INT_INT28_SHIFT (28U)
  04f3bc: line 7916 define DMA_INT_INT28(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT28_SHIFT)) & DMA_INT_INT28_MASK)
  04f41c: line 7917 define DMA_INT_INT29_MASK (0x20000000U)
  04f440: line 7918 define DMA_INT_INT29_SHIFT (29U)
  04f45d: line 7919 define DMA_INT_INT29(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT29_SHIFT)) & DMA_INT_INT29_MASK)
  04f4bd: line 7920 define DMA_INT_INT30_MASK (0x40000000U)
  04f4e1: line 7921 define DMA_INT_INT30_SHIFT (30U)
  04f4fe: line 7922 define DMA_INT_INT30(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT30_SHIFT)) & DMA_INT_INT30_MASK)
  04f55e: line 7923 define DMA_INT_INT31_MASK (0x80000000U)
  04f582: line 7924 define DMA_INT_INT31_SHIFT (31U)
  04f59f: line 7925 define DMA_INT_INT31(x) (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT31_SHIFT)) & DMA_INT_INT31_MASK)
  04f5ff: line 7930 define DMA_ERR_ERR0_MASK (0x1U)
  04f61b: line 7931 define DMA_ERR_ERR0_SHIFT (0U)
  04f636: line 7932 define DMA_ERR_ERR0(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR0_SHIFT)) & DMA_ERR_ERR0_MASK)
  04f693: line 7933 define DMA_ERR_ERR1_MASK (0x2U)
  04f6af: line 7934 define DMA_ERR_ERR1_SHIFT (1U)
  04f6ca: line 7935 define DMA_ERR_ERR1(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR1_SHIFT)) & DMA_ERR_ERR1_MASK)
  04f727: line 7936 define DMA_ERR_ERR2_MASK (0x4U)
  04f743: line 7937 define DMA_ERR_ERR2_SHIFT (2U)
  04f75e: line 7938 define DMA_ERR_ERR2(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR2_SHIFT)) & DMA_ERR_ERR2_MASK)
  04f7bb: line 7939 define DMA_ERR_ERR3_MASK (0x8U)
  04f7d7: line 7940 define DMA_ERR_ERR3_SHIFT (3U)
  04f7f2: line 7941 define DMA_ERR_ERR3(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR3_SHIFT)) & DMA_ERR_ERR3_MASK)
  04f84f: line 7942 define DMA_ERR_ERR4_MASK (0x10U)
  04f86c: line 7943 define DMA_ERR_ERR4_SHIFT (4U)
  04f887: line 7944 define DMA_ERR_ERR4(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR4_SHIFT)) & DMA_ERR_ERR4_MASK)
  04f8e4: line 7945 define DMA_ERR_ERR5_MASK (0x20U)
  04f901: line 7946 define DMA_ERR_ERR5_SHIFT (5U)
  04f91c: line 7947 define DMA_ERR_ERR5(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR5_SHIFT)) & DMA_ERR_ERR5_MASK)
  04f979: line 7948 define DMA_ERR_ERR6_MASK (0x40U)
  04f996: line 7949 define DMA_ERR_ERR6_SHIFT (6U)
  04f9b1: line 7950 define DMA_ERR_ERR6(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR6_SHIFT)) & DMA_ERR_ERR6_MASK)
  04fa0e: line 7951 define DMA_ERR_ERR7_MASK (0x80U)
  04fa2b: line 7952 define DMA_ERR_ERR7_SHIFT (7U)
  04fa46: line 7953 define DMA_ERR_ERR7(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR7_SHIFT)) & DMA_ERR_ERR7_MASK)
  04faa3: line 7954 define DMA_ERR_ERR8_MASK (0x100U)
  04fac1: line 7955 define DMA_ERR_ERR8_SHIFT (8U)
  04fadc: line 7956 define DMA_ERR_ERR8(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR8_SHIFT)) & DMA_ERR_ERR8_MASK)
  04fb39: line 7957 define DMA_ERR_ERR9_MASK (0x200U)
  04fb57: line 7958 define DMA_ERR_ERR9_SHIFT (9U)
  04fb72: line 7959 define DMA_ERR_ERR9(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR9_SHIFT)) & DMA_ERR_ERR9_MASK)
  04fbcf: line 7960 define DMA_ERR_ERR10_MASK (0x400U)
  04fbee: line 7961 define DMA_ERR_ERR10_SHIFT (10U)
  04fc0b: line 7962 define DMA_ERR_ERR10(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR10_SHIFT)) & DMA_ERR_ERR10_MASK)
  04fc6b: line 7963 define DMA_ERR_ERR11_MASK (0x800U)
  04fc8a: line 7964 define DMA_ERR_ERR11_SHIFT (11U)
  04fca7: line 7965 define DMA_ERR_ERR11(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR11_SHIFT)) & DMA_ERR_ERR11_MASK)
  04fd07: line 7966 define DMA_ERR_ERR12_MASK (0x1000U)
  04fd27: line 7967 define DMA_ERR_ERR12_SHIFT (12U)
  04fd44: line 7968 define DMA_ERR_ERR12(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR12_SHIFT)) & DMA_ERR_ERR12_MASK)
  04fda4: line 7969 define DMA_ERR_ERR13_MASK (0x2000U)
  04fdc4: line 7970 define DMA_ERR_ERR13_SHIFT (13U)
  04fde1: line 7971 define DMA_ERR_ERR13(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR13_SHIFT)) & DMA_ERR_ERR13_MASK)
  04fe41: line 7972 define DMA_ERR_ERR14_MASK (0x4000U)
  04fe61: line 7973 define DMA_ERR_ERR14_SHIFT (14U)
  04fe7e: line 7974 define DMA_ERR_ERR14(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR14_SHIFT)) & DMA_ERR_ERR14_MASK)
  04fede: line 7975 define DMA_ERR_ERR15_MASK (0x8000U)
  04fefe: line 7976 define DMA_ERR_ERR15_SHIFT (15U)
  04ff1b: line 7977 define DMA_ERR_ERR15(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR15_SHIFT)) & DMA_ERR_ERR15_MASK)
  04ff7b: line 7978 define DMA_ERR_ERR16_MASK (0x10000U)
  04ff9c: line 7979 define DMA_ERR_ERR16_SHIFT (16U)
  04ffb9: line 7980 define DMA_ERR_ERR16(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR16_SHIFT)) & DMA_ERR_ERR16_MASK)
  050019: line 7981 define DMA_ERR_ERR17_MASK (0x20000U)
  05003a: line 7982 define DMA_ERR_ERR17_SHIFT (17U)
  050057: line 7983 define DMA_ERR_ERR17(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR17_SHIFT)) & DMA_ERR_ERR17_MASK)
  0500b7: line 7984 define DMA_ERR_ERR18_MASK (0x40000U)
  0500d8: line 7985 define DMA_ERR_ERR18_SHIFT (18U)
  0500f5: line 7986 define DMA_ERR_ERR18(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR18_SHIFT)) & DMA_ERR_ERR18_MASK)
  050155: line 7987 define DMA_ERR_ERR19_MASK (0x80000U)
  050176: line 7988 define DMA_ERR_ERR19_SHIFT (19U)
  050193: line 7989 define DMA_ERR_ERR19(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR19_SHIFT)) & DMA_ERR_ERR19_MASK)
  0501f3: line 7990 define DMA_ERR_ERR20_MASK (0x100000U)
  050215: line 7991 define DMA_ERR_ERR20_SHIFT (20U)
  050232: line 7992 define DMA_ERR_ERR20(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR20_SHIFT)) & DMA_ERR_ERR20_MASK)
  050292: line 7993 define DMA_ERR_ERR21_MASK (0x200000U)
  0502b4: line 7994 define DMA_ERR_ERR21_SHIFT (21U)
  0502d1: line 7995 define DMA_ERR_ERR21(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR21_SHIFT)) & DMA_ERR_ERR21_MASK)
  050331: line 7996 define DMA_ERR_ERR22_MASK (0x400000U)
  050353: line 7997 define DMA_ERR_ERR22_SHIFT (22U)
  050370: line 7998 define DMA_ERR_ERR22(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR22_SHIFT)) & DMA_ERR_ERR22_MASK)
  0503d0: line 7999 define DMA_ERR_ERR23_MASK (0x800000U)
  0503f2: line 8000 define DMA_ERR_ERR23_SHIFT (23U)
  05040f: line 8001 define DMA_ERR_ERR23(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR23_SHIFT)) & DMA_ERR_ERR23_MASK)
  05046f: line 8002 define DMA_ERR_ERR24_MASK (0x1000000U)
  050492: line 8003 define DMA_ERR_ERR24_SHIFT (24U)
  0504af: line 8004 define DMA_ERR_ERR24(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR24_SHIFT)) & DMA_ERR_ERR24_MASK)
  05050f: line 8005 define DMA_ERR_ERR25_MASK (0x2000000U)
  050532: line 8006 define DMA_ERR_ERR25_SHIFT (25U)
  05054f: line 8007 define DMA_ERR_ERR25(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR25_SHIFT)) & DMA_ERR_ERR25_MASK)
  0505af: line 8008 define DMA_ERR_ERR26_MASK (0x4000000U)
  0505d2: line 8009 define DMA_ERR_ERR26_SHIFT (26U)
  0505ef: line 8010 define DMA_ERR_ERR26(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR26_SHIFT)) & DMA_ERR_ERR26_MASK)
  05064f: line 8011 define DMA_ERR_ERR27_MASK (0x8000000U)
  050672: line 8012 define DMA_ERR_ERR27_SHIFT (27U)
  05068f: line 8013 define DMA_ERR_ERR27(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR27_SHIFT)) & DMA_ERR_ERR27_MASK)
  0506ef: line 8014 define DMA_ERR_ERR28_MASK (0x10000000U)
  050713: line 8015 define DMA_ERR_ERR28_SHIFT (28U)
  050730: line 8016 define DMA_ERR_ERR28(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR28_SHIFT)) & DMA_ERR_ERR28_MASK)
  050790: line 8017 define DMA_ERR_ERR29_MASK (0x20000000U)
  0507b4: line 8018 define DMA_ERR_ERR29_SHIFT (29U)
  0507d1: line 8019 define DMA_ERR_ERR29(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR29_SHIFT)) & DMA_ERR_ERR29_MASK)
  050831: line 8020 define DMA_ERR_ERR30_MASK (0x40000000U)
  050855: line 8021 define DMA_ERR_ERR30_SHIFT (30U)
  050872: line 8022 define DMA_ERR_ERR30(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR30_SHIFT)) & DMA_ERR_ERR30_MASK)
  0508d2: line 8023 define DMA_ERR_ERR31_MASK (0x80000000U)
  0508f6: line 8024 define DMA_ERR_ERR31_SHIFT (31U)
  050913: line 8025 define DMA_ERR_ERR31(x) (((uint32_t)(((uint32_t)(x)) << DMA_ERR_ERR31_SHIFT)) & DMA_ERR_ERR31_MASK)
  050973: line 8030 define DMA_HRS_HRS0_MASK (0x1U)
  05098f: line 8031 define DMA_HRS_HRS0_SHIFT (0U)
  0509aa: line 8032 define DMA_HRS_HRS0(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS0_SHIFT)) & DMA_HRS_HRS0_MASK)
  050a07: line 8033 define DMA_HRS_HRS1_MASK (0x2U)
  050a23: line 8034 define DMA_HRS_HRS1_SHIFT (1U)
  050a3e: line 8035 define DMA_HRS_HRS1(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS1_SHIFT)) & DMA_HRS_HRS1_MASK)
  050a9b: line 8036 define DMA_HRS_HRS2_MASK (0x4U)
  050ab7: line 8037 define DMA_HRS_HRS2_SHIFT (2U)
  050ad2: line 8038 define DMA_HRS_HRS2(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS2_SHIFT)) & DMA_HRS_HRS2_MASK)
  050b2f: line 8039 define DMA_HRS_HRS3_MASK (0x8U)
  050b4b: line 8040 define DMA_HRS_HRS3_SHIFT (3U)
  050b66: line 8041 define DMA_HRS_HRS3(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS3_SHIFT)) & DMA_HRS_HRS3_MASK)
  050bc3: line 8042 define DMA_HRS_HRS4_MASK (0x10U)
  050be0: line 8043 define DMA_HRS_HRS4_SHIFT (4U)
  050bfb: line 8044 define DMA_HRS_HRS4(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS4_SHIFT)) & DMA_HRS_HRS4_MASK)
  050c58: line 8045 define DMA_HRS_HRS5_MASK (0x20U)
  050c75: line 8046 define DMA_HRS_HRS5_SHIFT (5U)
  050c90: line 8047 define DMA_HRS_HRS5(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS5_SHIFT)) & DMA_HRS_HRS5_MASK)
  050ced: line 8048 define DMA_HRS_HRS6_MASK (0x40U)
  050d0a: line 8049 define DMA_HRS_HRS6_SHIFT (6U)
  050d25: line 8050 define DMA_HRS_HRS6(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS6_SHIFT)) & DMA_HRS_HRS6_MASK)
  050d82: line 8051 define DMA_HRS_HRS7_MASK (0x80U)
  050d9f: line 8052 define DMA_HRS_HRS7_SHIFT (7U)
  050dba: line 8053 define DMA_HRS_HRS7(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS7_SHIFT)) & DMA_HRS_HRS7_MASK)
  050e17: line 8054 define DMA_HRS_HRS8_MASK (0x100U)
  050e35: line 8055 define DMA_HRS_HRS8_SHIFT (8U)
  050e50: line 8056 define DMA_HRS_HRS8(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS8_SHIFT)) & DMA_HRS_HRS8_MASK)
  050ead: line 8057 define DMA_HRS_HRS9_MASK (0x200U)
  050ecb: line 8058 define DMA_HRS_HRS9_SHIFT (9U)
  050ee6: line 8059 define DMA_HRS_HRS9(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS9_SHIFT)) & DMA_HRS_HRS9_MASK)
  050f43: line 8060 define DMA_HRS_HRS10_MASK (0x400U)
  050f62: line 8061 define DMA_HRS_HRS10_SHIFT (10U)
  050f7f: line 8062 define DMA_HRS_HRS10(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS10_SHIFT)) & DMA_HRS_HRS10_MASK)
  050fdf: line 8063 define DMA_HRS_HRS11_MASK (0x800U)
  050ffe: line 8064 define DMA_HRS_HRS11_SHIFT (11U)
  05101b: line 8065 define DMA_HRS_HRS11(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS11_SHIFT)) & DMA_HRS_HRS11_MASK)
  05107b: line 8066 define DMA_HRS_HRS12_MASK (0x1000U)
  05109b: line 8067 define DMA_HRS_HRS12_SHIFT (12U)
  0510b8: line 8068 define DMA_HRS_HRS12(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS12_SHIFT)) & DMA_HRS_HRS12_MASK)
  051118: line 8069 define DMA_HRS_HRS13_MASK (0x2000U)
  051138: line 8070 define DMA_HRS_HRS13_SHIFT (13U)
  051155: line 8071 define DMA_HRS_HRS13(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS13_SHIFT)) & DMA_HRS_HRS13_MASK)
  0511b5: line 8072 define DMA_HRS_HRS14_MASK (0x4000U)
  0511d5: line 8073 define DMA_HRS_HRS14_SHIFT (14U)
  0511f2: line 8074 define DMA_HRS_HRS14(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS14_SHIFT)) & DMA_HRS_HRS14_MASK)
  051252: line 8075 define DMA_HRS_HRS15_MASK (0x8000U)
  051272: line 8076 define DMA_HRS_HRS15_SHIFT (15U)
  05128f: line 8077 define DMA_HRS_HRS15(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS15_SHIFT)) & DMA_HRS_HRS15_MASK)
  0512ef: line 8078 define DMA_HRS_HRS16_MASK (0x10000U)
  051310: line 8079 define DMA_HRS_HRS16_SHIFT (16U)
  05132d: line 8080 define DMA_HRS_HRS16(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS16_SHIFT)) & DMA_HRS_HRS16_MASK)
  05138d: line 8081 define DMA_HRS_HRS17_MASK (0x20000U)
  0513ae: line 8082 define DMA_HRS_HRS17_SHIFT (17U)
  0513cb: line 8083 define DMA_HRS_HRS17(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS17_SHIFT)) & DMA_HRS_HRS17_MASK)
  05142b: line 8084 define DMA_HRS_HRS18_MASK (0x40000U)
  05144c: line 8085 define DMA_HRS_HRS18_SHIFT (18U)
  051469: line 8086 define DMA_HRS_HRS18(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS18_SHIFT)) & DMA_HRS_HRS18_MASK)
  0514c9: line 8087 define DMA_HRS_HRS19_MASK (0x80000U)
  0514ea: line 8088 define DMA_HRS_HRS19_SHIFT (19U)
  051507: line 8089 define DMA_HRS_HRS19(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS19_SHIFT)) & DMA_HRS_HRS19_MASK)
  051567: line 8090 define DMA_HRS_HRS20_MASK (0x100000U)
  051589: line 8091 define DMA_HRS_HRS20_SHIFT (20U)
  0515a6: line 8092 define DMA_HRS_HRS20(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS20_SHIFT)) & DMA_HRS_HRS20_MASK)
  051606: line 8093 define DMA_HRS_HRS21_MASK (0x200000U)
  051628: line 8094 define DMA_HRS_HRS21_SHIFT (21U)
  051645: line 8095 define DMA_HRS_HRS21(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS21_SHIFT)) & DMA_HRS_HRS21_MASK)
  0516a5: line 8096 define DMA_HRS_HRS22_MASK (0x400000U)
  0516c7: line 8097 define DMA_HRS_HRS22_SHIFT (22U)
  0516e4: line 8098 define DMA_HRS_HRS22(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS22_SHIFT)) & DMA_HRS_HRS22_MASK)
  051744: line 8099 define DMA_HRS_HRS23_MASK (0x800000U)
  051766: line 8100 define DMA_HRS_HRS23_SHIFT (23U)
  051783: line 8101 define DMA_HRS_HRS23(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS23_SHIFT)) & DMA_HRS_HRS23_MASK)
  0517e3: line 8102 define DMA_HRS_HRS24_MASK (0x1000000U)
  051806: line 8103 define DMA_HRS_HRS24_SHIFT (24U)
  051823: line 8104 define DMA_HRS_HRS24(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS24_SHIFT)) & DMA_HRS_HRS24_MASK)
  051883: line 8105 define DMA_HRS_HRS25_MASK (0x2000000U)
  0518a6: line 8106 define DMA_HRS_HRS25_SHIFT (25U)
  0518c3: line 8107 define DMA_HRS_HRS25(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS25_SHIFT)) & DMA_HRS_HRS25_MASK)
  051923: line 8108 define DMA_HRS_HRS26_MASK (0x4000000U)
  051946: line 8109 define DMA_HRS_HRS26_SHIFT (26U)
  051963: line 8110 define DMA_HRS_HRS26(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS26_SHIFT)) & DMA_HRS_HRS26_MASK)
  0519c3: line 8111 define DMA_HRS_HRS27_MASK (0x8000000U)
  0519e6: line 8112 define DMA_HRS_HRS27_SHIFT (27U)
  051a03: line 8113 define DMA_HRS_HRS27(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS27_SHIFT)) & DMA_HRS_HRS27_MASK)
  051a63: line 8114 define DMA_HRS_HRS28_MASK (0x10000000U)
  051a87: line 8115 define DMA_HRS_HRS28_SHIFT (28U)
  051aa4: line 8116 define DMA_HRS_HRS28(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS28_SHIFT)) & DMA_HRS_HRS28_MASK)
  051b04: line 8117 define DMA_HRS_HRS29_MASK (0x20000000U)
  051b28: line 8118 define DMA_HRS_HRS29_SHIFT (29U)
  051b45: line 8119 define DMA_HRS_HRS29(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS29_SHIFT)) & DMA_HRS_HRS29_MASK)
  051ba5: line 8120 define DMA_HRS_HRS30_MASK (0x40000000U)
  051bc9: line 8121 define DMA_HRS_HRS30_SHIFT (30U)
  051be6: line 8122 define DMA_HRS_HRS30(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS30_SHIFT)) & DMA_HRS_HRS30_MASK)
  051c46: line 8123 define DMA_HRS_HRS31_MASK (0x80000000U)
  051c6a: line 8124 define DMA_HRS_HRS31_SHIFT (31U)
  051c87: line 8125 define DMA_HRS_HRS31(x) (((uint32_t)(((uint32_t)(x)) << DMA_HRS_HRS31_SHIFT)) & DMA_HRS_HRS31_MASK)
  051ce7: line 8130 define DMA_EARS_EDREQ_0_MASK (0x1U)
  051d07: line 8131 define DMA_EARS_EDREQ_0_SHIFT (0U)
  051d26: line 8132 define DMA_EARS_EDREQ_0(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_0_SHIFT)) & DMA_EARS_EDREQ_0_MASK)
  051d8f: line 8133 define DMA_EARS_EDREQ_1_MASK (0x2U)
  051daf: line 8134 define DMA_EARS_EDREQ_1_SHIFT (1U)
  051dce: line 8135 define DMA_EARS_EDREQ_1(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_1_SHIFT)) & DMA_EARS_EDREQ_1_MASK)
  051e37: line 8136 define DMA_EARS_EDREQ_2_MASK (0x4U)
  051e57: line 8137 define DMA_EARS_EDREQ_2_SHIFT (2U)
  051e76: line 8138 define DMA_EARS_EDREQ_2(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_2_SHIFT)) & DMA_EARS_EDREQ_2_MASK)
  051edf: line 8139 define DMA_EARS_EDREQ_3_MASK (0x8U)
  051eff: line 8140 define DMA_EARS_EDREQ_3_SHIFT (3U)
  051f1e: line 8141 define DMA_EARS_EDREQ_3(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_3_SHIFT)) & DMA_EARS_EDREQ_3_MASK)
  051f87: line 8142 define DMA_EARS_EDREQ_4_MASK (0x10U)
  051fa8: line 8143 define DMA_EARS_EDREQ_4_SHIFT (4U)
  051fc7: line 8144 define DMA_EARS_EDREQ_4(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_4_SHIFT)) & DMA_EARS_EDREQ_4_MASK)
  052030: line 8145 define DMA_EARS_EDREQ_5_MASK (0x20U)
  052051: line 8146 define DMA_EARS_EDREQ_5_SHIFT (5U)
  052070: line 8147 define DMA_EARS_EDREQ_5(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_5_SHIFT)) & DMA_EARS_EDREQ_5_MASK)
  0520d9: line 8148 define DMA_EARS_EDREQ_6_MASK (0x40U)
  0520fa: line 8149 define DMA_EARS_EDREQ_6_SHIFT (6U)
  052119: line 8150 define DMA_EARS_EDREQ_6(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_6_SHIFT)) & DMA_EARS_EDREQ_6_MASK)
  052182: line 8151 define DMA_EARS_EDREQ_7_MASK (0x80U)
  0521a3: line 8152 define DMA_EARS_EDREQ_7_SHIFT (7U)
  0521c2: line 8153 define DMA_EARS_EDREQ_7(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_7_SHIFT)) & DMA_EARS_EDREQ_7_MASK)
  05222b: line 8154 define DMA_EARS_EDREQ_8_MASK (0x100U)
  05224d: line 8155 define DMA_EARS_EDREQ_8_SHIFT (8U)
  05226c: line 8156 define DMA_EARS_EDREQ_8(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_8_SHIFT)) & DMA_EARS_EDREQ_8_MASK)
  0522d5: line 8157 define DMA_EARS_EDREQ_9_MASK (0x200U)
  0522f7: line 8158 define DMA_EARS_EDREQ_9_SHIFT (9U)
  052316: line 8159 define DMA_EARS_EDREQ_9(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_9_SHIFT)) & DMA_EARS_EDREQ_9_MASK)
  05237f: line 8160 define DMA_EARS_EDREQ_10_MASK (0x400U)
  0523a2: line 8161 define DMA_EARS_EDREQ_10_SHIFT (10U)
  0523c3: line 8162 define DMA_EARS_EDREQ_10(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_10_SHIFT)) & DMA_EARS_EDREQ_10_MASK)
  05242f: line 8163 define DMA_EARS_EDREQ_11_MASK (0x800U)
  052452: line 8164 define DMA_EARS_EDREQ_11_SHIFT (11U)
  052473: line 8165 define DMA_EARS_EDREQ_11(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_11_SHIFT)) & DMA_EARS_EDREQ_11_MASK)
  0524df: line 8166 define DMA_EARS_EDREQ_12_MASK (0x1000U)
  052503: line 8167 define DMA_EARS_EDREQ_12_SHIFT (12U)
  052524: line 8168 define DMA_EARS_EDREQ_12(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_12_SHIFT)) & DMA_EARS_EDREQ_12_MASK)
  052590: line 8169 define DMA_EARS_EDREQ_13_MASK (0x2000U)
  0525b4: line 8170 define DMA_EARS_EDREQ_13_SHIFT (13U)
  0525d5: line 8171 define DMA_EARS_EDREQ_13(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_13_SHIFT)) & DMA_EARS_EDREQ_13_MASK)
  052641: line 8172 define DMA_EARS_EDREQ_14_MASK (0x4000U)
  052665: line 8173 define DMA_EARS_EDREQ_14_SHIFT (14U)
  052686: line 8174 define DMA_EARS_EDREQ_14(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_14_SHIFT)) & DMA_EARS_EDREQ_14_MASK)
  0526f2: line 8175 define DMA_EARS_EDREQ_15_MASK (0x8000U)
  052716: line 8176 define DMA_EARS_EDREQ_15_SHIFT (15U)
  052737: line 8177 define DMA_EARS_EDREQ_15(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_15_SHIFT)) & DMA_EARS_EDREQ_15_MASK)
  0527a3: line 8178 define DMA_EARS_EDREQ_16_MASK (0x10000U)
  0527c8: line 8179 define DMA_EARS_EDREQ_16_SHIFT (16U)
  0527e9: line 8180 define DMA_EARS_EDREQ_16(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_16_SHIFT)) & DMA_EARS_EDREQ_16_MASK)
  052855: line 8181 define DMA_EARS_EDREQ_17_MASK (0x20000U)
  05287a: line 8182 define DMA_EARS_EDREQ_17_SHIFT (17U)
  05289b: line 8183 define DMA_EARS_EDREQ_17(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_17_SHIFT)) & DMA_EARS_EDREQ_17_MASK)
  052907: line 8184 define DMA_EARS_EDREQ_18_MASK (0x40000U)
  05292c: line 8185 define DMA_EARS_EDREQ_18_SHIFT (18U)
  05294d: line 8186 define DMA_EARS_EDREQ_18(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_18_SHIFT)) & DMA_EARS_EDREQ_18_MASK)
  0529b9: line 8187 define DMA_EARS_EDREQ_19_MASK (0x80000U)
  0529de: line 8188 define DMA_EARS_EDREQ_19_SHIFT (19U)
  0529ff: line 8189 define DMA_EARS_EDREQ_19(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_19_SHIFT)) & DMA_EARS_EDREQ_19_MASK)
  052a6b: line 8190 define DMA_EARS_EDREQ_20_MASK (0x100000U)
  052a91: line 8191 define DMA_EARS_EDREQ_20_SHIFT (20U)
  052ab2: line 8192 define DMA_EARS_EDREQ_20(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_20_SHIFT)) & DMA_EARS_EDREQ_20_MASK)
  052b1e: line 8193 define DMA_EARS_EDREQ_21_MASK (0x200000U)
  052b44: line 8194 define DMA_EARS_EDREQ_21_SHIFT (21U)
  052b65: line 8195 define DMA_EARS_EDREQ_21(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_21_SHIFT)) & DMA_EARS_EDREQ_21_MASK)
  052bd1: line 8196 define DMA_EARS_EDREQ_22_MASK (0x400000U)
  052bf7: line 8197 define DMA_EARS_EDREQ_22_SHIFT (22U)
  052c18: line 8198 define DMA_EARS_EDREQ_22(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_22_SHIFT)) & DMA_EARS_EDREQ_22_MASK)
  052c84: line 8199 define DMA_EARS_EDREQ_23_MASK (0x800000U)
  052caa: line 8200 define DMA_EARS_EDREQ_23_SHIFT (23U)
  052ccb: line 8201 define DMA_EARS_EDREQ_23(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_23_SHIFT)) & DMA_EARS_EDREQ_23_MASK)
  052d37: line 8202 define DMA_EARS_EDREQ_24_MASK (0x1000000U)
  052d5e: line 8203 define DMA_EARS_EDREQ_24_SHIFT (24U)
  052d7f: line 8204 define DMA_EARS_EDREQ_24(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_24_SHIFT)) & DMA_EARS_EDREQ_24_MASK)
  052deb: line 8205 define DMA_EARS_EDREQ_25_MASK (0x2000000U)
  052e12: line 8206 define DMA_EARS_EDREQ_25_SHIFT (25U)
  052e33: line 8207 define DMA_EARS_EDREQ_25(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_25_SHIFT)) & DMA_EARS_EDREQ_25_MASK)
  052e9f: line 8208 define DMA_EARS_EDREQ_26_MASK (0x4000000U)
  052ec6: line 8209 define DMA_EARS_EDREQ_26_SHIFT (26U)
  052ee7: line 8210 define DMA_EARS_EDREQ_26(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_26_SHIFT)) & DMA_EARS_EDREQ_26_MASK)
  052f53: line 8211 define DMA_EARS_EDREQ_27_MASK (0x8000000U)
  052f7a: line 8212 define DMA_EARS_EDREQ_27_SHIFT (27U)
  052f9b: line 8213 define DMA_EARS_EDREQ_27(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_27_SHIFT)) & DMA_EARS_EDREQ_27_MASK)
  053007: line 8214 define DMA_EARS_EDREQ_28_MASK (0x10000000U)
  05302f: line 8215 define DMA_EARS_EDREQ_28_SHIFT (28U)
  053050: line 8216 define DMA_EARS_EDREQ_28(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_28_SHIFT)) & DMA_EARS_EDREQ_28_MASK)
  0530bc: line 8217 define DMA_EARS_EDREQ_29_MASK (0x20000000U)
  0530e4: line 8218 define DMA_EARS_EDREQ_29_SHIFT (29U)
  053105: line 8219 define DMA_EARS_EDREQ_29(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_29_SHIFT)) & DMA_EARS_EDREQ_29_MASK)
  053171: line 8220 define DMA_EARS_EDREQ_30_MASK (0x40000000U)
  053199: line 8221 define DMA_EARS_EDREQ_30_SHIFT (30U)
  0531ba: line 8222 define DMA_EARS_EDREQ_30(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_30_SHIFT)) & DMA_EARS_EDREQ_30_MASK)
  053226: line 8223 define DMA_EARS_EDREQ_31_MASK (0x80000000U)
  05324e: line 8224 define DMA_EARS_EDREQ_31_SHIFT (31U)
  05326f: line 8225 define DMA_EARS_EDREQ_31(x) (((uint32_t)(((uint32_t)(x)) << DMA_EARS_EDREQ_31_SHIFT)) & DMA_EARS_EDREQ_31_MASK)
  0532db: line 8230 define DMA_DCHPRI3_CHPRI_MASK (0xFU)
  0532fc: line 8231 define DMA_DCHPRI3_CHPRI_SHIFT (0U)
  05331c: line 8232 define DMA_DCHPRI3_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI3_CHPRI_SHIFT)) & DMA_DCHPRI3_CHPRI_MASK)
  053386: line 8233 define DMA_DCHPRI3_GRPPRI_MASK (0x30U)
  0533a9: line 8234 define DMA_DCHPRI3_GRPPRI_SHIFT (4U)
  0533ca: line 8235 define DMA_DCHPRI3_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI3_GRPPRI_SHIFT)) & DMA_DCHPRI3_GRPPRI_MASK)
  053437: line 8236 define DMA_DCHPRI3_DPA_MASK (0x40U)
  053457: line 8237 define DMA_DCHPRI3_DPA_SHIFT (6U)
  053475: line 8238 define DMA_DCHPRI3_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI3_DPA_SHIFT)) & DMA_DCHPRI3_DPA_MASK)
  0534d9: line 8239 define DMA_DCHPRI3_ECP_MASK (0x80U)
  0534f9: line 8240 define DMA_DCHPRI3_ECP_SHIFT (7U)
  053517: line 8241 define DMA_DCHPRI3_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI3_ECP_SHIFT)) & DMA_DCHPRI3_ECP_MASK)
  05357b: line 8246 define DMA_DCHPRI2_CHPRI_MASK (0xFU)
  05359c: line 8247 define DMA_DCHPRI2_CHPRI_SHIFT (0U)
  0535bc: line 8248 define DMA_DCHPRI2_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI2_CHPRI_SHIFT)) & DMA_DCHPRI2_CHPRI_MASK)
  053626: line 8249 define DMA_DCHPRI2_GRPPRI_MASK (0x30U)
  053649: line 8250 define DMA_DCHPRI2_GRPPRI_SHIFT (4U)
  05366a: line 8251 define DMA_DCHPRI2_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI2_GRPPRI_SHIFT)) & DMA_DCHPRI2_GRPPRI_MASK)
  0536d7: line 8252 define DMA_DCHPRI2_DPA_MASK (0x40U)
  0536f7: line 8253 define DMA_DCHPRI2_DPA_SHIFT (6U)
  053715: line 8254 define DMA_DCHPRI2_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI2_DPA_SHIFT)) & DMA_DCHPRI2_DPA_MASK)
  053779: line 8255 define DMA_DCHPRI2_ECP_MASK (0x80U)
  053799: line 8256 define DMA_DCHPRI2_ECP_SHIFT (7U)
  0537b7: line 8257 define DMA_DCHPRI2_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI2_ECP_SHIFT)) & DMA_DCHPRI2_ECP_MASK)
  05381b: line 8262 define DMA_DCHPRI1_CHPRI_MASK (0xFU)
  05383c: line 8263 define DMA_DCHPRI1_CHPRI_SHIFT (0U)
  05385c: line 8264 define DMA_DCHPRI1_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI1_CHPRI_SHIFT)) & DMA_DCHPRI1_CHPRI_MASK)
  0538c6: line 8265 define DMA_DCHPRI1_GRPPRI_MASK (0x30U)
  0538e9: line 8266 define DMA_DCHPRI1_GRPPRI_SHIFT (4U)
  05390a: line 8267 define DMA_DCHPRI1_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI1_GRPPRI_SHIFT)) & DMA_DCHPRI1_GRPPRI_MASK)
  053977: line 8268 define DMA_DCHPRI1_DPA_MASK (0x40U)
  053997: line 8269 define DMA_DCHPRI1_DPA_SHIFT (6U)
  0539b5: line 8270 define DMA_DCHPRI1_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI1_DPA_SHIFT)) & DMA_DCHPRI1_DPA_MASK)
  053a19: line 8271 define DMA_DCHPRI1_ECP_MASK (0x80U)
  053a39: line 8272 define DMA_DCHPRI1_ECP_SHIFT (7U)
  053a57: line 8273 define DMA_DCHPRI1_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI1_ECP_SHIFT)) & DMA_DCHPRI1_ECP_MASK)
  053abb: line 8278 define DMA_DCHPRI0_CHPRI_MASK (0xFU)
  053adc: line 8279 define DMA_DCHPRI0_CHPRI_SHIFT (0U)
  053afc: line 8280 define DMA_DCHPRI0_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI0_CHPRI_SHIFT)) & DMA_DCHPRI0_CHPRI_MASK)
  053b66: line 8281 define DMA_DCHPRI0_GRPPRI_MASK (0x30U)
  053b89: line 8282 define DMA_DCHPRI0_GRPPRI_SHIFT (4U)
  053baa: line 8283 define DMA_DCHPRI0_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI0_GRPPRI_SHIFT)) & DMA_DCHPRI0_GRPPRI_MASK)
  053c17: line 8284 define DMA_DCHPRI0_DPA_MASK (0x40U)
  053c37: line 8285 define DMA_DCHPRI0_DPA_SHIFT (6U)
  053c55: line 8286 define DMA_DCHPRI0_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI0_DPA_SHIFT)) & DMA_DCHPRI0_DPA_MASK)
  053cb9: line 8287 define DMA_DCHPRI0_ECP_MASK (0x80U)
  053cd9: line 8288 define DMA_DCHPRI0_ECP_SHIFT (7U)
  053cf7: line 8289 define DMA_DCHPRI0_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI0_ECP_SHIFT)) & DMA_DCHPRI0_ECP_MASK)
  053d5b: line 8294 define DMA_DCHPRI7_CHPRI_MASK (0xFU)
  053d7c: line 8295 define DMA_DCHPRI7_CHPRI_SHIFT (0U)
  053d9c: line 8296 define DMA_DCHPRI7_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI7_CHPRI_SHIFT)) & DMA_DCHPRI7_CHPRI_MASK)
  053e06: line 8297 define DMA_DCHPRI7_GRPPRI_MASK (0x30U)
  053e29: line 8298 define DMA_DCHPRI7_GRPPRI_SHIFT (4U)
  053e4a: line 8299 define DMA_DCHPRI7_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI7_GRPPRI_SHIFT)) & DMA_DCHPRI7_GRPPRI_MASK)
  053eb7: line 8300 define DMA_DCHPRI7_DPA_MASK (0x40U)
  053ed7: line 8301 define DMA_DCHPRI7_DPA_SHIFT (6U)
  053ef5: line 8302 define DMA_DCHPRI7_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI7_DPA_SHIFT)) & DMA_DCHPRI7_DPA_MASK)
  053f59: line 8303 define DMA_DCHPRI7_ECP_MASK (0x80U)
  053f79: line 8304 define DMA_DCHPRI7_ECP_SHIFT (7U)
  053f97: line 8305 define DMA_DCHPRI7_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI7_ECP_SHIFT)) & DMA_DCHPRI7_ECP_MASK)
  053ffb: line 8310 define DMA_DCHPRI6_CHPRI_MASK (0xFU)
  05401c: line 8311 define DMA_DCHPRI6_CHPRI_SHIFT (0U)
  05403c: line 8312 define DMA_DCHPRI6_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI6_CHPRI_SHIFT)) & DMA_DCHPRI6_CHPRI_MASK)
  0540a6: line 8313 define DMA_DCHPRI6_GRPPRI_MASK (0x30U)
  0540c9: line 8314 define DMA_DCHPRI6_GRPPRI_SHIFT (4U)
  0540ea: line 8315 define DMA_DCHPRI6_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI6_GRPPRI_SHIFT)) & DMA_DCHPRI6_GRPPRI_MASK)
  054157: line 8316 define DMA_DCHPRI6_DPA_MASK (0x40U)
  054177: line 8317 define DMA_DCHPRI6_DPA_SHIFT (6U)
  054195: line 8318 define DMA_DCHPRI6_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI6_DPA_SHIFT)) & DMA_DCHPRI6_DPA_MASK)
  0541f9: line 8319 define DMA_DCHPRI6_ECP_MASK (0x80U)
  054219: line 8320 define DMA_DCHPRI6_ECP_SHIFT (7U)
  054237: line 8321 define DMA_DCHPRI6_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI6_ECP_SHIFT)) & DMA_DCHPRI6_ECP_MASK)
  05429b: line 8326 define DMA_DCHPRI5_CHPRI_MASK (0xFU)
  0542bc: line 8327 define DMA_DCHPRI5_CHPRI_SHIFT (0U)
  0542dc: line 8328 define DMA_DCHPRI5_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI5_CHPRI_SHIFT)) & DMA_DCHPRI5_CHPRI_MASK)
  054346: line 8329 define DMA_DCHPRI5_GRPPRI_MASK (0x30U)
  054369: line 8330 define DMA_DCHPRI5_GRPPRI_SHIFT (4U)
  05438a: line 8331 define DMA_DCHPRI5_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI5_GRPPRI_SHIFT)) & DMA_DCHPRI5_GRPPRI_MASK)
  0543f7: line 8332 define DMA_DCHPRI5_DPA_MASK (0x40U)
  054417: line 8333 define DMA_DCHPRI5_DPA_SHIFT (6U)
  054435: line 8334 define DMA_DCHPRI5_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI5_DPA_SHIFT)) & DMA_DCHPRI5_DPA_MASK)
  054499: line 8335 define DMA_DCHPRI5_ECP_MASK (0x80U)
  0544b9: line 8336 define DMA_DCHPRI5_ECP_SHIFT (7U)
  0544d7: line 8337 define DMA_DCHPRI5_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI5_ECP_SHIFT)) & DMA_DCHPRI5_ECP_MASK)
  05453b: line 8342 define DMA_DCHPRI4_CHPRI_MASK (0xFU)
  05455c: line 8343 define DMA_DCHPRI4_CHPRI_SHIFT (0U)
  05457c: line 8344 define DMA_DCHPRI4_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI4_CHPRI_SHIFT)) & DMA_DCHPRI4_CHPRI_MASK)
  0545e6: line 8345 define DMA_DCHPRI4_GRPPRI_MASK (0x30U)
  054609: line 8346 define DMA_DCHPRI4_GRPPRI_SHIFT (4U)
  05462a: line 8347 define DMA_DCHPRI4_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI4_GRPPRI_SHIFT)) & DMA_DCHPRI4_GRPPRI_MASK)
  054697: line 8348 define DMA_DCHPRI4_DPA_MASK (0x40U)
  0546b7: line 8349 define DMA_DCHPRI4_DPA_SHIFT (6U)
  0546d5: line 8350 define DMA_DCHPRI4_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI4_DPA_SHIFT)) & DMA_DCHPRI4_DPA_MASK)
  054739: line 8351 define DMA_DCHPRI4_ECP_MASK (0x80U)
  054759: line 8352 define DMA_DCHPRI4_ECP_SHIFT (7U)
  054777: line 8353 define DMA_DCHPRI4_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI4_ECP_SHIFT)) & DMA_DCHPRI4_ECP_MASK)
  0547db: line 8358 define DMA_DCHPRI11_CHPRI_MASK (0xFU)
  0547fd: line 8359 define DMA_DCHPRI11_CHPRI_SHIFT (0U)
  05481e: line 8360 define DMA_DCHPRI11_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI11_CHPRI_SHIFT)) & DMA_DCHPRI11_CHPRI_MASK)
  05488b: line 8361 define DMA_DCHPRI11_GRPPRI_MASK (0x30U)
  0548af: line 8362 define DMA_DCHPRI11_GRPPRI_SHIFT (4U)
  0548d1: line 8363 define DMA_DCHPRI11_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI11_GRPPRI_SHIFT)) & DMA_DCHPRI11_GRPPRI_MASK)
  054941: line 8364 define DMA_DCHPRI11_DPA_MASK (0x40U)
  054962: line 8365 define DMA_DCHPRI11_DPA_SHIFT (6U)
  054981: line 8366 define DMA_DCHPRI11_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI11_DPA_SHIFT)) & DMA_DCHPRI11_DPA_MASK)
  0549e8: line 8367 define DMA_DCHPRI11_ECP_MASK (0x80U)
  054a09: line 8368 define DMA_DCHPRI11_ECP_SHIFT (7U)
  054a28: line 8369 define DMA_DCHPRI11_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI11_ECP_SHIFT)) & DMA_DCHPRI11_ECP_MASK)
  054a8f: line 8374 define DMA_DCHPRI10_CHPRI_MASK (0xFU)
  054ab1: line 8375 define DMA_DCHPRI10_CHPRI_SHIFT (0U)
  054ad2: line 8376 define DMA_DCHPRI10_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI10_CHPRI_SHIFT)) & DMA_DCHPRI10_CHPRI_MASK)
  054b3f: line 8377 define DMA_DCHPRI10_GRPPRI_MASK (0x30U)
  054b63: line 8378 define DMA_DCHPRI10_GRPPRI_SHIFT (4U)
  054b85: line 8379 define DMA_DCHPRI10_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI10_GRPPRI_SHIFT)) & DMA_DCHPRI10_GRPPRI_MASK)
  054bf5: line 8380 define DMA_DCHPRI10_DPA_MASK (0x40U)
  054c16: line 8381 define DMA_DCHPRI10_DPA_SHIFT (6U)
  054c35: line 8382 define DMA_DCHPRI10_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI10_DPA_SHIFT)) & DMA_DCHPRI10_DPA_MASK)
  054c9c: line 8383 define DMA_DCHPRI10_ECP_MASK (0x80U)
  054cbd: line 8384 define DMA_DCHPRI10_ECP_SHIFT (7U)
  054cdc: line 8385 define DMA_DCHPRI10_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI10_ECP_SHIFT)) & DMA_DCHPRI10_ECP_MASK)
  054d43: line 8390 define DMA_DCHPRI9_CHPRI_MASK (0xFU)
  054d64: line 8391 define DMA_DCHPRI9_CHPRI_SHIFT (0U)
  054d84: line 8392 define DMA_DCHPRI9_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI9_CHPRI_SHIFT)) & DMA_DCHPRI9_CHPRI_MASK)
  054dee: line 8393 define DMA_DCHPRI9_GRPPRI_MASK (0x30U)
  054e11: line 8394 define DMA_DCHPRI9_GRPPRI_SHIFT (4U)
  054e32: line 8395 define DMA_DCHPRI9_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI9_GRPPRI_SHIFT)) & DMA_DCHPRI9_GRPPRI_MASK)
  054e9f: line 8396 define DMA_DCHPRI9_DPA_MASK (0x40U)
  054ebf: line 8397 define DMA_DCHPRI9_DPA_SHIFT (6U)
  054edd: line 8398 define DMA_DCHPRI9_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI9_DPA_SHIFT)) & DMA_DCHPRI9_DPA_MASK)
  054f41: line 8399 define DMA_DCHPRI9_ECP_MASK (0x80U)
  054f61: line 8400 define DMA_DCHPRI9_ECP_SHIFT (7U)
  054f7f: line 8401 define DMA_DCHPRI9_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI9_ECP_SHIFT)) & DMA_DCHPRI9_ECP_MASK)
  054fe3: line 8406 define DMA_DCHPRI8_CHPRI_MASK (0xFU)
  055004: line 8407 define DMA_DCHPRI8_CHPRI_SHIFT (0U)
  055024: line 8408 define DMA_DCHPRI8_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI8_CHPRI_SHIFT)) & DMA_DCHPRI8_CHPRI_MASK)
  05508e: line 8409 define DMA_DCHPRI8_GRPPRI_MASK (0x30U)
  0550b1: line 8410 define DMA_DCHPRI8_GRPPRI_SHIFT (4U)
  0550d2: line 8411 define DMA_DCHPRI8_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI8_GRPPRI_SHIFT)) & DMA_DCHPRI8_GRPPRI_MASK)
  05513f: line 8412 define DMA_DCHPRI8_DPA_MASK (0x40U)
  05515f: line 8413 define DMA_DCHPRI8_DPA_SHIFT (6U)
  05517d: line 8414 define DMA_DCHPRI8_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI8_DPA_SHIFT)) & DMA_DCHPRI8_DPA_MASK)
  0551e1: line 8415 define DMA_DCHPRI8_ECP_MASK (0x80U)
  055201: line 8416 define DMA_DCHPRI8_ECP_SHIFT (7U)
  05521f: line 8417 define DMA_DCHPRI8_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI8_ECP_SHIFT)) & DMA_DCHPRI8_ECP_MASK)
  055283: line 8422 define DMA_DCHPRI15_CHPRI_MASK (0xFU)
  0552a5: line 8423 define DMA_DCHPRI15_CHPRI_SHIFT (0U)
  0552c6: line 8424 define DMA_DCHPRI15_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI15_CHPRI_SHIFT)) & DMA_DCHPRI15_CHPRI_MASK)
  055333: line 8425 define DMA_DCHPRI15_GRPPRI_MASK (0x30U)
  055357: line 8426 define DMA_DCHPRI15_GRPPRI_SHIFT (4U)
  055379: line 8427 define DMA_DCHPRI15_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI15_GRPPRI_SHIFT)) & DMA_DCHPRI15_GRPPRI_MASK)
  0553e9: line 8428 define DMA_DCHPRI15_DPA_MASK (0x40U)
  05540a: line 8429 define DMA_DCHPRI15_DPA_SHIFT (6U)
  055429: line 8430 define DMA_DCHPRI15_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI15_DPA_SHIFT)) & DMA_DCHPRI15_DPA_MASK)
  055490: line 8431 define DMA_DCHPRI15_ECP_MASK (0x80U)
  0554b1: line 8432 define DMA_DCHPRI15_ECP_SHIFT (7U)
  0554d0: line 8433 define DMA_DCHPRI15_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI15_ECP_SHIFT)) & DMA_DCHPRI15_ECP_MASK)
  055537: line 8438 define DMA_DCHPRI14_CHPRI_MASK (0xFU)
  055559: line 8439 define DMA_DCHPRI14_CHPRI_SHIFT (0U)
  05557a: line 8440 define DMA_DCHPRI14_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI14_CHPRI_SHIFT)) & DMA_DCHPRI14_CHPRI_MASK)
  0555e7: line 8441 define DMA_DCHPRI14_GRPPRI_MASK (0x30U)
  05560b: line 8442 define DMA_DCHPRI14_GRPPRI_SHIFT (4U)
  05562d: line 8443 define DMA_DCHPRI14_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI14_GRPPRI_SHIFT)) & DMA_DCHPRI14_GRPPRI_MASK)
  05569d: line 8444 define DMA_DCHPRI14_DPA_MASK (0x40U)
  0556be: line 8445 define DMA_DCHPRI14_DPA_SHIFT (6U)
  0556dd: line 8446 define DMA_DCHPRI14_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI14_DPA_SHIFT)) & DMA_DCHPRI14_DPA_MASK)
  055744: line 8447 define DMA_DCHPRI14_ECP_MASK (0x80U)
  055765: line 8448 define DMA_DCHPRI14_ECP_SHIFT (7U)
  055784: line 8449 define DMA_DCHPRI14_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI14_ECP_SHIFT)) & DMA_DCHPRI14_ECP_MASK)
  0557eb: line 8454 define DMA_DCHPRI13_CHPRI_MASK (0xFU)
  05580d: line 8455 define DMA_DCHPRI13_CHPRI_SHIFT (0U)
  05582e: line 8456 define DMA_DCHPRI13_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI13_CHPRI_SHIFT)) & DMA_DCHPRI13_CHPRI_MASK)
  05589b: line 8457 define DMA_DCHPRI13_GRPPRI_MASK (0x30U)
  0558bf: line 8458 define DMA_DCHPRI13_GRPPRI_SHIFT (4U)
  0558e1: line 8459 define DMA_DCHPRI13_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI13_GRPPRI_SHIFT)) & DMA_DCHPRI13_GRPPRI_MASK)
  055951: line 8460 define DMA_DCHPRI13_DPA_MASK (0x40U)
  055972: line 8461 define DMA_DCHPRI13_DPA_SHIFT (6U)
  055991: line 8462 define DMA_DCHPRI13_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI13_DPA_SHIFT)) & DMA_DCHPRI13_DPA_MASK)
  0559f8: line 8463 define DMA_DCHPRI13_ECP_MASK (0x80U)
  055a19: line 8464 define DMA_DCHPRI13_ECP_SHIFT (7U)
  055a38: line 8465 define DMA_DCHPRI13_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI13_ECP_SHIFT)) & DMA_DCHPRI13_ECP_MASK)
  055a9f: line 8470 define DMA_DCHPRI12_CHPRI_MASK (0xFU)
  055ac1: line 8471 define DMA_DCHPRI12_CHPRI_SHIFT (0U)
  055ae2: line 8472 define DMA_DCHPRI12_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI12_CHPRI_SHIFT)) & DMA_DCHPRI12_CHPRI_MASK)
  055b4f: line 8473 define DMA_DCHPRI12_GRPPRI_MASK (0x30U)
  055b73: line 8474 define DMA_DCHPRI12_GRPPRI_SHIFT (4U)
  055b95: line 8475 define DMA_DCHPRI12_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI12_GRPPRI_SHIFT)) & DMA_DCHPRI12_GRPPRI_MASK)
  055c05: line 8476 define DMA_DCHPRI12_DPA_MASK (0x40U)
  055c26: line 8477 define DMA_DCHPRI12_DPA_SHIFT (6U)
  055c45: line 8478 define DMA_DCHPRI12_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI12_DPA_SHIFT)) & DMA_DCHPRI12_DPA_MASK)
  055cac: line 8479 define DMA_DCHPRI12_ECP_MASK (0x80U)
  055ccd: line 8480 define DMA_DCHPRI12_ECP_SHIFT (7U)
  055cec: line 8481 define DMA_DCHPRI12_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI12_ECP_SHIFT)) & DMA_DCHPRI12_ECP_MASK)
  055d53: line 8486 define DMA_DCHPRI19_CHPRI_MASK (0xFU)
  055d75: line 8487 define DMA_DCHPRI19_CHPRI_SHIFT (0U)
  055d96: line 8488 define DMA_DCHPRI19_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI19_CHPRI_SHIFT)) & DMA_DCHPRI19_CHPRI_MASK)
  055e03: line 8489 define DMA_DCHPRI19_GRPPRI_MASK (0x30U)
  055e27: line 8490 define DMA_DCHPRI19_GRPPRI_SHIFT (4U)
  055e49: line 8491 define DMA_DCHPRI19_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI19_GRPPRI_SHIFT)) & DMA_DCHPRI19_GRPPRI_MASK)
  055eb9: line 8492 define DMA_DCHPRI19_DPA_MASK (0x40U)
  055eda: line 8493 define DMA_DCHPRI19_DPA_SHIFT (6U)
  055ef9: line 8494 define DMA_DCHPRI19_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI19_DPA_SHIFT)) & DMA_DCHPRI19_DPA_MASK)
  055f60: line 8495 define DMA_DCHPRI19_ECP_MASK (0x80U)
  055f81: line 8496 define DMA_DCHPRI19_ECP_SHIFT (7U)
  055fa0: line 8497 define DMA_DCHPRI19_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI19_ECP_SHIFT)) & DMA_DCHPRI19_ECP_MASK)
  056007: line 8502 define DMA_DCHPRI18_CHPRI_MASK (0xFU)
  056029: line 8503 define DMA_DCHPRI18_CHPRI_SHIFT (0U)
  05604a: line 8504 define DMA_DCHPRI18_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI18_CHPRI_SHIFT)) & DMA_DCHPRI18_CHPRI_MASK)
  0560b7: line 8505 define DMA_DCHPRI18_GRPPRI_MASK (0x30U)
  0560db: line 8506 define DMA_DCHPRI18_GRPPRI_SHIFT (4U)
  0560fd: line 8507 define DMA_DCHPRI18_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI18_GRPPRI_SHIFT)) & DMA_DCHPRI18_GRPPRI_MASK)
  05616d: line 8508 define DMA_DCHPRI18_DPA_MASK (0x40U)
  05618e: line 8509 define DMA_DCHPRI18_DPA_SHIFT (6U)
  0561ad: line 8510 define DMA_DCHPRI18_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI18_DPA_SHIFT)) & DMA_DCHPRI18_DPA_MASK)
  056214: line 8511 define DMA_DCHPRI18_ECP_MASK (0x80U)
  056235: line 8512 define DMA_DCHPRI18_ECP_SHIFT (7U)
  056254: line 8513 define DMA_DCHPRI18_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI18_ECP_SHIFT)) & DMA_DCHPRI18_ECP_MASK)
  0562bb: line 8518 define DMA_DCHPRI17_CHPRI_MASK (0xFU)
  0562dd: line 8519 define DMA_DCHPRI17_CHPRI_SHIFT (0U)
  0562fe: line 8520 define DMA_DCHPRI17_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI17_CHPRI_SHIFT)) & DMA_DCHPRI17_CHPRI_MASK)
  05636b: line 8521 define DMA_DCHPRI17_GRPPRI_MASK (0x30U)
  05638f: line 8522 define DMA_DCHPRI17_GRPPRI_SHIFT (4U)
  0563b1: line 8523 define DMA_DCHPRI17_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI17_GRPPRI_SHIFT)) & DMA_DCHPRI17_GRPPRI_MASK)
  056421: line 8524 define DMA_DCHPRI17_DPA_MASK (0x40U)
  056442: line 8525 define DMA_DCHPRI17_DPA_SHIFT (6U)
  056461: line 8526 define DMA_DCHPRI17_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI17_DPA_SHIFT)) & DMA_DCHPRI17_DPA_MASK)
  0564c8: line 8527 define DMA_DCHPRI17_ECP_MASK (0x80U)
  0564e9: line 8528 define DMA_DCHPRI17_ECP_SHIFT (7U)
  056508: line 8529 define DMA_DCHPRI17_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI17_ECP_SHIFT)) & DMA_DCHPRI17_ECP_MASK)
  05656f: line 8534 define DMA_DCHPRI16_CHPRI_MASK (0xFU)
  056591: line 8535 define DMA_DCHPRI16_CHPRI_SHIFT (0U)
  0565b2: line 8536 define DMA_DCHPRI16_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI16_CHPRI_SHIFT)) & DMA_DCHPRI16_CHPRI_MASK)
  05661f: line 8537 define DMA_DCHPRI16_GRPPRI_MASK (0x30U)
  056643: line 8538 define DMA_DCHPRI16_GRPPRI_SHIFT (4U)
  056665: line 8539 define DMA_DCHPRI16_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI16_GRPPRI_SHIFT)) & DMA_DCHPRI16_GRPPRI_MASK)
  0566d5: line 8540 define DMA_DCHPRI16_DPA_MASK (0x40U)
  0566f6: line 8541 define DMA_DCHPRI16_DPA_SHIFT (6U)
  056715: line 8542 define DMA_DCHPRI16_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI16_DPA_SHIFT)) & DMA_DCHPRI16_DPA_MASK)
  05677c: line 8543 define DMA_DCHPRI16_ECP_MASK (0x80U)
  05679d: line 8544 define DMA_DCHPRI16_ECP_SHIFT (7U)
  0567bc: line 8545 define DMA_DCHPRI16_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI16_ECP_SHIFT)) & DMA_DCHPRI16_ECP_MASK)
  056823: line 8550 define DMA_DCHPRI23_CHPRI_MASK (0xFU)
  056845: line 8551 define DMA_DCHPRI23_CHPRI_SHIFT (0U)
  056866: line 8552 define DMA_DCHPRI23_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI23_CHPRI_SHIFT)) & DMA_DCHPRI23_CHPRI_MASK)
  0568d3: line 8553 define DMA_DCHPRI23_GRPPRI_MASK (0x30U)
  0568f7: line 8554 define DMA_DCHPRI23_GRPPRI_SHIFT (4U)
  056919: line 8555 define DMA_DCHPRI23_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI23_GRPPRI_SHIFT)) & DMA_DCHPRI23_GRPPRI_MASK)
  056989: line 8556 define DMA_DCHPRI23_DPA_MASK (0x40U)
  0569aa: line 8557 define DMA_DCHPRI23_DPA_SHIFT (6U)
  0569c9: line 8558 define DMA_DCHPRI23_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI23_DPA_SHIFT)) & DMA_DCHPRI23_DPA_MASK)
  056a30: line 8559 define DMA_DCHPRI23_ECP_MASK (0x80U)
  056a51: line 8560 define DMA_DCHPRI23_ECP_SHIFT (7U)
  056a70: line 8561 define DMA_DCHPRI23_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI23_ECP_SHIFT)) & DMA_DCHPRI23_ECP_MASK)
  056ad7: line 8566 define DMA_DCHPRI22_CHPRI_MASK (0xFU)
  056af9: line 8567 define DMA_DCHPRI22_CHPRI_SHIFT (0U)
  056b1a: line 8568 define DMA_DCHPRI22_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI22_CHPRI_SHIFT)) & DMA_DCHPRI22_CHPRI_MASK)
  056b87: line 8569 define DMA_DCHPRI22_GRPPRI_MASK (0x30U)
  056bab: line 8570 define DMA_DCHPRI22_GRPPRI_SHIFT (4U)
  056bcd: line 8571 define DMA_DCHPRI22_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI22_GRPPRI_SHIFT)) & DMA_DCHPRI22_GRPPRI_MASK)
  056c3d: line 8572 define DMA_DCHPRI22_DPA_MASK (0x40U)
  056c5e: line 8573 define DMA_DCHPRI22_DPA_SHIFT (6U)
  056c7d: line 8574 define DMA_DCHPRI22_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI22_DPA_SHIFT)) & DMA_DCHPRI22_DPA_MASK)
  056ce4: line 8575 define DMA_DCHPRI22_ECP_MASK (0x80U)
  056d05: line 8576 define DMA_DCHPRI22_ECP_SHIFT (7U)
  056d24: line 8577 define DMA_DCHPRI22_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI22_ECP_SHIFT)) & DMA_DCHPRI22_ECP_MASK)
  056d8b: line 8582 define DMA_DCHPRI21_CHPRI_MASK (0xFU)
  056dad: line 8583 define DMA_DCHPRI21_CHPRI_SHIFT (0U)
  056dce: line 8584 define DMA_DCHPRI21_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI21_CHPRI_SHIFT)) & DMA_DCHPRI21_CHPRI_MASK)
  056e3b: line 8585 define DMA_DCHPRI21_GRPPRI_MASK (0x30U)
  056e5f: line 8586 define DMA_DCHPRI21_GRPPRI_SHIFT (4U)
  056e81: line 8587 define DMA_DCHPRI21_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI21_GRPPRI_SHIFT)) & DMA_DCHPRI21_GRPPRI_MASK)
  056ef1: line 8588 define DMA_DCHPRI21_DPA_MASK (0x40U)
  056f12: line 8589 define DMA_DCHPRI21_DPA_SHIFT (6U)
  056f31: line 8590 define DMA_DCHPRI21_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI21_DPA_SHIFT)) & DMA_DCHPRI21_DPA_MASK)
  056f98: line 8591 define DMA_DCHPRI21_ECP_MASK (0x80U)
  056fb9: line 8592 define DMA_DCHPRI21_ECP_SHIFT (7U)
  056fd8: line 8593 define DMA_DCHPRI21_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI21_ECP_SHIFT)) & DMA_DCHPRI21_ECP_MASK)
  05703f: line 8598 define DMA_DCHPRI20_CHPRI_MASK (0xFU)
  057061: line 8599 define DMA_DCHPRI20_CHPRI_SHIFT (0U)
  057082: line 8600 define DMA_DCHPRI20_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI20_CHPRI_SHIFT)) & DMA_DCHPRI20_CHPRI_MASK)
  0570ef: line 8601 define DMA_DCHPRI20_GRPPRI_MASK (0x30U)
  057113: line 8602 define DMA_DCHPRI20_GRPPRI_SHIFT (4U)
  057135: line 8603 define DMA_DCHPRI20_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI20_GRPPRI_SHIFT)) & DMA_DCHPRI20_GRPPRI_MASK)
  0571a5: line 8604 define DMA_DCHPRI20_DPA_MASK (0x40U)
  0571c6: line 8605 define DMA_DCHPRI20_DPA_SHIFT (6U)
  0571e5: line 8606 define DMA_DCHPRI20_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI20_DPA_SHIFT)) & DMA_DCHPRI20_DPA_MASK)
  05724c: line 8607 define DMA_DCHPRI20_ECP_MASK (0x80U)
  05726d: line 8608 define DMA_DCHPRI20_ECP_SHIFT (7U)
  05728c: line 8609 define DMA_DCHPRI20_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI20_ECP_SHIFT)) & DMA_DCHPRI20_ECP_MASK)
  0572f3: line 8614 define DMA_DCHPRI27_CHPRI_MASK (0xFU)
  057315: line 8615 define DMA_DCHPRI27_CHPRI_SHIFT (0U)
  057336: line 8616 define DMA_DCHPRI27_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI27_CHPRI_SHIFT)) & DMA_DCHPRI27_CHPRI_MASK)
  0573a3: line 8617 define DMA_DCHPRI27_GRPPRI_MASK (0x30U)
  0573c7: line 8618 define DMA_DCHPRI27_GRPPRI_SHIFT (4U)
  0573e9: line 8619 define DMA_DCHPRI27_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI27_GRPPRI_SHIFT)) & DMA_DCHPRI27_GRPPRI_MASK)
  057459: line 8620 define DMA_DCHPRI27_DPA_MASK (0x40U)
  05747a: line 8621 define DMA_DCHPRI27_DPA_SHIFT (6U)
  057499: line 8622 define DMA_DCHPRI27_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI27_DPA_SHIFT)) & DMA_DCHPRI27_DPA_MASK)
  057500: line 8623 define DMA_DCHPRI27_ECP_MASK (0x80U)
  057521: line 8624 define DMA_DCHPRI27_ECP_SHIFT (7U)
  057540: line 8625 define DMA_DCHPRI27_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI27_ECP_SHIFT)) & DMA_DCHPRI27_ECP_MASK)
  0575a7: line 8630 define DMA_DCHPRI26_CHPRI_MASK (0xFU)
  0575c9: line 8631 define DMA_DCHPRI26_CHPRI_SHIFT (0U)
  0575ea: line 8632 define DMA_DCHPRI26_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI26_CHPRI_SHIFT)) & DMA_DCHPRI26_CHPRI_MASK)
  057657: line 8633 define DMA_DCHPRI26_GRPPRI_MASK (0x30U)
  05767b: line 8634 define DMA_DCHPRI26_GRPPRI_SHIFT (4U)
  05769d: line 8635 define DMA_DCHPRI26_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI26_GRPPRI_SHIFT)) & DMA_DCHPRI26_GRPPRI_MASK)
  05770d: line 8636 define DMA_DCHPRI26_DPA_MASK (0x40U)
  05772e: line 8637 define DMA_DCHPRI26_DPA_SHIFT (6U)
  05774d: line 8638 define DMA_DCHPRI26_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI26_DPA_SHIFT)) & DMA_DCHPRI26_DPA_MASK)
  0577b4: line 8639 define DMA_DCHPRI26_ECP_MASK (0x80U)
  0577d5: line 8640 define DMA_DCHPRI26_ECP_SHIFT (7U)
  0577f4: line 8641 define DMA_DCHPRI26_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI26_ECP_SHIFT)) & DMA_DCHPRI26_ECP_MASK)
  05785b: line 8646 define DMA_DCHPRI25_CHPRI_MASK (0xFU)
  05787d: line 8647 define DMA_DCHPRI25_CHPRI_SHIFT (0U)
  05789e: line 8648 define DMA_DCHPRI25_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI25_CHPRI_SHIFT)) & DMA_DCHPRI25_CHPRI_MASK)
  05790b: line 8649 define DMA_DCHPRI25_GRPPRI_MASK (0x30U)
  05792f: line 8650 define DMA_DCHPRI25_GRPPRI_SHIFT (4U)
  057951: line 8651 define DMA_DCHPRI25_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI25_GRPPRI_SHIFT)) & DMA_DCHPRI25_GRPPRI_MASK)
  0579c1: line 8652 define DMA_DCHPRI25_DPA_MASK (0x40U)
  0579e2: line 8653 define DMA_DCHPRI25_DPA_SHIFT (6U)
  057a01: line 8654 define DMA_DCHPRI25_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI25_DPA_SHIFT)) & DMA_DCHPRI25_DPA_MASK)
  057a68: line 8655 define DMA_DCHPRI25_ECP_MASK (0x80U)
  057a89: line 8656 define DMA_DCHPRI25_ECP_SHIFT (7U)
  057aa8: line 8657 define DMA_DCHPRI25_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI25_ECP_SHIFT)) & DMA_DCHPRI25_ECP_MASK)
  057b0f: line 8662 define DMA_DCHPRI24_CHPRI_MASK (0xFU)
  057b31: line 8663 define DMA_DCHPRI24_CHPRI_SHIFT (0U)
  057b52: line 8664 define DMA_DCHPRI24_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI24_CHPRI_SHIFT)) & DMA_DCHPRI24_CHPRI_MASK)
  057bbf: line 8665 define DMA_DCHPRI24_GRPPRI_MASK (0x30U)
  057be3: line 8666 define DMA_DCHPRI24_GRPPRI_SHIFT (4U)
  057c05: line 8667 define DMA_DCHPRI24_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI24_GRPPRI_SHIFT)) & DMA_DCHPRI24_GRPPRI_MASK)
  057c75: line 8668 define DMA_DCHPRI24_DPA_MASK (0x40U)
  057c96: line 8669 define DMA_DCHPRI24_DPA_SHIFT (6U)
  057cb5: line 8670 define DMA_DCHPRI24_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI24_DPA_SHIFT)) & DMA_DCHPRI24_DPA_MASK)
  057d1c: line 8671 define DMA_DCHPRI24_ECP_MASK (0x80U)
  057d3d: line 8672 define DMA_DCHPRI24_ECP_SHIFT (7U)
  057d5c: line 8673 define DMA_DCHPRI24_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI24_ECP_SHIFT)) & DMA_DCHPRI24_ECP_MASK)
  057dc3: line 8678 define DMA_DCHPRI31_CHPRI_MASK (0xFU)
  057de5: line 8679 define DMA_DCHPRI31_CHPRI_SHIFT (0U)
  057e06: line 8680 define DMA_DCHPRI31_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI31_CHPRI_SHIFT)) & DMA_DCHPRI31_CHPRI_MASK)
  057e73: line 8681 define DMA_DCHPRI31_GRPPRI_MASK (0x30U)
  057e97: line 8682 define DMA_DCHPRI31_GRPPRI_SHIFT (4U)
  057eb9: line 8683 define DMA_DCHPRI31_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI31_GRPPRI_SHIFT)) & DMA_DCHPRI31_GRPPRI_MASK)
  057f29: line 8684 define DMA_DCHPRI31_DPA_MASK (0x40U)
  057f4a: line 8685 define DMA_DCHPRI31_DPA_SHIFT (6U)
  057f69: line 8686 define DMA_DCHPRI31_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI31_DPA_SHIFT)) & DMA_DCHPRI31_DPA_MASK)
  057fd0: line 8687 define DMA_DCHPRI31_ECP_MASK (0x80U)
  057ff1: line 8688 define DMA_DCHPRI31_ECP_SHIFT (7U)
  058010: line 8689 define DMA_DCHPRI31_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI31_ECP_SHIFT)) & DMA_DCHPRI31_ECP_MASK)
  058077: line 8694 define DMA_DCHPRI30_CHPRI_MASK (0xFU)
  058099: line 8695 define DMA_DCHPRI30_CHPRI_SHIFT (0U)
  0580ba: line 8696 define DMA_DCHPRI30_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI30_CHPRI_SHIFT)) & DMA_DCHPRI30_CHPRI_MASK)
  058127: line 8697 define DMA_DCHPRI30_GRPPRI_MASK (0x30U)
  05814b: line 8698 define DMA_DCHPRI30_GRPPRI_SHIFT (4U)
  05816d: line 8699 define DMA_DCHPRI30_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI30_GRPPRI_SHIFT)) & DMA_DCHPRI30_GRPPRI_MASK)
  0581dd: line 8700 define DMA_DCHPRI30_DPA_MASK (0x40U)
  0581fe: line 8701 define DMA_DCHPRI30_DPA_SHIFT (6U)
  05821d: line 8702 define DMA_DCHPRI30_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI30_DPA_SHIFT)) & DMA_DCHPRI30_DPA_MASK)
  058284: line 8703 define DMA_DCHPRI30_ECP_MASK (0x80U)
  0582a5: line 8704 define DMA_DCHPRI30_ECP_SHIFT (7U)
  0582c4: line 8705 define DMA_DCHPRI30_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI30_ECP_SHIFT)) & DMA_DCHPRI30_ECP_MASK)
  05832b: line 8710 define DMA_DCHPRI29_CHPRI_MASK (0xFU)
  05834d: line 8711 define DMA_DCHPRI29_CHPRI_SHIFT (0U)
  05836e: line 8712 define DMA_DCHPRI29_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI29_CHPRI_SHIFT)) & DMA_DCHPRI29_CHPRI_MASK)
  0583db: line 8713 define DMA_DCHPRI29_GRPPRI_MASK (0x30U)
  0583ff: line 8714 define DMA_DCHPRI29_GRPPRI_SHIFT (4U)
  058421: line 8715 define DMA_DCHPRI29_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI29_GRPPRI_SHIFT)) & DMA_DCHPRI29_GRPPRI_MASK)
  058491: line 8716 define DMA_DCHPRI29_DPA_MASK (0x40U)
  0584b2: line 8717 define DMA_DCHPRI29_DPA_SHIFT (6U)
  0584d1: line 8718 define DMA_DCHPRI29_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI29_DPA_SHIFT)) & DMA_DCHPRI29_DPA_MASK)
  058538: line 8719 define DMA_DCHPRI29_ECP_MASK (0x80U)
  058559: line 8720 define DMA_DCHPRI29_ECP_SHIFT (7U)
  058578: line 8721 define DMA_DCHPRI29_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI29_ECP_SHIFT)) & DMA_DCHPRI29_ECP_MASK)
  0585df: line 8726 define DMA_DCHPRI28_CHPRI_MASK (0xFU)
  058601: line 8727 define DMA_DCHPRI28_CHPRI_SHIFT (0U)
  058622: line 8728 define DMA_DCHPRI28_CHPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI28_CHPRI_SHIFT)) & DMA_DCHPRI28_CHPRI_MASK)
  05868f: line 8729 define DMA_DCHPRI28_GRPPRI_MASK (0x30U)
  0586b3: line 8730 define DMA_DCHPRI28_GRPPRI_SHIFT (4U)
  0586d5: line 8731 define DMA_DCHPRI28_GRPPRI(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI28_GRPPRI_SHIFT)) & DMA_DCHPRI28_GRPPRI_MASK)
  058745: line 8732 define DMA_DCHPRI28_DPA_MASK (0x40U)
  058766: line 8733 define DMA_DCHPRI28_DPA_SHIFT (6U)
  058785: line 8734 define DMA_DCHPRI28_DPA(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI28_DPA_SHIFT)) & DMA_DCHPRI28_DPA_MASK)
  0587ec: line 8735 define DMA_DCHPRI28_ECP_MASK (0x80U)
  05880d: line 8736 define DMA_DCHPRI28_ECP_SHIFT (7U)
  05882c: line 8737 define DMA_DCHPRI28_ECP(x) (((uint8_t)(((uint8_t)(x)) << DMA_DCHPRI28_ECP_SHIFT)) & DMA_DCHPRI28_ECP_MASK)
  058893: line 8742 define DMA_SADDR_SADDR_MASK (0xFFFFFFFFU)
  0588b9: line 8743 define DMA_SADDR_SADDR_SHIFT (0U)
  0588d7: line 8744 define DMA_SADDR_SADDR(x) (((uint32_t)(((uint32_t)(x)) << DMA_SADDR_SADDR_SHIFT)) & DMA_SADDR_SADDR_MASK)
  05893d: line 8748 define DMA_SADDR_COUNT (32U)
  058956: line 8752 define DMA_SOFF_SOFF_MASK (0xFFFFU)
  058976: line 8753 define DMA_SOFF_SOFF_SHIFT (0U)
  058992: line 8754 define DMA_SOFF_SOFF(x) (((uint16_t)(((uint16_t)(x)) << DMA_SOFF_SOFF_SHIFT)) & DMA_SOFF_SOFF_MASK)
  0589f2: line 8758 define DMA_SOFF_COUNT (32U)
  058a0a: line 8762 define DMA_ATTR_DSIZE_MASK (0x7U)
  058a28: line 8763 define DMA_ATTR_DSIZE_SHIFT (0U)
  058a45: line 8764 define DMA_ATTR_DSIZE(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_DSIZE_SHIFT)) & DMA_ATTR_DSIZE_MASK)
  058aa8: line 8765 define DMA_ATTR_DMOD_MASK (0xF8U)
  058ac6: line 8766 define DMA_ATTR_DMOD_SHIFT (3U)
  058ae2: line 8767 define DMA_ATTR_DMOD(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_DMOD_SHIFT)) & DMA_ATTR_DMOD_MASK)
  058b42: line 8768 define DMA_ATTR_SSIZE_MASK (0x700U)
  058b62: line 8769 define DMA_ATTR_SSIZE_SHIFT (8U)
  058b7f: line 8770 define DMA_ATTR_SSIZE(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_SSIZE_SHIFT)) & DMA_ATTR_SSIZE_MASK)
  058be2: line 8771 define DMA_ATTR_SMOD_MASK (0xF800U)
  058c02: line 8772 define DMA_ATTR_SMOD_SHIFT (11U)
  058c1f: line 8773 define DMA_ATTR_SMOD(x) (((uint16_t)(((uint16_t)(x)) << DMA_ATTR_SMOD_SHIFT)) & DMA_ATTR_SMOD_MASK)
  058c7f: line 8777 define DMA_ATTR_COUNT (32U)
  058c97: line 8781 define DMA_NBYTES_MLNO_NBYTES_MASK (0xFFFFFFFFU)
  058cc4: line 8782 define DMA_NBYTES_MLNO_NBYTES_SHIFT (0U)
  058ce9: line 8783 define DMA_NBYTES_MLNO_NBYTES(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLNO_NBYTES_SHIFT)) & DMA_NBYTES_MLNO_NBYTES_MASK)
  058d64: line 8787 define DMA_NBYTES_MLNO_COUNT (32U)
  058d83: line 8791 define DMA_NBYTES_MLOFFNO_NBYTES_MASK (0x3FFFFFFFU)
  058db3: line 8792 define DMA_NBYTES_MLOFFNO_NBYTES_SHIFT (0U)
  058ddb: line 8793 define DMA_NBYTES_MLOFFNO_NBYTES(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFNO_NBYTES_SHIFT)) & DMA_NBYTES_MLOFFNO_NBYTES_MASK)
  058e5f: line 8794 define DMA_NBYTES_MLOFFNO_DMLOE_MASK (0x40000000U)
  058e8e: line 8795 define DMA_NBYTES_MLOFFNO_DMLOE_SHIFT (30U)
  058eb6: line 8796 define DMA_NBYTES_MLOFFNO_DMLOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFNO_DMLOE_SHIFT)) & DMA_NBYTES_MLOFFNO_DMLOE_MASK)
  058f37: line 8797 define DMA_NBYTES_MLOFFNO_SMLOE_MASK (0x80000000U)
  058f66: line 8798 define DMA_NBYTES_MLOFFNO_SMLOE_SHIFT (31U)
  058f8e: line 8799 define DMA_NBYTES_MLOFFNO_SMLOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFNO_SMLOE_SHIFT)) & DMA_NBYTES_MLOFFNO_SMLOE_MASK)
  05900f: line 8803 define DMA_NBYTES_MLOFFNO_COUNT (32U)
  059031: line 8807 define DMA_NBYTES_MLOFFYES_NBYTES_MASK (0x3FFU)
  05905d: line 8808 define DMA_NBYTES_MLOFFYES_NBYTES_SHIFT (0U)
  059086: line 8809 define DMA_NBYTES_MLOFFYES_NBYTES(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_NBYTES_SHIFT)) & DMA_NBYTES_MLOFFYES_NBYTES_MASK)
  05910d: line 8810 define DMA_NBYTES_MLOFFYES_MLOFF_MASK (0x3FFFFC00U)
  05913d: line 8811 define DMA_NBYTES_MLOFFYES_MLOFF_SHIFT (10U)
  059166: line 8812 define DMA_NBYTES_MLOFFYES_MLOFF(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_MLOFF_SHIFT)) & DMA_NBYTES_MLOFFYES_MLOFF_MASK)
  0591ea: line 8813 define DMA_NBYTES_MLOFFYES_DMLOE_MASK (0x40000000U)
  05921a: line 8814 define DMA_NBYTES_MLOFFYES_DMLOE_SHIFT (30U)
  059243: line 8815 define DMA_NBYTES_MLOFFYES_DMLOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_DMLOE_SHIFT)) & DMA_NBYTES_MLOFFYES_DMLOE_MASK)
  0592c7: line 8816 define DMA_NBYTES_MLOFFYES_SMLOE_MASK (0x80000000U)
  0592f7: line 8817 define DMA_NBYTES_MLOFFYES_SMLOE_SHIFT (31U)
  059320: line 8818 define DMA_NBYTES_MLOFFYES_SMLOE(x) (((uint32_t)(((uint32_t)(x)) << DMA_NBYTES_MLOFFYES_SMLOE_SHIFT)) & DMA_NBYTES_MLOFFYES_SMLOE_MASK)
  0593a4: line 8822 define DMA_NBYTES_MLOFFYES_COUNT (32U)
  0593c7: line 8826 define DMA_SLAST_SLAST_MASK (0xFFFFFFFFU)
  0593ed: line 8827 define DMA_SLAST_SLAST_SHIFT (0U)
  05940b: line 8828 define DMA_SLAST_SLAST(x) (((uint32_t)(((uint32_t)(x)) << DMA_SLAST_SLAST_SHIFT)) & DMA_SLAST_SLAST_MASK)
  059471: line 8832 define DMA_SLAST_COUNT (32U)
  05948a: line 8836 define DMA_DADDR_DADDR_MASK (0xFFFFFFFFU)
  0594b0: line 8837 define DMA_DADDR_DADDR_SHIFT (0U)
  0594ce: line 8838 define DMA_DADDR_DADDR(x) (((uint32_t)(((uint32_t)(x)) << DMA_DADDR_DADDR_SHIFT)) & DMA_DADDR_DADDR_MASK)
  059534: line 8842 define DMA_DADDR_COUNT (32U)
  05954d: line 8846 define DMA_DOFF_DOFF_MASK (0xFFFFU)
  05956d: line 8847 define DMA_DOFF_DOFF_SHIFT (0U)
  059589: line 8848 define DMA_DOFF_DOFF(x) (((uint16_t)(((uint16_t)(x)) << DMA_DOFF_DOFF_SHIFT)) & DMA_DOFF_DOFF_MASK)
  0595e9: line 8852 define DMA_DOFF_COUNT (32U)
  059601: line 8856 define DMA_CITER_ELINKNO_CITER_MASK (0x7FFFU)
  05962b: line 8857 define DMA_CITER_ELINKNO_CITER_SHIFT (0U)
  059651: line 8858 define DMA_CITER_ELINKNO_CITER(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKNO_CITER_SHIFT)) & DMA_CITER_ELINKNO_CITER_MASK)
  0596cf: line 8859 define DMA_CITER_ELINKNO_ELINK_MASK (0x8000U)
  0596f9: line 8860 define DMA_CITER_ELINKNO_ELINK_SHIFT (15U)
  059720: line 8861 define DMA_CITER_ELINKNO_ELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKNO_ELINK_SHIFT)) & DMA_CITER_ELINKNO_ELINK_MASK)
  05979e: line 8865 define DMA_CITER_ELINKNO_COUNT (32U)
  0597bf: line 8869 define DMA_CITER_ELINKYES_CITER_MASK (0x1FFU)
  0597e9: line 8870 define DMA_CITER_ELINKYES_CITER_SHIFT (0U)
  059810: line 8871 define DMA_CITER_ELINKYES_CITER(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKYES_CITER_SHIFT)) & DMA_CITER_ELINKYES_CITER_MASK)
  059891: line 8872 define DMA_CITER_ELINKYES_LINKCH_MASK (0x3E00U)
  0598bd: line 8873 define DMA_CITER_ELINKYES_LINKCH_SHIFT (9U)
  0598e5: line 8874 define DMA_CITER_ELINKYES_LINKCH(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKYES_LINKCH_SHIFT)) & DMA_CITER_ELINKYES_LINKCH_MASK)
  059969: line 8875 define DMA_CITER_ELINKYES_ELINK_MASK (0x8000U)
  059994: line 8876 define DMA_CITER_ELINKYES_ELINK_SHIFT (15U)
  0599bc: line 8877 define DMA_CITER_ELINKYES_ELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_CITER_ELINKYES_ELINK_SHIFT)) & DMA_CITER_ELINKYES_ELINK_MASK)
  059a3d: line 8881 define DMA_CITER_ELINKYES_COUNT (32U)
  059a5f: line 8885 define DMA_DLAST_SGA_DLASTSGA_MASK (0xFFFFFFFFU)
  059a8c: line 8886 define DMA_DLAST_SGA_DLASTSGA_SHIFT (0U)
  059ab1: line 8887 define DMA_DLAST_SGA_DLASTSGA(x) (((uint32_t)(((uint32_t)(x)) << DMA_DLAST_SGA_DLASTSGA_SHIFT)) & DMA_DLAST_SGA_DLASTSGA_MASK)
  059b2c: line 8891 define DMA_DLAST_SGA_COUNT (32U)
  059b49: line 8895 define DMA_CSR_START_MASK (0x1U)
  059b66: line 8896 define DMA_CSR_START_SHIFT (0U)
  059b82: line 8897 define DMA_CSR_START(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_START_SHIFT)) & DMA_CSR_START_MASK)
  059be2: line 8898 define DMA_CSR_INTMAJOR_MASK (0x2U)
  059c02: line 8899 define DMA_CSR_INTMAJOR_SHIFT (1U)
  059c21: line 8900 define DMA_CSR_INTMAJOR(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_INTMAJOR_SHIFT)) & DMA_CSR_INTMAJOR_MASK)
  059c8a: line 8901 define DMA_CSR_INTHALF_MASK (0x4U)
  059ca9: line 8902 define DMA_CSR_INTHALF_SHIFT (2U)
  059cc7: line 8903 define DMA_CSR_INTHALF(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_INTHALF_SHIFT)) & DMA_CSR_INTHALF_MASK)
  059d2d: line 8904 define DMA_CSR_DREQ_MASK (0x8U)
  059d49: line 8905 define DMA_CSR_DREQ_SHIFT (3U)
  059d64: line 8906 define DMA_CSR_DREQ(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_DREQ_SHIFT)) & DMA_CSR_DREQ_MASK)
  059dc1: line 8907 define DMA_CSR_ESG_MASK (0x10U)
  059ddd: line 8908 define DMA_CSR_ESG_SHIFT (4U)
  059df7: line 8909 define DMA_CSR_ESG(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_ESG_SHIFT)) & DMA_CSR_ESG_MASK)
  059e51: line 8910 define DMA_CSR_MAJORELINK_MASK (0x20U)
  059e74: line 8911 define DMA_CSR_MAJORELINK_SHIFT (5U)
  059e95: line 8912 define DMA_CSR_MAJORELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_MAJORELINK_SHIFT)) & DMA_CSR_MAJORELINK_MASK)
  059f04: line 8913 define DMA_CSR_ACTIVE_MASK (0x40U)
  059f23: line 8914 define DMA_CSR_ACTIVE_SHIFT (6U)
  059f40: line 8915 define DMA_CSR_ACTIVE(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_ACTIVE_SHIFT)) & DMA_CSR_ACTIVE_MASK)
  059fa3: line 8916 define DMA_CSR_DONE_MASK (0x80U)
  059fc0: line 8917 define DMA_CSR_DONE_SHIFT (7U)
  059fdb: line 8918 define DMA_CSR_DONE(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_DONE_SHIFT)) & DMA_CSR_DONE_MASK)
  05a038: line 8919 define DMA_CSR_MAJORLINKCH_MASK (0x1F00U)
  05a05e: line 8920 define DMA_CSR_MAJORLINKCH_SHIFT (8U)
  05a080: line 8921 define DMA_CSR_MAJORLINKCH(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_MAJORLINKCH_SHIFT)) & DMA_CSR_MAJORLINKCH_MASK)
  05a0f2: line 8922 define DMA_CSR_BWC_MASK (0xC000U)
  05a110: line 8923 define DMA_CSR_BWC_SHIFT (14U)
  05a12b: line 8924 define DMA_CSR_BWC(x) (((uint16_t)(((uint16_t)(x)) << DMA_CSR_BWC_SHIFT)) & DMA_CSR_BWC_MASK)
  05a185: line 8928 define DMA_CSR_COUNT (32U)
  05a19c: line 8932 define DMA_BITER_ELINKNO_BITER_MASK (0x7FFFU)
  05a1c6: line 8933 define DMA_BITER_ELINKNO_BITER_SHIFT (0U)
  05a1ec: line 8934 define DMA_BITER_ELINKNO_BITER(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKNO_BITER_SHIFT)) & DMA_BITER_ELINKNO_BITER_MASK)
  05a26a: line 8935 define DMA_BITER_ELINKNO_ELINK_MASK (0x8000U)
  05a294: line 8936 define DMA_BITER_ELINKNO_ELINK_SHIFT (15U)
  05a2bb: line 8937 define DMA_BITER_ELINKNO_ELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKNO_ELINK_SHIFT)) & DMA_BITER_ELINKNO_ELINK_MASK)
  05a339: line 8941 define DMA_BITER_ELINKNO_COUNT (32U)
  05a35a: line 8945 define DMA_BITER_ELINKYES_BITER_MASK (0x1FFU)
  05a384: line 8946 define DMA_BITER_ELINKYES_BITER_SHIFT (0U)
  05a3ab: line 8947 define DMA_BITER_ELINKYES_BITER(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKYES_BITER_SHIFT)) & DMA_BITER_ELINKYES_BITER_MASK)
  05a42c: line 8948 define DMA_BITER_ELINKYES_LINKCH_MASK (0x3E00U)
  05a458: line 8949 define DMA_BITER_ELINKYES_LINKCH_SHIFT (9U)
  05a480: line 8950 define DMA_BITER_ELINKYES_LINKCH(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKYES_LINKCH_SHIFT)) & DMA_BITER_ELINKYES_LINKCH_MASK)
  05a504: line 8951 define DMA_BITER_ELINKYES_ELINK_MASK (0x8000U)
  05a52f: line 8952 define DMA_BITER_ELINKYES_ELINK_SHIFT (15U)
  05a557: line 8953 define DMA_BITER_ELINKYES_ELINK(x) (((uint16_t)(((uint16_t)(x)) << DMA_BITER_ELINKYES_ELINK_SHIFT)) & DMA_BITER_ELINKYES_ELINK_MASK)
  05a5d8: line 8957 define DMA_BITER_ELINKYES_COUNT (32U)
  05a5fa: line 8967 define DMA0_BASE (0x400E8000u)
  05a615: line 8969 define DMA0 ((DMA_Type *)DMA0_BASE)
  05a635: line 8971 define DMA_BASE_ADDRS { DMA0_BASE }
  05a655: line 8973 define DMA_BASE_PTRS { DMA0 }
  05a66f: line 8975 define DMA_CHN_IRQS { { DMA0_DMA16_IRQn, DMA1_DMA17_IRQn, DMA2_DMA18_IRQn, DMA3_DMA19_IRQn, DMA4_DMA20_IRQn, DMA5_DMA21_IRQn, DMA6_DMA22_IRQn, DMA7_DMA23_IRQn, DMA8_DMA24_IRQn, DMA9_DMA25_IRQn, DMA10_DMA26_IRQn, DMA11_DMA27_IRQn, DMA12_DMA28_IRQn, DMA13_DMA29_IRQn, DMA14_DMA30_IRQn, DMA15_DMA31_IRQn, DMA0_DMA16_IRQn, DMA1_DMA17_IRQn, DMA2_DMA18_IRQn, DMA3_DMA19_IRQn, DMA4_DMA20_IRQn, DMA5_DMA21_IRQn, DMA6_DMA22_IRQn, DMA7_DMA23_IRQn, DMA8_DMA24_IRQn, DMA9_DMA25_IRQn, DMA10_DMA26_IRQn, DMA11_DMA27_IRQn, DMA12_DMA28_IRQn, DMA13_DMA29_IRQn, DMA14_DMA30_IRQn, DMA15_DMA31_IRQn } }
  05a8b2: line 8976 define DMA_ERROR_IRQS { DMA_ERROR_IRQn }
  05a8d7: line 9008 define DMAMUX_CHCFG_SOURCE_MASK (0x7FU)
  05a8fb: line 9009 define DMAMUX_CHCFG_SOURCE_SHIFT (0U)
  05a91d: line 9010 define DMAMUX_CHCFG_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << DMAMUX_CHCFG_SOURCE_SHIFT)) & DMAMUX_CHCFG_SOURCE_MASK)
  05a98f: line 9011 define DMAMUX_CHCFG_A_ON_MASK (0x20000000U)
  05a9b7: line 9012 define DMAMUX_CHCFG_A_ON_SHIFT (29U)
  05a9d8: line 9013 define DMAMUX_CHCFG_A_ON(x) (((uint32_t)(((uint32_t)(x)) << DMAMUX_CHCFG_A_ON_SHIFT)) & DMAMUX_CHCFG_A_ON_MASK)
  05aa44: line 9014 define DMAMUX_CHCFG_TRIG_MASK (0x40000000U)
  05aa6c: line 9015 define DMAMUX_CHCFG_TRIG_SHIFT (30U)
  05aa8d: line 9016 define DMAMUX_CHCFG_TRIG(x) (((uint32_t)(((uint32_t)(x)) << DMAMUX_CHCFG_TRIG_SHIFT)) & DMAMUX_CHCFG_TRIG_MASK)
  05aaf9: line 9017 define DMAMUX_CHCFG_ENBL_MASK (0x80000000U)
  05ab21: line 9018 define DMAMUX_CHCFG_ENBL_SHIFT (31U)
  05ab42: line 9019 define DMAMUX_CHCFG_ENBL(x) (((uint32_t)(((uint32_t)(x)) << DMAMUX_CHCFG_ENBL_SHIFT)) & DMAMUX_CHCFG_ENBL_MASK)
  05abae: line 9023 define DMAMUX_CHCFG_COUNT (32U)
  05abca: line 9033 define DMAMUX_BASE (0x400EC000u)
  05abe7: line 9035 define DMAMUX ((DMAMUX_Type *)DMAMUX_BASE)
  05ac0e: line 9037 define DMAMUX_BASE_ADDRS { DMAMUX_BASE }
  05ac33: line 9039 define DMAMUX_BASE_PTRS { DMAMUX }
  05ac52: line 9090 define ENC_CTRL_CMPIE_MASK (0x1U)
  05ac70: line 9091 define ENC_CTRL_CMPIE_SHIFT (0U)
  05ac8d: line 9092 define ENC_CTRL_CMPIE(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_CMPIE_SHIFT)) & ENC_CTRL_CMPIE_MASK)
  05acf0: line 9093 define ENC_CTRL_CMPIRQ_MASK (0x2U)
  05ad0f: line 9094 define ENC_CTRL_CMPIRQ_SHIFT (1U)
  05ad2d: line 9095 define ENC_CTRL_CMPIRQ(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_CMPIRQ_SHIFT)) & ENC_CTRL_CMPIRQ_MASK)
  05ad93: line 9096 define ENC_CTRL_WDE_MASK (0x4U)
  05adaf: line 9097 define ENC_CTRL_WDE_SHIFT (2U)
  05adca: line 9098 define ENC_CTRL_WDE(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_WDE_SHIFT)) & ENC_CTRL_WDE_MASK)
  05ae27: line 9099 define ENC_CTRL_DIE_MASK (0x8U)
  05ae43: line 9100 define ENC_CTRL_DIE_SHIFT (3U)
  05ae5e: line 9101 define ENC_CTRL_DIE(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_DIE_SHIFT)) & ENC_CTRL_DIE_MASK)
  05aebb: line 9102 define ENC_CTRL_DIRQ_MASK (0x10U)
  05aed9: line 9103 define ENC_CTRL_DIRQ_SHIFT (4U)
  05aef5: line 9104 define ENC_CTRL_DIRQ(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_DIRQ_SHIFT)) & ENC_CTRL_DIRQ_MASK)
  05af55: line 9105 define ENC_CTRL_XNE_MASK (0x20U)
  05af72: line 9106 define ENC_CTRL_XNE_SHIFT (5U)
  05af8d: line 9107 define ENC_CTRL_XNE(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_XNE_SHIFT)) & ENC_CTRL_XNE_MASK)
  05afea: line 9108 define ENC_CTRL_XIP_MASK (0x40U)
  05b007: line 9109 define ENC_CTRL_XIP_SHIFT (6U)
  05b022: line 9110 define ENC_CTRL_XIP(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_XIP_SHIFT)) & ENC_CTRL_XIP_MASK)
  05b07f: line 9111 define ENC_CTRL_XIE_MASK (0x80U)
  05b09c: line 9112 define ENC_CTRL_XIE_SHIFT (7U)
  05b0b7: line 9113 define ENC_CTRL_XIE(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_XIE_SHIFT)) & ENC_CTRL_XIE_MASK)
  05b114: line 9114 define ENC_CTRL_XIRQ_MASK (0x100U)
  05b133: line 9115 define ENC_CTRL_XIRQ_SHIFT (8U)
  05b14f: line 9116 define ENC_CTRL_XIRQ(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_XIRQ_SHIFT)) & ENC_CTRL_XIRQ_MASK)
  05b1af: line 9117 define ENC_CTRL_PH1_MASK (0x200U)
  05b1cd: line 9118 define ENC_CTRL_PH1_SHIFT (9U)
  05b1e8: line 9119 define ENC_CTRL_PH1(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_PH1_SHIFT)) & ENC_CTRL_PH1_MASK)
  05b245: line 9120 define ENC_CTRL_REV_MASK (0x400U)
  05b263: line 9121 define ENC_CTRL_REV_SHIFT (10U)
  05b27f: line 9122 define ENC_CTRL_REV(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_REV_SHIFT)) & ENC_CTRL_REV_MASK)
  05b2dc: line 9123 define ENC_CTRL_SWIP_MASK (0x800U)
  05b2fb: line 9124 define ENC_CTRL_SWIP_SHIFT (11U)
  05b318: line 9125 define ENC_CTRL_SWIP(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_SWIP_SHIFT)) & ENC_CTRL_SWIP_MASK)
  05b378: line 9126 define ENC_CTRL_HNE_MASK (0x1000U)
  05b397: line 9127 define ENC_CTRL_HNE_SHIFT (12U)
  05b3b3: line 9128 define ENC_CTRL_HNE(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_HNE_SHIFT)) & ENC_CTRL_HNE_MASK)
  05b410: line 9129 define ENC_CTRL_HIP_MASK (0x2000U)
  05b42f: line 9130 define ENC_CTRL_HIP_SHIFT (13U)
  05b44b: line 9131 define ENC_CTRL_HIP(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_HIP_SHIFT)) & ENC_CTRL_HIP_MASK)
  05b4a8: line 9132 define ENC_CTRL_HIE_MASK (0x4000U)
  05b4c7: line 9133 define ENC_CTRL_HIE_SHIFT (14U)
  05b4e3: line 9134 define ENC_CTRL_HIE(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_HIE_SHIFT)) & ENC_CTRL_HIE_MASK)
  05b540: line 9135 define ENC_CTRL_HIRQ_MASK (0x8000U)
  05b560: line 9136 define ENC_CTRL_HIRQ_SHIFT (15U)
  05b57d: line 9137 define ENC_CTRL_HIRQ(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL_HIRQ_SHIFT)) & ENC_CTRL_HIRQ_MASK)
  05b5dd: line 9142 define ENC_FILT_FILT_PER_MASK (0xFFU)
  05b5ff: line 9143 define ENC_FILT_FILT_PER_SHIFT (0U)
  05b61f: line 9144 define ENC_FILT_FILT_PER(x) (((uint16_t)(((uint16_t)(x)) << ENC_FILT_FILT_PER_SHIFT)) & ENC_FILT_FILT_PER_MASK)
  05b68b: line 9145 define ENC_FILT_FILT_CNT_MASK (0x700U)
  05b6ae: line 9146 define ENC_FILT_FILT_CNT_SHIFT (8U)
  05b6ce: line 9147 define ENC_FILT_FILT_CNT(x) (((uint16_t)(((uint16_t)(x)) << ENC_FILT_FILT_CNT_SHIFT)) & ENC_FILT_FILT_CNT_MASK)
  05b73a: line 9152 define ENC_WTR_WDOG_MASK (0xFFFFU)
  05b759: line 9153 define ENC_WTR_WDOG_SHIFT (0U)
  05b774: line 9154 define ENC_WTR_WDOG(x) (((uint16_t)(((uint16_t)(x)) << ENC_WTR_WDOG_SHIFT)) & ENC_WTR_WDOG_MASK)
  05b7d1: line 9159 define ENC_POSD_POSD_MASK (0xFFFFU)
  05b7f1: line 9160 define ENC_POSD_POSD_SHIFT (0U)
  05b80d: line 9161 define ENC_POSD_POSD(x) (((uint16_t)(((uint16_t)(x)) << ENC_POSD_POSD_SHIFT)) & ENC_POSD_POSD_MASK)
  05b86d: line 9166 define ENC_POSDH_POSDH_MASK (0xFFFFU)
  05b88f: line 9167 define ENC_POSDH_POSDH_SHIFT (0U)
  05b8ad: line 9168 define ENC_POSDH_POSDH(x) (((uint16_t)(((uint16_t)(x)) << ENC_POSDH_POSDH_SHIFT)) & ENC_POSDH_POSDH_MASK)
  05b913: line 9173 define ENC_REV_REV_MASK (0xFFFFU)
  05b931: line 9174 define ENC_REV_REV_SHIFT (0U)
  05b94b: line 9175 define ENC_REV_REV(x) (((uint16_t)(((uint16_t)(x)) << ENC_REV_REV_SHIFT)) & ENC_REV_REV_MASK)
  05b9a5: line 9180 define ENC_REVH_REVH_MASK (0xFFFFU)
  05b9c5: line 9181 define ENC_REVH_REVH_SHIFT (0U)
  05b9e1: line 9182 define ENC_REVH_REVH(x) (((uint16_t)(((uint16_t)(x)) << ENC_REVH_REVH_SHIFT)) & ENC_REVH_REVH_MASK)
  05ba41: line 9187 define ENC_UPOS_POS_MASK (0xFFFFU)
  05ba60: line 9188 define ENC_UPOS_POS_SHIFT (0U)
  05ba7b: line 9189 define ENC_UPOS_POS(x) (((uint16_t)(((uint16_t)(x)) << ENC_UPOS_POS_SHIFT)) & ENC_UPOS_POS_MASK)
  05bad8: line 9194 define ENC_LPOS_POS_MASK (0xFFFFU)
  05baf7: line 9195 define ENC_LPOS_POS_SHIFT (0U)
  05bb12: line 9196 define ENC_LPOS_POS(x) (((uint16_t)(((uint16_t)(x)) << ENC_LPOS_POS_SHIFT)) & ENC_LPOS_POS_MASK)
  05bb6f: line 9201 define ENC_UPOSH_POSH_MASK (0xFFFFU)
  05bb90: line 9202 define ENC_UPOSH_POSH_SHIFT (0U)
  05bbad: line 9203 define ENC_UPOSH_POSH(x) (((uint16_t)(((uint16_t)(x)) << ENC_UPOSH_POSH_SHIFT)) & ENC_UPOSH_POSH_MASK)
  05bc10: line 9208 define ENC_LPOSH_POSH_MASK (0xFFFFU)
  05bc31: line 9209 define ENC_LPOSH_POSH_SHIFT (0U)
  05bc4e: line 9210 define ENC_LPOSH_POSH(x) (((uint16_t)(((uint16_t)(x)) << ENC_LPOSH_POSH_SHIFT)) & ENC_LPOSH_POSH_MASK)
  05bcb1: line 9215 define ENC_UINIT_INIT_MASK (0xFFFFU)
  05bcd2: line 9216 define ENC_UINIT_INIT_SHIFT (0U)
  05bcef: line 9217 define ENC_UINIT_INIT(x) (((uint16_t)(((uint16_t)(x)) << ENC_UINIT_INIT_SHIFT)) & ENC_UINIT_INIT_MASK)
  05bd52: line 9222 define ENC_LINIT_INIT_MASK (0xFFFFU)
  05bd73: line 9223 define ENC_LINIT_INIT_SHIFT (0U)
  05bd90: line 9224 define ENC_LINIT_INIT(x) (((uint16_t)(((uint16_t)(x)) << ENC_LINIT_INIT_SHIFT)) & ENC_LINIT_INIT_MASK)
  05bdf3: line 9229 define ENC_IMR_HOME_MASK (0x1U)
  05be0f: line 9230 define ENC_IMR_HOME_SHIFT (0U)
  05be2a: line 9231 define ENC_IMR_HOME(x) (((uint16_t)(((uint16_t)(x)) << ENC_IMR_HOME_SHIFT)) & ENC_IMR_HOME_MASK)
  05be87: line 9232 define ENC_IMR_INDEX_MASK (0x2U)
  05bea4: line 9233 define ENC_IMR_INDEX_SHIFT (1U)
  05bec0: line 9234 define ENC_IMR_INDEX(x) (((uint16_t)(((uint16_t)(x)) << ENC_IMR_INDEX_SHIFT)) & ENC_IMR_INDEX_MASK)
  05bf20: line 9235 define ENC_IMR_PHB_MASK (0x4U)
  05bf3b: line 9236 define ENC_IMR_PHB_SHIFT (2U)
  05bf55: line 9237 define ENC_IMR_PHB(x) (((uint16_t)(((uint16_t)(x)) << ENC_IMR_PHB_SHIFT)) & ENC_IMR_PHB_MASK)
  05bfaf: line 9238 define ENC_IMR_PHA_MASK (0x8U)
  05bfca: line 9239 define ENC_IMR_PHA_SHIFT (3U)
  05bfe4: line 9240 define ENC_IMR_PHA(x) (((uint16_t)(((uint16_t)(x)) << ENC_IMR_PHA_SHIFT)) & ENC_IMR_PHA_MASK)
  05c03e: line 9241 define ENC_IMR_FHOM_MASK (0x10U)
  05c05b: line 9242 define ENC_IMR_FHOM_SHIFT (4U)
  05c076: line 9243 define ENC_IMR_FHOM(x) (((uint16_t)(((uint16_t)(x)) << ENC_IMR_FHOM_SHIFT)) & ENC_IMR_FHOM_MASK)
  05c0d3: line 9244 define ENC_IMR_FIND_MASK (0x20U)
  05c0f0: line 9245 define ENC_IMR_FIND_SHIFT (5U)
  05c10b: line 9246 define ENC_IMR_FIND(x) (((uint16_t)(((uint16_t)(x)) << ENC_IMR_FIND_SHIFT)) & ENC_IMR_FIND_MASK)
  05c168: line 9247 define ENC_IMR_FPHB_MASK (0x40U)
  05c185: line 9248 define ENC_IMR_FPHB_SHIFT (6U)
  05c1a0: line 9249 define ENC_IMR_FPHB(x) (((uint16_t)(((uint16_t)(x)) << ENC_IMR_FPHB_SHIFT)) & ENC_IMR_FPHB_MASK)
  05c1fd: line 9250 define ENC_IMR_FPHA_MASK (0x80U)
  05c21a: line 9251 define ENC_IMR_FPHA_SHIFT (7U)
  05c235: line 9252 define ENC_IMR_FPHA(x) (((uint16_t)(((uint16_t)(x)) << ENC_IMR_FPHA_SHIFT)) & ENC_IMR_FPHA_MASK)
  05c292: line 9257 define ENC_TST_TEST_COUNT_MASK (0xFFU)
  05c2b5: line 9258 define ENC_TST_TEST_COUNT_SHIFT (0U)
  05c2d6: line 9259 define ENC_TST_TEST_COUNT(x) (((uint16_t)(((uint16_t)(x)) << ENC_TST_TEST_COUNT_SHIFT)) & ENC_TST_TEST_COUNT_MASK)
  05c345: line 9260 define ENC_TST_TEST_PERIOD_MASK (0x1F00U)
  05c36b: line 9261 define ENC_TST_TEST_PERIOD_SHIFT (8U)
  05c38d: line 9262 define ENC_TST_TEST_PERIOD(x) (((uint16_t)(((uint16_t)(x)) << ENC_TST_TEST_PERIOD_SHIFT)) & ENC_TST_TEST_PERIOD_MASK)
  05c3ff: line 9263 define ENC_TST_QDN_MASK (0x2000U)
  05c41d: line 9264 define ENC_TST_QDN_SHIFT (13U)
  05c438: line 9265 define ENC_TST_QDN(x) (((uint16_t)(((uint16_t)(x)) << ENC_TST_QDN_SHIFT)) & ENC_TST_QDN_MASK)
  05c492: line 9266 define ENC_TST_TCE_MASK (0x4000U)
  05c4b0: line 9267 define ENC_TST_TCE_SHIFT (14U)
  05c4cb: line 9268 define ENC_TST_TCE(x) (((uint16_t)(((uint16_t)(x)) << ENC_TST_TCE_SHIFT)) & ENC_TST_TCE_MASK)
  05c525: line 9269 define ENC_TST_TEN_MASK (0x8000U)
  05c543: line 9270 define ENC_TST_TEN_SHIFT (15U)
  05c55e: line 9271 define ENC_TST_TEN(x) (((uint16_t)(((uint16_t)(x)) << ENC_TST_TEN_SHIFT)) & ENC_TST_TEN_MASK)
  05c5b8: line 9276 define ENC_CTRL2_UPDHLD_MASK (0x1U)
  05c5d8: line 9277 define ENC_CTRL2_UPDHLD_SHIFT (0U)
  05c5f7: line 9278 define ENC_CTRL2_UPDHLD(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_UPDHLD_SHIFT)) & ENC_CTRL2_UPDHLD_MASK)
  05c660: line 9279 define ENC_CTRL2_UPDPOS_MASK (0x2U)
  05c680: line 9280 define ENC_CTRL2_UPDPOS_SHIFT (1U)
  05c69f: line 9281 define ENC_CTRL2_UPDPOS(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_UPDPOS_SHIFT)) & ENC_CTRL2_UPDPOS_MASK)
  05c708: line 9282 define ENC_CTRL2_MOD_MASK (0x4U)
  05c725: line 9283 define ENC_CTRL2_MOD_SHIFT (2U)
  05c741: line 9284 define ENC_CTRL2_MOD(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_MOD_SHIFT)) & ENC_CTRL2_MOD_MASK)
  05c7a1: line 9285 define ENC_CTRL2_DIR_MASK (0x8U)
  05c7be: line 9286 define ENC_CTRL2_DIR_SHIFT (3U)
  05c7da: line 9287 define ENC_CTRL2_DIR(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_DIR_SHIFT)) & ENC_CTRL2_DIR_MASK)
  05c83a: line 9288 define ENC_CTRL2_RUIE_MASK (0x10U)
  05c859: line 9289 define ENC_CTRL2_RUIE_SHIFT (4U)
  05c876: line 9290 define ENC_CTRL2_RUIE(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_RUIE_SHIFT)) & ENC_CTRL2_RUIE_MASK)
  05c8d9: line 9291 define ENC_CTRL2_RUIRQ_MASK (0x20U)
  05c8f9: line 9292 define ENC_CTRL2_RUIRQ_SHIFT (5U)
  05c917: line 9293 define ENC_CTRL2_RUIRQ(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_RUIRQ_SHIFT)) & ENC_CTRL2_RUIRQ_MASK)
  05c97d: line 9294 define ENC_CTRL2_ROIE_MASK (0x40U)
  05c99c: line 9295 define ENC_CTRL2_ROIE_SHIFT (6U)
  05c9b9: line 9296 define ENC_CTRL2_ROIE(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_ROIE_SHIFT)) & ENC_CTRL2_ROIE_MASK)
  05ca1c: line 9297 define ENC_CTRL2_ROIRQ_MASK (0x80U)
  05ca3c: line 9298 define ENC_CTRL2_ROIRQ_SHIFT (7U)
  05ca5a: line 9299 define ENC_CTRL2_ROIRQ(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_ROIRQ_SHIFT)) & ENC_CTRL2_ROIRQ_MASK)
  05cac0: line 9300 define ENC_CTRL2_REVMOD_MASK (0x100U)
  05cae2: line 9301 define ENC_CTRL2_REVMOD_SHIFT (8U)
  05cb01: line 9302 define ENC_CTRL2_REVMOD(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_REVMOD_SHIFT)) & ENC_CTRL2_REVMOD_MASK)
  05cb6a: line 9303 define ENC_CTRL2_OUTCTL_MASK (0x200U)
  05cb8c: line 9304 define ENC_CTRL2_OUTCTL_SHIFT (9U)
  05cbab: line 9305 define ENC_CTRL2_OUTCTL(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_OUTCTL_SHIFT)) & ENC_CTRL2_OUTCTL_MASK)
  05cc14: line 9306 define ENC_CTRL2_SABIE_MASK (0x400U)
  05cc35: line 9307 define ENC_CTRL2_SABIE_SHIFT (10U)
  05cc54: line 9308 define ENC_CTRL2_SABIE(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_SABIE_SHIFT)) & ENC_CTRL2_SABIE_MASK)
  05ccba: line 9309 define ENC_CTRL2_SABIRQ_MASK (0x800U)
  05ccdc: line 9310 define ENC_CTRL2_SABIRQ_SHIFT (11U)
  05ccfc: line 9311 define ENC_CTRL2_SABIRQ(x) (((uint16_t)(((uint16_t)(x)) << ENC_CTRL2_SABIRQ_SHIFT)) & ENC_CTRL2_SABIRQ_MASK)
  05cd65: line 9316 define ENC_UMOD_MOD_MASK (0xFFFFU)
  05cd84: line 9317 define ENC_UMOD_MOD_SHIFT (0U)
  05cd9f: line 9318 define ENC_UMOD_MOD(x) (((uint16_t)(((uint16_t)(x)) << ENC_UMOD_MOD_SHIFT)) & ENC_UMOD_MOD_MASK)
  05cdfc: line 9323 define ENC_LMOD_MOD_MASK (0xFFFFU)
  05ce1b: line 9324 define ENC_LMOD_MOD_SHIFT (0U)
  05ce36: line 9325 define ENC_LMOD_MOD(x) (((uint16_t)(((uint16_t)(x)) << ENC_LMOD_MOD_SHIFT)) & ENC_LMOD_MOD_MASK)
  05ce93: line 9330 define ENC_UCOMP_COMP_MASK (0xFFFFU)
  05ceb4: line 9331 define ENC_UCOMP_COMP_SHIFT (0U)
  05ced1: line 9332 define ENC_UCOMP_COMP(x) (((uint16_t)(((uint16_t)(x)) << ENC_UCOMP_COMP_SHIFT)) & ENC_UCOMP_COMP_MASK)
  05cf34: line 9337 define ENC_LCOMP_COMP_MASK (0xFFFFU)
  05cf55: line 9338 define ENC_LCOMP_COMP_SHIFT (0U)
  05cf72: line 9339 define ENC_LCOMP_COMP(x) (((uint16_t)(((uint16_t)(x)) << ENC_LCOMP_COMP_SHIFT)) & ENC_LCOMP_COMP_MASK)
  05cfd5: line 9350 define ENC1_BASE (0x403C8000u)
  05cff0: line 9352 define ENC1 ((ENC_Type *)ENC1_BASE)
  05d010: line 9354 define ENC2_BASE (0x403CC000u)
  05d02b: line 9356 define ENC2 ((ENC_Type *)ENC2_BASE)
  05d04b: line 9358 define ENC3_BASE (0x403D0000u)
  05d066: line 9360 define ENC3 ((ENC_Type *)ENC3_BASE)
  05d086: line 9362 define ENC4_BASE (0x403D4000u)
  05d0a1: line 9364 define ENC4 ((ENC_Type *)ENC4_BASE)
  05d0c1: line 9366 define ENC_BASE_ADDRS { 0u, ENC1_BASE, ENC2_BASE, ENC3_BASE, ENC4_BASE }
  05d106: line 9368 define ENC_BASE_PTRS { (ENC_Type *)0u, ENC1, ENC2, ENC3, ENC4 }
  05d142: line 9370 define ENC_COMPARE_IRQS { NotAvail_IRQn, ENC1_IRQn, ENC2_IRQn, ENC3_IRQn, ENC4_IRQn }
  05d194: line 9371 define ENC_HOME_IRQS { NotAvail_IRQn, ENC1_IRQn, ENC2_IRQn, ENC3_IRQn, ENC4_IRQn }
  05d1e3: line 9372 define ENC_WDOG_IRQS { NotAvail_IRQn, ENC1_IRQn, ENC2_IRQn, ENC3_IRQn, ENC4_IRQn }
  05d232: line 9373 define ENC_INDEX_IRQS { NotAvail_IRQn, ENC1_IRQn, ENC2_IRQn, ENC3_IRQn, ENC4_IRQn }
  05d282: line 9374 define ENC_INPUT_SWITCH_IRQS { NotAvail_IRQn, ENC1_IRQn, ENC2_IRQn, ENC3_IRQn, ENC4_IRQn }
  05d2d9: line 9523 define ENET_EIR_TS_TIMER_MASK (0x8000U)
  05d2fd: line 9524 define ENET_EIR_TS_TIMER_SHIFT (15U)
  05d31e: line 9525 define ENET_EIR_TS_TIMER(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_TS_TIMER_SHIFT)) & ENET_EIR_TS_TIMER_MASK)
  05d38a: line 9526 define ENET_EIR_TS_AVAIL_MASK (0x10000U)
  05d3af: line 9527 define ENET_EIR_TS_AVAIL_SHIFT (16U)
  05d3d0: line 9528 define ENET_EIR_TS_AVAIL(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_TS_AVAIL_SHIFT)) & ENET_EIR_TS_AVAIL_MASK)
  05d43c: line 9529 define ENET_EIR_WAKEUP_MASK (0x20000U)
  05d45f: line 9530 define ENET_EIR_WAKEUP_SHIFT (17U)
  05d47e: line 9531 define ENET_EIR_WAKEUP(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_WAKEUP_SHIFT)) & ENET_EIR_WAKEUP_MASK)
  05d4e4: line 9532 define ENET_EIR_PLR_MASK (0x40000U)
  05d504: line 9533 define ENET_EIR_PLR_SHIFT (18U)
  05d520: line 9534 define ENET_EIR_PLR(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_PLR_SHIFT)) & ENET_EIR_PLR_MASK)
  05d57d: line 9535 define ENET_EIR_UN_MASK (0x80000U)
  05d59c: line 9536 define ENET_EIR_UN_SHIFT (19U)
  05d5b7: line 9537 define ENET_EIR_UN(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_UN_SHIFT)) & ENET_EIR_UN_MASK)
  05d611: line 9538 define ENET_EIR_RL_MASK (0x100000U)
  05d631: line 9539 define ENET_EIR_RL_SHIFT (20U)
  05d64c: line 9540 define ENET_EIR_RL(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_RL_SHIFT)) & ENET_EIR_RL_MASK)
  05d6a6: line 9541 define ENET_EIR_LC_MASK (0x200000U)
  05d6c6: line 9542 define ENET_EIR_LC_SHIFT (21U)
  05d6e1: line 9543 define ENET_EIR_LC(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_LC_SHIFT)) & ENET_EIR_LC_MASK)
  05d73b: line 9544 define ENET_EIR_EBERR_MASK (0x400000U)
  05d75e: line 9545 define ENET_EIR_EBERR_SHIFT (22U)
  05d77c: line 9546 define ENET_EIR_EBERR(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_EBERR_SHIFT)) & ENET_EIR_EBERR_MASK)
  05d7df: line 9547 define ENET_EIR_MII_MASK (0x800000U)
  05d800: line 9548 define ENET_EIR_MII_SHIFT (23U)
  05d81c: line 9549 define ENET_EIR_MII(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_MII_SHIFT)) & ENET_EIR_MII_MASK)
  05d879: line 9550 define ENET_EIR_RXB_MASK (0x1000000U)
  05d89b: line 9551 define ENET_EIR_RXB_SHIFT (24U)
  05d8b7: line 9552 define ENET_EIR_RXB(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_RXB_SHIFT)) & ENET_EIR_RXB_MASK)
  05d914: line 9553 define ENET_EIR_RXF_MASK (0x2000000U)
  05d936: line 9554 define ENET_EIR_RXF_SHIFT (25U)
  05d952: line 9555 define ENET_EIR_RXF(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_RXF_SHIFT)) & ENET_EIR_RXF_MASK)
  05d9af: line 9556 define ENET_EIR_TXB_MASK (0x4000000U)
  05d9d1: line 9557 define ENET_EIR_TXB_SHIFT (26U)
  05d9ed: line 9558 define ENET_EIR_TXB(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_TXB_SHIFT)) & ENET_EIR_TXB_MASK)
  05da4a: line 9559 define ENET_EIR_TXF_MASK (0x8000000U)
  05da6c: line 9560 define ENET_EIR_TXF_SHIFT (27U)
  05da88: line 9561 define ENET_EIR_TXF(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_TXF_SHIFT)) & ENET_EIR_TXF_MASK)
  05dae5: line 9562 define ENET_EIR_GRA_MASK (0x10000000U)
  05db08: line 9563 define ENET_EIR_GRA_SHIFT (28U)
  05db24: line 9564 define ENET_EIR_GRA(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_GRA_SHIFT)) & ENET_EIR_GRA_MASK)
  05db81: line 9565 define ENET_EIR_BABT_MASK (0x20000000U)
  05dba5: line 9566 define ENET_EIR_BABT_SHIFT (29U)
  05dbc2: line 9567 define ENET_EIR_BABT(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_BABT_SHIFT)) & ENET_EIR_BABT_MASK)
  05dc22: line 9568 define ENET_EIR_BABR_MASK (0x40000000U)
  05dc46: line 9569 define ENET_EIR_BABR_SHIFT (30U)
  05dc63: line 9570 define ENET_EIR_BABR(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIR_BABR_SHIFT)) & ENET_EIR_BABR_MASK)
  05dcc3: line 9575 define ENET_EIMR_TS_TIMER_MASK (0x8000U)
  05dce8: line 9576 define ENET_EIMR_TS_TIMER_SHIFT (15U)
  05dd0a: line 9577 define ENET_EIMR_TS_TIMER(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_TS_TIMER_SHIFT)) & ENET_EIMR_TS_TIMER_MASK)
  05dd79: line 9578 define ENET_EIMR_TS_AVAIL_MASK (0x10000U)
  05dd9f: line 9579 define ENET_EIMR_TS_AVAIL_SHIFT (16U)
  05ddc1: line 9580 define ENET_EIMR_TS_AVAIL(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_TS_AVAIL_SHIFT)) & ENET_EIMR_TS_AVAIL_MASK)
  05de30: line 9581 define ENET_EIMR_WAKEUP_MASK (0x20000U)
  05de54: line 9582 define ENET_EIMR_WAKEUP_SHIFT (17U)
  05de74: line 9583 define ENET_EIMR_WAKEUP(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_WAKEUP_SHIFT)) & ENET_EIMR_WAKEUP_MASK)
  05dedd: line 9584 define ENET_EIMR_PLR_MASK (0x40000U)
  05defe: line 9585 define ENET_EIMR_PLR_SHIFT (18U)
  05df1b: line 9586 define ENET_EIMR_PLR(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_PLR_SHIFT)) & ENET_EIMR_PLR_MASK)
  05df7b: line 9587 define ENET_EIMR_UN_MASK (0x80000U)
  05df9b: line 9588 define ENET_EIMR_UN_SHIFT (19U)
  05dfb7: line 9589 define ENET_EIMR_UN(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_UN_SHIFT)) & ENET_EIMR_UN_MASK)
  05e014: line 9590 define ENET_EIMR_RL_MASK (0x100000U)
  05e035: line 9591 define ENET_EIMR_RL_SHIFT (20U)
  05e051: line 9592 define ENET_EIMR_RL(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_RL_SHIFT)) & ENET_EIMR_RL_MASK)
  05e0ae: line 9593 define ENET_EIMR_LC_MASK (0x200000U)
  05e0cf: line 9594 define ENET_EIMR_LC_SHIFT (21U)
  05e0eb: line 9595 define ENET_EIMR_LC(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_LC_SHIFT)) & ENET_EIMR_LC_MASK)
  05e148: line 9596 define ENET_EIMR_EBERR_MASK (0x400000U)
  05e16c: line 9597 define ENET_EIMR_EBERR_SHIFT (22U)
  05e18b: line 9598 define ENET_EIMR_EBERR(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_EBERR_SHIFT)) & ENET_EIMR_EBERR_MASK)
  05e1f1: line 9599 define ENET_EIMR_MII_MASK (0x800000U)
  05e213: line 9600 define ENET_EIMR_MII_SHIFT (23U)
  05e230: line 9601 define ENET_EIMR_MII(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_MII_SHIFT)) & ENET_EIMR_MII_MASK)
  05e290: line 9602 define ENET_EIMR_RXB_MASK (0x1000000U)
  05e2b3: line 9603 define ENET_EIMR_RXB_SHIFT (24U)
  05e2d0: line 9604 define ENET_EIMR_RXB(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_RXB_SHIFT)) & ENET_EIMR_RXB_MASK)
  05e330: line 9605 define ENET_EIMR_RXF_MASK (0x2000000U)
  05e353: line 9606 define ENET_EIMR_RXF_SHIFT (25U)
  05e370: line 9607 define ENET_EIMR_RXF(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_RXF_SHIFT)) & ENET_EIMR_RXF_MASK)
  05e3d0: line 9608 define ENET_EIMR_TXB_MASK (0x4000000U)
  05e3f3: line 9609 define ENET_EIMR_TXB_SHIFT (26U)
  05e410: line 9610 define ENET_EIMR_TXB(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_TXB_SHIFT)) & ENET_EIMR_TXB_MASK)
  05e470: line 9611 define ENET_EIMR_TXF_MASK (0x8000000U)
  05e493: line 9612 define ENET_EIMR_TXF_SHIFT (27U)
  05e4b0: line 9613 define ENET_EIMR_TXF(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_TXF_SHIFT)) & ENET_EIMR_TXF_MASK)
  05e510: line 9614 define ENET_EIMR_GRA_MASK (0x10000000U)
  05e534: line 9615 define ENET_EIMR_GRA_SHIFT (28U)
  05e551: line 9616 define ENET_EIMR_GRA(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_GRA_SHIFT)) & ENET_EIMR_GRA_MASK)
  05e5b1: line 9617 define ENET_EIMR_BABT_MASK (0x20000000U)
  05e5d6: line 9618 define ENET_EIMR_BABT_SHIFT (29U)
  05e5f4: line 9619 define ENET_EIMR_BABT(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_BABT_SHIFT)) & ENET_EIMR_BABT_MASK)
  05e657: line 9620 define ENET_EIMR_BABR_MASK (0x40000000U)
  05e67c: line 9621 define ENET_EIMR_BABR_SHIFT (30U)
  05e69a: line 9622 define ENET_EIMR_BABR(x) (((uint32_t)(((uint32_t)(x)) << ENET_EIMR_BABR_SHIFT)) & ENET_EIMR_BABR_MASK)
  05e6fd: line 9627 define ENET_RDAR_RDAR_MASK (0x1000000U)
  05e721: line 9628 define ENET_RDAR_RDAR_SHIFT (24U)
  05e73f: line 9629 define ENET_RDAR_RDAR(x) (((uint32_t)(((uint32_t)(x)) << ENET_RDAR_RDAR_SHIFT)) & ENET_RDAR_RDAR_MASK)
  05e7a2: line 9634 define ENET_TDAR_TDAR_MASK (0x1000000U)
  05e7c6: line 9635 define ENET_TDAR_TDAR_SHIFT (24U)
  05e7e4: line 9636 define ENET_TDAR_TDAR(x) (((uint32_t)(((uint32_t)(x)) << ENET_TDAR_TDAR_SHIFT)) & ENET_TDAR_TDAR_MASK)
  05e847: line 9641 define ENET_ECR_RESET_MASK (0x1U)
  05e865: line 9642 define ENET_ECR_RESET_SHIFT (0U)
  05e882: line 9643 define ENET_ECR_RESET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_RESET_SHIFT)) & ENET_ECR_RESET_MASK)
  05e8e5: line 9644 define ENET_ECR_ETHEREN_MASK (0x2U)
  05e905: line 9645 define ENET_ECR_ETHEREN_SHIFT (1U)
  05e924: line 9646 define ENET_ECR_ETHEREN(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_ETHEREN_SHIFT)) & ENET_ECR_ETHEREN_MASK)
  05e98d: line 9647 define ENET_ECR_MAGICEN_MASK (0x4U)
  05e9ad: line 9648 define ENET_ECR_MAGICEN_SHIFT (2U)
  05e9cc: line 9649 define ENET_ECR_MAGICEN(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_MAGICEN_SHIFT)) & ENET_ECR_MAGICEN_MASK)
  05ea35: line 9650 define ENET_ECR_SLEEP_MASK (0x8U)
  05ea53: line 9651 define ENET_ECR_SLEEP_SHIFT (3U)
  05ea70: line 9652 define ENET_ECR_SLEEP(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_SLEEP_SHIFT)) & ENET_ECR_SLEEP_MASK)
  05ead3: line 9653 define ENET_ECR_EN1588_MASK (0x10U)
  05eaf3: line 9654 define ENET_ECR_EN1588_SHIFT (4U)
  05eb11: line 9655 define ENET_ECR_EN1588(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_EN1588_SHIFT)) & ENET_ECR_EN1588_MASK)
  05eb77: line 9656 define ENET_ECR_DBGEN_MASK (0x40U)
  05eb96: line 9657 define ENET_ECR_DBGEN_SHIFT (6U)
  05ebb3: line 9658 define ENET_ECR_DBGEN(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_DBGEN_SHIFT)) & ENET_ECR_DBGEN_MASK)
  05ec16: line 9659 define ENET_ECR_DBSWP_MASK (0x100U)
  05ec36: line 9660 define ENET_ECR_DBSWP_SHIFT (8U)
  05ec53: line 9661 define ENET_ECR_DBSWP(x) (((uint32_t)(((uint32_t)(x)) << ENET_ECR_DBSWP_SHIFT)) & ENET_ECR_DBSWP_MASK)
  05ecb6: line 9666 define ENET_MMFR_DATA_MASK (0xFFFFU)
  05ecd7: line 9667 define ENET_MMFR_DATA_SHIFT (0U)
  05ecf4: line 9668 define ENET_MMFR_DATA(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_DATA_SHIFT)) & ENET_MMFR_DATA_MASK)
  05ed57: line 9669 define ENET_MMFR_TA_MASK (0x30000U)
  05ed77: line 9670 define ENET_MMFR_TA_SHIFT (16U)
  05ed93: line 9671 define ENET_MMFR_TA(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_TA_SHIFT)) & ENET_MMFR_TA_MASK)
  05edf0: line 9672 define ENET_MMFR_RA_MASK (0x7C0000U)
  05ee11: line 9673 define ENET_MMFR_RA_SHIFT (18U)
  05ee2d: line 9674 define ENET_MMFR_RA(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_RA_SHIFT)) & ENET_MMFR_RA_MASK)
  05ee8a: line 9675 define ENET_MMFR_PA_MASK (0xF800000U)
  05eeac: line 9676 define ENET_MMFR_PA_SHIFT (23U)
  05eec8: line 9677 define ENET_MMFR_PA(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_PA_SHIFT)) & ENET_MMFR_PA_MASK)
  05ef25: line 9678 define ENET_MMFR_OP_MASK (0x30000000U)
  05ef48: line 9679 define ENET_MMFR_OP_SHIFT (28U)
  05ef64: line 9680 define ENET_MMFR_OP(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_OP_SHIFT)) & ENET_MMFR_OP_MASK)
  05efc1: line 9681 define ENET_MMFR_ST_MASK (0xC0000000U)
  05efe4: line 9682 define ENET_MMFR_ST_SHIFT (30U)
  05f000: line 9683 define ENET_MMFR_ST(x) (((uint32_t)(((uint32_t)(x)) << ENET_MMFR_ST_SHIFT)) & ENET_MMFR_ST_MASK)
  05f05d: line 9688 define ENET_MSCR_MII_SPEED_MASK (0x7EU)
  05f081: line 9689 define ENET_MSCR_MII_SPEED_SHIFT (1U)
  05f0a3: line 9690 define ENET_MSCR_MII_SPEED(x) (((uint32_t)(((uint32_t)(x)) << ENET_MSCR_MII_SPEED_SHIFT)) & ENET_MSCR_MII_SPEED_MASK)
  05f115: line 9691 define ENET_MSCR_DIS_PRE_MASK (0x80U)
  05f137: line 9692 define ENET_MSCR_DIS_PRE_SHIFT (7U)
  05f157: line 9693 define ENET_MSCR_DIS_PRE(x) (((uint32_t)(((uint32_t)(x)) << ENET_MSCR_DIS_PRE_SHIFT)) & ENET_MSCR_DIS_PRE_MASK)
  05f1c3: line 9694 define ENET_MSCR_HOLDTIME_MASK (0x700U)
  05f1e7: line 9695 define ENET_MSCR_HOLDTIME_SHIFT (8U)
  05f208: line 9696 define ENET_MSCR_HOLDTIME(x) (((uint32_t)(((uint32_t)(x)) << ENET_MSCR_HOLDTIME_SHIFT)) & ENET_MSCR_HOLDTIME_MASK)
  05f277: line 9701 define ENET_MIBC_MIB_CLEAR_MASK (0x20000000U)
  05f2a1: line 9702 define ENET_MIBC_MIB_CLEAR_SHIFT (29U)
  05f2c4: line 9703 define ENET_MIBC_MIB_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << ENET_MIBC_MIB_CLEAR_SHIFT)) & ENET_MIBC_MIB_CLEAR_MASK)
  05f336: line 9704 define ENET_MIBC_MIB_IDLE_MASK (0x40000000U)
  05f35f: line 9705 define ENET_MIBC_MIB_IDLE_SHIFT (30U)
  05f381: line 9706 define ENET_MIBC_MIB_IDLE(x) (((uint32_t)(((uint32_t)(x)) << ENET_MIBC_MIB_IDLE_SHIFT)) & ENET_MIBC_MIB_IDLE_MASK)
  05f3f0: line 9707 define ENET_MIBC_MIB_DIS_MASK (0x80000000U)
  05f418: line 9708 define ENET_MIBC_MIB_DIS_SHIFT (31U)
  05f439: line 9709 define ENET_MIBC_MIB_DIS(x) (((uint32_t)(((uint32_t)(x)) << ENET_MIBC_MIB_DIS_SHIFT)) & ENET_MIBC_MIB_DIS_MASK)
  05f4a5: line 9714 define ENET_RCR_LOOP_MASK (0x1U)
  05f4c2: line 9715 define ENET_RCR_LOOP_SHIFT (0U)
  05f4de: line 9716 define ENET_RCR_LOOP(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_LOOP_SHIFT)) & ENET_RCR_LOOP_MASK)
  05f53e: line 9717 define ENET_RCR_DRT_MASK (0x2U)
  05f55a: line 9718 define ENET_RCR_DRT_SHIFT (1U)
  05f575: line 9719 define ENET_RCR_DRT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_DRT_SHIFT)) & ENET_RCR_DRT_MASK)
  05f5d2: line 9720 define ENET_RCR_MII_MODE_MASK (0x4U)
  05f5f3: line 9721 define ENET_RCR_MII_MODE_SHIFT (2U)
  05f613: line 9722 define ENET_RCR_MII_MODE(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_MII_MODE_SHIFT)) & ENET_RCR_MII_MODE_MASK)
  05f67f: line 9723 define ENET_RCR_PROM_MASK (0x8U)
  05f69c: line 9724 define ENET_RCR_PROM_SHIFT (3U)
  05f6b8: line 9725 define ENET_RCR_PROM(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_PROM_SHIFT)) & ENET_RCR_PROM_MASK)
  05f718: line 9726 define ENET_RCR_BC_REJ_MASK (0x10U)
  05f738: line 9727 define ENET_RCR_BC_REJ_SHIFT (4U)
  05f756: line 9728 define ENET_RCR_BC_REJ(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_BC_REJ_SHIFT)) & ENET_RCR_BC_REJ_MASK)
  05f7bc: line 9729 define ENET_RCR_FCE_MASK (0x20U)
  05f7d9: line 9730 define ENET_RCR_FCE_SHIFT (5U)
  05f7f4: line 9731 define ENET_RCR_FCE(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_FCE_SHIFT)) & ENET_RCR_FCE_MASK)
  05f851: line 9732 define ENET_RCR_RMII_MODE_MASK (0x100U)
  05f875: line 9733 define ENET_RCR_RMII_MODE_SHIFT (8U)
  05f896: line 9734 define ENET_RCR_RMII_MODE(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_RMII_MODE_SHIFT)) & ENET_RCR_RMII_MODE_MASK)
  05f905: line 9735 define ENET_RCR_RMII_10T_MASK (0x200U)
  05f928: line 9736 define ENET_RCR_RMII_10T_SHIFT (9U)
  05f948: line 9737 define ENET_RCR_RMII_10T(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_RMII_10T_SHIFT)) & ENET_RCR_RMII_10T_MASK)
  05f9b4: line 9738 define ENET_RCR_PADEN_MASK (0x1000U)
  05f9d5: line 9739 define ENET_RCR_PADEN_SHIFT (12U)
  05f9f3: line 9740 define ENET_RCR_PADEN(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_PADEN_SHIFT)) & ENET_RCR_PADEN_MASK)
  05fa56: line 9741 define ENET_RCR_PAUFWD_MASK (0x2000U)
  05fa78: line 9742 define ENET_RCR_PAUFWD_SHIFT (13U)
  05fa97: line 9743 define ENET_RCR_PAUFWD(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_PAUFWD_SHIFT)) & ENET_RCR_PAUFWD_MASK)
  05fafd: line 9744 define ENET_RCR_CRCFWD_MASK (0x4000U)
  05fb1f: line 9745 define ENET_RCR_CRCFWD_SHIFT (14U)
  05fb3e: line 9746 define ENET_RCR_CRCFWD(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_CRCFWD_SHIFT)) & ENET_RCR_CRCFWD_MASK)
  05fba4: line 9747 define ENET_RCR_CFEN_MASK (0x8000U)
  05fbc4: line 9748 define ENET_RCR_CFEN_SHIFT (15U)
  05fbe1: line 9749 define ENET_RCR_CFEN(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_CFEN_SHIFT)) & ENET_RCR_CFEN_MASK)
  05fc41: line 9750 define ENET_RCR_MAX_FL_MASK (0x3FFF0000U)
  05fc67: line 9751 define ENET_RCR_MAX_FL_SHIFT (16U)
  05fc86: line 9752 define ENET_RCR_MAX_FL(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_MAX_FL_SHIFT)) & ENET_RCR_MAX_FL_MASK)
  05fcec: line 9753 define ENET_RCR_NLC_MASK (0x40000000U)
  05fd0f: line 9754 define ENET_RCR_NLC_SHIFT (30U)
  05fd2b: line 9755 define ENET_RCR_NLC(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_NLC_SHIFT)) & ENET_RCR_NLC_MASK)
  05fd88: line 9756 define ENET_RCR_GRS_MASK (0x80000000U)
  05fdab: line 9757 define ENET_RCR_GRS_SHIFT (31U)
  05fdc7: line 9758 define ENET_RCR_GRS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RCR_GRS_SHIFT)) & ENET_RCR_GRS_MASK)
  05fe24: line 9763 define ENET_TCR_GTS_MASK (0x1U)
  05fe40: line 9764 define ENET_TCR_GTS_SHIFT (0U)
  05fe5b: line 9765 define ENET_TCR_GTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_GTS_SHIFT)) & ENET_TCR_GTS_MASK)
  05feb8: line 9766 define ENET_TCR_FDEN_MASK (0x4U)
  05fed5: line 9767 define ENET_TCR_FDEN_SHIFT (2U)
  05fef1: line 9768 define ENET_TCR_FDEN(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_FDEN_SHIFT)) & ENET_TCR_FDEN_MASK)
  05ff51: line 9769 define ENET_TCR_TFC_PAUSE_MASK (0x8U)
  05ff73: line 9770 define ENET_TCR_TFC_PAUSE_SHIFT (3U)
  05ff94: line 9771 define ENET_TCR_TFC_PAUSE(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_TFC_PAUSE_SHIFT)) & ENET_TCR_TFC_PAUSE_MASK)
  060003: line 9772 define ENET_TCR_RFC_PAUSE_MASK (0x10U)
  060026: line 9773 define ENET_TCR_RFC_PAUSE_SHIFT (4U)
  060047: line 9774 define ENET_TCR_RFC_PAUSE(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_RFC_PAUSE_SHIFT)) & ENET_TCR_RFC_PAUSE_MASK)
  0600b6: line 9775 define ENET_TCR_ADDSEL_MASK (0xE0U)
  0600d6: line 9776 define ENET_TCR_ADDSEL_SHIFT (5U)
  0600f4: line 9777 define ENET_TCR_ADDSEL(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_ADDSEL_SHIFT)) & ENET_TCR_ADDSEL_MASK)
  06015a: line 9778 define ENET_TCR_ADDINS_MASK (0x100U)
  06017b: line 9779 define ENET_TCR_ADDINS_SHIFT (8U)
  060199: line 9780 define ENET_TCR_ADDINS(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_ADDINS_SHIFT)) & ENET_TCR_ADDINS_MASK)
  0601ff: line 9781 define ENET_TCR_CRCFWD_MASK (0x200U)
  060220: line 9782 define ENET_TCR_CRCFWD_SHIFT (9U)
  06023e: line 9783 define ENET_TCR_CRCFWD(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCR_CRCFWD_SHIFT)) & ENET_TCR_CRCFWD_MASK)
  0602a4: line 9788 define ENET_PALR_PADDR1_MASK (0xFFFFFFFFU)
  0602cb: line 9789 define ENET_PALR_PADDR1_SHIFT (0U)
  0602ea: line 9790 define ENET_PALR_PADDR1(x) (((uint32_t)(((uint32_t)(x)) << ENET_PALR_PADDR1_SHIFT)) & ENET_PALR_PADDR1_MASK)
  060353: line 9795 define ENET_PAUR_TYPE_MASK (0xFFFFU)
  060374: line 9796 define ENET_PAUR_TYPE_SHIFT (0U)
  060391: line 9797 define ENET_PAUR_TYPE(x) (((uint32_t)(((uint32_t)(x)) << ENET_PAUR_TYPE_SHIFT)) & ENET_PAUR_TYPE_MASK)
  0603f4: line 9798 define ENET_PAUR_PADDR2_MASK (0xFFFF0000U)
  06041b: line 9799 define ENET_PAUR_PADDR2_SHIFT (16U)
  06043b: line 9800 define ENET_PAUR_PADDR2(x) (((uint32_t)(((uint32_t)(x)) << ENET_PAUR_PADDR2_SHIFT)) & ENET_PAUR_PADDR2_MASK)
  0604a4: line 9805 define ENET_OPD_PAUSE_DUR_MASK (0xFFFFU)
  0604c9: line 9806 define ENET_OPD_PAUSE_DUR_SHIFT (0U)
  0604ea: line 9807 define ENET_OPD_PAUSE_DUR(x) (((uint32_t)(((uint32_t)(x)) << ENET_OPD_PAUSE_DUR_SHIFT)) & ENET_OPD_PAUSE_DUR_MASK)
  060559: line 9808 define ENET_OPD_OPCODE_MASK (0xFFFF0000U)
  06057f: line 9809 define ENET_OPD_OPCODE_SHIFT (16U)
  06059e: line 9810 define ENET_OPD_OPCODE(x) (((uint32_t)(((uint32_t)(x)) << ENET_OPD_OPCODE_SHIFT)) & ENET_OPD_OPCODE_MASK)
  060604: line 9815 define ENET_TXIC_ICTT_MASK (0xFFFFU)
  060625: line 9816 define ENET_TXIC_ICTT_SHIFT (0U)
  060642: line 9817 define ENET_TXIC_ICTT(x) (((uint32_t)(((uint32_t)(x)) << ENET_TXIC_ICTT_SHIFT)) & ENET_TXIC_ICTT_MASK)
  0606a5: line 9818 define ENET_TXIC_ICFT_MASK (0xFF00000U)
  0606c9: line 9819 define ENET_TXIC_ICFT_SHIFT (20U)
  0606e7: line 9820 define ENET_TXIC_ICFT(x) (((uint32_t)(((uint32_t)(x)) << ENET_TXIC_ICFT_SHIFT)) & ENET_TXIC_ICFT_MASK)
  06074a: line 9821 define ENET_TXIC_ICCS_MASK (0x40000000U)
  06076f: line 9822 define ENET_TXIC_ICCS_SHIFT (30U)
  06078d: line 9823 define ENET_TXIC_ICCS(x) (((uint32_t)(((uint32_t)(x)) << ENET_TXIC_ICCS_SHIFT)) & ENET_TXIC_ICCS_MASK)
  0607f0: line 9824 define ENET_TXIC_ICEN_MASK (0x80000000U)
  060815: line 9825 define ENET_TXIC_ICEN_SHIFT (31U)
  060833: line 9826 define ENET_TXIC_ICEN(x) (((uint32_t)(((uint32_t)(x)) << ENET_TXIC_ICEN_SHIFT)) & ENET_TXIC_ICEN_MASK)
  060896: line 9831 define ENET_RXIC_ICTT_MASK (0xFFFFU)
  0608b7: line 9832 define ENET_RXIC_ICTT_SHIFT (0U)
  0608d4: line 9833 define ENET_RXIC_ICTT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RXIC_ICTT_SHIFT)) & ENET_RXIC_ICTT_MASK)
  060937: line 9834 define ENET_RXIC_ICFT_MASK (0xFF00000U)
  06095b: line 9835 define ENET_RXIC_ICFT_SHIFT (20U)
  060979: line 9836 define ENET_RXIC_ICFT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RXIC_ICFT_SHIFT)) & ENET_RXIC_ICFT_MASK)
  0609dc: line 9837 define ENET_RXIC_ICCS_MASK (0x40000000U)
  060a01: line 9838 define ENET_RXIC_ICCS_SHIFT (30U)
  060a1f: line 9839 define ENET_RXIC_ICCS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RXIC_ICCS_SHIFT)) & ENET_RXIC_ICCS_MASK)
  060a82: line 9840 define ENET_RXIC_ICEN_MASK (0x80000000U)
  060aa7: line 9841 define ENET_RXIC_ICEN_SHIFT (31U)
  060ac5: line 9842 define ENET_RXIC_ICEN(x) (((uint32_t)(((uint32_t)(x)) << ENET_RXIC_ICEN_SHIFT)) & ENET_RXIC_ICEN_MASK)
  060b28: line 9847 define ENET_IAUR_IADDR1_MASK (0xFFFFFFFFU)
  060b4f: line 9848 define ENET_IAUR_IADDR1_SHIFT (0U)
  060b6e: line 9849 define ENET_IAUR_IADDR1(x) (((uint32_t)(((uint32_t)(x)) << ENET_IAUR_IADDR1_SHIFT)) & ENET_IAUR_IADDR1_MASK)
  060bd7: line 9854 define ENET_IALR_IADDR2_MASK (0xFFFFFFFFU)
  060bfe: line 9855 define ENET_IALR_IADDR2_SHIFT (0U)
  060c1d: line 9856 define ENET_IALR_IADDR2(x) (((uint32_t)(((uint32_t)(x)) << ENET_IALR_IADDR2_SHIFT)) & ENET_IALR_IADDR2_MASK)
  060c86: line 9861 define ENET_GAUR_GADDR1_MASK (0xFFFFFFFFU)
  060cad: line 9862 define ENET_GAUR_GADDR1_SHIFT (0U)
  060ccc: line 9863 define ENET_GAUR_GADDR1(x) (((uint32_t)(((uint32_t)(x)) << ENET_GAUR_GADDR1_SHIFT)) & ENET_GAUR_GADDR1_MASK)
  060d35: line 9868 define ENET_GALR_GADDR2_MASK (0xFFFFFFFFU)
  060d5c: line 9869 define ENET_GALR_GADDR2_SHIFT (0U)
  060d7b: line 9870 define ENET_GALR_GADDR2(x) (((uint32_t)(((uint32_t)(x)) << ENET_GALR_GADDR2_SHIFT)) & ENET_GALR_GADDR2_MASK)
  060de4: line 9875 define ENET_TFWR_TFWR_MASK (0x3FU)
  060e03: line 9876 define ENET_TFWR_TFWR_SHIFT (0U)
  060e20: line 9877 define ENET_TFWR_TFWR(x) (((uint32_t)(((uint32_t)(x)) << ENET_TFWR_TFWR_SHIFT)) & ENET_TFWR_TFWR_MASK)
  060e83: line 9878 define ENET_TFWR_STRFWD_MASK (0x100U)
  060ea5: line 9879 define ENET_TFWR_STRFWD_SHIFT (8U)
  060ec4: line 9880 define ENET_TFWR_STRFWD(x) (((uint32_t)(((uint32_t)(x)) << ENET_TFWR_STRFWD_SHIFT)) & ENET_TFWR_STRFWD_MASK)
  060f2d: line 9885 define ENET_RDSR_R_DES_START_MASK (0xFFFFFFF8U)
  060f59: line 9886 define ENET_RDSR_R_DES_START_SHIFT (3U)
  060f7d: line 9887 define ENET_RDSR_R_DES_START(x) (((uint32_t)(((uint32_t)(x)) << ENET_RDSR_R_DES_START_SHIFT)) & ENET_RDSR_R_DES_START_MASK)
  060ff5: line 9892 define ENET_TDSR_X_DES_START_MASK (0xFFFFFFF8U)
  061021: line 9893 define ENET_TDSR_X_DES_START_SHIFT (3U)
  061045: line 9894 define ENET_TDSR_X_DES_START(x) (((uint32_t)(((uint32_t)(x)) << ENET_TDSR_X_DES_START_SHIFT)) & ENET_TDSR_X_DES_START_MASK)
  0610bd: line 9899 define ENET_MRBR_R_BUF_SIZE_MASK (0x3FF0U)
  0610e4: line 9900 define ENET_MRBR_R_BUF_SIZE_SHIFT (4U)
  061107: line 9901 define ENET_MRBR_R_BUF_SIZE(x) (((uint32_t)(((uint32_t)(x)) << ENET_MRBR_R_BUF_SIZE_SHIFT)) & ENET_MRBR_R_BUF_SIZE_MASK)
  06117c: line 9906 define ENET_RSFL_RX_SECTION_FULL_MASK (0xFFU)
  0611a6: line 9907 define ENET_RSFL_RX_SECTION_FULL_SHIFT (0U)
  0611ce: line 9908 define ENET_RSFL_RX_SECTION_FULL(x) (((uint32_t)(((uint32_t)(x)) << ENET_RSFL_RX_SECTION_FULL_SHIFT)) & ENET_RSFL_RX_SECTION_FULL_MASK)
  061252: line 9913 define ENET_RSEM_RX_SECTION_EMPTY_MASK (0xFFU)
  06127d: line 9914 define ENET_RSEM_RX_SECTION_EMPTY_SHIFT (0U)
  0612a6: line 9915 define ENET_RSEM_RX_SECTION_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << ENET_RSEM_RX_SECTION_EMPTY_SHIFT)) & ENET_RSEM_RX_SECTION_EMPTY_MASK)
  06132d: line 9916 define ENET_RSEM_STAT_SECTION_EMPTY_MASK (0x1F0000U)
  06135e: line 9917 define ENET_RSEM_STAT_SECTION_EMPTY_SHIFT (16U)
  06138a: line 9918 define ENET_RSEM_STAT_SECTION_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << ENET_RSEM_STAT_SECTION_EMPTY_SHIFT)) & ENET_RSEM_STAT_SECTION_EMPTY_MASK)
  061417: line 9923 define ENET_RAEM_RX_ALMOST_EMPTY_MASK (0xFFU)
  061441: line 9924 define ENET_RAEM_RX_ALMOST_EMPTY_SHIFT (0U)
  061469: line 9925 define ENET_RAEM_RX_ALMOST_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << ENET_RAEM_RX_ALMOST_EMPTY_SHIFT)) & ENET_RAEM_RX_ALMOST_EMPTY_MASK)
  0614ed: line 9930 define ENET_RAFL_RX_ALMOST_FULL_MASK (0xFFU)
  061516: line 9931 define ENET_RAFL_RX_ALMOST_FULL_SHIFT (0U)
  06153d: line 9932 define ENET_RAFL_RX_ALMOST_FULL(x) (((uint32_t)(((uint32_t)(x)) << ENET_RAFL_RX_ALMOST_FULL_SHIFT)) & ENET_RAFL_RX_ALMOST_FULL_MASK)
  0615be: line 9937 define ENET_TSEM_TX_SECTION_EMPTY_MASK (0xFFU)
  0615e9: line 9938 define ENET_TSEM_TX_SECTION_EMPTY_SHIFT (0U)
  061612: line 9939 define ENET_TSEM_TX_SECTION_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << ENET_TSEM_TX_SECTION_EMPTY_SHIFT)) & ENET_TSEM_TX_SECTION_EMPTY_MASK)
  061699: line 9944 define ENET_TAEM_TX_ALMOST_EMPTY_MASK (0xFFU)
  0616c3: line 9945 define ENET_TAEM_TX_ALMOST_EMPTY_SHIFT (0U)
  0616eb: line 9946 define ENET_TAEM_TX_ALMOST_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << ENET_TAEM_TX_ALMOST_EMPTY_SHIFT)) & ENET_TAEM_TX_ALMOST_EMPTY_MASK)
  06176f: line 9951 define ENET_TAFL_TX_ALMOST_FULL_MASK (0xFFU)
  061798: line 9952 define ENET_TAFL_TX_ALMOST_FULL_SHIFT (0U)
  0617bf: line 9953 define ENET_TAFL_TX_ALMOST_FULL(x) (((uint32_t)(((uint32_t)(x)) << ENET_TAFL_TX_ALMOST_FULL_SHIFT)) & ENET_TAFL_TX_ALMOST_FULL_MASK)
  061840: line 9958 define ENET_TIPG_IPG_MASK (0x1FU)
  06185e: line 9959 define ENET_TIPG_IPG_SHIFT (0U)
  06187a: line 9960 define ENET_TIPG_IPG(x) (((uint32_t)(((uint32_t)(x)) << ENET_TIPG_IPG_SHIFT)) & ENET_TIPG_IPG_MASK)
  0618da: line 9965 define ENET_FTRL_TRUNC_FL_MASK (0x3FFFU)
  0618ff: line 9966 define ENET_FTRL_TRUNC_FL_SHIFT (0U)
  061920: line 9967 define ENET_FTRL_TRUNC_FL(x) (((uint32_t)(((uint32_t)(x)) << ENET_FTRL_TRUNC_FL_SHIFT)) & ENET_FTRL_TRUNC_FL_MASK)
  06198f: line 9972 define ENET_TACC_SHIFT16_MASK (0x1U)
  0619b0: line 9973 define ENET_TACC_SHIFT16_SHIFT (0U)
  0619d0: line 9974 define ENET_TACC_SHIFT16(x) (((uint32_t)(((uint32_t)(x)) << ENET_TACC_SHIFT16_SHIFT)) & ENET_TACC_SHIFT16_MASK)
  061a3c: line 9975 define ENET_TACC_IPCHK_MASK (0x8U)
  061a5b: line 9976 define ENET_TACC_IPCHK_SHIFT (3U)
  061a79: line 9977 define ENET_TACC_IPCHK(x) (((uint32_t)(((uint32_t)(x)) << ENET_TACC_IPCHK_SHIFT)) & ENET_TACC_IPCHK_MASK)
  061adf: line 9978 define ENET_TACC_PROCHK_MASK (0x10U)
  061b00: line 9979 define ENET_TACC_PROCHK_SHIFT (4U)
  061b1f: line 9980 define ENET_TACC_PROCHK(x) (((uint32_t)(((uint32_t)(x)) << ENET_TACC_PROCHK_SHIFT)) & ENET_TACC_PROCHK_MASK)
  061b88: line 9985 define ENET_RACC_PADREM_MASK (0x1U)
  061ba8: line 9986 define ENET_RACC_PADREM_SHIFT (0U)
  061bc7: line 9987 define ENET_RACC_PADREM(x) (((uint32_t)(((uint32_t)(x)) << ENET_RACC_PADREM_SHIFT)) & ENET_RACC_PADREM_MASK)
  061c30: line 9988 define ENET_RACC_IPDIS_MASK (0x2U)
  061c4f: line 9989 define ENET_RACC_IPDIS_SHIFT (1U)
  061c6d: line 9990 define ENET_RACC_IPDIS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RACC_IPDIS_SHIFT)) & ENET_RACC_IPDIS_MASK)
  061cd3: line 9991 define ENET_RACC_PRODIS_MASK (0x4U)
  061cf3: line 9992 define ENET_RACC_PRODIS_SHIFT (2U)
  061d12: line 9993 define ENET_RACC_PRODIS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RACC_PRODIS_SHIFT)) & ENET_RACC_PRODIS_MASK)
  061d7b: line 9994 define ENET_RACC_LINEDIS_MASK (0x40U)
  061d9d: line 9995 define ENET_RACC_LINEDIS_SHIFT (6U)
  061dbd: line 9996 define ENET_RACC_LINEDIS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RACC_LINEDIS_SHIFT)) & ENET_RACC_LINEDIS_MASK)
  061e29: line 9997 define ENET_RACC_SHIFT16_MASK (0x80U)
  061e4b: line 9998 define ENET_RACC_SHIFT16_SHIFT (7U)
  061e6b: line 9999 define ENET_RACC_SHIFT16(x) (((uint32_t)(((uint32_t)(x)) << ENET_RACC_SHIFT16_SHIFT)) & ENET_RACC_SHIFT16_MASK)
  061ed7: line 10004 define ENET_RMON_T_PACKETS_TXPKTS_MASK (0xFFFFU)
  061f04: line 10005 define ENET_RMON_T_PACKETS_TXPKTS_SHIFT (0U)
  061f2d: line 10006 define ENET_RMON_T_PACKETS_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_PACKETS_TXPKTS_SHIFT)) & ENET_RMON_T_PACKETS_TXPKTS_MASK)
  061fb4: line 10011 define ENET_RMON_T_BC_PKT_TXPKTS_MASK (0xFFFFU)
  061fe0: line 10012 define ENET_RMON_T_BC_PKT_TXPKTS_SHIFT (0U)
  062008: line 10013 define ENET_RMON_T_BC_PKT_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_BC_PKT_TXPKTS_SHIFT)) & ENET_RMON_T_BC_PKT_TXPKTS_MASK)
  06208c: line 10018 define ENET_RMON_T_MC_PKT_TXPKTS_MASK (0xFFFFU)
  0620b8: line 10019 define ENET_RMON_T_MC_PKT_TXPKTS_SHIFT (0U)
  0620e0: line 10020 define ENET_RMON_T_MC_PKT_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_MC_PKT_TXPKTS_SHIFT)) & ENET_RMON_T_MC_PKT_TXPKTS_MASK)
  062164: line 10025 define ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK (0xFFFFU)
  062193: line 10026 define ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT (0U)
  0621be: line 10027 define ENET_RMON_T_CRC_ALIGN_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT)) & ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK)
  06224b: line 10032 define ENET_RMON_T_UNDERSIZE_TXPKTS_MASK (0xFFFFU)
  06227a: line 10033 define ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT (0U)
  0622a5: line 10034 define ENET_RMON_T_UNDERSIZE_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT)) & ENET_RMON_T_UNDERSIZE_TXPKTS_MASK)
  062332: line 10039 define ENET_RMON_T_OVERSIZE_TXPKTS_MASK (0xFFFFU)
  062360: line 10040 define ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT (0U)
  06238a: line 10041 define ENET_RMON_T_OVERSIZE_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT)) & ENET_RMON_T_OVERSIZE_TXPKTS_MASK)
  062414: line 10046 define ENET_RMON_T_FRAG_TXPKTS_MASK (0xFFFFU)
  06243e: line 10047 define ENET_RMON_T_FRAG_TXPKTS_SHIFT (0U)
  062464: line 10048 define ENET_RMON_T_FRAG_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_FRAG_TXPKTS_SHIFT)) & ENET_RMON_T_FRAG_TXPKTS_MASK)
  0624e2: line 10053 define ENET_RMON_T_JAB_TXPKTS_MASK (0xFFFFU)
  06250b: line 10054 define ENET_RMON_T_JAB_TXPKTS_SHIFT (0U)
  062530: line 10055 define ENET_RMON_T_JAB_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_JAB_TXPKTS_SHIFT)) & ENET_RMON_T_JAB_TXPKTS_MASK)
  0625ab: line 10060 define ENET_RMON_T_COL_TXPKTS_MASK (0xFFFFU)
  0625d4: line 10061 define ENET_RMON_T_COL_TXPKTS_SHIFT (0U)
  0625f9: line 10062 define ENET_RMON_T_COL_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_COL_TXPKTS_SHIFT)) & ENET_RMON_T_COL_TXPKTS_MASK)
  062674: line 10067 define ENET_RMON_T_P64_TXPKTS_MASK (0xFFFFU)
  06269d: line 10068 define ENET_RMON_T_P64_TXPKTS_SHIFT (0U)
  0626c2: line 10069 define ENET_RMON_T_P64_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P64_TXPKTS_SHIFT)) & ENET_RMON_T_P64_TXPKTS_MASK)
  06273d: line 10074 define ENET_RMON_T_P65TO127_TXPKTS_MASK (0xFFFFU)
  06276b: line 10075 define ENET_RMON_T_P65TO127_TXPKTS_SHIFT (0U)
  062795: line 10076 define ENET_RMON_T_P65TO127_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P65TO127_TXPKTS_SHIFT)) & ENET_RMON_T_P65TO127_TXPKTS_MASK)
  06281f: line 10081 define ENET_RMON_T_P128TO255_TXPKTS_MASK (0xFFFFU)
  06284e: line 10082 define ENET_RMON_T_P128TO255_TXPKTS_SHIFT (0U)
  062879: line 10083 define ENET_RMON_T_P128TO255_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P128TO255_TXPKTS_SHIFT)) & ENET_RMON_T_P128TO255_TXPKTS_MASK)
  062906: line 10088 define ENET_RMON_T_P256TO511_TXPKTS_MASK (0xFFFFU)
  062935: line 10089 define ENET_RMON_T_P256TO511_TXPKTS_SHIFT (0U)
  062960: line 10090 define ENET_RMON_T_P256TO511_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P256TO511_TXPKTS_SHIFT)) & ENET_RMON_T_P256TO511_TXPKTS_MASK)
  0629ed: line 10095 define ENET_RMON_T_P512TO1023_TXPKTS_MASK (0xFFFFU)
  062a1d: line 10096 define ENET_RMON_T_P512TO1023_TXPKTS_SHIFT (0U)
  062a49: line 10097 define ENET_RMON_T_P512TO1023_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P512TO1023_TXPKTS_SHIFT)) & ENET_RMON_T_P512TO1023_TXPKTS_MASK)
  062ad9: line 10102 define ENET_RMON_T_P1024TO2047_TXPKTS_MASK (0xFFFFU)
  062b0a: line 10103 define ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT (0U)
  062b37: line 10104 define ENET_RMON_T_P1024TO2047_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT)) & ENET_RMON_T_P1024TO2047_TXPKTS_MASK)
  062bca: line 10109 define ENET_RMON_T_P_GTE2048_TXPKTS_MASK (0xFFFFU)
  062bf9: line 10110 define ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT (0U)
  062c24: line 10111 define ENET_RMON_T_P_GTE2048_TXPKTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT)) & ENET_RMON_T_P_GTE2048_TXPKTS_MASK)
  062cb1: line 10116 define ENET_RMON_T_OCTETS_TXOCTS_MASK (0xFFFFFFFFU)
  062ce1: line 10117 define ENET_RMON_T_OCTETS_TXOCTS_SHIFT (0U)
  062d09: line 10118 define ENET_RMON_T_OCTETS_TXOCTS(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_T_OCTETS_TXOCTS_SHIFT)) & ENET_RMON_T_OCTETS_TXOCTS_MASK)
  062d8d: line 10123 define ENET_IEEE_T_FRAME_OK_COUNT_MASK (0xFFFFU)
  062dba: line 10124 define ENET_IEEE_T_FRAME_OK_COUNT_SHIFT (0U)
  062de3: line 10125 define ENET_IEEE_T_FRAME_OK_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_FRAME_OK_COUNT_SHIFT)) & ENET_IEEE_T_FRAME_OK_COUNT_MASK)
  062e6a: line 10130 define ENET_IEEE_T_1COL_COUNT_MASK (0xFFFFU)
  062e93: line 10131 define ENET_IEEE_T_1COL_COUNT_SHIFT (0U)
  062eb8: line 10132 define ENET_IEEE_T_1COL_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_1COL_COUNT_SHIFT)) & ENET_IEEE_T_1COL_COUNT_MASK)
  062f33: line 10137 define ENET_IEEE_T_MCOL_COUNT_MASK (0xFFFFU)
  062f5c: line 10138 define ENET_IEEE_T_MCOL_COUNT_SHIFT (0U)
  062f81: line 10139 define ENET_IEEE_T_MCOL_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_MCOL_COUNT_SHIFT)) & ENET_IEEE_T_MCOL_COUNT_MASK)
  062ffc: line 10144 define ENET_IEEE_T_DEF_COUNT_MASK (0xFFFFU)
  063024: line 10145 define ENET_IEEE_T_DEF_COUNT_SHIFT (0U)
  063048: line 10146 define ENET_IEEE_T_DEF_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_DEF_COUNT_SHIFT)) & ENET_IEEE_T_DEF_COUNT_MASK)
  0630c0: line 10151 define ENET_IEEE_T_LCOL_COUNT_MASK (0xFFFFU)
  0630e9: line 10152 define ENET_IEEE_T_LCOL_COUNT_SHIFT (0U)
  06310e: line 10153 define ENET_IEEE_T_LCOL_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_LCOL_COUNT_SHIFT)) & ENET_IEEE_T_LCOL_COUNT_MASK)
  063189: line 10158 define ENET_IEEE_T_EXCOL_COUNT_MASK (0xFFFFU)
  0631b3: line 10159 define ENET_IEEE_T_EXCOL_COUNT_SHIFT (0U)
  0631d9: line 10160 define ENET_IEEE_T_EXCOL_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_EXCOL_COUNT_SHIFT)) & ENET_IEEE_T_EXCOL_COUNT_MASK)
  063257: line 10165 define ENET_IEEE_T_MACERR_COUNT_MASK (0xFFFFU)
  063282: line 10166 define ENET_IEEE_T_MACERR_COUNT_SHIFT (0U)
  0632a9: line 10167 define ENET_IEEE_T_MACERR_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_MACERR_COUNT_SHIFT)) & ENET_IEEE_T_MACERR_COUNT_MASK)
  06332a: line 10172 define ENET_IEEE_T_CSERR_COUNT_MASK (0xFFFFU)
  063354: line 10173 define ENET_IEEE_T_CSERR_COUNT_SHIFT (0U)
  06337a: line 10174 define ENET_IEEE_T_CSERR_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_CSERR_COUNT_SHIFT)) & ENET_IEEE_T_CSERR_COUNT_MASK)
  0633f8: line 10179 define ENET_IEEE_T_SQE_COUNT_MASK (0xFFFFU)
  063420: line 10180 define ENET_IEEE_T_SQE_COUNT_SHIFT (0U)
  063444: line 10181 define ENET_IEEE_T_SQE_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_SQE_COUNT_SHIFT)) & ENET_IEEE_T_SQE_COUNT_MASK)
  0634bc: line 10186 define ENET_IEEE_T_FDXFC_COUNT_MASK (0xFFFFU)
  0634e6: line 10187 define ENET_IEEE_T_FDXFC_COUNT_SHIFT (0U)
  06350c: line 10188 define ENET_IEEE_T_FDXFC_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_FDXFC_COUNT_SHIFT)) & ENET_IEEE_T_FDXFC_COUNT_MASK)
  06358a: line 10193 define ENET_IEEE_T_OCTETS_OK_COUNT_MASK (0xFFFFFFFFU)
  0635bc: line 10194 define ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT (0U)
  0635e6: line 10195 define ENET_IEEE_T_OCTETS_OK_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT)) & ENET_IEEE_T_OCTETS_OK_COUNT_MASK)
  063670: line 10200 define ENET_RMON_R_PACKETS_COUNT_MASK (0xFFFFU)
  06369c: line 10201 define ENET_RMON_R_PACKETS_COUNT_SHIFT (0U)
  0636c4: line 10202 define ENET_RMON_R_PACKETS_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_PACKETS_COUNT_SHIFT)) & ENET_RMON_R_PACKETS_COUNT_MASK)
  063748: line 10207 define ENET_RMON_R_BC_PKT_COUNT_MASK (0xFFFFU)
  063773: line 10208 define ENET_RMON_R_BC_PKT_COUNT_SHIFT (0U)
  06379a: line 10209 define ENET_RMON_R_BC_PKT_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_BC_PKT_COUNT_SHIFT)) & ENET_RMON_R_BC_PKT_COUNT_MASK)
  06381b: line 10214 define ENET_RMON_R_MC_PKT_COUNT_MASK (0xFFFFU)
  063846: line 10215 define ENET_RMON_R_MC_PKT_COUNT_SHIFT (0U)
  06386d: line 10216 define ENET_RMON_R_MC_PKT_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_MC_PKT_COUNT_SHIFT)) & ENET_RMON_R_MC_PKT_COUNT_MASK)
  0638ee: line 10221 define ENET_RMON_R_CRC_ALIGN_COUNT_MASK (0xFFFFU)
  06391c: line 10222 define ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT (0U)
  063946: line 10223 define ENET_RMON_R_CRC_ALIGN_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT)) & ENET_RMON_R_CRC_ALIGN_COUNT_MASK)
  0639d0: line 10228 define ENET_RMON_R_UNDERSIZE_COUNT_MASK (0xFFFFU)
  0639fe: line 10229 define ENET_RMON_R_UNDERSIZE_COUNT_SHIFT (0U)
  063a28: line 10230 define ENET_RMON_R_UNDERSIZE_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_UNDERSIZE_COUNT_SHIFT)) & ENET_RMON_R_UNDERSIZE_COUNT_MASK)
  063ab2: line 10235 define ENET_RMON_R_OVERSIZE_COUNT_MASK (0xFFFFU)
  063adf: line 10236 define ENET_RMON_R_OVERSIZE_COUNT_SHIFT (0U)
  063b08: line 10237 define ENET_RMON_R_OVERSIZE_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_OVERSIZE_COUNT_SHIFT)) & ENET_RMON_R_OVERSIZE_COUNT_MASK)
  063b8f: line 10242 define ENET_RMON_R_FRAG_COUNT_MASK (0xFFFFU)
  063bb8: line 10243 define ENET_RMON_R_FRAG_COUNT_SHIFT (0U)
  063bdd: line 10244 define ENET_RMON_R_FRAG_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_FRAG_COUNT_SHIFT)) & ENET_RMON_R_FRAG_COUNT_MASK)
  063c58: line 10249 define ENET_RMON_R_JAB_COUNT_MASK (0xFFFFU)
  063c80: line 10250 define ENET_RMON_R_JAB_COUNT_SHIFT (0U)
  063ca4: line 10251 define ENET_RMON_R_JAB_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_JAB_COUNT_SHIFT)) & ENET_RMON_R_JAB_COUNT_MASK)
  063d1c: line 10256 define ENET_RMON_R_P64_COUNT_MASK (0xFFFFU)
  063d44: line 10257 define ENET_RMON_R_P64_COUNT_SHIFT (0U)
  063d68: line 10258 define ENET_RMON_R_P64_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P64_COUNT_SHIFT)) & ENET_RMON_R_P64_COUNT_MASK)
  063de0: line 10263 define ENET_RMON_R_P65TO127_COUNT_MASK (0xFFFFU)
  063e0d: line 10264 define ENET_RMON_R_P65TO127_COUNT_SHIFT (0U)
  063e36: line 10265 define ENET_RMON_R_P65TO127_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P65TO127_COUNT_SHIFT)) & ENET_RMON_R_P65TO127_COUNT_MASK)
  063ebd: line 10270 define ENET_RMON_R_P128TO255_COUNT_MASK (0xFFFFU)
  063eeb: line 10271 define ENET_RMON_R_P128TO255_COUNT_SHIFT (0U)
  063f15: line 10272 define ENET_RMON_R_P128TO255_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P128TO255_COUNT_SHIFT)) & ENET_RMON_R_P128TO255_COUNT_MASK)
  063f9f: line 10277 define ENET_RMON_R_P256TO511_COUNT_MASK (0xFFFFU)
  063fcd: line 10278 define ENET_RMON_R_P256TO511_COUNT_SHIFT (0U)
  063ff7: line 10279 define ENET_RMON_R_P256TO511_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P256TO511_COUNT_SHIFT)) & ENET_RMON_R_P256TO511_COUNT_MASK)
  064081: line 10284 define ENET_RMON_R_P512TO1023_COUNT_MASK (0xFFFFU)
  0640b0: line 10285 define ENET_RMON_R_P512TO1023_COUNT_SHIFT (0U)
  0640db: line 10286 define ENET_RMON_R_P512TO1023_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P512TO1023_COUNT_SHIFT)) & ENET_RMON_R_P512TO1023_COUNT_MASK)
  064168: line 10291 define ENET_RMON_R_P1024TO2047_COUNT_MASK (0xFFFFU)
  064198: line 10292 define ENET_RMON_R_P1024TO2047_COUNT_SHIFT (0U)
  0641c4: line 10293 define ENET_RMON_R_P1024TO2047_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P1024TO2047_COUNT_SHIFT)) & ENET_RMON_R_P1024TO2047_COUNT_MASK)
  064254: line 10298 define ENET_RMON_R_P_GTE2048_COUNT_MASK (0xFFFFU)
  064282: line 10299 define ENET_RMON_R_P_GTE2048_COUNT_SHIFT (0U)
  0642ac: line 10300 define ENET_RMON_R_P_GTE2048_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_P_GTE2048_COUNT_SHIFT)) & ENET_RMON_R_P_GTE2048_COUNT_MASK)
  064336: line 10305 define ENET_RMON_R_OCTETS_COUNT_MASK (0xFFFFFFFFU)
  064365: line 10306 define ENET_RMON_R_OCTETS_COUNT_SHIFT (0U)
  06438c: line 10307 define ENET_RMON_R_OCTETS_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_RMON_R_OCTETS_COUNT_SHIFT)) & ENET_RMON_R_OCTETS_COUNT_MASK)
  06440d: line 10312 define ENET_IEEE_R_DROP_COUNT_MASK (0xFFFFU)
  064436: line 10313 define ENET_IEEE_R_DROP_COUNT_SHIFT (0U)
  06445b: line 10314 define ENET_IEEE_R_DROP_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_DROP_COUNT_SHIFT)) & ENET_IEEE_R_DROP_COUNT_MASK)
  0644d6: line 10319 define ENET_IEEE_R_FRAME_OK_COUNT_MASK (0xFFFFU)
  064503: line 10320 define ENET_IEEE_R_FRAME_OK_COUNT_SHIFT (0U)
  06452c: line 10321 define ENET_IEEE_R_FRAME_OK_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_FRAME_OK_COUNT_SHIFT)) & ENET_IEEE_R_FRAME_OK_COUNT_MASK)
  0645b3: line 10326 define ENET_IEEE_R_CRC_COUNT_MASK (0xFFFFU)
  0645db: line 10327 define ENET_IEEE_R_CRC_COUNT_SHIFT (0U)
  0645ff: line 10328 define ENET_IEEE_R_CRC_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_CRC_COUNT_SHIFT)) & ENET_IEEE_R_CRC_COUNT_MASK)
  064677: line 10333 define ENET_IEEE_R_ALIGN_COUNT_MASK (0xFFFFU)
  0646a1: line 10334 define ENET_IEEE_R_ALIGN_COUNT_SHIFT (0U)
  0646c7: line 10335 define ENET_IEEE_R_ALIGN_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_ALIGN_COUNT_SHIFT)) & ENET_IEEE_R_ALIGN_COUNT_MASK)
  064745: line 10340 define ENET_IEEE_R_MACERR_COUNT_MASK (0xFFFFU)
  064770: line 10341 define ENET_IEEE_R_MACERR_COUNT_SHIFT (0U)
  064797: line 10342 define ENET_IEEE_R_MACERR_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_MACERR_COUNT_SHIFT)) & ENET_IEEE_R_MACERR_COUNT_MASK)
  064818: line 10347 define ENET_IEEE_R_FDXFC_COUNT_MASK (0xFFFFU)
  064842: line 10348 define ENET_IEEE_R_FDXFC_COUNT_SHIFT (0U)
  064868: line 10349 define ENET_IEEE_R_FDXFC_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_FDXFC_COUNT_SHIFT)) & ENET_IEEE_R_FDXFC_COUNT_MASK)
  0648e6: line 10354 define ENET_IEEE_R_OCTETS_OK_COUNT_MASK (0xFFFFFFFFU)
  064918: line 10355 define ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT (0U)
  064942: line 10356 define ENET_IEEE_R_OCTETS_OK_COUNT(x) (((uint32_t)(((uint32_t)(x)) << ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT)) & ENET_IEEE_R_OCTETS_OK_COUNT_MASK)
  0649cc: line 10361 define ENET_ATCR_EN_MASK (0x1U)
  0649e8: line 10362 define ENET_ATCR_EN_SHIFT (0U)
  064a03: line 10363 define ENET_ATCR_EN(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_EN_SHIFT)) & ENET_ATCR_EN_MASK)
  064a60: line 10364 define ENET_ATCR_OFFEN_MASK (0x4U)
  064a7f: line 10365 define ENET_ATCR_OFFEN_SHIFT (2U)
  064a9d: line 10366 define ENET_ATCR_OFFEN(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_OFFEN_SHIFT)) & ENET_ATCR_OFFEN_MASK)
  064b03: line 10367 define ENET_ATCR_OFFRST_MASK (0x8U)
  064b23: line 10368 define ENET_ATCR_OFFRST_SHIFT (3U)
  064b42: line 10369 define ENET_ATCR_OFFRST(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_OFFRST_SHIFT)) & ENET_ATCR_OFFRST_MASK)
  064bab: line 10370 define ENET_ATCR_PEREN_MASK (0x10U)
  064bcb: line 10371 define ENET_ATCR_PEREN_SHIFT (4U)
  064be9: line 10372 define ENET_ATCR_PEREN(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_PEREN_SHIFT)) & ENET_ATCR_PEREN_MASK)
  064c4f: line 10373 define ENET_ATCR_PINPER_MASK (0x80U)
  064c70: line 10374 define ENET_ATCR_PINPER_SHIFT (7U)
  064c8f: line 10375 define ENET_ATCR_PINPER(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_PINPER_SHIFT)) & ENET_ATCR_PINPER_MASK)
  064cf8: line 10376 define ENET_ATCR_RESTART_MASK (0x200U)
  064d1b: line 10377 define ENET_ATCR_RESTART_SHIFT (9U)
  064d3b: line 10378 define ENET_ATCR_RESTART(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_RESTART_SHIFT)) & ENET_ATCR_RESTART_MASK)
  064da7: line 10379 define ENET_ATCR_CAPTURE_MASK (0x800U)
  064dca: line 10380 define ENET_ATCR_CAPTURE_SHIFT (11U)
  064deb: line 10381 define ENET_ATCR_CAPTURE(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_CAPTURE_SHIFT)) & ENET_ATCR_CAPTURE_MASK)
  064e57: line 10382 define ENET_ATCR_SLAVE_MASK (0x2000U)
  064e79: line 10383 define ENET_ATCR_SLAVE_SHIFT (13U)
  064e98: line 10384 define ENET_ATCR_SLAVE(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCR_SLAVE_SHIFT)) & ENET_ATCR_SLAVE_MASK)
  064efe: line 10389 define ENET_ATVR_ATIME_MASK (0xFFFFFFFFU)
  064f24: line 10390 define ENET_ATVR_ATIME_SHIFT (0U)
  064f42: line 10391 define ENET_ATVR_ATIME(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATVR_ATIME_SHIFT)) & ENET_ATVR_ATIME_MASK)
  064fa8: line 10396 define ENET_ATOFF_OFFSET_MASK (0xFFFFFFFFU)
  064fd0: line 10397 define ENET_ATOFF_OFFSET_SHIFT (0U)
  064ff0: line 10398 define ENET_ATOFF_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATOFF_OFFSET_SHIFT)) & ENET_ATOFF_OFFSET_MASK)
  06505c: line 10403 define ENET_ATPER_PERIOD_MASK (0xFFFFFFFFU)
  065084: line 10404 define ENET_ATPER_PERIOD_SHIFT (0U)
  0650a4: line 10405 define ENET_ATPER_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATPER_PERIOD_SHIFT)) & ENET_ATPER_PERIOD_MASK)
  065110: line 10410 define ENET_ATCOR_COR_MASK (0x7FFFFFFFU)
  065135: line 10411 define ENET_ATCOR_COR_SHIFT (0U)
  065152: line 10412 define ENET_ATCOR_COR(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATCOR_COR_SHIFT)) & ENET_ATCOR_COR_MASK)
  0651b5: line 10417 define ENET_ATINC_INC_MASK (0x7FU)
  0651d4: line 10418 define ENET_ATINC_INC_SHIFT (0U)
  0651f1: line 10419 define ENET_ATINC_INC(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATINC_INC_SHIFT)) & ENET_ATINC_INC_MASK)
  065254: line 10420 define ENET_ATINC_INC_CORR_MASK (0x7F00U)
  06527a: line 10421 define ENET_ATINC_INC_CORR_SHIFT (8U)
  06529c: line 10422 define ENET_ATINC_INC_CORR(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATINC_INC_CORR_SHIFT)) & ENET_ATINC_INC_CORR_MASK)
  06530e: line 10427 define ENET_ATSTMP_TIMESTAMP_MASK (0xFFFFFFFFU)
  06533a: line 10428 define ENET_ATSTMP_TIMESTAMP_SHIFT (0U)
  06535e: line 10429 define ENET_ATSTMP_TIMESTAMP(x) (((uint32_t)(((uint32_t)(x)) << ENET_ATSTMP_TIMESTAMP_SHIFT)) & ENET_ATSTMP_TIMESTAMP_MASK)
  0653d6: line 10434 define ENET_TGSR_TF0_MASK (0x1U)
  0653f3: line 10435 define ENET_TGSR_TF0_SHIFT (0U)
  06540f: line 10436 define ENET_TGSR_TF0(x) (((uint32_t)(((uint32_t)(x)) << ENET_TGSR_TF0_SHIFT)) & ENET_TGSR_TF0_MASK)
  06546f: line 10437 define ENET_TGSR_TF1_MASK (0x2U)
  06548c: line 10438 define ENET_TGSR_TF1_SHIFT (1U)
  0654a8: line 10439 define ENET_TGSR_TF1(x) (((uint32_t)(((uint32_t)(x)) << ENET_TGSR_TF1_SHIFT)) & ENET_TGSR_TF1_MASK)
  065508: line 10440 define ENET_TGSR_TF2_MASK (0x4U)
  065525: line 10441 define ENET_TGSR_TF2_SHIFT (2U)
  065541: line 10442 define ENET_TGSR_TF2(x) (((uint32_t)(((uint32_t)(x)) << ENET_TGSR_TF2_SHIFT)) & ENET_TGSR_TF2_MASK)
  0655a1: line 10443 define ENET_TGSR_TF3_MASK (0x8U)
  0655be: line 10444 define ENET_TGSR_TF3_SHIFT (3U)
  0655da: line 10445 define ENET_TGSR_TF3(x) (((uint32_t)(((uint32_t)(x)) << ENET_TGSR_TF3_SHIFT)) & ENET_TGSR_TF3_MASK)
  06563a: line 10450 define ENET_TCSR_TDRE_MASK (0x1U)
  065658: line 10451 define ENET_TCSR_TDRE_SHIFT (0U)
  065675: line 10452 define ENET_TCSR_TDRE(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCSR_TDRE_SHIFT)) & ENET_TCSR_TDRE_MASK)
  0656d8: line 10453 define ENET_TCSR_TMODE_MASK (0x3CU)
  0656f8: line 10454 define ENET_TCSR_TMODE_SHIFT (2U)
  065716: line 10455 define ENET_TCSR_TMODE(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCSR_TMODE_SHIFT)) & ENET_TCSR_TMODE_MASK)
  06577c: line 10456 define ENET_TCSR_TIE_MASK (0x40U)
  06579a: line 10457 define ENET_TCSR_TIE_SHIFT (6U)
  0657b6: line 10458 define ENET_TCSR_TIE(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCSR_TIE_SHIFT)) & ENET_TCSR_TIE_MASK)
  065816: line 10459 define ENET_TCSR_TF_MASK (0x80U)
  065833: line 10460 define ENET_TCSR_TF_SHIFT (7U)
  06584e: line 10461 define ENET_TCSR_TF(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCSR_TF_SHIFT)) & ENET_TCSR_TF_MASK)
  0658ab: line 10462 define ENET_TCSR_TPWC_MASK (0xF800U)
  0658cc: line 10463 define ENET_TCSR_TPWC_SHIFT (11U)
  0658ea: line 10464 define ENET_TCSR_TPWC(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCSR_TPWC_SHIFT)) & ENET_TCSR_TPWC_MASK)
  06594d: line 10468 define ENET_TCSR_COUNT (4U)
  065965: line 10472 define ENET_TCCR_TCC_MASK (0xFFFFFFFFU)
  065989: line 10473 define ENET_TCCR_TCC_SHIFT (0U)
  0659a5: line 10474 define ENET_TCCR_TCC(x) (((uint32_t)(((uint32_t)(x)) << ENET_TCCR_TCC_SHIFT)) & ENET_TCCR_TCC_MASK)
  065a05: line 10478 define ENET_TCCR_COUNT (4U)
  065a1d: line 10488 define ENET_BASE (0x402D8000u)
  065a38: line 10490 define ENET ((ENET_Type *)ENET_BASE)
  065a59: line 10492 define ENET_BASE_ADDRS { ENET_BASE }
  065a7a: line 10494 define ENET_BASE_PTRS { ENET }
  065a95: line 10496 define ENET_Transmit_IRQS { ENET_IRQn }
  065ab9: line 10497 define ENET_Receive_IRQS { ENET_IRQn }
  065adc: line 10498 define ENET_Error_IRQS { ENET_IRQn }
  065afd: line 10499 define ENET_1588_Timer_IRQS { ENET_1588_Timer_IRQn }
  065b2e: line 10501 define ENET_BUFF_ALIGNMENT (64U)
  065b4b: line 10539 define EWM_CTRL_EWMEN_MASK (0x1U)
  065b69: line 10540 define EWM_CTRL_EWMEN_SHIFT (0U)
  065b86: line 10541 define EWM_CTRL_EWMEN(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_EWMEN_SHIFT)) & EWM_CTRL_EWMEN_MASK)
  065be7: line 10542 define EWM_CTRL_ASSIN_MASK (0x2U)
  065c05: line 10543 define EWM_CTRL_ASSIN_SHIFT (1U)
  065c22: line 10544 define EWM_CTRL_ASSIN(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_ASSIN_SHIFT)) & EWM_CTRL_ASSIN_MASK)
  065c83: line 10545 define EWM_CTRL_INEN_MASK (0x4U)
  065ca0: line 10546 define EWM_CTRL_INEN_SHIFT (2U)
  065cbc: line 10547 define EWM_CTRL_INEN(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_INEN_SHIFT)) & EWM_CTRL_INEN_MASK)
  065d1a: line 10548 define EWM_CTRL_INTEN_MASK (0x8U)
  065d38: line 10549 define EWM_CTRL_INTEN_SHIFT (3U)
  065d55: line 10550 define EWM_CTRL_INTEN(x) (((uint8_t)(((uint8_t)(x)) << EWM_CTRL_INTEN_SHIFT)) & EWM_CTRL_INTEN_MASK)
  065db6: line 10555 define EWM_SERV_SERVICE_MASK (0xFFU)
  065dd7: line 10556 define EWM_SERV_SERVICE_SHIFT (0U)
  065df6: line 10557 define EWM_SERV_SERVICE(x) (((uint8_t)(((uint8_t)(x)) << EWM_SERV_SERVICE_SHIFT)) & EWM_SERV_SERVICE_MASK)
  065e5d: line 10562 define EWM_CMPL_COMPAREL_MASK (0xFFU)
  065e7f: line 10563 define EWM_CMPL_COMPAREL_SHIFT (0U)
  065e9f: line 10564 define EWM_CMPL_COMPAREL(x) (((uint8_t)(((uint8_t)(x)) << EWM_CMPL_COMPAREL_SHIFT)) & EWM_CMPL_COMPAREL_MASK)
  065f09: line 10569 define EWM_CMPH_COMPAREH_MASK (0xFFU)
  065f2b: line 10570 define EWM_CMPH_COMPAREH_SHIFT (0U)
  065f4b: line 10571 define EWM_CMPH_COMPAREH(x) (((uint8_t)(((uint8_t)(x)) << EWM_CMPH_COMPAREH_SHIFT)) & EWM_CMPH_COMPAREH_MASK)
  065fb5: line 10576 define EWM_CLKCTRL_CLKSEL_MASK (0x3U)
  065fd7: line 10577 define EWM_CLKCTRL_CLKSEL_SHIFT (0U)
  065ff8: line 10578 define EWM_CLKCTRL_CLKSEL(x) (((uint8_t)(((uint8_t)(x)) << EWM_CLKCTRL_CLKSEL_SHIFT)) & EWM_CLKCTRL_CLKSEL_MASK)
  066065: line 10583 define EWM_CLKPRESCALER_CLK_DIV_MASK (0xFFU)
  06608e: line 10584 define EWM_CLKPRESCALER_CLK_DIV_SHIFT (0U)
  0660b5: line 10585 define EWM_CLKPRESCALER_CLK_DIV(x) (((uint8_t)(((uint8_t)(x)) << EWM_CLKPRESCALER_CLK_DIV_SHIFT)) & EWM_CLKPRESCALER_CLK_DIV_MASK)
  066134: line 10596 define EWM_BASE (0x400B4000u)
  06614e: line 10598 define EWM ((EWM_Type *)EWM_BASE)
  06616c: line 10600 define EWM_BASE_ADDRS { EWM_BASE }
  06618b: line 10602 define EWM_BASE_PTRS { EWM }
  0661a4: line 10604 define EWM_IRQS { EWM_IRQn }
  0661bd: line 10674 define FLEXIO_VERID_FEATURE_MASK (0xFFFFU)
  0661e4: line 10675 define FLEXIO_VERID_FEATURE_SHIFT (0U)
  066207: line 10676 define FLEXIO_VERID_FEATURE(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_VERID_FEATURE_SHIFT)) & FLEXIO_VERID_FEATURE_MASK)
  06627c: line 10677 define FLEXIO_VERID_MINOR_MASK (0xFF0000U)
  0662a3: line 10678 define FLEXIO_VERID_MINOR_SHIFT (16U)
  0662c5: line 10679 define FLEXIO_VERID_MINOR(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_VERID_MINOR_SHIFT)) & FLEXIO_VERID_MINOR_MASK)
  066334: line 10680 define FLEXIO_VERID_MAJOR_MASK (0xFF000000U)
  06635d: line 10681 define FLEXIO_VERID_MAJOR_SHIFT (24U)
  06637f: line 10682 define FLEXIO_VERID_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_VERID_MAJOR_SHIFT)) & FLEXIO_VERID_MAJOR_MASK)
  0663ee: line 10687 define FLEXIO_PARAM_SHIFTER_MASK (0xFFU)
  066413: line 10688 define FLEXIO_PARAM_SHIFTER_SHIFT (0U)
  066436: line 10689 define FLEXIO_PARAM_SHIFTER(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_PARAM_SHIFTER_SHIFT)) & FLEXIO_PARAM_SHIFTER_MASK)
  0664ab: line 10690 define FLEXIO_PARAM_TIMER_MASK (0xFF00U)
  0664d0: line 10691 define FLEXIO_PARAM_TIMER_SHIFT (8U)
  0664f1: line 10692 define FLEXIO_PARAM_TIMER(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_PARAM_TIMER_SHIFT)) & FLEXIO_PARAM_TIMER_MASK)
  066560: line 10693 define FLEXIO_PARAM_PIN_MASK (0xFF0000U)
  066585: line 10694 define FLEXIO_PARAM_PIN_SHIFT (16U)
  0665a5: line 10695 define FLEXIO_PARAM_PIN(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_PARAM_PIN_SHIFT)) & FLEXIO_PARAM_PIN_MASK)
  06660e: line 10696 define FLEXIO_PARAM_TRIGGER_MASK (0xFF000000U)
  066639: line 10697 define FLEXIO_PARAM_TRIGGER_SHIFT (24U)
  06665d: line 10698 define FLEXIO_PARAM_TRIGGER(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_PARAM_TRIGGER_SHIFT)) & FLEXIO_PARAM_TRIGGER_MASK)
  0666d2: line 10703 define FLEXIO_CTRL_FLEXEN_MASK (0x1U)
  0666f4: line 10704 define FLEXIO_CTRL_FLEXEN_SHIFT (0U)
  066715: line 10705 define FLEXIO_CTRL_FLEXEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_CTRL_FLEXEN_SHIFT)) & FLEXIO_CTRL_FLEXEN_MASK)
  066784: line 10706 define FLEXIO_CTRL_SWRST_MASK (0x2U)
  0667a5: line 10707 define FLEXIO_CTRL_SWRST_SHIFT (1U)
  0667c5: line 10708 define FLEXIO_CTRL_SWRST(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_CTRL_SWRST_SHIFT)) & FLEXIO_CTRL_SWRST_MASK)
  066831: line 10709 define FLEXIO_CTRL_FASTACC_MASK (0x4U)
  066854: line 10710 define FLEXIO_CTRL_FASTACC_SHIFT (2U)
  066876: line 10711 define FLEXIO_CTRL_FASTACC(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_CTRL_FASTACC_SHIFT)) & FLEXIO_CTRL_FASTACC_MASK)
  0668e8: line 10712 define FLEXIO_CTRL_DBGE_MASK (0x40000000U)
  06690f: line 10713 define FLEXIO_CTRL_DBGE_SHIFT (30U)
  06692f: line 10714 define FLEXIO_CTRL_DBGE(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_CTRL_DBGE_SHIFT)) & FLEXIO_CTRL_DBGE_MASK)
  066998: line 10715 define FLEXIO_CTRL_DOZEN_MASK (0x80000000U)
  0669c0: line 10716 define FLEXIO_CTRL_DOZEN_SHIFT (31U)
  0669e1: line 10717 define FLEXIO_CTRL_DOZEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_CTRL_DOZEN_SHIFT)) & FLEXIO_CTRL_DOZEN_MASK)
  066a4d: line 10722 define FLEXIO_PIN_PDI_MASK (0xFFFFFFFFU)
  066a72: line 10723 define FLEXIO_PIN_PDI_SHIFT (0U)
  066a8f: line 10724 define FLEXIO_PIN_PDI(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_PIN_PDI_SHIFT)) & FLEXIO_PIN_PDI_MASK)
  066af2: line 10729 define FLEXIO_SHIFTSTAT_SSF_MASK (0xFU)
  066b16: line 10730 define FLEXIO_SHIFTSTAT_SSF_SHIFT (0U)
  066b39: line 10731 define FLEXIO_SHIFTSTAT_SSF(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTSTAT_SSF_SHIFT)) & FLEXIO_SHIFTSTAT_SSF_MASK)
  066bae: line 10736 define FLEXIO_SHIFTERR_SEF_MASK (0xFU)
  066bd1: line 10737 define FLEXIO_SHIFTERR_SEF_SHIFT (0U)
  066bf3: line 10738 define FLEXIO_SHIFTERR_SEF(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTERR_SEF_SHIFT)) & FLEXIO_SHIFTERR_SEF_MASK)
  066c65: line 10743 define FLEXIO_TIMSTAT_TSF_MASK (0xFU)
  066c87: line 10744 define FLEXIO_TIMSTAT_TSF_SHIFT (0U)
  066ca8: line 10745 define FLEXIO_TIMSTAT_TSF(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMSTAT_TSF_SHIFT)) & FLEXIO_TIMSTAT_TSF_MASK)
  066d17: line 10750 define FLEXIO_SHIFTSIEN_SSIE_MASK (0xFU)
  066d3c: line 10751 define FLEXIO_SHIFTSIEN_SSIE_SHIFT (0U)
  066d60: line 10752 define FLEXIO_SHIFTSIEN_SSIE(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTSIEN_SSIE_SHIFT)) & FLEXIO_SHIFTSIEN_SSIE_MASK)
  066dd8: line 10757 define FLEXIO_SHIFTEIEN_SEIE_MASK (0xFU)
  066dfd: line 10758 define FLEXIO_SHIFTEIEN_SEIE_SHIFT (0U)
  066e21: line 10759 define FLEXIO_SHIFTEIEN_SEIE(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTEIEN_SEIE_SHIFT)) & FLEXIO_SHIFTEIEN_SEIE_MASK)
  066e99: line 10764 define FLEXIO_TIMIEN_TEIE_MASK (0xFU)
  066ebb: line 10765 define FLEXIO_TIMIEN_TEIE_SHIFT (0U)
  066edc: line 10766 define FLEXIO_TIMIEN_TEIE(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMIEN_TEIE_SHIFT)) & FLEXIO_TIMIEN_TEIE_MASK)
  066f4b: line 10771 define FLEXIO_SHIFTSDEN_SSDE_MASK (0xFU)
  066f70: line 10772 define FLEXIO_SHIFTSDEN_SSDE_SHIFT (0U)
  066f94: line 10773 define FLEXIO_SHIFTSDEN_SSDE(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTSDEN_SSDE_SHIFT)) & FLEXIO_SHIFTSDEN_SSDE_MASK)
  06700c: line 10778 define FLEXIO_SHIFTSTATE_STATE_MASK (0x7U)
  067033: line 10779 define FLEXIO_SHIFTSTATE_STATE_SHIFT (0U)
  067059: line 10780 define FLEXIO_SHIFTSTATE_STATE(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTSTATE_STATE_SHIFT)) & FLEXIO_SHIFTSTATE_STATE_MASK)
  0670d7: line 10785 define FLEXIO_SHIFTCTL_SMOD_MASK (0x7U)
  0670fb: line 10786 define FLEXIO_SHIFTCTL_SMOD_SHIFT (0U)
  06711e: line 10787 define FLEXIO_SHIFTCTL_SMOD(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCTL_SMOD_SHIFT)) & FLEXIO_SHIFTCTL_SMOD_MASK)
  067193: line 10788 define FLEXIO_SHIFTCTL_PINPOL_MASK (0x80U)
  0671ba: line 10789 define FLEXIO_SHIFTCTL_PINPOL_SHIFT (7U)
  0671df: line 10790 define FLEXIO_SHIFTCTL_PINPOL(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCTL_PINPOL_SHIFT)) & FLEXIO_SHIFTCTL_PINPOL_MASK)
  06725a: line 10791 define FLEXIO_SHIFTCTL_PINSEL_MASK (0x1F00U)
  067283: line 10792 define FLEXIO_SHIFTCTL_PINSEL_SHIFT (8U)
  0672a8: line 10793 define FLEXIO_SHIFTCTL_PINSEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCTL_PINSEL_SHIFT)) & FLEXIO_SHIFTCTL_PINSEL_MASK)
  067323: line 10794 define FLEXIO_SHIFTCTL_PINCFG_MASK (0x30000U)
  06734d: line 10795 define FLEXIO_SHIFTCTL_PINCFG_SHIFT (16U)
  067373: line 10796 define FLEXIO_SHIFTCTL_PINCFG(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCTL_PINCFG_SHIFT)) & FLEXIO_SHIFTCTL_PINCFG_MASK)
  0673ee: line 10797 define FLEXIO_SHIFTCTL_TIMPOL_MASK (0x800000U)
  067419: line 10798 define FLEXIO_SHIFTCTL_TIMPOL_SHIFT (23U)
  06743f: line 10799 define FLEXIO_SHIFTCTL_TIMPOL(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCTL_TIMPOL_SHIFT)) & FLEXIO_SHIFTCTL_TIMPOL_MASK)
  0674ba: line 10800 define FLEXIO_SHIFTCTL_TIMSEL_MASK (0x3000000U)
  0674e6: line 10801 define FLEXIO_SHIFTCTL_TIMSEL_SHIFT (24U)
  06750c: line 10802 define FLEXIO_SHIFTCTL_TIMSEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCTL_TIMSEL_SHIFT)) & FLEXIO_SHIFTCTL_TIMSEL_MASK)
  067587: line 10806 define FLEXIO_SHIFTCTL_COUNT (4U)
  0675a5: line 10810 define FLEXIO_SHIFTCFG_SSTART_MASK (0x3U)
  0675cb: line 10811 define FLEXIO_SHIFTCFG_SSTART_SHIFT (0U)
  0675f0: line 10812 define FLEXIO_SHIFTCFG_SSTART(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCFG_SSTART_SHIFT)) & FLEXIO_SHIFTCFG_SSTART_MASK)
  06766b: line 10813 define FLEXIO_SHIFTCFG_SSTOP_MASK (0x30U)
  067691: line 10814 define FLEXIO_SHIFTCFG_SSTOP_SHIFT (4U)
  0676b5: line 10815 define FLEXIO_SHIFTCFG_SSTOP(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCFG_SSTOP_SHIFT)) & FLEXIO_SHIFTCFG_SSTOP_MASK)
  06772d: line 10816 define FLEXIO_SHIFTCFG_INSRC_MASK (0x100U)
  067754: line 10817 define FLEXIO_SHIFTCFG_INSRC_SHIFT (8U)
  067778: line 10818 define FLEXIO_SHIFTCFG_INSRC(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCFG_INSRC_SHIFT)) & FLEXIO_SHIFTCFG_INSRC_MASK)
  0677f0: line 10819 define FLEXIO_SHIFTCFG_PWIDTH_MASK (0x1F0000U)
  06781b: line 10820 define FLEXIO_SHIFTCFG_PWIDTH_SHIFT (16U)
  067841: line 10821 define FLEXIO_SHIFTCFG_PWIDTH(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTCFG_PWIDTH_SHIFT)) & FLEXIO_SHIFTCFG_PWIDTH_MASK)
  0678bc: line 10825 define FLEXIO_SHIFTCFG_COUNT (4U)
  0678da: line 10829 define FLEXIO_SHIFTBUF_SHIFTBUF_MASK (0xFFFFFFFFU)
  067909: line 10830 define FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT (0U)
  067930: line 10831 define FLEXIO_SHIFTBUF_SHIFTBUF(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUF_SHIFTBUF_SHIFT)) & FLEXIO_SHIFTBUF_SHIFTBUF_MASK)
  0679b1: line 10835 define FLEXIO_SHIFTBUF_COUNT (4U)
  0679cf: line 10839 define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK (0xFFFFFFFFU)
  067a04: line 10840 define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT (0U)
  067a31: line 10841 define FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_SHIFT)) & FLEXIO_SHIFTBUFBIS_SHIFTBUFBIS_MASK)
  067ac4: line 10845 define FLEXIO_SHIFTBUFBIS_COUNT (4U)
  067ae5: line 10849 define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK (0xFFFFFFFFU)
  067b1a: line 10850 define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT (0U)
  067b47: line 10851 define FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_SHIFT)) & FLEXIO_SHIFTBUFBYS_SHIFTBUFBYS_MASK)
  067bda: line 10855 define FLEXIO_SHIFTBUFBYS_COUNT (4U)
  067bfb: line 10859 define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK (0xFFFFFFFFU)
  067c30: line 10860 define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT (0U)
  067c5d: line 10861 define FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_SHIFT)) & FLEXIO_SHIFTBUFBBS_SHIFTBUFBBS_MASK)
  067cf0: line 10865 define FLEXIO_SHIFTBUFBBS_COUNT (4U)
  067d11: line 10869 define FLEXIO_TIMCTL_TIMOD_MASK (0x3U)
  067d34: line 10870 define FLEXIO_TIMCTL_TIMOD_SHIFT (0U)
  067d56: line 10871 define FLEXIO_TIMCTL_TIMOD(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCTL_TIMOD_SHIFT)) & FLEXIO_TIMCTL_TIMOD_MASK)
  067dc8: line 10872 define FLEXIO_TIMCTL_PINPOL_MASK (0x80U)
  067ded: line 10873 define FLEXIO_TIMCTL_PINPOL_SHIFT (7U)
  067e10: line 10874 define FLEXIO_TIMCTL_PINPOL(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCTL_PINPOL_SHIFT)) & FLEXIO_TIMCTL_PINPOL_MASK)
  067e85: line 10875 define FLEXIO_TIMCTL_PINSEL_MASK (0x1F00U)
  067eac: line 10876 define FLEXIO_TIMCTL_PINSEL_SHIFT (8U)
  067ecf: line 10877 define FLEXIO_TIMCTL_PINSEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCTL_PINSEL_SHIFT)) & FLEXIO_TIMCTL_PINSEL_MASK)
  067f44: line 10878 define FLEXIO_TIMCTL_PINCFG_MASK (0x30000U)
  067f6c: line 10879 define FLEXIO_TIMCTL_PINCFG_SHIFT (16U)
  067f90: line 10880 define FLEXIO_TIMCTL_PINCFG(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCTL_PINCFG_SHIFT)) & FLEXIO_TIMCTL_PINCFG_MASK)
  068005: line 10881 define FLEXIO_TIMCTL_TRGSRC_MASK (0x400000U)
  06802e: line 10882 define FLEXIO_TIMCTL_TRGSRC_SHIFT (22U)
  068052: line 10883 define FLEXIO_TIMCTL_TRGSRC(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCTL_TRGSRC_SHIFT)) & FLEXIO_TIMCTL_TRGSRC_MASK)
  0680c7: line 10884 define FLEXIO_TIMCTL_TRGPOL_MASK (0x800000U)
  0680f0: line 10885 define FLEXIO_TIMCTL_TRGPOL_SHIFT (23U)
  068114: line 10886 define FLEXIO_TIMCTL_TRGPOL(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCTL_TRGPOL_SHIFT)) & FLEXIO_TIMCTL_TRGPOL_MASK)
  068189: line 10887 define FLEXIO_TIMCTL_TRGSEL_MASK (0x3F000000U)
  0681b4: line 10888 define FLEXIO_TIMCTL_TRGSEL_SHIFT (24U)
  0681d8: line 10889 define FLEXIO_TIMCTL_TRGSEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCTL_TRGSEL_SHIFT)) & FLEXIO_TIMCTL_TRGSEL_MASK)
  06824d: line 10893 define FLEXIO_TIMCTL_COUNT (4U)
  068269: line 10897 define FLEXIO_TIMCFG_TSTART_MASK (0x2U)
  06828d: line 10898 define FLEXIO_TIMCFG_TSTART_SHIFT (1U)
  0682b0: line 10899 define FLEXIO_TIMCFG_TSTART(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCFG_TSTART_SHIFT)) & FLEXIO_TIMCFG_TSTART_MASK)
  068325: line 10900 define FLEXIO_TIMCFG_TSTOP_MASK (0x30U)
  068349: line 10901 define FLEXIO_TIMCFG_TSTOP_SHIFT (4U)
  06836b: line 10902 define FLEXIO_TIMCFG_TSTOP(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCFG_TSTOP_SHIFT)) & FLEXIO_TIMCFG_TSTOP_MASK)
  0683dd: line 10903 define FLEXIO_TIMCFG_TIMENA_MASK (0x700U)
  068403: line 10904 define FLEXIO_TIMCFG_TIMENA_SHIFT (8U)
  068426: line 10905 define FLEXIO_TIMCFG_TIMENA(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCFG_TIMENA_SHIFT)) & FLEXIO_TIMCFG_TIMENA_MASK)
  06849b: line 10906 define FLEXIO_TIMCFG_TIMDIS_MASK (0x7000U)
  0684c2: line 10907 define FLEXIO_TIMCFG_TIMDIS_SHIFT (12U)
  0684e6: line 10908 define FLEXIO_TIMCFG_TIMDIS(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCFG_TIMDIS_SHIFT)) & FLEXIO_TIMCFG_TIMDIS_MASK)
  06855b: line 10909 define FLEXIO_TIMCFG_TIMRST_MASK (0x70000U)
  068583: line 10910 define FLEXIO_TIMCFG_TIMRST_SHIFT (16U)
  0685a7: line 10911 define FLEXIO_TIMCFG_TIMRST(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCFG_TIMRST_SHIFT)) & FLEXIO_TIMCFG_TIMRST_MASK)
  06861c: line 10912 define FLEXIO_TIMCFG_TIMDEC_MASK (0x300000U)
  068645: line 10913 define FLEXIO_TIMCFG_TIMDEC_SHIFT (20U)
  068669: line 10914 define FLEXIO_TIMCFG_TIMDEC(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCFG_TIMDEC_SHIFT)) & FLEXIO_TIMCFG_TIMDEC_MASK)
  0686de: line 10915 define FLEXIO_TIMCFG_TIMOUT_MASK (0x3000000U)
  068708: line 10916 define FLEXIO_TIMCFG_TIMOUT_SHIFT (24U)
  06872c: line 10917 define FLEXIO_TIMCFG_TIMOUT(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCFG_TIMOUT_SHIFT)) & FLEXIO_TIMCFG_TIMOUT_MASK)
  0687a1: line 10921 define FLEXIO_TIMCFG_COUNT (4U)
  0687bd: line 10925 define FLEXIO_TIMCMP_CMP_MASK (0xFFFFU)
  0687e1: line 10926 define FLEXIO_TIMCMP_CMP_SHIFT (0U)
  068801: line 10927 define FLEXIO_TIMCMP_CMP(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_TIMCMP_CMP_SHIFT)) & FLEXIO_TIMCMP_CMP_MASK)
  06886d: line 10931 define FLEXIO_TIMCMP_COUNT (4U)
  068889: line 10935 define FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS_MASK (0xFFFFFFFFU)
  0688be: line 10936 define FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS_SHIFT (0U)
  0688eb: line 10937 define FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS_SHIFT)) & FLEXIO_SHIFTBUFNBS_SHIFTBUFNBS_MASK)
  06897e: line 10941 define FLEXIO_SHIFTBUFNBS_COUNT (4U)
  06899f: line 10945 define FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS_MASK (0xFFFFFFFFU)
  0689d4: line 10946 define FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS_SHIFT (0U)
  068a01: line 10947 define FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS_SHIFT)) & FLEXIO_SHIFTBUFHWS_SHIFTBUFHWS_MASK)
  068a94: line 10951 define FLEXIO_SHIFTBUFHWS_COUNT (4U)
  068ab5: line 10955 define FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS_MASK (0xFFFFFFFFU)
  068aea: line 10956 define FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS_SHIFT (0U)
  068b17: line 10957 define FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS(x) (((uint32_t)(((uint32_t)(x)) << FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS_SHIFT)) & FLEXIO_SHIFTBUFNIS_SHIFTBUFNIS_MASK)
  068baa: line 10961 define FLEXIO_SHIFTBUFNIS_COUNT (4U)
  068bcb: line 10971 define FLEXIO1_BASE (0x401AC000u)
  068be9: line 10973 define FLEXIO1 ((FLEXIO_Type *)FLEXIO1_BASE)
  068c12: line 10975 define FLEXIO2_BASE (0x401B0000u)
  068c30: line 10977 define FLEXIO2 ((FLEXIO_Type *)FLEXIO2_BASE)
  068c59: line 10979 define FLEXIO_BASE_ADDRS { 0u, FLEXIO1_BASE, FLEXIO2_BASE }
  068c91: line 10981 define FLEXIO_BASE_PTRS { (FLEXIO_Type *)0u, FLEXIO1, FLEXIO2 }
  068ccd: line 10983 define FLEXIO_IRQS { NotAvail_IRQn, FLEXIO1_IRQn, FLEXIO2_IRQn }
  068d0a: line 11021 define FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_MASK (0x1U)
  068d37: line 11022 define FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_SHIFT (0U)
  068d63: line 11023 define FLEXRAM_TCM_CTRL_TCM_WWAIT_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_SHIFT)) & FLEXRAM_TCM_CTRL_TCM_WWAIT_EN_MASK)
  068df3: line 11024 define FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_MASK (0x2U)
  068e20: line 11025 define FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_SHIFT (1U)
  068e4c: line 11026 define FLEXRAM_TCM_CTRL_TCM_RWAIT_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_SHIFT)) & FLEXRAM_TCM_CTRL_TCM_RWAIT_EN_MASK)
  068edc: line 11027 define FLEXRAM_TCM_CTRL_FORCE_CLK_ON_MASK (0x4U)
  068f09: line 11028 define FLEXRAM_TCM_CTRL_FORCE_CLK_ON_SHIFT (2U)
  068f35: line 11029 define FLEXRAM_TCM_CTRL_FORCE_CLK_ON(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_TCM_CTRL_FORCE_CLK_ON_SHIFT)) & FLEXRAM_TCM_CTRL_FORCE_CLK_ON_MASK)
  068fc5: line 11030 define FLEXRAM_TCM_CTRL_Reserved_MASK (0xFFFFFFF8U)
  068ff5: line 11031 define FLEXRAM_TCM_CTRL_Reserved_SHIFT (3U)
  06901d: line 11032 define FLEXRAM_TCM_CTRL_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_TCM_CTRL_Reserved_SHIFT)) & FLEXRAM_TCM_CTRL_Reserved_MASK)
  0690a1: line 11037 define FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL_MASK (0x1U)
  0690d9: line 11038 define FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL_SHIFT (0U)
  069110: line 11039 define FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL_SHIFT)) & FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_WR_RD_SEL_MASK)
  0691c1: line 11040 define FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_MAGIC_ADDR_MASK (0x1FFFEU)
  0691fe: line 11041 define FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_MAGIC_ADDR_SHIFT (1U)
  069236: line 11042 define FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_MAGIC_ADDR(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_MAGIC_ADDR_SHIFT)) & FLEXRAM_OCRAM_MAGIC_ADDR_OCRAM_MAGIC_ADDR_MASK)
  0692ea: line 11043 define FLEXRAM_OCRAM_MAGIC_ADDR_Reserved_MASK (0xFFFE0000U)
  069322: line 11044 define FLEXRAM_OCRAM_MAGIC_ADDR_Reserved_SHIFT (17U)
  069353: line 11045 define FLEXRAM_OCRAM_MAGIC_ADDR_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_OCRAM_MAGIC_ADDR_Reserved_SHIFT)) & FLEXRAM_OCRAM_MAGIC_ADDR_Reserved_MASK)
  0693ef: line 11050 define FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL_MASK (0x1U)
  069425: line 11051 define FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL_SHIFT (0U)
  06945a: line 11052 define FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL_SHIFT)) & FLEXRAM_DTCM_MAGIC_ADDR_DTCM_WR_RD_SEL_MASK)
  069505: line 11053 define FLEXRAM_DTCM_MAGIC_ADDR_DTCM_MAGIC_ADDR_MASK (0x1FFFEU)
  069540: line 11054 define FLEXRAM_DTCM_MAGIC_ADDR_DTCM_MAGIC_ADDR_SHIFT (1U)
  069576: line 11055 define FLEXRAM_DTCM_MAGIC_ADDR_DTCM_MAGIC_ADDR(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_DTCM_MAGIC_ADDR_DTCM_MAGIC_ADDR_SHIFT)) & FLEXRAM_DTCM_MAGIC_ADDR_DTCM_MAGIC_ADDR_MASK)
  069624: line 11056 define FLEXRAM_DTCM_MAGIC_ADDR_Reserved_MASK (0xFFFE0000U)
  06965b: line 11057 define FLEXRAM_DTCM_MAGIC_ADDR_Reserved_SHIFT (17U)
  06968b: line 11058 define FLEXRAM_DTCM_MAGIC_ADDR_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_DTCM_MAGIC_ADDR_Reserved_SHIFT)) & FLEXRAM_DTCM_MAGIC_ADDR_Reserved_MASK)
  069724: line 11063 define FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL_MASK (0x1U)
  06975a: line 11064 define FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL_SHIFT (0U)
  06978f: line 11065 define FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL_SHIFT)) & FLEXRAM_ITCM_MAGIC_ADDR_ITCM_WR_RD_SEL_MASK)
  06983a: line 11066 define FLEXRAM_ITCM_MAGIC_ADDR_ITCM_MAGIC_ADDR_MASK (0x1FFFEU)
  069875: line 11067 define FLEXRAM_ITCM_MAGIC_ADDR_ITCM_MAGIC_ADDR_SHIFT (1U)
  0698ab: line 11068 define FLEXRAM_ITCM_MAGIC_ADDR_ITCM_MAGIC_ADDR(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_ITCM_MAGIC_ADDR_ITCM_MAGIC_ADDR_SHIFT)) & FLEXRAM_ITCM_MAGIC_ADDR_ITCM_MAGIC_ADDR_MASK)
  069959: line 11069 define FLEXRAM_ITCM_MAGIC_ADDR_Reserved_MASK (0xFFFE0000U)
  069990: line 11070 define FLEXRAM_ITCM_MAGIC_ADDR_Reserved_SHIFT (17U)
  0699c0: line 11071 define FLEXRAM_ITCM_MAGIC_ADDR_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_ITCM_MAGIC_ADDR_Reserved_SHIFT)) & FLEXRAM_ITCM_MAGIC_ADDR_Reserved_MASK)
  069a59: line 11076 define FLEXRAM_INT_STATUS_ITCM_MAM_STATUS_MASK (0x1U)
  069a8b: line 11077 define FLEXRAM_INT_STATUS_ITCM_MAM_STATUS_SHIFT (0U)
  069abc: line 11078 define FLEXRAM_INT_STATUS_ITCM_MAM_STATUS(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STATUS_ITCM_MAM_STATUS_SHIFT)) & FLEXRAM_INT_STATUS_ITCM_MAM_STATUS_MASK)
  069b5b: line 11079 define FLEXRAM_INT_STATUS_DTCM_MAM_STATUS_MASK (0x2U)
  069b8d: line 11080 define FLEXRAM_INT_STATUS_DTCM_MAM_STATUS_SHIFT (1U)
  069bbe: line 11081 define FLEXRAM_INT_STATUS_DTCM_MAM_STATUS(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STATUS_DTCM_MAM_STATUS_SHIFT)) & FLEXRAM_INT_STATUS_DTCM_MAM_STATUS_MASK)
  069c5d: line 11082 define FLEXRAM_INT_STATUS_OCRAM_MAM_STATUS_MASK (0x4U)
  069c90: line 11083 define FLEXRAM_INT_STATUS_OCRAM_MAM_STATUS_SHIFT (2U)
  069cc2: line 11084 define FLEXRAM_INT_STATUS_OCRAM_MAM_STATUS(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STATUS_OCRAM_MAM_STATUS_SHIFT)) & FLEXRAM_INT_STATUS_OCRAM_MAM_STATUS_MASK)
  069d64: line 11085 define FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_MASK (0x8U)
  069d96: line 11086 define FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_SHIFT (3U)
  069dc7: line 11087 define FLEXRAM_INT_STATUS_ITCM_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_SHIFT)) & FLEXRAM_INT_STATUS_ITCM_ERR_STATUS_MASK)
  069e66: line 11088 define FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_MASK (0x10U)
  069e99: line 11089 define FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_SHIFT (4U)
  069eca: line 11090 define FLEXRAM_INT_STATUS_DTCM_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_SHIFT)) & FLEXRAM_INT_STATUS_DTCM_ERR_STATUS_MASK)
  069f69: line 11091 define FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_MASK (0x20U)
  069f9d: line 11092 define FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_SHIFT (5U)
  069fcf: line 11093 define FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_SHIFT)) & FLEXRAM_INT_STATUS_OCRAM_ERR_STATUS_MASK)
  06a071: line 11094 define FLEXRAM_INT_STATUS_Reserved_MASK (0xFFFFFFC0U)
  06a0a3: line 11095 define FLEXRAM_INT_STATUS_Reserved_SHIFT (6U)
  06a0cd: line 11096 define FLEXRAM_INT_STATUS_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STATUS_Reserved_SHIFT)) & FLEXRAM_INT_STATUS_Reserved_MASK)
  06a157: line 11101 define FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN_MASK (0x1U)
  06a18b: line 11102 define FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN_SHIFT (0U)
  06a1be: line 11103 define FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN_SHIFT)) & FLEXRAM_INT_STAT_EN_ITCM_MAM_STAT_EN_MASK)
  06a263: line 11104 define FLEXRAM_INT_STAT_EN_DTCM_MAM_STAT_EN_MASK (0x2U)
  06a297: line 11105 define FLEXRAM_INT_STAT_EN_DTCM_MAM_STAT_EN_SHIFT (1U)
  06a2ca: line 11106 define FLEXRAM_INT_STAT_EN_DTCM_MAM_STAT_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STAT_EN_DTCM_MAM_STAT_EN_SHIFT)) & FLEXRAM_INT_STAT_EN_DTCM_MAM_STAT_EN_MASK)
  06a36f: line 11107 define FLEXRAM_INT_STAT_EN_OCRAM_MAM_STAT_EN_MASK (0x4U)
  06a3a4: line 11108 define FLEXRAM_INT_STAT_EN_OCRAM_MAM_STAT_EN_SHIFT (2U)
  06a3d8: line 11109 define FLEXRAM_INT_STAT_EN_OCRAM_MAM_STAT_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STAT_EN_OCRAM_MAM_STAT_EN_SHIFT)) & FLEXRAM_INT_STAT_EN_OCRAM_MAM_STAT_EN_MASK)
  06a480: line 11110 define FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_MASK (0x8U)
  06a4b4: line 11111 define FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_SHIFT (3U)
  06a4e7: line 11112 define FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_SHIFT)) & FLEXRAM_INT_STAT_EN_ITCM_ERR_STAT_EN_MASK)
  06a58c: line 11113 define FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_MASK (0x10U)
  06a5c1: line 11114 define FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_SHIFT (4U)
  06a5f4: line 11115 define FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_SHIFT)) & FLEXRAM_INT_STAT_EN_DTCM_ERR_STAT_EN_MASK)
  06a699: line 11116 define FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_MASK (0x20U)
  06a6cf: line 11117 define FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_SHIFT (5U)
  06a703: line 11118 define FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_SHIFT)) & FLEXRAM_INT_STAT_EN_OCRAM_ERR_STAT_EN_MASK)
  06a7ab: line 11119 define FLEXRAM_INT_STAT_EN_Reserved_MASK (0xFFFFFFC0U)
  06a7de: line 11120 define FLEXRAM_INT_STAT_EN_Reserved_SHIFT (6U)
  06a809: line 11121 define FLEXRAM_INT_STAT_EN_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_STAT_EN_Reserved_SHIFT)) & FLEXRAM_INT_STAT_EN_Reserved_MASK)
  06a896: line 11126 define FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN_MASK (0x1U)
  06a8c8: line 11127 define FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN_SHIFT (0U)
  06a8f9: line 11128 define FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN_SHIFT)) & FLEXRAM_INT_SIG_EN_ITCM_MAM_SIG_EN_MASK)
  06a998: line 11129 define FLEXRAM_INT_SIG_EN_DTCM_MAM_SIG_EN_MASK (0x2U)
  06a9ca: line 11130 define FLEXRAM_INT_SIG_EN_DTCM_MAM_SIG_EN_SHIFT (1U)
  06a9fb: line 11131 define FLEXRAM_INT_SIG_EN_DTCM_MAM_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_SIG_EN_DTCM_MAM_SIG_EN_SHIFT)) & FLEXRAM_INT_SIG_EN_DTCM_MAM_SIG_EN_MASK)
  06aa9a: line 11132 define FLEXRAM_INT_SIG_EN_OCRAM_MAM_SIG_EN_MASK (0x4U)
  06aacd: line 11133 define FLEXRAM_INT_SIG_EN_OCRAM_MAM_SIG_EN_SHIFT (2U)
  06aaff: line 11134 define FLEXRAM_INT_SIG_EN_OCRAM_MAM_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_SIG_EN_OCRAM_MAM_SIG_EN_SHIFT)) & FLEXRAM_INT_SIG_EN_OCRAM_MAM_SIG_EN_MASK)
  06aba1: line 11135 define FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_MASK (0x8U)
  06abd3: line 11136 define FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_SHIFT (3U)
  06ac04: line 11137 define FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_SHIFT)) & FLEXRAM_INT_SIG_EN_ITCM_ERR_SIG_EN_MASK)
  06aca3: line 11138 define FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_MASK (0x10U)
  06acd6: line 11139 define FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_SHIFT (4U)
  06ad07: line 11140 define FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_SHIFT)) & FLEXRAM_INT_SIG_EN_DTCM_ERR_SIG_EN_MASK)
  06ada6: line 11141 define FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_MASK (0x20U)
  06adda: line 11142 define FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_SHIFT (5U)
  06ae0c: line 11143 define FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_SHIFT)) & FLEXRAM_INT_SIG_EN_OCRAM_ERR_SIG_EN_MASK)
  06aeae: line 11144 define FLEXRAM_INT_SIG_EN_Reserved_MASK (0xFFFFFFC0U)
  06aee0: line 11145 define FLEXRAM_INT_SIG_EN_Reserved_SHIFT (6U)
  06af0a: line 11146 define FLEXRAM_INT_SIG_EN_Reserved(x) (((uint32_t)(((uint32_t)(x)) << FLEXRAM_INT_SIG_EN_Reserved_SHIFT)) & FLEXRAM_INT_SIG_EN_Reserved_MASK)
  06af94: line 11157 define FLEXRAM_BASE (0x400B0000u)
  06afb2: line 11159 define FLEXRAM ((FLEXRAM_Type *)FLEXRAM_BASE)
  06afdc: line 11161 define FLEXRAM_BASE_ADDRS { FLEXRAM_BASE }
  06b003: line 11163 define FLEXRAM_BASE_PTRS { FLEXRAM }
  06b024: line 11165 define FLEXRAM_IRQS { FLEXRAM_IRQn }
  06b045: line 11231 define FLEXSPI_MCR0_SWRESET_MASK (0x1U)
  06b069: line 11232 define FLEXSPI_MCR0_SWRESET_SHIFT (0U)
  06b08c: line 11233 define FLEXSPI_MCR0_SWRESET(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR0_SWRESET_SHIFT)) & FLEXSPI_MCR0_SWRESET_MASK)
  06b101: line 11234 define FLEXSPI_MCR0_MDIS_MASK (0x2U)
  06b122: line 11235 define FLEXSPI_MCR0_MDIS_SHIFT (1U)
  06b142: line 11236 define FLEXSPI_MCR0_MDIS(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR0_MDIS_SHIFT)) & FLEXSPI_MCR0_MDIS_MASK)
  06b1ae: line 11237 define FLEXSPI_MCR0_RXCLKSRC_MASK (0x30U)
  06b1d4: line 11238 define FLEXSPI_MCR0_RXCLKSRC_SHIFT (4U)
  06b1f8: line 11239 define FLEXSPI_MCR0_RXCLKSRC(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR0_RXCLKSRC_SHIFT)) & FLEXSPI_MCR0_RXCLKSRC_MASK)
  06b270: line 11240 define FLEXSPI_MCR0_ARDFEN_MASK (0x40U)
  06b294: line 11241 define FLEXSPI_MCR0_ARDFEN_SHIFT (6U)
  06b2b6: line 11242 define FLEXSPI_MCR0_ARDFEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR0_ARDFEN_SHIFT)) & FLEXSPI_MCR0_ARDFEN_MASK)
  06b328: line 11243 define FLEXSPI_MCR0_ATDFEN_MASK (0x80U)
  06b34c: line 11244 define FLEXSPI_MCR0_ATDFEN_SHIFT (7U)
  06b36e: line 11245 define FLEXSPI_MCR0_ATDFEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR0_ATDFEN_SHIFT)) & FLEXSPI_MCR0_ATDFEN_MASK)
  06b3e0: line 11246 define FLEXSPI_MCR0_HSEN_MASK (0x800U)
  06b403: line 11247 define FLEXSPI_MCR0_HSEN_SHIFT (11U)
  06b424: line 11248 define FLEXSPI_MCR0_HSEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR0_HSEN_SHIFT)) & FLEXSPI_MCR0_HSEN_MASK)
  06b490: line 11249 define FLEXSPI_MCR0_DOZEEN_MASK (0x1000U)
  06b4b6: line 11250 define FLEXSPI_MCR0_DOZEEN_SHIFT (12U)
  06b4d9: line 11251 define FLEXSPI_MCR0_DOZEEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR0_DOZEEN_SHIFT)) & FLEXSPI_MCR0_DOZEEN_MASK)
  06b54b: line 11252 define FLEXSPI_MCR0_COMBINATIONEN_MASK (0x2000U)
  06b578: line 11253 define FLEXSPI_MCR0_COMBINATIONEN_SHIFT (13U)
  06b5a2: line 11254 define FLEXSPI_MCR0_COMBINATIONEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR0_COMBINATIONEN_SHIFT)) & FLEXSPI_MCR0_COMBINATIONEN_MASK)
  06b629: line 11255 define FLEXSPI_MCR0_SCKFREERUNEN_MASK (0x4000U)
  06b655: line 11256 define FLEXSPI_MCR0_SCKFREERUNEN_SHIFT (14U)
  06b67e: line 11257 define FLEXSPI_MCR0_SCKFREERUNEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR0_SCKFREERUNEN_SHIFT)) & FLEXSPI_MCR0_SCKFREERUNEN_MASK)
  06b702: line 11258 define FLEXSPI_MCR0_IPGRANTWAIT_MASK (0xFF0000U)
  06b72f: line 11259 define FLEXSPI_MCR0_IPGRANTWAIT_SHIFT (16U)
  06b757: line 11260 define FLEXSPI_MCR0_IPGRANTWAIT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR0_IPGRANTWAIT_SHIFT)) & FLEXSPI_MCR0_IPGRANTWAIT_MASK)
  06b7d8: line 11261 define FLEXSPI_MCR0_AHBGRANTWAIT_MASK (0xFF000000U)
  06b808: line 11262 define FLEXSPI_MCR0_AHBGRANTWAIT_SHIFT (24U)
  06b831: line 11263 define FLEXSPI_MCR0_AHBGRANTWAIT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR0_AHBGRANTWAIT_SHIFT)) & FLEXSPI_MCR0_AHBGRANTWAIT_MASK)
  06b8b5: line 11268 define FLEXSPI_MCR1_AHBBUSWAIT_MASK (0xFFFFU)
  06b8df: line 11269 define FLEXSPI_MCR1_AHBBUSWAIT_SHIFT (0U)
  06b905: line 11270 define FLEXSPI_MCR1_AHBBUSWAIT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR1_AHBBUSWAIT_SHIFT)) & FLEXSPI_MCR1_AHBBUSWAIT_MASK)
  06b983: line 11271 define FLEXSPI_MCR1_SEQWAIT_MASK (0xFFFF0000U)
  06b9ae: line 11272 define FLEXSPI_MCR1_SEQWAIT_SHIFT (16U)
  06b9d2: line 11273 define FLEXSPI_MCR1_SEQWAIT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR1_SEQWAIT_SHIFT)) & FLEXSPI_MCR1_SEQWAIT_MASK)
  06ba47: line 11278 define FLEXSPI_MCR2_CLRAHBBUFOPT_MASK (0x800U)
  06ba72: line 11279 define FLEXSPI_MCR2_CLRAHBBUFOPT_SHIFT (11U)
  06ba9b: line 11280 define FLEXSPI_MCR2_CLRAHBBUFOPT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR2_CLRAHBBUFOPT_SHIFT)) & FLEXSPI_MCR2_CLRAHBBUFOPT_MASK)
  06bb1f: line 11281 define FLEXSPI_MCR2_CLRLEARNPHASE_MASK (0x4000U)
  06bb4c: line 11282 define FLEXSPI_MCR2_CLRLEARNPHASE_SHIFT (14U)
  06bb76: line 11283 define FLEXSPI_MCR2_CLRLEARNPHASE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR2_CLRLEARNPHASE_SHIFT)) & FLEXSPI_MCR2_CLRLEARNPHASE_MASK)
  06bbfd: line 11284 define FLEXSPI_MCR2_SAMEDEVICEEN_MASK (0x8000U)
  06bc29: line 11285 define FLEXSPI_MCR2_SAMEDEVICEEN_SHIFT (15U)
  06bc52: line 11286 define FLEXSPI_MCR2_SAMEDEVICEEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR2_SAMEDEVICEEN_SHIFT)) & FLEXSPI_MCR2_SAMEDEVICEEN_MASK)
  06bcd6: line 11287 define FLEXSPI_MCR2_SCKBDIFFOPT_MASK (0x80000U)
  06bd02: line 11288 define FLEXSPI_MCR2_SCKBDIFFOPT_SHIFT (19U)
  06bd2a: line 11289 define FLEXSPI_MCR2_SCKBDIFFOPT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR2_SCKBDIFFOPT_SHIFT)) & FLEXSPI_MCR2_SCKBDIFFOPT_MASK)
  06bdab: line 11290 define FLEXSPI_MCR2_RESUMEWAIT_MASK (0xFF000000U)
  06bdd9: line 11291 define FLEXSPI_MCR2_RESUMEWAIT_SHIFT (24U)
  06be00: line 11292 define FLEXSPI_MCR2_RESUMEWAIT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_MCR2_RESUMEWAIT_SHIFT)) & FLEXSPI_MCR2_RESUMEWAIT_MASK)
  06be7e: line 11297 define FLEXSPI_AHBCR_APAREN_MASK (0x1U)
  06bea2: line 11298 define FLEXSPI_AHBCR_APAREN_SHIFT (0U)
  06bec5: line 11299 define FLEXSPI_AHBCR_APAREN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBCR_APAREN_SHIFT)) & FLEXSPI_AHBCR_APAREN_MASK)
  06bf3a: line 11300 define FLEXSPI_AHBCR_CACHABLEEN_MASK (0x8U)
  06bf62: line 11301 define FLEXSPI_AHBCR_CACHABLEEN_SHIFT (3U)
  06bf89: line 11302 define FLEXSPI_AHBCR_CACHABLEEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBCR_CACHABLEEN_SHIFT)) & FLEXSPI_AHBCR_CACHABLEEN_MASK)
  06c00a: line 11303 define FLEXSPI_AHBCR_BUFFERABLEEN_MASK (0x10U)
  06c035: line 11304 define FLEXSPI_AHBCR_BUFFERABLEEN_SHIFT (4U)
  06c05e: line 11305 define FLEXSPI_AHBCR_BUFFERABLEEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBCR_BUFFERABLEEN_SHIFT)) & FLEXSPI_AHBCR_BUFFERABLEEN_MASK)
  06c0e5: line 11306 define FLEXSPI_AHBCR_PREFETCHEN_MASK (0x20U)
  06c10e: line 11307 define FLEXSPI_AHBCR_PREFETCHEN_SHIFT (5U)
  06c135: line 11308 define FLEXSPI_AHBCR_PREFETCHEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBCR_PREFETCHEN_SHIFT)) & FLEXSPI_AHBCR_PREFETCHEN_MASK)
  06c1b6: line 11309 define FLEXSPI_AHBCR_READADDROPT_MASK (0x40U)
  06c1e0: line 11310 define FLEXSPI_AHBCR_READADDROPT_SHIFT (6U)
  06c208: line 11311 define FLEXSPI_AHBCR_READADDROPT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBCR_READADDROPT_SHIFT)) & FLEXSPI_AHBCR_READADDROPT_MASK)
  06c28c: line 11316 define FLEXSPI_INTEN_IPCMDDONEEN_MASK (0x1U)
  06c2b5: line 11317 define FLEXSPI_INTEN_IPCMDDONEEN_SHIFT (0U)
  06c2dd: line 11318 define FLEXSPI_INTEN_IPCMDDONEEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTEN_IPCMDDONEEN_SHIFT)) & FLEXSPI_INTEN_IPCMDDONEEN_MASK)
  06c361: line 11319 define FLEXSPI_INTEN_IPCMDGEEN_MASK (0x2U)
  06c388: line 11320 define FLEXSPI_INTEN_IPCMDGEEN_SHIFT (1U)
  06c3ae: line 11321 define FLEXSPI_INTEN_IPCMDGEEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTEN_IPCMDGEEN_SHIFT)) & FLEXSPI_INTEN_IPCMDGEEN_MASK)
  06c42c: line 11322 define FLEXSPI_INTEN_AHBCMDGEEN_MASK (0x4U)
  06c454: line 11323 define FLEXSPI_INTEN_AHBCMDGEEN_SHIFT (2U)
  06c47b: line 11324 define FLEXSPI_INTEN_AHBCMDGEEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTEN_AHBCMDGEEN_SHIFT)) & FLEXSPI_INTEN_AHBCMDGEEN_MASK)
  06c4fc: line 11325 define FLEXSPI_INTEN_IPCMDERREN_MASK (0x8U)
  06c524: line 11326 define FLEXSPI_INTEN_IPCMDERREN_SHIFT (3U)
  06c54b: line 11327 define FLEXSPI_INTEN_IPCMDERREN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTEN_IPCMDERREN_SHIFT)) & FLEXSPI_INTEN_IPCMDERREN_MASK)
  06c5cc: line 11328 define FLEXSPI_INTEN_AHBCMDERREN_MASK (0x10U)
  06c5f6: line 11329 define FLEXSPI_INTEN_AHBCMDERREN_SHIFT (4U)
  06c61e: line 11330 define FLEXSPI_INTEN_AHBCMDERREN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTEN_AHBCMDERREN_SHIFT)) & FLEXSPI_INTEN_AHBCMDERREN_MASK)
  06c6a2: line 11331 define FLEXSPI_INTEN_IPRXWAEN_MASK (0x20U)
  06c6c9: line 11332 define FLEXSPI_INTEN_IPRXWAEN_SHIFT (5U)
  06c6ee: line 11333 define FLEXSPI_INTEN_IPRXWAEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTEN_IPRXWAEN_SHIFT)) & FLEXSPI_INTEN_IPRXWAEN_MASK)
  06c769: line 11334 define FLEXSPI_INTEN_IPTXWEEN_MASK (0x40U)
  06c790: line 11335 define FLEXSPI_INTEN_IPTXWEEN_SHIFT (6U)
  06c7b5: line 11336 define FLEXSPI_INTEN_IPTXWEEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTEN_IPTXWEEN_SHIFT)) & FLEXSPI_INTEN_IPTXWEEN_MASK)
  06c830: line 11337 define FLEXSPI_INTEN_SCKSTOPBYRDEN_MASK (0x100U)
  06c85d: line 11338 define FLEXSPI_INTEN_SCKSTOPBYRDEN_SHIFT (8U)
  06c887: line 11339 define FLEXSPI_INTEN_SCKSTOPBYRDEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTEN_SCKSTOPBYRDEN_SHIFT)) & FLEXSPI_INTEN_SCKSTOPBYRDEN_MASK)
  06c911: line 11340 define FLEXSPI_INTEN_SCKSTOPBYWREN_MASK (0x200U)
  06c93e: line 11341 define FLEXSPI_INTEN_SCKSTOPBYWREN_SHIFT (9U)
  06c968: line 11342 define FLEXSPI_INTEN_SCKSTOPBYWREN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTEN_SCKSTOPBYWREN_SHIFT)) & FLEXSPI_INTEN_SCKSTOPBYWREN_MASK)
  06c9f2: line 11343 define FLEXSPI_INTEN_AHBBUSTIMEOUTEN_MASK (0x400U)
  06ca21: line 11344 define FLEXSPI_INTEN_AHBBUSTIMEOUTEN_SHIFT (10U)
  06ca4e: line 11345 define FLEXSPI_INTEN_AHBBUSTIMEOUTEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTEN_AHBBUSTIMEOUTEN_SHIFT)) & FLEXSPI_INTEN_AHBBUSTIMEOUTEN_MASK)
  06cade: line 11346 define FLEXSPI_INTEN_SEQTIMEOUTEN_MASK (0x800U)
  06cb0a: line 11347 define FLEXSPI_INTEN_SEQTIMEOUTEN_SHIFT (11U)
  06cb34: line 11348 define FLEXSPI_INTEN_SEQTIMEOUTEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTEN_SEQTIMEOUTEN_SHIFT)) & FLEXSPI_INTEN_SEQTIMEOUTEN_MASK)
  06cbbb: line 11353 define FLEXSPI_INTR_IPCMDDONE_MASK (0x1U)
  06cbe1: line 11354 define FLEXSPI_INTR_IPCMDDONE_SHIFT (0U)
  06cc06: line 11355 define FLEXSPI_INTR_IPCMDDONE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTR_IPCMDDONE_SHIFT)) & FLEXSPI_INTR_IPCMDDONE_MASK)
  06cc81: line 11356 define FLEXSPI_INTR_IPCMDGE_MASK (0x2U)
  06cca5: line 11357 define FLEXSPI_INTR_IPCMDGE_SHIFT (1U)
  06ccc8: line 11358 define FLEXSPI_INTR_IPCMDGE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTR_IPCMDGE_SHIFT)) & FLEXSPI_INTR_IPCMDGE_MASK)
  06cd3d: line 11359 define FLEXSPI_INTR_AHBCMDGE_MASK (0x4U)
  06cd62: line 11360 define FLEXSPI_INTR_AHBCMDGE_SHIFT (2U)
  06cd86: line 11361 define FLEXSPI_INTR_AHBCMDGE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTR_AHBCMDGE_SHIFT)) & FLEXSPI_INTR_AHBCMDGE_MASK)
  06cdfe: line 11362 define FLEXSPI_INTR_IPCMDERR_MASK (0x8U)
  06ce23: line 11363 define FLEXSPI_INTR_IPCMDERR_SHIFT (3U)
  06ce47: line 11364 define FLEXSPI_INTR_IPCMDERR(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTR_IPCMDERR_SHIFT)) & FLEXSPI_INTR_IPCMDERR_MASK)
  06cebf: line 11365 define FLEXSPI_INTR_AHBCMDERR_MASK (0x10U)
  06cee6: line 11366 define FLEXSPI_INTR_AHBCMDERR_SHIFT (4U)
  06cf0b: line 11367 define FLEXSPI_INTR_AHBCMDERR(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTR_AHBCMDERR_SHIFT)) & FLEXSPI_INTR_AHBCMDERR_MASK)
  06cf86: line 11368 define FLEXSPI_INTR_IPRXWA_MASK (0x20U)
  06cfaa: line 11369 define FLEXSPI_INTR_IPRXWA_SHIFT (5U)
  06cfcc: line 11370 define FLEXSPI_INTR_IPRXWA(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTR_IPRXWA_SHIFT)) & FLEXSPI_INTR_IPRXWA_MASK)
  06d03e: line 11371 define FLEXSPI_INTR_IPTXWE_MASK (0x40U)
  06d062: line 11372 define FLEXSPI_INTR_IPTXWE_SHIFT (6U)
  06d084: line 11373 define FLEXSPI_INTR_IPTXWE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTR_IPTXWE_SHIFT)) & FLEXSPI_INTR_IPTXWE_MASK)
  06d0f6: line 11374 define FLEXSPI_INTR_SCKSTOPBYRD_MASK (0x100U)
  06d120: line 11375 define FLEXSPI_INTR_SCKSTOPBYRD_SHIFT (8U)
  06d147: line 11376 define FLEXSPI_INTR_SCKSTOPBYRD(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTR_SCKSTOPBYRD_SHIFT)) & FLEXSPI_INTR_SCKSTOPBYRD_MASK)
  06d1c8: line 11377 define FLEXSPI_INTR_SCKSTOPBYWR_MASK (0x200U)
  06d1f2: line 11378 define FLEXSPI_INTR_SCKSTOPBYWR_SHIFT (9U)
  06d219: line 11379 define FLEXSPI_INTR_SCKSTOPBYWR(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTR_SCKSTOPBYWR_SHIFT)) & FLEXSPI_INTR_SCKSTOPBYWR_MASK)
  06d29a: line 11380 define FLEXSPI_INTR_AHBBUSTIMEOUT_MASK (0x400U)
  06d2c6: line 11381 define FLEXSPI_INTR_AHBBUSTIMEOUT_SHIFT (10U)
  06d2f0: line 11382 define FLEXSPI_INTR_AHBBUSTIMEOUT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTR_AHBBUSTIMEOUT_SHIFT)) & FLEXSPI_INTR_AHBBUSTIMEOUT_MASK)
  06d377: line 11383 define FLEXSPI_INTR_SEQTIMEOUT_MASK (0x800U)
  06d3a0: line 11384 define FLEXSPI_INTR_SEQTIMEOUT_SHIFT (11U)
  06d3c7: line 11385 define FLEXSPI_INTR_SEQTIMEOUT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_INTR_SEQTIMEOUT_SHIFT)) & FLEXSPI_INTR_SEQTIMEOUT_MASK)
  06d445: line 11390 define FLEXSPI_LUTKEY_KEY_MASK (0xFFFFFFFFU)
  06d46e: line 11391 define FLEXSPI_LUTKEY_KEY_SHIFT (0U)
  06d48f: line 11392 define FLEXSPI_LUTKEY_KEY(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUTKEY_KEY_SHIFT)) & FLEXSPI_LUTKEY_KEY_MASK)
  06d4fe: line 11397 define FLEXSPI_LUTCR_LOCK_MASK (0x1U)
  06d520: line 11398 define FLEXSPI_LUTCR_LOCK_SHIFT (0U)
  06d541: line 11399 define FLEXSPI_LUTCR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUTCR_LOCK_SHIFT)) & FLEXSPI_LUTCR_LOCK_MASK)
  06d5b0: line 11400 define FLEXSPI_LUTCR_UNLOCK_MASK (0x2U)
  06d5d4: line 11401 define FLEXSPI_LUTCR_UNLOCK_SHIFT (1U)
  06d5f7: line 11402 define FLEXSPI_LUTCR_UNLOCK(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUTCR_UNLOCK_SHIFT)) & FLEXSPI_LUTCR_UNLOCK_MASK)
  06d66c: line 11407 define FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK (0xFFU)
  06d696: line 11408 define FLEXSPI_AHBRXBUFCR0_BUFSZ_SHIFT (0U)
  06d6be: line 11409 define FLEXSPI_AHBRXBUFCR0_BUFSZ(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBRXBUFCR0_BUFSZ_SHIFT)) & FLEXSPI_AHBRXBUFCR0_BUFSZ_MASK)
  06d742: line 11410 define FLEXSPI_AHBRXBUFCR0_MSTRID_MASK (0xF0000U)
  06d770: line 11411 define FLEXSPI_AHBRXBUFCR0_MSTRID_SHIFT (16U)
  06d79a: line 11412 define FLEXSPI_AHBRXBUFCR0_MSTRID(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBRXBUFCR0_MSTRID_SHIFT)) & FLEXSPI_AHBRXBUFCR0_MSTRID_MASK)
  06d821: line 11413 define FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK (0x3000000U)
  06d853: line 11414 define FLEXSPI_AHBRXBUFCR0_PRIORITY_SHIFT (24U)
  06d87f: line 11415 define FLEXSPI_AHBRXBUFCR0_PRIORITY(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBRXBUFCR0_PRIORITY_SHIFT)) & FLEXSPI_AHBRXBUFCR0_PRIORITY_MASK)
  06d90c: line 11416 define FLEXSPI_AHBRXBUFCR0_PREFETCHEN_MASK (0x80000000U)
  06d941: line 11417 define FLEXSPI_AHBRXBUFCR0_PREFETCHEN_SHIFT (31U)
  06d96f: line 11418 define FLEXSPI_AHBRXBUFCR0_PREFETCHEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBRXBUFCR0_PREFETCHEN_SHIFT)) & FLEXSPI_AHBRXBUFCR0_PREFETCHEN_MASK)
  06da02: line 11422 define FLEXSPI_AHBRXBUFCR0_COUNT (4U)
  06da24: line 11426 define FLEXSPI_FLSHCR0_FLSHSZ_MASK (0x7FFFFFU)
  06da4f: line 11427 define FLEXSPI_FLSHCR0_FLSHSZ_SHIFT (0U)
  06da74: line 11428 define FLEXSPI_FLSHCR0_FLSHSZ(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR0_FLSHSZ_SHIFT)) & FLEXSPI_FLSHCR0_FLSHSZ_MASK)
  06daef: line 11432 define FLEXSPI_FLSHCR0_COUNT (4U)
  06db0d: line 11436 define FLEXSPI_FLSHCR1_TCSS_MASK (0x1FU)
  06db32: line 11437 define FLEXSPI_FLSHCR1_TCSS_SHIFT (0U)
  06db55: line 11438 define FLEXSPI_FLSHCR1_TCSS(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR1_TCSS_SHIFT)) & FLEXSPI_FLSHCR1_TCSS_MASK)
  06dbca: line 11439 define FLEXSPI_FLSHCR1_TCSH_MASK (0x3E0U)
  06dbf0: line 11440 define FLEXSPI_FLSHCR1_TCSH_SHIFT (5U)
  06dc13: line 11441 define FLEXSPI_FLSHCR1_TCSH(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR1_TCSH_SHIFT)) & FLEXSPI_FLSHCR1_TCSH_MASK)
  06dc88: line 11442 define FLEXSPI_FLSHCR1_WA_MASK (0x400U)
  06dcac: line 11443 define FLEXSPI_FLSHCR1_WA_SHIFT (10U)
  06dcce: line 11444 define FLEXSPI_FLSHCR1_WA(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR1_WA_SHIFT)) & FLEXSPI_FLSHCR1_WA_MASK)
  06dd3d: line 11445 define FLEXSPI_FLSHCR1_CAS_MASK (0x7800U)
  06dd63: line 11446 define FLEXSPI_FLSHCR1_CAS_SHIFT (11U)
  06dd86: line 11447 define FLEXSPI_FLSHCR1_CAS(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR1_CAS_SHIFT)) & FLEXSPI_FLSHCR1_CAS_MASK)
  06ddf8: line 11448 define FLEXSPI_FLSHCR1_CSINTERVALUNIT_MASK (0x8000U)
  06de29: line 11449 define FLEXSPI_FLSHCR1_CSINTERVALUNIT_SHIFT (15U)
  06de57: line 11450 define FLEXSPI_FLSHCR1_CSINTERVALUNIT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR1_CSINTERVALUNIT_SHIFT)) & FLEXSPI_FLSHCR1_CSINTERVALUNIT_MASK)
  06deea: line 11451 define FLEXSPI_FLSHCR1_CSINTERVAL_MASK (0xFFFF0000U)
  06df1b: line 11452 define FLEXSPI_FLSHCR1_CSINTERVAL_SHIFT (16U)
  06df45: line 11453 define FLEXSPI_FLSHCR1_CSINTERVAL(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR1_CSINTERVAL_SHIFT)) & FLEXSPI_FLSHCR1_CSINTERVAL_MASK)
  06dfcc: line 11457 define FLEXSPI_FLSHCR1_COUNT (4U)
  06dfea: line 11461 define FLEXSPI_FLSHCR2_ARDSEQID_MASK (0xFU)
  06e012: line 11462 define FLEXSPI_FLSHCR2_ARDSEQID_SHIFT (0U)
  06e039: line 11463 define FLEXSPI_FLSHCR2_ARDSEQID(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR2_ARDSEQID_SHIFT)) & FLEXSPI_FLSHCR2_ARDSEQID_MASK)
  06e0ba: line 11464 define FLEXSPI_FLSHCR2_ARDSEQNUM_MASK (0xE0U)
  06e0e4: line 11465 define FLEXSPI_FLSHCR2_ARDSEQNUM_SHIFT (5U)
  06e10c: line 11466 define FLEXSPI_FLSHCR2_ARDSEQNUM(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR2_ARDSEQNUM_SHIFT)) & FLEXSPI_FLSHCR2_ARDSEQNUM_MASK)
  06e190: line 11467 define FLEXSPI_FLSHCR2_AWRSEQID_MASK (0xF00U)
  06e1ba: line 11468 define FLEXSPI_FLSHCR2_AWRSEQID_SHIFT (8U)
  06e1e1: line 11469 define FLEXSPI_FLSHCR2_AWRSEQID(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR2_AWRSEQID_SHIFT)) & FLEXSPI_FLSHCR2_AWRSEQID_MASK)
  06e262: line 11470 define FLEXSPI_FLSHCR2_AWRSEQNUM_MASK (0xE000U)
  06e28e: line 11471 define FLEXSPI_FLSHCR2_AWRSEQNUM_SHIFT (13U)
  06e2b7: line 11472 define FLEXSPI_FLSHCR2_AWRSEQNUM(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR2_AWRSEQNUM_SHIFT)) & FLEXSPI_FLSHCR2_AWRSEQNUM_MASK)
  06e33b: line 11473 define FLEXSPI_FLSHCR2_AWRWAIT_MASK (0xFFF0000U)
  06e368: line 11474 define FLEXSPI_FLSHCR2_AWRWAIT_SHIFT (16U)
  06e38f: line 11475 define FLEXSPI_FLSHCR2_AWRWAIT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR2_AWRWAIT_SHIFT)) & FLEXSPI_FLSHCR2_AWRWAIT_MASK)
  06e40d: line 11476 define FLEXSPI_FLSHCR2_AWRWAITUNIT_MASK (0x70000000U)
  06e43f: line 11477 define FLEXSPI_FLSHCR2_AWRWAITUNIT_SHIFT (28U)
  06e46a: line 11478 define FLEXSPI_FLSHCR2_AWRWAITUNIT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR2_AWRWAITUNIT_SHIFT)) & FLEXSPI_FLSHCR2_AWRWAITUNIT_MASK)
  06e4f4: line 11479 define FLEXSPI_FLSHCR2_CLRINSTRPTR_MASK (0x80000000U)
  06e526: line 11480 define FLEXSPI_FLSHCR2_CLRINSTRPTR_SHIFT (31U)
  06e551: line 11481 define FLEXSPI_FLSHCR2_CLRINSTRPTR(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR2_CLRINSTRPTR_SHIFT)) & FLEXSPI_FLSHCR2_CLRINSTRPTR_MASK)
  06e5db: line 11485 define FLEXSPI_FLSHCR2_COUNT (4U)
  06e5f9: line 11489 define FLEXSPI_FLSHCR4_WMOPT1_MASK (0x1U)
  06e61f: line 11490 define FLEXSPI_FLSHCR4_WMOPT1_SHIFT (0U)
  06e644: line 11491 define FLEXSPI_FLSHCR4_WMOPT1(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR4_WMOPT1_SHIFT)) & FLEXSPI_FLSHCR4_WMOPT1_MASK)
  06e6bf: line 11492 define FLEXSPI_FLSHCR4_WMENA_MASK (0x4U)
  06e6e4: line 11493 define FLEXSPI_FLSHCR4_WMENA_SHIFT (2U)
  06e708: line 11494 define FLEXSPI_FLSHCR4_WMENA(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR4_WMENA_SHIFT)) & FLEXSPI_FLSHCR4_WMENA_MASK)
  06e780: line 11495 define FLEXSPI_FLSHCR4_WMENB_MASK (0x8U)
  06e7a5: line 11496 define FLEXSPI_FLSHCR4_WMENB_SHIFT (3U)
  06e7c9: line 11497 define FLEXSPI_FLSHCR4_WMENB(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_FLSHCR4_WMENB_SHIFT)) & FLEXSPI_FLSHCR4_WMENB_MASK)
  06e841: line 11502 define FLEXSPI_IPCR0_SFAR_MASK (0xFFFFFFFFU)
  06e86a: line 11503 define FLEXSPI_IPCR0_SFAR_SHIFT (0U)
  06e88b: line 11504 define FLEXSPI_IPCR0_SFAR(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPCR0_SFAR_SHIFT)) & FLEXSPI_IPCR0_SFAR_MASK)
  06e8fa: line 11509 define FLEXSPI_IPCR1_IDATSZ_MASK (0xFFFFU)
  06e921: line 11510 define FLEXSPI_IPCR1_IDATSZ_SHIFT (0U)
  06e944: line 11511 define FLEXSPI_IPCR1_IDATSZ(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPCR1_IDATSZ_SHIFT)) & FLEXSPI_IPCR1_IDATSZ_MASK)
  06e9b9: line 11512 define FLEXSPI_IPCR1_ISEQID_MASK (0xF0000U)
  06e9e1: line 11513 define FLEXSPI_IPCR1_ISEQID_SHIFT (16U)
  06ea05: line 11514 define FLEXSPI_IPCR1_ISEQID(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPCR1_ISEQID_SHIFT)) & FLEXSPI_IPCR1_ISEQID_MASK)
  06ea7a: line 11515 define FLEXSPI_IPCR1_ISEQNUM_MASK (0x7000000U)
  06eaa5: line 11516 define FLEXSPI_IPCR1_ISEQNUM_SHIFT (24U)
  06eaca: line 11517 define FLEXSPI_IPCR1_ISEQNUM(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPCR1_ISEQNUM_SHIFT)) & FLEXSPI_IPCR1_ISEQNUM_MASK)
  06eb42: line 11518 define FLEXSPI_IPCR1_IPAREN_MASK (0x80000000U)
  06eb6d: line 11519 define FLEXSPI_IPCR1_IPAREN_SHIFT (31U)
  06eb91: line 11520 define FLEXSPI_IPCR1_IPAREN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPCR1_IPAREN_SHIFT)) & FLEXSPI_IPCR1_IPAREN_MASK)
  06ec06: line 11525 define FLEXSPI_IPCMD_TRG_MASK (0x1U)
  06ec27: line 11526 define FLEXSPI_IPCMD_TRG_SHIFT (0U)
  06ec47: line 11527 define FLEXSPI_IPCMD_TRG(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPCMD_TRG_SHIFT)) & FLEXSPI_IPCMD_TRG_MASK)
  06ecb3: line 11532 define FLEXSPI_IPRXFCR_CLRIPRXF_MASK (0x1U)
  06ecdb: line 11533 define FLEXSPI_IPRXFCR_CLRIPRXF_SHIFT (0U)
  06ed02: line 11534 define FLEXSPI_IPRXFCR_CLRIPRXF(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPRXFCR_CLRIPRXF_SHIFT)) & FLEXSPI_IPRXFCR_CLRIPRXF_MASK)
  06ed83: line 11535 define FLEXSPI_IPRXFCR_RXDMAEN_MASK (0x2U)
  06edaa: line 11536 define FLEXSPI_IPRXFCR_RXDMAEN_SHIFT (1U)
  06edd0: line 11537 define FLEXSPI_IPRXFCR_RXDMAEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPRXFCR_RXDMAEN_SHIFT)) & FLEXSPI_IPRXFCR_RXDMAEN_MASK)
  06ee4e: line 11538 define FLEXSPI_IPRXFCR_RXWMRK_MASK (0x3CU)
  06ee75: line 11539 define FLEXSPI_IPRXFCR_RXWMRK_SHIFT (2U)
  06ee9a: line 11540 define FLEXSPI_IPRXFCR_RXWMRK(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPRXFCR_RXWMRK_SHIFT)) & FLEXSPI_IPRXFCR_RXWMRK_MASK)
  06ef15: line 11545 define FLEXSPI_IPTXFCR_CLRIPTXF_MASK (0x1U)
  06ef3d: line 11546 define FLEXSPI_IPTXFCR_CLRIPTXF_SHIFT (0U)
  06ef64: line 11547 define FLEXSPI_IPTXFCR_CLRIPTXF(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPTXFCR_CLRIPTXF_SHIFT)) & FLEXSPI_IPTXFCR_CLRIPTXF_MASK)
  06efe5: line 11548 define FLEXSPI_IPTXFCR_TXDMAEN_MASK (0x2U)
  06f00c: line 11549 define FLEXSPI_IPTXFCR_TXDMAEN_SHIFT (1U)
  06f032: line 11550 define FLEXSPI_IPTXFCR_TXDMAEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPTXFCR_TXDMAEN_SHIFT)) & FLEXSPI_IPTXFCR_TXDMAEN_MASK)
  06f0b0: line 11551 define FLEXSPI_IPTXFCR_TXWMRK_MASK (0x3CU)
  06f0d7: line 11552 define FLEXSPI_IPTXFCR_TXWMRK_SHIFT (2U)
  06f0fc: line 11553 define FLEXSPI_IPTXFCR_TXWMRK(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPTXFCR_TXWMRK_SHIFT)) & FLEXSPI_IPTXFCR_TXWMRK_MASK)
  06f177: line 11558 define FLEXSPI_DLLCR_DLLEN_MASK (0x1U)
  06f19a: line 11559 define FLEXSPI_DLLCR_DLLEN_SHIFT (0U)
  06f1bc: line 11560 define FLEXSPI_DLLCR_DLLEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_DLLCR_DLLEN_SHIFT)) & FLEXSPI_DLLCR_DLLEN_MASK)
  06f22e: line 11561 define FLEXSPI_DLLCR_DLLRESET_MASK (0x2U)
  06f254: line 11562 define FLEXSPI_DLLCR_DLLRESET_SHIFT (1U)
  06f279: line 11563 define FLEXSPI_DLLCR_DLLRESET(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_DLLCR_DLLRESET_SHIFT)) & FLEXSPI_DLLCR_DLLRESET_MASK)
  06f2f4: line 11564 define FLEXSPI_DLLCR_SLVDLYTARGET_MASK (0x78U)
  06f31f: line 11565 define FLEXSPI_DLLCR_SLVDLYTARGET_SHIFT (3U)
  06f348: line 11566 define FLEXSPI_DLLCR_SLVDLYTARGET(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_DLLCR_SLVDLYTARGET_SHIFT)) & FLEXSPI_DLLCR_SLVDLYTARGET_MASK)
  06f3cf: line 11567 define FLEXSPI_DLLCR_OVRDEN_MASK (0x100U)
  06f3f5: line 11568 define FLEXSPI_DLLCR_OVRDEN_SHIFT (8U)
  06f418: line 11569 define FLEXSPI_DLLCR_OVRDEN(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_DLLCR_OVRDEN_SHIFT)) & FLEXSPI_DLLCR_OVRDEN_MASK)
  06f48d: line 11570 define FLEXSPI_DLLCR_OVRDVAL_MASK (0x7E00U)
  06f4b5: line 11571 define FLEXSPI_DLLCR_OVRDVAL_SHIFT (9U)
  06f4d9: line 11572 define FLEXSPI_DLLCR_OVRDVAL(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_DLLCR_OVRDVAL_SHIFT)) & FLEXSPI_DLLCR_OVRDVAL_MASK)
  06f551: line 11576 define FLEXSPI_DLLCR_COUNT (2U)
  06f56d: line 11580 define FLEXSPI_STS0_SEQIDLE_MASK (0x1U)
  06f591: line 11581 define FLEXSPI_STS0_SEQIDLE_SHIFT (0U)
  06f5b4: line 11582 define FLEXSPI_STS0_SEQIDLE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS0_SEQIDLE_SHIFT)) & FLEXSPI_STS0_SEQIDLE_MASK)
  06f629: line 11583 define FLEXSPI_STS0_ARBIDLE_MASK (0x2U)
  06f64d: line 11584 define FLEXSPI_STS0_ARBIDLE_SHIFT (1U)
  06f670: line 11585 define FLEXSPI_STS0_ARBIDLE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS0_ARBIDLE_SHIFT)) & FLEXSPI_STS0_ARBIDLE_MASK)
  06f6e5: line 11586 define FLEXSPI_STS0_ARBCMDSRC_MASK (0xCU)
  06f70b: line 11587 define FLEXSPI_STS0_ARBCMDSRC_SHIFT (2U)
  06f730: line 11588 define FLEXSPI_STS0_ARBCMDSRC(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS0_ARBCMDSRC_SHIFT)) & FLEXSPI_STS0_ARBCMDSRC_MASK)
  06f7ab: line 11593 define FLEXSPI_STS1_AHBCMDERRID_MASK (0xFU)
  06f7d3: line 11594 define FLEXSPI_STS1_AHBCMDERRID_SHIFT (0U)
  06f7fa: line 11595 define FLEXSPI_STS1_AHBCMDERRID(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS1_AHBCMDERRID_SHIFT)) & FLEXSPI_STS1_AHBCMDERRID_MASK)
  06f87b: line 11596 define FLEXSPI_STS1_AHBCMDERRCODE_MASK (0xF00U)
  06f8a7: line 11597 define FLEXSPI_STS1_AHBCMDERRCODE_SHIFT (8U)
  06f8d0: line 11598 define FLEXSPI_STS1_AHBCMDERRCODE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS1_AHBCMDERRCODE_SHIFT)) & FLEXSPI_STS1_AHBCMDERRCODE_MASK)
  06f957: line 11599 define FLEXSPI_STS1_IPCMDERRID_MASK (0xF0000U)
  06f982: line 11600 define FLEXSPI_STS1_IPCMDERRID_SHIFT (16U)
  06f9a9: line 11601 define FLEXSPI_STS1_IPCMDERRID(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS1_IPCMDERRID_SHIFT)) & FLEXSPI_STS1_IPCMDERRID_MASK)
  06fa27: line 11602 define FLEXSPI_STS1_IPCMDERRCODE_MASK (0xF000000U)
  06fa56: line 11603 define FLEXSPI_STS1_IPCMDERRCODE_SHIFT (24U)
  06fa7f: line 11604 define FLEXSPI_STS1_IPCMDERRCODE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS1_IPCMDERRCODE_SHIFT)) & FLEXSPI_STS1_IPCMDERRCODE_MASK)
  06fb03: line 11609 define FLEXSPI_STS2_ASLVLOCK_MASK (0x1U)
  06fb28: line 11610 define FLEXSPI_STS2_ASLVLOCK_SHIFT (0U)
  06fb4c: line 11611 define FLEXSPI_STS2_ASLVLOCK(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS2_ASLVLOCK_SHIFT)) & FLEXSPI_STS2_ASLVLOCK_MASK)
  06fbc4: line 11612 define FLEXSPI_STS2_AREFLOCK_MASK (0x2U)
  06fbe9: line 11613 define FLEXSPI_STS2_AREFLOCK_SHIFT (1U)
  06fc0d: line 11614 define FLEXSPI_STS2_AREFLOCK(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS2_AREFLOCK_SHIFT)) & FLEXSPI_STS2_AREFLOCK_MASK)
  06fc85: line 11615 define FLEXSPI_STS2_ASLVSEL_MASK (0xFCU)
  06fcaa: line 11616 define FLEXSPI_STS2_ASLVSEL_SHIFT (2U)
  06fccd: line 11617 define FLEXSPI_STS2_ASLVSEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS2_ASLVSEL_SHIFT)) & FLEXSPI_STS2_ASLVSEL_MASK)
  06fd42: line 11618 define FLEXSPI_STS2_AREFSEL_MASK (0x3F00U)
  06fd69: line 11619 define FLEXSPI_STS2_AREFSEL_SHIFT (8U)
  06fd8c: line 11620 define FLEXSPI_STS2_AREFSEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS2_AREFSEL_SHIFT)) & FLEXSPI_STS2_AREFSEL_MASK)
  06fe01: line 11621 define FLEXSPI_STS2_BSLVLOCK_MASK (0x10000U)
  06fe2a: line 11622 define FLEXSPI_STS2_BSLVLOCK_SHIFT (16U)
  06fe4f: line 11623 define FLEXSPI_STS2_BSLVLOCK(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS2_BSLVLOCK_SHIFT)) & FLEXSPI_STS2_BSLVLOCK_MASK)
  06fec7: line 11624 define FLEXSPI_STS2_BREFLOCK_MASK (0x20000U)
  06fef0: line 11625 define FLEXSPI_STS2_BREFLOCK_SHIFT (17U)
  06ff15: line 11626 define FLEXSPI_STS2_BREFLOCK(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS2_BREFLOCK_SHIFT)) & FLEXSPI_STS2_BREFLOCK_MASK)
  06ff8d: line 11627 define FLEXSPI_STS2_BSLVSEL_MASK (0xFC0000U)
  06ffb6: line 11628 define FLEXSPI_STS2_BSLVSEL_SHIFT (18U)
  06ffda: line 11629 define FLEXSPI_STS2_BSLVSEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS2_BSLVSEL_SHIFT)) & FLEXSPI_STS2_BSLVSEL_MASK)
  07004f: line 11630 define FLEXSPI_STS2_BREFSEL_MASK (0x3F000000U)
  07007a: line 11631 define FLEXSPI_STS2_BREFSEL_SHIFT (24U)
  07009e: line 11632 define FLEXSPI_STS2_BREFSEL(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_STS2_BREFSEL_SHIFT)) & FLEXSPI_STS2_BREFSEL_MASK)
  070113: line 11637 define FLEXSPI_AHBSPNDSTS_ACTIVE_MASK (0x1U)
  07013c: line 11638 define FLEXSPI_AHBSPNDSTS_ACTIVE_SHIFT (0U)
  070164: line 11639 define FLEXSPI_AHBSPNDSTS_ACTIVE(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBSPNDSTS_ACTIVE_SHIFT)) & FLEXSPI_AHBSPNDSTS_ACTIVE_MASK)
  0701e8: line 11640 define FLEXSPI_AHBSPNDSTS_BUFID_MASK (0xEU)
  070210: line 11641 define FLEXSPI_AHBSPNDSTS_BUFID_SHIFT (1U)
  070237: line 11642 define FLEXSPI_AHBSPNDSTS_BUFID(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBSPNDSTS_BUFID_SHIFT)) & FLEXSPI_AHBSPNDSTS_BUFID_MASK)
  0702b8: line 11643 define FLEXSPI_AHBSPNDSTS_DATLFT_MASK (0xFFFF0000U)
  0702e8: line 11644 define FLEXSPI_AHBSPNDSTS_DATLFT_SHIFT (16U)
  070311: line 11645 define FLEXSPI_AHBSPNDSTS_DATLFT(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_AHBSPNDSTS_DATLFT_SHIFT)) & FLEXSPI_AHBSPNDSTS_DATLFT_MASK)
  070395: line 11650 define FLEXSPI_IPRXFSTS_FILL_MASK (0xFFU)
  0703bb: line 11651 define FLEXSPI_IPRXFSTS_FILL_SHIFT (0U)
  0703df: line 11652 define FLEXSPI_IPRXFSTS_FILL(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPRXFSTS_FILL_SHIFT)) & FLEXSPI_IPRXFSTS_FILL_MASK)
  070457: line 11653 define FLEXSPI_IPRXFSTS_RDCNTR_MASK (0xFFFF0000U)
  070485: line 11654 define FLEXSPI_IPRXFSTS_RDCNTR_SHIFT (16U)
  0704ac: line 11655 define FLEXSPI_IPRXFSTS_RDCNTR(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPRXFSTS_RDCNTR_SHIFT)) & FLEXSPI_IPRXFSTS_RDCNTR_MASK)
  07052a: line 11660 define FLEXSPI_IPTXFSTS_FILL_MASK (0xFFU)
  070550: line 11661 define FLEXSPI_IPTXFSTS_FILL_SHIFT (0U)
  070574: line 11662 define FLEXSPI_IPTXFSTS_FILL(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPTXFSTS_FILL_SHIFT)) & FLEXSPI_IPTXFSTS_FILL_MASK)
  0705ec: line 11663 define FLEXSPI_IPTXFSTS_WRCNTR_MASK (0xFFFF0000U)
  07061a: line 11664 define FLEXSPI_IPTXFSTS_WRCNTR_SHIFT (16U)
  070641: line 11665 define FLEXSPI_IPTXFSTS_WRCNTR(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_IPTXFSTS_WRCNTR_SHIFT)) & FLEXSPI_IPTXFSTS_WRCNTR_MASK)
  0706bf: line 11670 define FLEXSPI_RFDR_RXDATA_MASK (0xFFFFFFFFU)
  0706e9: line 11671 define FLEXSPI_RFDR_RXDATA_SHIFT (0U)
  07070b: line 11672 define FLEXSPI_RFDR_RXDATA(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_RFDR_RXDATA_SHIFT)) & FLEXSPI_RFDR_RXDATA_MASK)
  07077d: line 11676 define FLEXSPI_RFDR_COUNT (32U)
  070799: line 11680 define FLEXSPI_TFDR_TXDATA_MASK (0xFFFFFFFFU)
  0707c3: line 11681 define FLEXSPI_TFDR_TXDATA_SHIFT (0U)
  0707e5: line 11682 define FLEXSPI_TFDR_TXDATA(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_TFDR_TXDATA_SHIFT)) & FLEXSPI_TFDR_TXDATA_MASK)
  070857: line 11686 define FLEXSPI_TFDR_COUNT (32U)
  070873: line 11690 define FLEXSPI_LUT_OPERAND0_MASK (0xFFU)
  070898: line 11691 define FLEXSPI_LUT_OPERAND0_SHIFT (0U)
  0708bb: line 11692 define FLEXSPI_LUT_OPERAND0(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUT_OPERAND0_SHIFT)) & FLEXSPI_LUT_OPERAND0_MASK)
  070930: line 11693 define FLEXSPI_LUT_NUM_PADS0_MASK (0x300U)
  070957: line 11694 define FLEXSPI_LUT_NUM_PADS0_SHIFT (8U)
  07097b: line 11695 define FLEXSPI_LUT_NUM_PADS0(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUT_NUM_PADS0_SHIFT)) & FLEXSPI_LUT_NUM_PADS0_MASK)
  0709f3: line 11696 define FLEXSPI_LUT_OPCODE0_MASK (0xFC00U)
  070a19: line 11697 define FLEXSPI_LUT_OPCODE0_SHIFT (10U)
  070a3c: line 11698 define FLEXSPI_LUT_OPCODE0(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUT_OPCODE0_SHIFT)) & FLEXSPI_LUT_OPCODE0_MASK)
  070aae: line 11699 define FLEXSPI_LUT_OPERAND1_MASK (0xFF0000U)
  070ad7: line 11700 define FLEXSPI_LUT_OPERAND1_SHIFT (16U)
  070afb: line 11701 define FLEXSPI_LUT_OPERAND1(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUT_OPERAND1_SHIFT)) & FLEXSPI_LUT_OPERAND1_MASK)
  070b70: line 11702 define FLEXSPI_LUT_NUM_PADS1_MASK (0x3000000U)
  070b9b: line 11703 define FLEXSPI_LUT_NUM_PADS1_SHIFT (24U)
  070bc0: line 11704 define FLEXSPI_LUT_NUM_PADS1(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUT_NUM_PADS1_SHIFT)) & FLEXSPI_LUT_NUM_PADS1_MASK)
  070c38: line 11705 define FLEXSPI_LUT_OPCODE1_MASK (0xFC000000U)
  070c62: line 11706 define FLEXSPI_LUT_OPCODE1_SHIFT (26U)
  070c85: line 11707 define FLEXSPI_LUT_OPCODE1(x) (((uint32_t)(((uint32_t)(x)) << FLEXSPI_LUT_OPCODE1_SHIFT)) & FLEXSPI_LUT_OPCODE1_MASK)
  070cf7: line 11711 define FLEXSPI_LUT_COUNT (64U)
  070d12: line 11721 define FLEXSPI_BASE (0x402A8000u)
  070d30: line 11723 define FLEXSPI ((FLEXSPI_Type *)FLEXSPI_BASE)
  070d5a: line 11725 define FLEXSPI_BASE_ADDRS { FLEXSPI_BASE }
  070d81: line 11727 define FLEXSPI_BASE_PTRS { FLEXSPI }
  070da2: line 11729 define FLEXSPI_IRQS { FLEXSPI_IRQn }
  070dc3: line 11731 define FlexSPI_AMBA_BASE (0x60000000U)
  070de6: line 11733 define FlexSPI_ASFM_BASE (0x00000000U)
  070e09: line 11735 define FlexSPI_ARDF_BASE (0x7FC00000U)
  070e2c: line 11737 define FlexSPI_ATDF_BASE (0x7F800000U)
  070e4f: line 11776 define GPC_CNTR_MEGA_PDN_REQ_MASK (0x4U)
  070e74: line 11777 define GPC_CNTR_MEGA_PDN_REQ_SHIFT (2U)
  070e98: line 11778 define GPC_CNTR_MEGA_PDN_REQ(x) (((uint32_t)(((uint32_t)(x)) << GPC_CNTR_MEGA_PDN_REQ_SHIFT)) & GPC_CNTR_MEGA_PDN_REQ_MASK)
  070f10: line 11779 define GPC_CNTR_MEGA_PUP_REQ_MASK (0x8U)
  070f35: line 11780 define GPC_CNTR_MEGA_PUP_REQ_SHIFT (3U)
  070f59: line 11781 define GPC_CNTR_MEGA_PUP_REQ(x) (((uint32_t)(((uint32_t)(x)) << GPC_CNTR_MEGA_PUP_REQ_SHIFT)) & GPC_CNTR_MEGA_PUP_REQ_MASK)
  070fd1: line 11782 define GPC_CNTR_PDRAM0_PGE_MASK (0x400000U)
  070ff9: line 11783 define GPC_CNTR_PDRAM0_PGE_SHIFT (22U)
  07101c: line 11784 define GPC_CNTR_PDRAM0_PGE(x) (((uint32_t)(((uint32_t)(x)) << GPC_CNTR_PDRAM0_PGE_SHIFT)) & GPC_CNTR_PDRAM0_PGE_MASK)
  07108e: line 11789 define GPC_IMR_IMR1_MASK (0xFFFFFFFFU)
  0710b1: line 11790 define GPC_IMR_IMR1_SHIFT (0U)
  0710cc: line 11791 define GPC_IMR_IMR1(x) (((uint32_t)(((uint32_t)(x)) << GPC_IMR_IMR1_SHIFT)) & GPC_IMR_IMR1_MASK)
  071129: line 11792 define GPC_IMR_IMR2_MASK (0xFFFFFFFFU)
  07114c: line 11793 define GPC_IMR_IMR2_SHIFT (0U)
  071167: line 11794 define GPC_IMR_IMR2(x) (((uint32_t)(((uint32_t)(x)) << GPC_IMR_IMR2_SHIFT)) & GPC_IMR_IMR2_MASK)
  0711c4: line 11795 define GPC_IMR_IMR3_MASK (0xFFFFFFFFU)
  0711e7: line 11796 define GPC_IMR_IMR3_SHIFT (0U)
  071202: line 11797 define GPC_IMR_IMR3(x) (((uint32_t)(((uint32_t)(x)) << GPC_IMR_IMR3_SHIFT)) & GPC_IMR_IMR3_MASK)
  07125f: line 11798 define GPC_IMR_IMR4_MASK (0xFFFFFFFFU)
  071282: line 11799 define GPC_IMR_IMR4_SHIFT (0U)
  07129d: line 11800 define GPC_IMR_IMR4(x) (((uint32_t)(((uint32_t)(x)) << GPC_IMR_IMR4_SHIFT)) & GPC_IMR_IMR4_MASK)
  0712fa: line 11804 define GPC_IMR_COUNT (4U)
  071310: line 11808 define GPC_ISR_ISR1_MASK (0xFFFFFFFFU)
  071333: line 11809 define GPC_ISR_ISR1_SHIFT (0U)
  07134e: line 11810 define GPC_ISR_ISR1(x) (((uint32_t)(((uint32_t)(x)) << GPC_ISR_ISR1_SHIFT)) & GPC_ISR_ISR1_MASK)
  0713ab: line 11811 define GPC_ISR_ISR2_MASK (0xFFFFFFFFU)
  0713ce: line 11812 define GPC_ISR_ISR2_SHIFT (0U)
  0713e9: line 11813 define GPC_ISR_ISR2(x) (((uint32_t)(((uint32_t)(x)) << GPC_ISR_ISR2_SHIFT)) & GPC_ISR_ISR2_MASK)
  071446: line 11814 define GPC_ISR_ISR3_MASK (0xFFFFFFFFU)
  071469: line 11815 define GPC_ISR_ISR3_SHIFT (0U)
  071484: line 11816 define GPC_ISR_ISR3(x) (((uint32_t)(((uint32_t)(x)) << GPC_ISR_ISR3_SHIFT)) & GPC_ISR_ISR3_MASK)
  0714e1: line 11817 define GPC_ISR_ISR4_MASK (0xFFFFFFFFU)
  071504: line 11818 define GPC_ISR_ISR4_SHIFT (0U)
  07151f: line 11819 define GPC_ISR_ISR4(x) (((uint32_t)(((uint32_t)(x)) << GPC_ISR_ISR4_SHIFT)) & GPC_ISR_ISR4_MASK)
  07157c: line 11823 define GPC_ISR_COUNT (4U)
  071592: line 11827 define GPC_IMR5_IMR5_MASK (0xFFFFFFFFU)
  0715b6: line 11828 define GPC_IMR5_IMR5_SHIFT (0U)
  0715d2: line 11829 define GPC_IMR5_IMR5(x) (((uint32_t)(((uint32_t)(x)) << GPC_IMR5_IMR5_SHIFT)) & GPC_IMR5_IMR5_MASK)
  071632: line 11834 define GPC_ISR5_ISR4_MASK (0xFFFFFFFFU)
  071656: line 11835 define GPC_ISR5_ISR4_SHIFT (0U)
  071672: line 11836 define GPC_ISR5_ISR4(x) (((uint32_t)(((uint32_t)(x)) << GPC_ISR5_ISR4_SHIFT)) & GPC_ISR5_ISR4_MASK)
  0716d2: line 11847 define GPC_BASE (0x400F4000u)
  0716ec: line 11849 define GPC ((GPC_Type *)GPC_BASE)
  07170a: line 11851 define GPC_BASE_ADDRS { GPC_BASE }
  071729: line 11853 define GPC_BASE_PTRS { GPC }
  071742: line 11855 define GPC_IRQS { GPC_IRQn }
  07175b: line 11898 define GPIO_DR_DR_MASK (0xFFFFFFFFU)
  07177c: line 11899 define GPIO_DR_DR_SHIFT (0U)
  071795: line 11900 define GPIO_DR_DR(x) (((uint32_t)(((uint32_t)(x)) << GPIO_DR_DR_SHIFT)) & GPIO_DR_DR_MASK)
  0717ec: line 11905 define GPIO_GDIR_GDIR_MASK (0xFFFFFFFFU)
  071811: line 11906 define GPIO_GDIR_GDIR_SHIFT (0U)
  07182e: line 11907 define GPIO_GDIR_GDIR(x) (((uint32_t)(((uint32_t)(x)) << GPIO_GDIR_GDIR_SHIFT)) & GPIO_GDIR_GDIR_MASK)
  071891: line 11912 define GPIO_PSR_PSR_MASK (0xFFFFFFFFU)
  0718b4: line 11913 define GPIO_PSR_PSR_SHIFT (0U)
  0718cf: line 11914 define GPIO_PSR_PSR(x) (((uint32_t)(((uint32_t)(x)) << GPIO_PSR_PSR_SHIFT)) & GPIO_PSR_PSR_MASK)
  07192c: line 11919 define GPIO_ICR1_ICR0_MASK (0x3U)
  07194a: line 11920 define GPIO_ICR1_ICR0_SHIFT (0U)
  071967: line 11921 define GPIO_ICR1_ICR0(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR0_SHIFT)) & GPIO_ICR1_ICR0_MASK)
  0719ca: line 11922 define GPIO_ICR1_ICR1_MASK (0xCU)
  0719e8: line 11923 define GPIO_ICR1_ICR1_SHIFT (2U)
  071a05: line 11924 define GPIO_ICR1_ICR1(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR1_SHIFT)) & GPIO_ICR1_ICR1_MASK)
  071a68: line 11925 define GPIO_ICR1_ICR2_MASK (0x30U)
  071a87: line 11926 define GPIO_ICR1_ICR2_SHIFT (4U)
  071aa4: line 11927 define GPIO_ICR1_ICR2(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR2_SHIFT)) & GPIO_ICR1_ICR2_MASK)
  071b07: line 11928 define GPIO_ICR1_ICR3_MASK (0xC0U)
  071b26: line 11929 define GPIO_ICR1_ICR3_SHIFT (6U)
  071b43: line 11930 define GPIO_ICR1_ICR3(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR3_SHIFT)) & GPIO_ICR1_ICR3_MASK)
  071ba6: line 11931 define GPIO_ICR1_ICR4_MASK (0x300U)
  071bc6: line 11932 define GPIO_ICR1_ICR4_SHIFT (8U)
  071be3: line 11933 define GPIO_ICR1_ICR4(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR4_SHIFT)) & GPIO_ICR1_ICR4_MASK)
  071c46: line 11934 define GPIO_ICR1_ICR5_MASK (0xC00U)
  071c66: line 11935 define GPIO_ICR1_ICR5_SHIFT (10U)
  071c84: line 11936 define GPIO_ICR1_ICR5(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR5_SHIFT)) & GPIO_ICR1_ICR5_MASK)
  071ce7: line 11937 define GPIO_ICR1_ICR6_MASK (0x3000U)
  071d08: line 11938 define GPIO_ICR1_ICR6_SHIFT (12U)
  071d26: line 11939 define GPIO_ICR1_ICR6(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR6_SHIFT)) & GPIO_ICR1_ICR6_MASK)
  071d89: line 11940 define GPIO_ICR1_ICR7_MASK (0xC000U)
  071daa: line 11941 define GPIO_ICR1_ICR7_SHIFT (14U)
  071dc8: line 11942 define GPIO_ICR1_ICR7(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR7_SHIFT)) & GPIO_ICR1_ICR7_MASK)
  071e2b: line 11943 define GPIO_ICR1_ICR8_MASK (0x30000U)
  071e4d: line 11944 define GPIO_ICR1_ICR8_SHIFT (16U)
  071e6b: line 11945 define GPIO_ICR1_ICR8(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR8_SHIFT)) & GPIO_ICR1_ICR8_MASK)
  071ece: line 11946 define GPIO_ICR1_ICR9_MASK (0xC0000U)
  071ef0: line 11947 define GPIO_ICR1_ICR9_SHIFT (18U)
  071f0e: line 11948 define GPIO_ICR1_ICR9(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR9_SHIFT)) & GPIO_ICR1_ICR9_MASK)
  071f71: line 11949 define GPIO_ICR1_ICR10_MASK (0x300000U)
  071f95: line 11950 define GPIO_ICR1_ICR10_SHIFT (20U)
  071fb4: line 11951 define GPIO_ICR1_ICR10(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR10_SHIFT)) & GPIO_ICR1_ICR10_MASK)
  07201a: line 11952 define GPIO_ICR1_ICR11_MASK (0xC00000U)
  07203e: line 11953 define GPIO_ICR1_ICR11_SHIFT (22U)
  07205d: line 11954 define GPIO_ICR1_ICR11(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR11_SHIFT)) & GPIO_ICR1_ICR11_MASK)
  0720c3: line 11955 define GPIO_ICR1_ICR12_MASK (0x3000000U)
  0720e8: line 11956 define GPIO_ICR1_ICR12_SHIFT (24U)
  072107: line 11957 define GPIO_ICR1_ICR12(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR12_SHIFT)) & GPIO_ICR1_ICR12_MASK)
  07216d: line 11958 define GPIO_ICR1_ICR13_MASK (0xC000000U)
  072192: line 11959 define GPIO_ICR1_ICR13_SHIFT (26U)
  0721b1: line 11960 define GPIO_ICR1_ICR13(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR13_SHIFT)) & GPIO_ICR1_ICR13_MASK)
  072217: line 11961 define GPIO_ICR1_ICR14_MASK (0x30000000U)
  07223d: line 11962 define GPIO_ICR1_ICR14_SHIFT (28U)
  07225c: line 11963 define GPIO_ICR1_ICR14(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR14_SHIFT)) & GPIO_ICR1_ICR14_MASK)
  0722c2: line 11964 define GPIO_ICR1_ICR15_MASK (0xC0000000U)
  0722e8: line 11965 define GPIO_ICR1_ICR15_SHIFT (30U)
  072307: line 11966 define GPIO_ICR1_ICR15(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR1_ICR15_SHIFT)) & GPIO_ICR1_ICR15_MASK)
  07236d: line 11971 define GPIO_ICR2_ICR16_MASK (0x3U)
  07238c: line 11972 define GPIO_ICR2_ICR16_SHIFT (0U)
  0723aa: line 11973 define GPIO_ICR2_ICR16(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR16_SHIFT)) & GPIO_ICR2_ICR16_MASK)
  072410: line 11974 define GPIO_ICR2_ICR17_MASK (0xCU)
  07242f: line 11975 define GPIO_ICR2_ICR17_SHIFT (2U)
  07244d: line 11976 define GPIO_ICR2_ICR17(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR17_SHIFT)) & GPIO_ICR2_ICR17_MASK)
  0724b3: line 11977 define GPIO_ICR2_ICR18_MASK (0x30U)
  0724d3: line 11978 define GPIO_ICR2_ICR18_SHIFT (4U)
  0724f1: line 11979 define GPIO_ICR2_ICR18(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR18_SHIFT)) & GPIO_ICR2_ICR18_MASK)
  072557: line 11980 define GPIO_ICR2_ICR19_MASK (0xC0U)
  072577: line 11981 define GPIO_ICR2_ICR19_SHIFT (6U)
  072595: line 11982 define GPIO_ICR2_ICR19(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR19_SHIFT)) & GPIO_ICR2_ICR19_MASK)
  0725fb: line 11983 define GPIO_ICR2_ICR20_MASK (0x300U)
  07261c: line 11984 define GPIO_ICR2_ICR20_SHIFT (8U)
  07263a: line 11985 define GPIO_ICR2_ICR20(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR20_SHIFT)) & GPIO_ICR2_ICR20_MASK)
  0726a0: line 11986 define GPIO_ICR2_ICR21_MASK (0xC00U)
  0726c1: line 11987 define GPIO_ICR2_ICR21_SHIFT (10U)
  0726e0: line 11988 define GPIO_ICR2_ICR21(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR21_SHIFT)) & GPIO_ICR2_ICR21_MASK)
  072746: line 11989 define GPIO_ICR2_ICR22_MASK (0x3000U)
  072768: line 11990 define GPIO_ICR2_ICR22_SHIFT (12U)
  072787: line 11991 define GPIO_ICR2_ICR22(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR22_SHIFT)) & GPIO_ICR2_ICR22_MASK)
  0727ed: line 11992 define GPIO_ICR2_ICR23_MASK (0xC000U)
  07280f: line 11993 define GPIO_ICR2_ICR23_SHIFT (14U)
  07282e: line 11994 define GPIO_ICR2_ICR23(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR23_SHIFT)) & GPIO_ICR2_ICR23_MASK)
  072894: line 11995 define GPIO_ICR2_ICR24_MASK (0x30000U)
  0728b7: line 11996 define GPIO_ICR2_ICR24_SHIFT (16U)
  0728d6: line 11997 define GPIO_ICR2_ICR24(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR24_SHIFT)) & GPIO_ICR2_ICR24_MASK)
  07293c: line 11998 define GPIO_ICR2_ICR25_MASK (0xC0000U)
  07295f: line 11999 define GPIO_ICR2_ICR25_SHIFT (18U)
  07297e: line 12000 define GPIO_ICR2_ICR25(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR25_SHIFT)) & GPIO_ICR2_ICR25_MASK)
  0729e4: line 12001 define GPIO_ICR2_ICR26_MASK (0x300000U)
  072a08: line 12002 define GPIO_ICR2_ICR26_SHIFT (20U)
  072a27: line 12003 define GPIO_ICR2_ICR26(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR26_SHIFT)) & GPIO_ICR2_ICR26_MASK)
  072a8d: line 12004 define GPIO_ICR2_ICR27_MASK (0xC00000U)
  072ab1: line 12005 define GPIO_ICR2_ICR27_SHIFT (22U)
  072ad0: line 12006 define GPIO_ICR2_ICR27(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR27_SHIFT)) & GPIO_ICR2_ICR27_MASK)
  072b36: line 12007 define GPIO_ICR2_ICR28_MASK (0x3000000U)
  072b5b: line 12008 define GPIO_ICR2_ICR28_SHIFT (24U)
  072b7a: line 12009 define GPIO_ICR2_ICR28(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR28_SHIFT)) & GPIO_ICR2_ICR28_MASK)
  072be0: line 12010 define GPIO_ICR2_ICR29_MASK (0xC000000U)
  072c05: line 12011 define GPIO_ICR2_ICR29_SHIFT (26U)
  072c24: line 12012 define GPIO_ICR2_ICR29(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR29_SHIFT)) & GPIO_ICR2_ICR29_MASK)
  072c8a: line 12013 define GPIO_ICR2_ICR30_MASK (0x30000000U)
  072cb0: line 12014 define GPIO_ICR2_ICR30_SHIFT (28U)
  072ccf: line 12015 define GPIO_ICR2_ICR30(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR30_SHIFT)) & GPIO_ICR2_ICR30_MASK)
  072d35: line 12016 define GPIO_ICR2_ICR31_MASK (0xC0000000U)
  072d5b: line 12017 define GPIO_ICR2_ICR31_SHIFT (30U)
  072d7a: line 12018 define GPIO_ICR2_ICR31(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ICR2_ICR31_SHIFT)) & GPIO_ICR2_ICR31_MASK)
  072de0: line 12023 define GPIO_IMR_IMR_MASK (0xFFFFFFFFU)
  072e03: line 12024 define GPIO_IMR_IMR_SHIFT (0U)
  072e1e: line 12025 define GPIO_IMR_IMR(x) (((uint32_t)(((uint32_t)(x)) << GPIO_IMR_IMR_SHIFT)) & GPIO_IMR_IMR_MASK)
  072e7b: line 12030 define GPIO_ISR_ISR_MASK (0xFFFFFFFFU)
  072e9e: line 12031 define GPIO_ISR_ISR_SHIFT (0U)
  072eb9: line 12032 define GPIO_ISR_ISR(x) (((uint32_t)(((uint32_t)(x)) << GPIO_ISR_ISR_SHIFT)) & GPIO_ISR_ISR_MASK)
  072f16: line 12037 define GPIO_EDGE_SEL_GPIO_EDGE_SEL_MASK (0xFFFFFFFFU)
  072f48: line 12038 define GPIO_EDGE_SEL_GPIO_EDGE_SEL_SHIFT (0U)
  072f72: line 12039 define GPIO_EDGE_SEL_GPIO_EDGE_SEL(x) (((uint32_t)(((uint32_t)(x)) << GPIO_EDGE_SEL_GPIO_EDGE_SEL_SHIFT)) & GPIO_EDGE_SEL_GPIO_EDGE_SEL_MASK)
  072ffc: line 12044 define GPIO_DR_SET_DR_SET_MASK (0xFFFFFFFFU)
  073025: line 12045 define GPIO_DR_SET_DR_SET_SHIFT (0U)
  073046: line 12046 define GPIO_DR_SET_DR_SET(x) (((uint32_t)(((uint32_t)(x)) << GPIO_DR_SET_DR_SET_SHIFT)) & GPIO_DR_SET_DR_SET_MASK)
  0730b5: line 12051 define GPIO_DR_CLEAR_DR_CLEAR_MASK (0xFFFFFFFFU)
  0730e2: line 12052 define GPIO_DR_CLEAR_DR_CLEAR_SHIFT (0U)
  073107: line 12053 define GPIO_DR_CLEAR_DR_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << GPIO_DR_CLEAR_DR_CLEAR_SHIFT)) & GPIO_DR_CLEAR_DR_CLEAR_MASK)
  073182: line 12058 define GPIO_DR_TOGGLE_DR_TOGGLE_MASK (0xFFFFFFFFU)
  0731b1: line 12059 define GPIO_DR_TOGGLE_DR_TOGGLE_SHIFT (0U)
  0731d8: line 12060 define GPIO_DR_TOGGLE_DR_TOGGLE(x) (((uint32_t)(((uint32_t)(x)) << GPIO_DR_TOGGLE_DR_TOGGLE_SHIFT)) & GPIO_DR_TOGGLE_DR_TOGGLE_MASK)
  073259: line 12071 define GPIO1_BASE (0x401B8000u)
  073275: line 12073 define GPIO1 ((GPIO_Type *)GPIO1_BASE)
  073298: line 12075 define GPIO2_BASE (0x401BC000u)
  0732b4: line 12077 define GPIO2 ((GPIO_Type *)GPIO2_BASE)
  0732d7: line 12079 define GPIO3_BASE (0x401C0000u)
  0732f3: line 12081 define GPIO3 ((GPIO_Type *)GPIO3_BASE)
  073316: line 12083 define GPIO4_BASE (0x401C4000u)
  073332: line 12085 define GPIO4 ((GPIO_Type *)GPIO4_BASE)
  073355: line 12087 define GPIO5_BASE (0x400C0000u)
  073371: line 12089 define GPIO5 ((GPIO_Type *)GPIO5_BASE)
  073394: line 12091 define GPIO_BASE_ADDRS { 0u, GPIO1_BASE, GPIO2_BASE, GPIO3_BASE, GPIO4_BASE, GPIO5_BASE }
  0733ea: line 12093 define GPIO_BASE_PTRS { (GPIO_Type *)0u, GPIO1, GPIO2, GPIO3, GPIO4, GPIO5 }
  073433: line 12095 define GPIO_IRQS { NotAvail_IRQn, GPIO1_INT0_IRQn, GPIO1_INT1_IRQn, GPIO1_INT2_IRQn, GPIO1_INT3_IRQn, GPIO1_INT4_IRQn, GPIO1_INT5_IRQn, GPIO1_INT6_IRQn, GPIO1_INT7_IRQn, NotAvail_IRQn, NotAvail_IRQn, NotAvail_IRQn, NotAvail_IRQn }
  073516: line 12096 define GPIO_COMBINED_IRQS { NotAvail_IRQn, GPIO1_Combined_16_31_IRQn, GPIO2_Combined_16_31_IRQn, GPIO2_Combined_0_15_IRQn, GPIO3_Combined_16_31_IRQn, GPIO3_Combined_0_15_IRQn, GPIO4_Combined_16_31_IRQn, GPIO4_Combined_0_15_IRQn, GPIO5_Combined_16_31_IRQn, GPIO5_Combined_0_15_IRQn }
  07362d: line 12134 define GPT_CR_EN_MASK (0x1U)
  073646: line 12135 define GPT_CR_EN_SHIFT (0U)
  07365e: line 12136 define GPT_CR_EN(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_EN_SHIFT)) & GPT_CR_EN_MASK)
  0736b2: line 12137 define GPT_CR_ENMOD_MASK (0x2U)
  0736ce: line 12138 define GPT_CR_ENMOD_SHIFT (1U)
  0736e9: line 12139 define GPT_CR_ENMOD(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_ENMOD_SHIFT)) & GPT_CR_ENMOD_MASK)
  073746: line 12140 define GPT_CR_DBGEN_MASK (0x4U)
  073762: line 12141 define GPT_CR_DBGEN_SHIFT (2U)
  07377d: line 12142 define GPT_CR_DBGEN(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_DBGEN_SHIFT)) & GPT_CR_DBGEN_MASK)
  0737da: line 12143 define GPT_CR_WAITEN_MASK (0x8U)
  0737f7: line 12144 define GPT_CR_WAITEN_SHIFT (3U)
  073813: line 12145 define GPT_CR_WAITEN(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_WAITEN_SHIFT)) & GPT_CR_WAITEN_MASK)
  073873: line 12146 define GPT_CR_DOZEEN_MASK (0x10U)
  073891: line 12147 define GPT_CR_DOZEEN_SHIFT (4U)
  0738ad: line 12148 define GPT_CR_DOZEEN(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_DOZEEN_SHIFT)) & GPT_CR_DOZEEN_MASK)
  07390d: line 12149 define GPT_CR_STOPEN_MASK (0x20U)
  07392b: line 12150 define GPT_CR_STOPEN_SHIFT (5U)
  073947: line 12151 define GPT_CR_STOPEN(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_STOPEN_SHIFT)) & GPT_CR_STOPEN_MASK)
  0739a7: line 12152 define GPT_CR_CLKSRC_MASK (0x1C0U)
  0739c6: line 12153 define GPT_CR_CLKSRC_SHIFT (6U)
  0739e2: line 12154 define GPT_CR_CLKSRC(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_CLKSRC_SHIFT)) & GPT_CR_CLKSRC_MASK)
  073a42: line 12155 define GPT_CR_FRR_MASK (0x200U)
  073a5e: line 12156 define GPT_CR_FRR_SHIFT (9U)
  073a77: line 12157 define GPT_CR_FRR(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_FRR_SHIFT)) & GPT_CR_FRR_MASK)
  073ace: line 12158 define GPT_CR_EN_24M_MASK (0x400U)
  073aed: line 12159 define GPT_CR_EN_24M_SHIFT (10U)
  073b0a: line 12160 define GPT_CR_EN_24M(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_EN_24M_SHIFT)) & GPT_CR_EN_24M_MASK)
  073b6a: line 12161 define GPT_CR_SWR_MASK (0x8000U)
  073b87: line 12162 define GPT_CR_SWR_SHIFT (15U)
  073ba1: line 12163 define GPT_CR_SWR(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_SWR_SHIFT)) & GPT_CR_SWR_MASK)
  073bf8: line 12164 define GPT_CR_IM1_MASK (0x30000U)
  073c16: line 12165 define GPT_CR_IM1_SHIFT (16U)
  073c30: line 12166 define GPT_CR_IM1(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_IM1_SHIFT)) & GPT_CR_IM1_MASK)
  073c87: line 12167 define GPT_CR_IM2_MASK (0xC0000U)
  073ca5: line 12168 define GPT_CR_IM2_SHIFT (18U)
  073cbf: line 12169 define GPT_CR_IM2(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_IM2_SHIFT)) & GPT_CR_IM2_MASK)
  073d16: line 12170 define GPT_CR_OM1_MASK (0x700000U)
  073d35: line 12171 define GPT_CR_OM1_SHIFT (20U)
  073d4f: line 12172 define GPT_CR_OM1(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_OM1_SHIFT)) & GPT_CR_OM1_MASK)
  073da6: line 12173 define GPT_CR_OM2_MASK (0x3800000U)
  073dc6: line 12174 define GPT_CR_OM2_SHIFT (23U)
  073de0: line 12175 define GPT_CR_OM2(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_OM2_SHIFT)) & GPT_CR_OM2_MASK)
  073e37: line 12176 define GPT_CR_OM3_MASK (0x1C000000U)
  073e58: line 12177 define GPT_CR_OM3_SHIFT (26U)
  073e72: line 12178 define GPT_CR_OM3(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_OM3_SHIFT)) & GPT_CR_OM3_MASK)
  073ec9: line 12179 define GPT_CR_FO1_MASK (0x20000000U)
  073eea: line 12180 define GPT_CR_FO1_SHIFT (29U)
  073f04: line 12181 define GPT_CR_FO1(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_FO1_SHIFT)) & GPT_CR_FO1_MASK)
  073f5b: line 12182 define GPT_CR_FO2_MASK (0x40000000U)
  073f7c: line 12183 define GPT_CR_FO2_SHIFT (30U)
  073f96: line 12184 define GPT_CR_FO2(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_FO2_SHIFT)) & GPT_CR_FO2_MASK)
  073fed: line 12185 define GPT_CR_FO3_MASK (0x80000000U)
  07400e: line 12186 define GPT_CR_FO3_SHIFT (31U)
  074028: line 12187 define GPT_CR_FO3(x) (((uint32_t)(((uint32_t)(x)) << GPT_CR_FO3_SHIFT)) & GPT_CR_FO3_MASK)
  07407f: line 12192 define GPT_PR_PRESCALER_MASK (0xFFFU)
  0740a1: line 12193 define GPT_PR_PRESCALER_SHIFT (0U)
  0740c0: line 12194 define GPT_PR_PRESCALER(x) (((uint32_t)(((uint32_t)(x)) << GPT_PR_PRESCALER_SHIFT)) & GPT_PR_PRESCALER_MASK)
  074129: line 12195 define GPT_PR_PRESCALER24M_MASK (0xF000U)
  07414f: line 12196 define GPT_PR_PRESCALER24M_SHIFT (12U)
  074172: line 12197 define GPT_PR_PRESCALER24M(x) (((uint32_t)(((uint32_t)(x)) << GPT_PR_PRESCALER24M_SHIFT)) & GPT_PR_PRESCALER24M_MASK)
  0741e4: line 12202 define GPT_SR_OF1_MASK (0x1U)
  0741fe: line 12203 define GPT_SR_OF1_SHIFT (0U)
  074217: line 12204 define GPT_SR_OF1(x) (((uint32_t)(((uint32_t)(x)) << GPT_SR_OF1_SHIFT)) & GPT_SR_OF1_MASK)
  07426e: line 12205 define GPT_SR_OF2_MASK (0x2U)
  074288: line 12206 define GPT_SR_OF2_SHIFT (1U)
  0742a1: line 12207 define GPT_SR_OF2(x) (((uint32_t)(((uint32_t)(x)) << GPT_SR_OF2_SHIFT)) & GPT_SR_OF2_MASK)
  0742f8: line 12208 define GPT_SR_OF3_MASK (0x4U)
  074312: line 12209 define GPT_SR_OF3_SHIFT (2U)
  07432b: line 12210 define GPT_SR_OF3(x) (((uint32_t)(((uint32_t)(x)) << GPT_SR_OF3_SHIFT)) & GPT_SR_OF3_MASK)
  074382: line 12211 define GPT_SR_IF1_MASK (0x8U)
  07439c: line 12212 define GPT_SR_IF1_SHIFT (3U)
  0743b5: line 12213 define GPT_SR_IF1(x) (((uint32_t)(((uint32_t)(x)) << GPT_SR_IF1_SHIFT)) & GPT_SR_IF1_MASK)
  07440c: line 12214 define GPT_SR_IF2_MASK (0x10U)
  074427: line 12215 define GPT_SR_IF2_SHIFT (4U)
  074440: line 12216 define GPT_SR_IF2(x) (((uint32_t)(((uint32_t)(x)) << GPT_SR_IF2_SHIFT)) & GPT_SR_IF2_MASK)
  074497: line 12217 define GPT_SR_ROV_MASK (0x20U)
  0744b2: line 12218 define GPT_SR_ROV_SHIFT (5U)
  0744cb: line 12219 define GPT_SR_ROV(x) (((uint32_t)(((uint32_t)(x)) << GPT_SR_ROV_SHIFT)) & GPT_SR_ROV_MASK)
  074522: line 12224 define GPT_IR_OF1IE_MASK (0x1U)
  07453e: line 12225 define GPT_IR_OF1IE_SHIFT (0U)
  074559: line 12226 define GPT_IR_OF1IE(x) (((uint32_t)(((uint32_t)(x)) << GPT_IR_OF1IE_SHIFT)) & GPT_IR_OF1IE_MASK)
  0745b6: line 12227 define GPT_IR_OF2IE_MASK (0x2U)
  0745d2: line 12228 define GPT_IR_OF2IE_SHIFT (1U)
  0745ed: line 12229 define GPT_IR_OF2IE(x) (((uint32_t)(((uint32_t)(x)) << GPT_IR_OF2IE_SHIFT)) & GPT_IR_OF2IE_MASK)
  07464a: line 12230 define GPT_IR_OF3IE_MASK (0x4U)
  074666: line 12231 define GPT_IR_OF3IE_SHIFT (2U)
  074681: line 12232 define GPT_IR_OF3IE(x) (((uint32_t)(((uint32_t)(x)) << GPT_IR_OF3IE_SHIFT)) & GPT_IR_OF3IE_MASK)
  0746de: line 12233 define GPT_IR_IF1IE_MASK (0x8U)
  0746fa: line 12234 define GPT_IR_IF1IE_SHIFT (3U)
  074715: line 12235 define GPT_IR_IF1IE(x) (((uint32_t)(((uint32_t)(x)) << GPT_IR_IF1IE_SHIFT)) & GPT_IR_IF1IE_MASK)
  074772: line 12236 define GPT_IR_IF2IE_MASK (0x10U)
  07478f: line 12237 define GPT_IR_IF2IE_SHIFT (4U)
  0747aa: line 12238 define GPT_IR_IF2IE(x) (((uint32_t)(((uint32_t)(x)) << GPT_IR_IF2IE_SHIFT)) & GPT_IR_IF2IE_MASK)
  074807: line 12239 define GPT_IR_ROVIE_MASK (0x20U)
  074824: line 12240 define GPT_IR_ROVIE_SHIFT (5U)
  07483f: line 12241 define GPT_IR_ROVIE(x) (((uint32_t)(((uint32_t)(x)) << GPT_IR_ROVIE_SHIFT)) & GPT_IR_ROVIE_MASK)
  07489c: line 12246 define GPT_OCR_COMP_MASK (0xFFFFFFFFU)
  0748bf: line 12247 define GPT_OCR_COMP_SHIFT (0U)
  0748da: line 12248 define GPT_OCR_COMP(x) (((uint32_t)(((uint32_t)(x)) << GPT_OCR_COMP_SHIFT)) & GPT_OCR_COMP_MASK)
  074937: line 12252 define GPT_OCR_COUNT (3U)
  07494d: line 12256 define GPT_ICR_CAPT_MASK (0xFFFFFFFFU)
  074970: line 12257 define GPT_ICR_CAPT_SHIFT (0U)
  07498b: line 12258 define GPT_ICR_CAPT(x) (((uint32_t)(((uint32_t)(x)) << GPT_ICR_CAPT_SHIFT)) & GPT_ICR_CAPT_MASK)
  0749e8: line 12262 define GPT_ICR_COUNT (2U)
  0749fe: line 12266 define GPT_CNT_COUNT_MASK (0xFFFFFFFFU)
  074a22: line 12267 define GPT_CNT_COUNT_SHIFT (0U)
  074a3e: line 12268 define GPT_CNT_COUNT(x) (((uint32_t)(((uint32_t)(x)) << GPT_CNT_COUNT_SHIFT)) & GPT_CNT_COUNT_MASK)
  074a9e: line 12279 define GPT1_BASE (0x401EC000u)
  074ab9: line 12281 define GPT1 ((GPT_Type *)GPT1_BASE)
  074ad9: line 12283 define GPT2_BASE (0x401F0000u)
  074af4: line 12285 define GPT2 ((GPT_Type *)GPT2_BASE)
  074b14: line 12287 define GPT_BASE_ADDRS { 0u, GPT1_BASE, GPT2_BASE }
  074b43: line 12289 define GPT_BASE_PTRS { (GPT_Type *)0u, GPT1, GPT2 }
  074b73: line 12291 define GPT_IRQS { NotAvail_IRQn, GPT1_IRQn, GPT2_IRQn }
  074ba7: line 12347 define I2S_VERID_FEATURE_MASK (0xFFFFU)
  074bcb: line 12348 define I2S_VERID_FEATURE_SHIFT (0U)
  074beb: line 12349 define I2S_VERID_FEATURE(x) (((uint32_t)(((uint32_t)(x)) << I2S_VERID_FEATURE_SHIFT)) & I2S_VERID_FEATURE_MASK)
  074c57: line 12350 define I2S_VERID_MINOR_MASK (0xFF0000U)
  074c7b: line 12351 define I2S_VERID_MINOR_SHIFT (16U)
  074c9a: line 12352 define I2S_VERID_MINOR(x) (((uint32_t)(((uint32_t)(x)) << I2S_VERID_MINOR_SHIFT)) & I2S_VERID_MINOR_MASK)
  074d00: line 12353 define I2S_VERID_MAJOR_MASK (0xFF000000U)
  074d26: line 12354 define I2S_VERID_MAJOR_SHIFT (24U)
  074d45: line 12355 define I2S_VERID_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << I2S_VERID_MAJOR_SHIFT)) & I2S_VERID_MAJOR_MASK)
  074dab: line 12360 define I2S_PARAM_DATALINE_MASK (0xFU)
  074dcd: line 12361 define I2S_PARAM_DATALINE_SHIFT (0U)
  074dee: line 12362 define I2S_PARAM_DATALINE(x) (((uint32_t)(((uint32_t)(x)) << I2S_PARAM_DATALINE_SHIFT)) & I2S_PARAM_DATALINE_MASK)
  074e5d: line 12363 define I2S_PARAM_FIFO_MASK (0xF00U)
  074e7d: line 12364 define I2S_PARAM_FIFO_SHIFT (8U)
  074e9a: line 12365 define I2S_PARAM_FIFO(x) (((uint32_t)(((uint32_t)(x)) << I2S_PARAM_FIFO_SHIFT)) & I2S_PARAM_FIFO_MASK)
  074efd: line 12366 define I2S_PARAM_FRAME_MASK (0xF0000U)
  074f20: line 12367 define I2S_PARAM_FRAME_SHIFT (16U)
  074f3f: line 12368 define I2S_PARAM_FRAME(x) (((uint32_t)(((uint32_t)(x)) << I2S_PARAM_FRAME_SHIFT)) & I2S_PARAM_FRAME_MASK)
  074fa5: line 12373 define I2S_TCSR_FRDE_MASK (0x1U)
  074fc2: line 12374 define I2S_TCSR_FRDE_SHIFT (0U)
  074fde: line 12375 define I2S_TCSR_FRDE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FRDE_SHIFT)) & I2S_TCSR_FRDE_MASK)
  07503e: line 12376 define I2S_TCSR_FWDE_MASK (0x2U)
  07505b: line 12377 define I2S_TCSR_FWDE_SHIFT (1U)
  075077: line 12378 define I2S_TCSR_FWDE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FWDE_SHIFT)) & I2S_TCSR_FWDE_MASK)
  0750d7: line 12379 define I2S_TCSR_FRIE_MASK (0x100U)
  0750f6: line 12380 define I2S_TCSR_FRIE_SHIFT (8U)
  075112: line 12381 define I2S_TCSR_FRIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FRIE_SHIFT)) & I2S_TCSR_FRIE_MASK)
  075172: line 12382 define I2S_TCSR_FWIE_MASK (0x200U)
  075191: line 12383 define I2S_TCSR_FWIE_SHIFT (9U)
  0751ad: line 12384 define I2S_TCSR_FWIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FWIE_SHIFT)) & I2S_TCSR_FWIE_MASK)
  07520d: line 12385 define I2S_TCSR_FEIE_MASK (0x400U)
  07522c: line 12386 define I2S_TCSR_FEIE_SHIFT (10U)
  075249: line 12387 define I2S_TCSR_FEIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FEIE_SHIFT)) & I2S_TCSR_FEIE_MASK)
  0752a9: line 12388 define I2S_TCSR_SEIE_MASK (0x800U)
  0752c8: line 12389 define I2S_TCSR_SEIE_SHIFT (11U)
  0752e5: line 12390 define I2S_TCSR_SEIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_SEIE_SHIFT)) & I2S_TCSR_SEIE_MASK)
  075345: line 12391 define I2S_TCSR_WSIE_MASK (0x1000U)
  075365: line 12392 define I2S_TCSR_WSIE_SHIFT (12U)
  075382: line 12393 define I2S_TCSR_WSIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_WSIE_SHIFT)) & I2S_TCSR_WSIE_MASK)
  0753e2: line 12394 define I2S_TCSR_FRF_MASK (0x10000U)
  075402: line 12395 define I2S_TCSR_FRF_SHIFT (16U)
  07541e: line 12396 define I2S_TCSR_FRF(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FRF_SHIFT)) & I2S_TCSR_FRF_MASK)
  07547b: line 12397 define I2S_TCSR_FWF_MASK (0x20000U)
  07549b: line 12398 define I2S_TCSR_FWF_SHIFT (17U)
  0754b7: line 12399 define I2S_TCSR_FWF(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FWF_SHIFT)) & I2S_TCSR_FWF_MASK)
  075514: line 12400 define I2S_TCSR_FEF_MASK (0x40000U)
  075534: line 12401 define I2S_TCSR_FEF_SHIFT (18U)
  075550: line 12402 define I2S_TCSR_FEF(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FEF_SHIFT)) & I2S_TCSR_FEF_MASK)
  0755ad: line 12403 define I2S_TCSR_SEF_MASK (0x80000U)
  0755cd: line 12404 define I2S_TCSR_SEF_SHIFT (19U)
  0755e9: line 12405 define I2S_TCSR_SEF(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_SEF_SHIFT)) & I2S_TCSR_SEF_MASK)
  075646: line 12406 define I2S_TCSR_WSF_MASK (0x100000U)
  075667: line 12407 define I2S_TCSR_WSF_SHIFT (20U)
  075683: line 12408 define I2S_TCSR_WSF(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_WSF_SHIFT)) & I2S_TCSR_WSF_MASK)
  0756e0: line 12409 define I2S_TCSR_SR_MASK (0x1000000U)
  075701: line 12410 define I2S_TCSR_SR_SHIFT (24U)
  07571c: line 12411 define I2S_TCSR_SR(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_SR_SHIFT)) & I2S_TCSR_SR_MASK)
  075776: line 12412 define I2S_TCSR_FR_MASK (0x2000000U)
  075797: line 12413 define I2S_TCSR_FR_SHIFT (25U)
  0757b2: line 12414 define I2S_TCSR_FR(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_FR_SHIFT)) & I2S_TCSR_FR_MASK)
  07580c: line 12415 define I2S_TCSR_BCE_MASK (0x10000000U)
  07582f: line 12416 define I2S_TCSR_BCE_SHIFT (28U)
  07584b: line 12417 define I2S_TCSR_BCE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_BCE_SHIFT)) & I2S_TCSR_BCE_MASK)
  0758a8: line 12418 define I2S_TCSR_DBGE_MASK (0x20000000U)
  0758cc: line 12419 define I2S_TCSR_DBGE_SHIFT (29U)
  0758e9: line 12420 define I2S_TCSR_DBGE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_DBGE_SHIFT)) & I2S_TCSR_DBGE_MASK)
  075949: line 12421 define I2S_TCSR_STOPE_MASK (0x40000000U)
  07596e: line 12422 define I2S_TCSR_STOPE_SHIFT (30U)
  07598c: line 12423 define I2S_TCSR_STOPE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_STOPE_SHIFT)) & I2S_TCSR_STOPE_MASK)
  0759ef: line 12424 define I2S_TCSR_TE_MASK (0x80000000U)
  075a11: line 12425 define I2S_TCSR_TE_SHIFT (31U)
  075a2c: line 12426 define I2S_TCSR_TE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCSR_TE_SHIFT)) & I2S_TCSR_TE_MASK)
  075a86: line 12431 define I2S_TCR1_TFW_MASK (0x1FU)
  075aa3: line 12432 define I2S_TCR1_TFW_SHIFT (0U)
  075abe: line 12433 define I2S_TCR1_TFW(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR1_TFW_SHIFT)) & I2S_TCR1_TFW_MASK)
  075b1b: line 12438 define I2S_TCR2_DIV_MASK (0xFFU)
  075b38: line 12439 define I2S_TCR2_DIV_SHIFT (0U)
  075b53: line 12440 define I2S_TCR2_DIV(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_DIV_SHIFT)) & I2S_TCR2_DIV_MASK)
  075bb0: line 12441 define I2S_TCR2_BCD_MASK (0x1000000U)
  075bd2: line 12442 define I2S_TCR2_BCD_SHIFT (24U)
  075bee: line 12443 define I2S_TCR2_BCD(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_BCD_SHIFT)) & I2S_TCR2_BCD_MASK)
  075c4b: line 12444 define I2S_TCR2_BCP_MASK (0x2000000U)
  075c6d: line 12445 define I2S_TCR2_BCP_SHIFT (25U)
  075c89: line 12446 define I2S_TCR2_BCP(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_BCP_SHIFT)) & I2S_TCR2_BCP_MASK)
  075ce6: line 12447 define I2S_TCR2_MSEL_MASK (0xC000000U)
  075d09: line 12448 define I2S_TCR2_MSEL_SHIFT (26U)
  075d26: line 12449 define I2S_TCR2_MSEL(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_MSEL_SHIFT)) & I2S_TCR2_MSEL_MASK)
  075d86: line 12450 define I2S_TCR2_BCI_MASK (0x10000000U)
  075da9: line 12451 define I2S_TCR2_BCI_SHIFT (28U)
  075dc5: line 12452 define I2S_TCR2_BCI(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_BCI_SHIFT)) & I2S_TCR2_BCI_MASK)
  075e22: line 12453 define I2S_TCR2_BCS_MASK (0x20000000U)
  075e45: line 12454 define I2S_TCR2_BCS_SHIFT (29U)
  075e61: line 12455 define I2S_TCR2_BCS(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_BCS_SHIFT)) & I2S_TCR2_BCS_MASK)
  075ebe: line 12456 define I2S_TCR2_SYNC_MASK (0xC0000000U)
  075ee2: line 12457 define I2S_TCR2_SYNC_SHIFT (30U)
  075eff: line 12458 define I2S_TCR2_SYNC(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR2_SYNC_SHIFT)) & I2S_TCR2_SYNC_MASK)
  075f5f: line 12463 define I2S_TCR3_WDFL_MASK (0x1FU)
  075f7d: line 12464 define I2S_TCR3_WDFL_SHIFT (0U)
  075f99: line 12465 define I2S_TCR3_WDFL(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR3_WDFL_SHIFT)) & I2S_TCR3_WDFL_MASK)
  075ff9: line 12466 define I2S_TCR3_TCE_MASK (0xF0000U)
  076019: line 12467 define I2S_TCR3_TCE_SHIFT (16U)
  076035: line 12468 define I2S_TCR3_TCE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR3_TCE_SHIFT)) & I2S_TCR3_TCE_MASK)
  076092: line 12469 define I2S_TCR3_CFR_MASK (0xF000000U)
  0760b4: line 12470 define I2S_TCR3_CFR_SHIFT (24U)
  0760d0: line 12471 define I2S_TCR3_CFR(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR3_CFR_SHIFT)) & I2S_TCR3_CFR_MASK)
  07612d: line 12476 define I2S_TCR4_FSD_MASK (0x1U)
  076149: line 12477 define I2S_TCR4_FSD_SHIFT (0U)
  076164: line 12478 define I2S_TCR4_FSD(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FSD_SHIFT)) & I2S_TCR4_FSD_MASK)
  0761c1: line 12479 define I2S_TCR4_FSP_MASK (0x2U)
  0761dd: line 12480 define I2S_TCR4_FSP_SHIFT (1U)
  0761f8: line 12481 define I2S_TCR4_FSP(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FSP_SHIFT)) & I2S_TCR4_FSP_MASK)
  076255: line 12482 define I2S_TCR4_ONDEM_MASK (0x4U)
  076273: line 12483 define I2S_TCR4_ONDEM_SHIFT (2U)
  076290: line 12484 define I2S_TCR4_ONDEM(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_ONDEM_SHIFT)) & I2S_TCR4_ONDEM_MASK)
  0762f3: line 12485 define I2S_TCR4_FSE_MASK (0x8U)
  07630f: line 12486 define I2S_TCR4_FSE_SHIFT (3U)
  07632a: line 12487 define I2S_TCR4_FSE(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FSE_SHIFT)) & I2S_TCR4_FSE_MASK)
  076387: line 12488 define I2S_TCR4_MF_MASK (0x10U)
  0763a3: line 12489 define I2S_TCR4_MF_SHIFT (4U)
  0763bd: line 12490 define I2S_TCR4_MF(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_MF_SHIFT)) & I2S_TCR4_MF_MASK)
  076417: line 12491 define I2S_TCR4_CHMOD_MASK (0x20U)
  076436: line 12492 define I2S_TCR4_CHMOD_SHIFT (5U)
  076453: line 12493 define I2S_TCR4_CHMOD(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_CHMOD_SHIFT)) & I2S_TCR4_CHMOD_MASK)
  0764b6: line 12494 define I2S_TCR4_SYWD_MASK (0x1F00U)
  0764d6: line 12495 define I2S_TCR4_SYWD_SHIFT (8U)
  0764f2: line 12496 define I2S_TCR4_SYWD(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_SYWD_SHIFT)) & I2S_TCR4_SYWD_MASK)
  076552: line 12497 define I2S_TCR4_FRSZ_MASK (0x1F0000U)
  076574: line 12498 define I2S_TCR4_FRSZ_SHIFT (16U)
  076591: line 12499 define I2S_TCR4_FRSZ(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FRSZ_SHIFT)) & I2S_TCR4_FRSZ_MASK)
  0765f1: line 12500 define I2S_TCR4_FPACK_MASK (0x3000000U)
  076615: line 12501 define I2S_TCR4_FPACK_SHIFT (24U)
  076633: line 12502 define I2S_TCR4_FPACK(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FPACK_SHIFT)) & I2S_TCR4_FPACK_MASK)
  076696: line 12503 define I2S_TCR4_FCOMB_MASK (0xC000000U)
  0766ba: line 12504 define I2S_TCR4_FCOMB_SHIFT (26U)
  0766d8: line 12505 define I2S_TCR4_FCOMB(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FCOMB_SHIFT)) & I2S_TCR4_FCOMB_MASK)
  07673b: line 12506 define I2S_TCR4_FCONT_MASK (0x10000000U)
  076760: line 12507 define I2S_TCR4_FCONT_SHIFT (28U)
  07677e: line 12508 define I2S_TCR4_FCONT(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR4_FCONT_SHIFT)) & I2S_TCR4_FCONT_MASK)
  0767e1: line 12513 define I2S_TCR5_FBT_MASK (0x1F00U)
  076800: line 12514 define I2S_TCR5_FBT_SHIFT (8U)
  07681b: line 12515 define I2S_TCR5_FBT(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR5_FBT_SHIFT)) & I2S_TCR5_FBT_MASK)
  076878: line 12516 define I2S_TCR5_W0W_MASK (0x1F0000U)
  076899: line 12517 define I2S_TCR5_W0W_SHIFT (16U)
  0768b5: line 12518 define I2S_TCR5_W0W(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR5_W0W_SHIFT)) & I2S_TCR5_W0W_MASK)
  076912: line 12519 define I2S_TCR5_WNW_MASK (0x1F000000U)
  076935: line 12520 define I2S_TCR5_WNW_SHIFT (24U)
  076951: line 12521 define I2S_TCR5_WNW(x) (((uint32_t)(((uint32_t)(x)) << I2S_TCR5_WNW_SHIFT)) & I2S_TCR5_WNW_MASK)
  0769ae: line 12526 define I2S_TDR_TDR_MASK (0xFFFFFFFFU)
  0769d0: line 12527 define I2S_TDR_TDR_SHIFT (0U)
  0769ea: line 12528 define I2S_TDR_TDR(x) (((uint32_t)(((uint32_t)(x)) << I2S_TDR_TDR_SHIFT)) & I2S_TDR_TDR_MASK)
  076a44: line 12532 define I2S_TDR_COUNT (4U)
  076a5a: line 12536 define I2S_TFR_RFP_MASK (0x3FU)
  076a76: line 12537 define I2S_TFR_RFP_SHIFT (0U)
  076a90: line 12538 define I2S_TFR_RFP(x) (((uint32_t)(((uint32_t)(x)) << I2S_TFR_RFP_SHIFT)) & I2S_TFR_RFP_MASK)
  076aea: line 12539 define I2S_TFR_WFP_MASK (0x3F0000U)
  076b0a: line 12540 define I2S_TFR_WFP_SHIFT (16U)
  076b25: line 12541 define I2S_TFR_WFP(x) (((uint32_t)(((uint32_t)(x)) << I2S_TFR_WFP_SHIFT)) & I2S_TFR_WFP_MASK)
  076b7f: line 12542 define I2S_TFR_WCP_MASK (0x80000000U)
  076ba1: line 12543 define I2S_TFR_WCP_SHIFT (31U)
  076bbc: line 12544 define I2S_TFR_WCP(x) (((uint32_t)(((uint32_t)(x)) << I2S_TFR_WCP_SHIFT)) & I2S_TFR_WCP_MASK)
  076c16: line 12548 define I2S_TFR_COUNT (4U)
  076c2c: line 12552 define I2S_TMR_TWM_MASK (0xFFFFFFFFU)
  076c4e: line 12553 define I2S_TMR_TWM_SHIFT (0U)
  076c68: line 12554 define I2S_TMR_TWM(x) (((uint32_t)(((uint32_t)(x)) << I2S_TMR_TWM_SHIFT)) & I2S_TMR_TWM_MASK)
  076cc2: line 12559 define I2S_RCSR_FRDE_MASK (0x1U)
  076cdf: line 12560 define I2S_RCSR_FRDE_SHIFT (0U)
  076cfb: line 12561 define I2S_RCSR_FRDE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FRDE_SHIFT)) & I2S_RCSR_FRDE_MASK)
  076d5b: line 12562 define I2S_RCSR_FWDE_MASK (0x2U)
  076d78: line 12563 define I2S_RCSR_FWDE_SHIFT (1U)
  076d94: line 12564 define I2S_RCSR_FWDE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FWDE_SHIFT)) & I2S_RCSR_FWDE_MASK)
  076df4: line 12565 define I2S_RCSR_FRIE_MASK (0x100U)
  076e13: line 12566 define I2S_RCSR_FRIE_SHIFT (8U)
  076e2f: line 12567 define I2S_RCSR_FRIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FRIE_SHIFT)) & I2S_RCSR_FRIE_MASK)
  076e8f: line 12568 define I2S_RCSR_FWIE_MASK (0x200U)
  076eae: line 12569 define I2S_RCSR_FWIE_SHIFT (9U)
  076eca: line 12570 define I2S_RCSR_FWIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FWIE_SHIFT)) & I2S_RCSR_FWIE_MASK)
  076f2a: line 12571 define I2S_RCSR_FEIE_MASK (0x400U)
  076f49: line 12572 define I2S_RCSR_FEIE_SHIFT (10U)
  076f66: line 12573 define I2S_RCSR_FEIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FEIE_SHIFT)) & I2S_RCSR_FEIE_MASK)
  076fc6: line 12574 define I2S_RCSR_SEIE_MASK (0x800U)
  076fe5: line 12575 define I2S_RCSR_SEIE_SHIFT (11U)
  077002: line 12576 define I2S_RCSR_SEIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_SEIE_SHIFT)) & I2S_RCSR_SEIE_MASK)
  077062: line 12577 define I2S_RCSR_WSIE_MASK (0x1000U)
  077082: line 12578 define I2S_RCSR_WSIE_SHIFT (12U)
  07709f: line 12579 define I2S_RCSR_WSIE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_WSIE_SHIFT)) & I2S_RCSR_WSIE_MASK)
  0770ff: line 12580 define I2S_RCSR_FRF_MASK (0x10000U)
  07711f: line 12581 define I2S_RCSR_FRF_SHIFT (16U)
  07713b: line 12582 define I2S_RCSR_FRF(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FRF_SHIFT)) & I2S_RCSR_FRF_MASK)
  077198: line 12583 define I2S_RCSR_FWF_MASK (0x20000U)
  0771b8: line 12584 define I2S_RCSR_FWF_SHIFT (17U)
  0771d4: line 12585 define I2S_RCSR_FWF(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FWF_SHIFT)) & I2S_RCSR_FWF_MASK)
  077231: line 12586 define I2S_RCSR_FEF_MASK (0x40000U)
  077251: line 12587 define I2S_RCSR_FEF_SHIFT (18U)
  07726d: line 12588 define I2S_RCSR_FEF(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FEF_SHIFT)) & I2S_RCSR_FEF_MASK)
  0772ca: line 12589 define I2S_RCSR_SEF_MASK (0x80000U)
  0772ea: line 12590 define I2S_RCSR_SEF_SHIFT (19U)
  077306: line 12591 define I2S_RCSR_SEF(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_SEF_SHIFT)) & I2S_RCSR_SEF_MASK)
  077363: line 12592 define I2S_RCSR_WSF_MASK (0x100000U)
  077384: line 12593 define I2S_RCSR_WSF_SHIFT (20U)
  0773a0: line 12594 define I2S_RCSR_WSF(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_WSF_SHIFT)) & I2S_RCSR_WSF_MASK)
  0773fd: line 12595 define I2S_RCSR_SR_MASK (0x1000000U)
  07741e: line 12596 define I2S_RCSR_SR_SHIFT (24U)
  077439: line 12597 define I2S_RCSR_SR(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_SR_SHIFT)) & I2S_RCSR_SR_MASK)
  077493: line 12598 define I2S_RCSR_FR_MASK (0x2000000U)
  0774b4: line 12599 define I2S_RCSR_FR_SHIFT (25U)
  0774cf: line 12600 define I2S_RCSR_FR(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_FR_SHIFT)) & I2S_RCSR_FR_MASK)
  077529: line 12601 define I2S_RCSR_BCE_MASK (0x10000000U)
  07754c: line 12602 define I2S_RCSR_BCE_SHIFT (28U)
  077568: line 12603 define I2S_RCSR_BCE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_BCE_SHIFT)) & I2S_RCSR_BCE_MASK)
  0775c5: line 12604 define I2S_RCSR_DBGE_MASK (0x20000000U)
  0775e9: line 12605 define I2S_RCSR_DBGE_SHIFT (29U)
  077606: line 12606 define I2S_RCSR_DBGE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_DBGE_SHIFT)) & I2S_RCSR_DBGE_MASK)
  077666: line 12607 define I2S_RCSR_STOPE_MASK (0x40000000U)
  07768b: line 12608 define I2S_RCSR_STOPE_SHIFT (30U)
  0776a9: line 12609 define I2S_RCSR_STOPE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_STOPE_SHIFT)) & I2S_RCSR_STOPE_MASK)
  07770c: line 12610 define I2S_RCSR_RE_MASK (0x80000000U)
  07772e: line 12611 define I2S_RCSR_RE_SHIFT (31U)
  077749: line 12612 define I2S_RCSR_RE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCSR_RE_SHIFT)) & I2S_RCSR_RE_MASK)
  0777a3: line 12617 define I2S_RCR1_RFW_MASK (0x1FU)
  0777c0: line 12618 define I2S_RCR1_RFW_SHIFT (0U)
  0777db: line 12619 define I2S_RCR1_RFW(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR1_RFW_SHIFT)) & I2S_RCR1_RFW_MASK)
  077838: line 12624 define I2S_RCR2_DIV_MASK (0xFFU)
  077855: line 12625 define I2S_RCR2_DIV_SHIFT (0U)
  077870: line 12626 define I2S_RCR2_DIV(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_DIV_SHIFT)) & I2S_RCR2_DIV_MASK)
  0778cd: line 12627 define I2S_RCR2_BCD_MASK (0x1000000U)
  0778ef: line 12628 define I2S_RCR2_BCD_SHIFT (24U)
  07790b: line 12629 define I2S_RCR2_BCD(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_BCD_SHIFT)) & I2S_RCR2_BCD_MASK)
  077968: line 12630 define I2S_RCR2_BCP_MASK (0x2000000U)
  07798a: line 12631 define I2S_RCR2_BCP_SHIFT (25U)
  0779a6: line 12632 define I2S_RCR2_BCP(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_BCP_SHIFT)) & I2S_RCR2_BCP_MASK)
  077a03: line 12633 define I2S_RCR2_MSEL_MASK (0xC000000U)
  077a26: line 12634 define I2S_RCR2_MSEL_SHIFT (26U)
  077a43: line 12635 define I2S_RCR2_MSEL(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_MSEL_SHIFT)) & I2S_RCR2_MSEL_MASK)
  077aa3: line 12636 define I2S_RCR2_BCI_MASK (0x10000000U)
  077ac6: line 12637 define I2S_RCR2_BCI_SHIFT (28U)
  077ae2: line 12638 define I2S_RCR2_BCI(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_BCI_SHIFT)) & I2S_RCR2_BCI_MASK)
  077b3f: line 12639 define I2S_RCR2_BCS_MASK (0x20000000U)
  077b62: line 12640 define I2S_RCR2_BCS_SHIFT (29U)
  077b7e: line 12641 define I2S_RCR2_BCS(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_BCS_SHIFT)) & I2S_RCR2_BCS_MASK)
  077bdb: line 12642 define I2S_RCR2_SYNC_MASK (0xC0000000U)
  077bff: line 12643 define I2S_RCR2_SYNC_SHIFT (30U)
  077c1c: line 12644 define I2S_RCR2_SYNC(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR2_SYNC_SHIFT)) & I2S_RCR2_SYNC_MASK)
  077c7c: line 12649 define I2S_RCR3_WDFL_MASK (0x1FU)
  077c9a: line 12650 define I2S_RCR3_WDFL_SHIFT (0U)
  077cb6: line 12651 define I2S_RCR3_WDFL(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR3_WDFL_SHIFT)) & I2S_RCR3_WDFL_MASK)
  077d16: line 12652 define I2S_RCR3_RCE_MASK (0xF0000U)
  077d36: line 12653 define I2S_RCR3_RCE_SHIFT (16U)
  077d52: line 12654 define I2S_RCR3_RCE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR3_RCE_SHIFT)) & I2S_RCR3_RCE_MASK)
  077daf: line 12655 define I2S_RCR3_CFR_MASK (0xF000000U)
  077dd1: line 12656 define I2S_RCR3_CFR_SHIFT (24U)
  077ded: line 12657 define I2S_RCR3_CFR(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR3_CFR_SHIFT)) & I2S_RCR3_CFR_MASK)
  077e4a: line 12662 define I2S_RCR4_FSD_MASK (0x1U)
  077e66: line 12663 define I2S_RCR4_FSD_SHIFT (0U)
  077e81: line 12664 define I2S_RCR4_FSD(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FSD_SHIFT)) & I2S_RCR4_FSD_MASK)
  077ede: line 12665 define I2S_RCR4_FSP_MASK (0x2U)
  077efa: line 12666 define I2S_RCR4_FSP_SHIFT (1U)
  077f15: line 12667 define I2S_RCR4_FSP(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FSP_SHIFT)) & I2S_RCR4_FSP_MASK)
  077f72: line 12668 define I2S_RCR4_ONDEM_MASK (0x4U)
  077f90: line 12669 define I2S_RCR4_ONDEM_SHIFT (2U)
  077fad: line 12670 define I2S_RCR4_ONDEM(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_ONDEM_SHIFT)) & I2S_RCR4_ONDEM_MASK)
  078010: line 12671 define I2S_RCR4_FSE_MASK (0x8U)
  07802c: line 12672 define I2S_RCR4_FSE_SHIFT (3U)
  078047: line 12673 define I2S_RCR4_FSE(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FSE_SHIFT)) & I2S_RCR4_FSE_MASK)
  0780a4: line 12674 define I2S_RCR4_MF_MASK (0x10U)
  0780c0: line 12675 define I2S_RCR4_MF_SHIFT (4U)
  0780da: line 12676 define I2S_RCR4_MF(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_MF_SHIFT)) & I2S_RCR4_MF_MASK)
  078134: line 12677 define I2S_RCR4_SYWD_MASK (0x1F00U)
  078154: line 12678 define I2S_RCR4_SYWD_SHIFT (8U)
  078170: line 12679 define I2S_RCR4_SYWD(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_SYWD_SHIFT)) & I2S_RCR4_SYWD_MASK)
  0781d0: line 12680 define I2S_RCR4_FRSZ_MASK (0x1F0000U)
  0781f2: line 12681 define I2S_RCR4_FRSZ_SHIFT (16U)
  07820f: line 12682 define I2S_RCR4_FRSZ(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FRSZ_SHIFT)) & I2S_RCR4_FRSZ_MASK)
  07826f: line 12683 define I2S_RCR4_FPACK_MASK (0x3000000U)
  078293: line 12684 define I2S_RCR4_FPACK_SHIFT (24U)
  0782b1: line 12685 define I2S_RCR4_FPACK(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FPACK_SHIFT)) & I2S_RCR4_FPACK_MASK)
  078314: line 12686 define I2S_RCR4_FCOMB_MASK (0xC000000U)
  078338: line 12687 define I2S_RCR4_FCOMB_SHIFT (26U)
  078356: line 12688 define I2S_RCR4_FCOMB(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FCOMB_SHIFT)) & I2S_RCR4_FCOMB_MASK)
  0783b9: line 12689 define I2S_RCR4_FCONT_MASK (0x10000000U)
  0783de: line 12690 define I2S_RCR4_FCONT_SHIFT (28U)
  0783fc: line 12691 define I2S_RCR4_FCONT(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR4_FCONT_SHIFT)) & I2S_RCR4_FCONT_MASK)
  07845f: line 12696 define I2S_RCR5_FBT_MASK (0x1F00U)
  07847e: line 12697 define I2S_RCR5_FBT_SHIFT (8U)
  078499: line 12698 define I2S_RCR5_FBT(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR5_FBT_SHIFT)) & I2S_RCR5_FBT_MASK)
  0784f6: line 12699 define I2S_RCR5_W0W_MASK (0x1F0000U)
  078517: line 12700 define I2S_RCR5_W0W_SHIFT (16U)
  078533: line 12701 define I2S_RCR5_W0W(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR5_W0W_SHIFT)) & I2S_RCR5_W0W_MASK)
  078590: line 12702 define I2S_RCR5_WNW_MASK (0x1F000000U)
  0785b3: line 12703 define I2S_RCR5_WNW_SHIFT (24U)
  0785cf: line 12704 define I2S_RCR5_WNW(x) (((uint32_t)(((uint32_t)(x)) << I2S_RCR5_WNW_SHIFT)) & I2S_RCR5_WNW_MASK)
  07862c: line 12709 define I2S_RDR_RDR_MASK (0xFFFFFFFFU)
  07864e: line 12710 define I2S_RDR_RDR_SHIFT (0U)
  078668: line 12711 define I2S_RDR_RDR(x) (((uint32_t)(((uint32_t)(x)) << I2S_RDR_RDR_SHIFT)) & I2S_RDR_RDR_MASK)
  0786c2: line 12715 define I2S_RDR_COUNT (4U)
  0786d8: line 12719 define I2S_RFR_RFP_MASK (0x3FU)
  0786f4: line 12720 define I2S_RFR_RFP_SHIFT (0U)
  07870e: line 12721 define I2S_RFR_RFP(x) (((uint32_t)(((uint32_t)(x)) << I2S_RFR_RFP_SHIFT)) & I2S_RFR_RFP_MASK)
  078768: line 12722 define I2S_RFR_RCP_MASK (0x8000U)
  078786: line 12723 define I2S_RFR_RCP_SHIFT (15U)
  0787a1: line 12724 define I2S_RFR_RCP(x) (((uint32_t)(((uint32_t)(x)) << I2S_RFR_RCP_SHIFT)) & I2S_RFR_RCP_MASK)
  0787fb: line 12725 define I2S_RFR_WFP_MASK (0x3F0000U)
  07881b: line 12726 define I2S_RFR_WFP_SHIFT (16U)
  078836: line 12727 define I2S_RFR_WFP(x) (((uint32_t)(((uint32_t)(x)) << I2S_RFR_WFP_SHIFT)) & I2S_RFR_WFP_MASK)
  078890: line 12731 define I2S_RFR_COUNT (4U)
  0788a6: line 12735 define I2S_RMR_RWM_MASK (0xFFFFFFFFU)
  0788c8: line 12736 define I2S_RMR_RWM_SHIFT (0U)
  0788e2: line 12737 define I2S_RMR_RWM(x) (((uint32_t)(((uint32_t)(x)) << I2S_RMR_RWM_SHIFT)) & I2S_RMR_RWM_MASK)
  07893c: line 12748 define SAI1_BASE (0x40384000u)
  078957: line 12750 define SAI1 ((I2S_Type *)SAI1_BASE)
  078977: line 12752 define SAI2_BASE (0x40388000u)
  078992: line 12754 define SAI2 ((I2S_Type *)SAI2_BASE)
  0789b2: line 12756 define SAI3_BASE (0x4038C000u)
  0789cd: line 12758 define SAI3 ((I2S_Type *)SAI3_BASE)
  0789ed: line 12760 define I2S_BASE_ADDRS { 0u, SAI1_BASE, SAI2_BASE, SAI3_BASE }
  078a27: line 12762 define I2S_BASE_PTRS { (I2S_Type *)0u, SAI1, SAI2, SAI3 }
  078a5d: line 12764 define I2S_RX_IRQS { NotAvail_IRQn, SAI1_IRQn, SAI2_IRQn, SAI3_RX_IRQn }
  078aa2: line 12765 define I2S_TX_IRQS { NotAvail_IRQn, SAI1_IRQn, SAI2_IRQn, SAI3_TX_IRQn }
  078ae7: line 12800 define IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_MASK (0x7U)
  078b15: line 12801 define IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_SHIFT (0U)
  078b42: line 12802 define IOMUXC_SW_MUX_CTL_PAD_MUX_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_SHIFT)) & IOMUXC_SW_MUX_CTL_PAD_MUX_MODE_MASK)
  078bd5: line 12803 define IOMUXC_SW_MUX_CTL_PAD_SION_MASK (0x10U)
  078c00: line 12804 define IOMUXC_SW_MUX_CTL_PAD_SION_SHIFT (4U)
  078c29: line 12805 define IOMUXC_SW_MUX_CTL_PAD_SION(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_MUX_CTL_PAD_SION_SHIFT)) & IOMUXC_SW_MUX_CTL_PAD_SION_MASK)
  078cb0: line 12809 define IOMUXC_SW_MUX_CTL_PAD_COUNT (124U)
  078cd6: line 12813 define IOMUXC_SW_PAD_CTL_PAD_SRE_MASK (0x1U)
  078cff: line 12814 define IOMUXC_SW_PAD_CTL_PAD_SRE_SHIFT (0U)
  078d27: line 12815 define IOMUXC_SW_PAD_CTL_PAD_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_PAD_CTL_PAD_SRE_SHIFT)) & IOMUXC_SW_PAD_CTL_PAD_SRE_MASK)
  078dab: line 12816 define IOMUXC_SW_PAD_CTL_PAD_DSE_MASK (0x38U)
  078dd5: line 12817 define IOMUXC_SW_PAD_CTL_PAD_DSE_SHIFT (3U)
  078dfd: line 12818 define IOMUXC_SW_PAD_CTL_PAD_DSE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_PAD_CTL_PAD_DSE_SHIFT)) & IOMUXC_SW_PAD_CTL_PAD_DSE_MASK)
  078e81: line 12819 define IOMUXC_SW_PAD_CTL_PAD_SPEED_MASK (0xC0U)
  078ead: line 12820 define IOMUXC_SW_PAD_CTL_PAD_SPEED_SHIFT (6U)
  078ed7: line 12821 define IOMUXC_SW_PAD_CTL_PAD_SPEED(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_PAD_CTL_PAD_SPEED_SHIFT)) & IOMUXC_SW_PAD_CTL_PAD_SPEED_MASK)
  078f61: line 12822 define IOMUXC_SW_PAD_CTL_PAD_ODE_MASK (0x800U)
  078f8c: line 12823 define IOMUXC_SW_PAD_CTL_PAD_ODE_SHIFT (11U)
  078fb5: line 12824 define IOMUXC_SW_PAD_CTL_PAD_ODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_PAD_CTL_PAD_ODE_SHIFT)) & IOMUXC_SW_PAD_CTL_PAD_ODE_MASK)
  079039: line 12825 define IOMUXC_SW_PAD_CTL_PAD_PKE_MASK (0x1000U)
  079065: line 12826 define IOMUXC_SW_PAD_CTL_PAD_PKE_SHIFT (12U)
  07908e: line 12827 define IOMUXC_SW_PAD_CTL_PAD_PKE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_PAD_CTL_PAD_PKE_SHIFT)) & IOMUXC_SW_PAD_CTL_PAD_PKE_MASK)
  079112: line 12828 define IOMUXC_SW_PAD_CTL_PAD_PUE_MASK (0x2000U)
  07913e: line 12829 define IOMUXC_SW_PAD_CTL_PAD_PUE_SHIFT (13U)
  079167: line 12830 define IOMUXC_SW_PAD_CTL_PAD_PUE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_PAD_CTL_PAD_PUE_SHIFT)) & IOMUXC_SW_PAD_CTL_PAD_PUE_MASK)
  0791eb: line 12831 define IOMUXC_SW_PAD_CTL_PAD_PUS_MASK (0xC000U)
  079217: line 12832 define IOMUXC_SW_PAD_CTL_PAD_PUS_SHIFT (14U)
  079240: line 12833 define IOMUXC_SW_PAD_CTL_PAD_PUS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_PAD_CTL_PAD_PUS_SHIFT)) & IOMUXC_SW_PAD_CTL_PAD_PUS_MASK)
  0792c4: line 12834 define IOMUXC_SW_PAD_CTL_PAD_HYS_MASK (0x10000U)
  0792f1: line 12835 define IOMUXC_SW_PAD_CTL_PAD_HYS_SHIFT (16U)
  07931a: line 12836 define IOMUXC_SW_PAD_CTL_PAD_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SW_PAD_CTL_PAD_HYS_SHIFT)) & IOMUXC_SW_PAD_CTL_PAD_HYS_MASK)
  07939e: line 12840 define IOMUXC_SW_PAD_CTL_PAD_COUNT (124U)
  0793c4: line 12844 define IOMUXC_SELECT_INPUT_DAISY_MASK (0x7U)
  0793ed: line 12845 define IOMUXC_SELECT_INPUT_DAISY_SHIFT (0U)
  079415: line 12846 define IOMUXC_SELECT_INPUT_DAISY(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SELECT_INPUT_DAISY_SHIFT)) & IOMUXC_SELECT_INPUT_DAISY_MASK)
  079499: line 12850 define IOMUXC_SELECT_INPUT_COUNT (154U)
  0794bd: line 12860 define IOMUXC_BASE (0x401F8000u)
  0794da: line 12862 define IOMUXC ((IOMUXC_Type *)IOMUXC_BASE)
  079501: line 12864 define IOMUXC_BASE_ADDRS { IOMUXC_BASE }
  079526: line 12866 define IOMUXC_BASE_PTRS { IOMUXC }
  079545: line 12923 define IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK (0x7U)
  079573: line 12924 define IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_SHIFT (0U)
  0795a0: line 12925 define IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_SHIFT)) & IOMUXC_GPR_GPR1_SAI1_MCLK1_SEL_MASK)
  079633: line 12926 define IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_MASK (0x38U)
  079662: line 12927 define IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_SHIFT (3U)
  07968f: line 12928 define IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_SHIFT)) & IOMUXC_GPR_GPR1_SAI1_MCLK2_SEL_MASK)
  079722: line 12929 define IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_MASK (0xC0U)
  079751: line 12930 define IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_SHIFT (6U)
  07977e: line 12931 define IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_SHIFT)) & IOMUXC_GPR_GPR1_SAI1_MCLK3_SEL_MASK)
  079811: line 12932 define IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_MASK (0x300U)
  079841: line 12933 define IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_SHIFT (8U)
  07986e: line 12934 define IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_SHIFT)) & IOMUXC_GPR_GPR1_SAI2_MCLK3_SEL_MASK)
  079901: line 12935 define IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_MASK (0xC00U)
  079931: line 12936 define IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_SHIFT (10U)
  07995f: line 12937 define IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_SHIFT)) & IOMUXC_GPR_GPR1_SAI3_MCLK3_SEL_MASK)
  0799f2: line 12938 define IOMUXC_GPR_GPR1_GINT_MASK (0x1000U)
  079a19: line 12939 define IOMUXC_GPR_GPR1_GINT_SHIFT (12U)
  079a3d: line 12940 define IOMUXC_GPR_GPR1_GINT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_GINT_SHIFT)) & IOMUXC_GPR_GPR1_GINT_MASK)
  079ab2: line 12941 define IOMUXC_GPR_GPR1_ENET1_CLK_SEL_MASK (0x2000U)
  079ae2: line 12942 define IOMUXC_GPR_GPR1_ENET1_CLK_SEL_SHIFT (13U)
  079b0f: line 12943 define IOMUXC_GPR_GPR1_ENET1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_ENET1_CLK_SEL_SHIFT)) & IOMUXC_GPR_GPR1_ENET1_CLK_SEL_MASK)
  079b9f: line 12944 define IOMUXC_GPR_GPR1_USB_EXP_MODE_MASK (0x8000U)
  079bce: line 12945 define IOMUXC_GPR_GPR1_USB_EXP_MODE_SHIFT (15U)
  079bfa: line 12946 define IOMUXC_GPR_GPR1_USB_EXP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_USB_EXP_MODE_SHIFT)) & IOMUXC_GPR_GPR1_USB_EXP_MODE_MASK)
  079c87: line 12947 define IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_MASK (0x20000U)
  079cbb: line 12948 define IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_SHIFT (17U)
  079ceb: line 12949 define IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_SHIFT)) & IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_MASK)
  079d84: line 12950 define IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_MASK (0x80000U)
  079db5: line 12951 define IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_SHIFT (19U)
  079de2: line 12952 define IOMUXC_GPR_GPR1_SAI1_MCLK_DIR(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_SHIFT)) & IOMUXC_GPR_GPR1_SAI1_MCLK_DIR_MASK)
  079e72: line 12953 define IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_MASK (0x100000U)
  079ea4: line 12954 define IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_SHIFT (20U)
  079ed1: line 12955 define IOMUXC_GPR_GPR1_SAI2_MCLK_DIR(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_SHIFT)) & IOMUXC_GPR_GPR1_SAI2_MCLK_DIR_MASK)
  079f61: line 12956 define IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_MASK (0x200000U)
  079f93: line 12957 define IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_SHIFT (21U)
  079fc0: line 12958 define IOMUXC_GPR_GPR1_SAI3_MCLK_DIR(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_SHIFT)) & IOMUXC_GPR_GPR1_SAI3_MCLK_DIR_MASK)
  07a050: line 12959 define IOMUXC_GPR_GPR1_EXC_MON_MASK (0x400000U)
  07a07c: line 12960 define IOMUXC_GPR_GPR1_EXC_MON_SHIFT (22U)
  07a0a3: line 12961 define IOMUXC_GPR_GPR1_EXC_MON(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_EXC_MON_SHIFT)) & IOMUXC_GPR_GPR1_EXC_MON_MASK)
  07a121: line 12962 define IOMUXC_GPR_GPR1_ENET_IPG_CLK_S_EN_MASK (0x800000U)
  07a157: line 12963 define IOMUXC_GPR_GPR1_ENET_IPG_CLK_S_EN_SHIFT (23U)
  07a188: line 12964 define IOMUXC_GPR_GPR1_ENET_IPG_CLK_S_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_ENET_IPG_CLK_S_EN_SHIFT)) & IOMUXC_GPR_GPR1_ENET_IPG_CLK_S_EN_MASK)
  07a224: line 12965 define IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_MASK (0x80000000U)
  07a25c: line 12966 define IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_SHIFT (31U)
  07a28d: line 12967 define IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_SHIFT)) & IOMUXC_GPR_GPR1_CM7_FORCE_HCLK_EN_MASK)
  07a329: line 12972 define IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_MASK (0x1000U)
  07a361: line 12973 define IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_SHIFT (12U)
  07a396: line 12974 define IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_SHIFT)) & IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_MASK)
  07a43e: line 12975 define IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_MASK (0x4000U)
  07a471: line 12976 define IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_SHIFT (14U)
  07a4a1: line 12977 define IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_SHIFT)) & IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_MASK)
  07a53a: line 12978 define IOMUXC_GPR_GPR2_MQS_CLK_DIV_MASK (0xFF0000U)
  07a56a: line 12979 define IOMUXC_GPR_GPR2_MQS_CLK_DIV_SHIFT (16U)
  07a595: line 12980 define IOMUXC_GPR_GPR2_MQS_CLK_DIV(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR2_MQS_CLK_DIV_SHIFT)) & IOMUXC_GPR_GPR2_MQS_CLK_DIV_MASK)
  07a61f: line 12981 define IOMUXC_GPR_GPR2_MQS_SW_RST_MASK (0x1000000U)
  07a64f: line 12982 define IOMUXC_GPR_GPR2_MQS_SW_RST_SHIFT (24U)
  07a679: line 12983 define IOMUXC_GPR_GPR2_MQS_SW_RST(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR2_MQS_SW_RST_SHIFT)) & IOMUXC_GPR_GPR2_MQS_SW_RST_MASK)
  07a700: line 12984 define IOMUXC_GPR_GPR2_MQS_EN_MASK (0x2000000U)
  07a72c: line 12985 define IOMUXC_GPR_GPR2_MQS_EN_SHIFT (25U)
  07a752: line 12986 define IOMUXC_GPR_GPR2_MQS_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR2_MQS_EN_SHIFT)) & IOMUXC_GPR_GPR2_MQS_EN_MASK)
  07a7cd: line 12987 define IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_MASK (0x4000000U)
  07a801: line 12988 define IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_SHIFT (26U)
  07a82f: line 12989 define IOMUXC_GPR_GPR2_MQS_OVERSAMPLE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_SHIFT)) & IOMUXC_GPR_GPR2_MQS_OVERSAMPLE_MASK)
  07a8c2: line 12990 define IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_MASK (0x10000000U)
  07a900: line 12991 define IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_SHIFT (28U)
  07a937: line 12992 define IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_SHIFT)) & IOMUXC_GPR_GPR2_QTIMER1_TMR_CNTS_FREEZE_MASK)
  07a9e5: line 12993 define IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_MASK (0x20000000U)
  07aa23: line 12994 define IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_SHIFT (29U)
  07aa5a: line 12995 define IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_SHIFT)) & IOMUXC_GPR_GPR2_QTIMER2_TMR_CNTS_FREEZE_MASK)
  07ab08: line 12996 define IOMUXC_GPR_GPR2_QTIMER3_TMR_CNTS_FREEZE_MASK (0x40000000U)
  07ab46: line 12997 define IOMUXC_GPR_GPR2_QTIMER3_TMR_CNTS_FREEZE_SHIFT (30U)
  07ab7d: line 12998 define IOMUXC_GPR_GPR2_QTIMER3_TMR_CNTS_FREEZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR2_QTIMER3_TMR_CNTS_FREEZE_SHIFT)) & IOMUXC_GPR_GPR2_QTIMER3_TMR_CNTS_FREEZE_MASK)
  07ac2b: line 12999 define IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE_MASK (0x80000000U)
  07ac69: line 13000 define IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE_SHIFT (31U)
  07aca0: line 13001 define IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE_SHIFT)) & IOMUXC_GPR_GPR2_QTIMER4_TMR_CNTS_FREEZE_MASK)
  07ad4e: line 13006 define IOMUXC_GPR_GPR3_OCRAM_CTL_MASK (0xFU)
  07ad77: line 13007 define IOMUXC_GPR_GPR3_OCRAM_CTL_SHIFT (0U)
  07ad9f: line 13008 define IOMUXC_GPR_GPR3_OCRAM_CTL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR3_OCRAM_CTL_SHIFT)) & IOMUXC_GPR_GPR3_OCRAM_CTL_MASK)
  07ae23: line 13009 define IOMUXC_GPR_GPR3_DCP_KEY_SEL_MASK (0x10U)
  07ae4f: line 13010 define IOMUXC_GPR_GPR3_DCP_KEY_SEL_SHIFT (4U)
  07ae79: line 13011 define IOMUXC_GPR_GPR3_DCP_KEY_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR3_DCP_KEY_SEL_SHIFT)) & IOMUXC_GPR_GPR3_DCP_KEY_SEL_MASK)
  07af03: line 13012 define IOMUXC_GPR_GPR3_OCRAM_STATUS_MASK (0xF0000U)
  07af33: line 13013 define IOMUXC_GPR_GPR3_OCRAM_STATUS_SHIFT (16U)
  07af5f: line 13014 define IOMUXC_GPR_GPR3_OCRAM_STATUS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR3_OCRAM_STATUS_SHIFT)) & IOMUXC_GPR_GPR3_OCRAM_STATUS_MASK)
  07afec: line 13019 define IOMUXC_GPR_GPR4_EDMA_STOP_REQ_MASK (0x1U)
  07b019: line 13020 define IOMUXC_GPR_GPR4_EDMA_STOP_REQ_SHIFT (0U)
  07b045: line 13021 define IOMUXC_GPR_GPR4_EDMA_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_EDMA_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_EDMA_STOP_REQ_MASK)
  07b0d5: line 13022 define IOMUXC_GPR_GPR4_CAN1_STOP_REQ_MASK (0x2U)
  07b102: line 13023 define IOMUXC_GPR_GPR4_CAN1_STOP_REQ_SHIFT (1U)
  07b12e: line 13024 define IOMUXC_GPR_GPR4_CAN1_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_CAN1_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_CAN1_STOP_REQ_MASK)
  07b1be: line 13025 define IOMUXC_GPR_GPR4_CAN2_STOP_REQ_MASK (0x4U)
  07b1eb: line 13026 define IOMUXC_GPR_GPR4_CAN2_STOP_REQ_SHIFT (2U)
  07b217: line 13027 define IOMUXC_GPR_GPR4_CAN2_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_CAN2_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_CAN2_STOP_REQ_MASK)
  07b2a7: line 13028 define IOMUXC_GPR_GPR4_TRNG_STOP_REQ_MASK (0x8U)
  07b2d4: line 13029 define IOMUXC_GPR_GPR4_TRNG_STOP_REQ_SHIFT (3U)
  07b300: line 13030 define IOMUXC_GPR_GPR4_TRNG_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_TRNG_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_TRNG_STOP_REQ_MASK)
  07b390: line 13031 define IOMUXC_GPR_GPR4_ENET_STOP_REQ_MASK (0x10U)
  07b3be: line 13032 define IOMUXC_GPR_GPR4_ENET_STOP_REQ_SHIFT (4U)
  07b3ea: line 13033 define IOMUXC_GPR_GPR4_ENET_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_ENET_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_ENET_STOP_REQ_MASK)
  07b47a: line 13034 define IOMUXC_GPR_GPR4_SAI1_STOP_REQ_MASK (0x20U)
  07b4a8: line 13035 define IOMUXC_GPR_GPR4_SAI1_STOP_REQ_SHIFT (5U)
  07b4d4: line 13036 define IOMUXC_GPR_GPR4_SAI1_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_SAI1_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_SAI1_STOP_REQ_MASK)
  07b564: line 13037 define IOMUXC_GPR_GPR4_SAI2_STOP_REQ_MASK (0x40U)
  07b592: line 13038 define IOMUXC_GPR_GPR4_SAI2_STOP_REQ_SHIFT (6U)
  07b5be: line 13039 define IOMUXC_GPR_GPR4_SAI2_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_SAI2_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_SAI2_STOP_REQ_MASK)
  07b64e: line 13040 define IOMUXC_GPR_GPR4_SAI3_STOP_REQ_MASK (0x80U)
  07b67c: line 13041 define IOMUXC_GPR_GPR4_SAI3_STOP_REQ_SHIFT (7U)
  07b6a8: line 13042 define IOMUXC_GPR_GPR4_SAI3_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_SAI3_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_SAI3_STOP_REQ_MASK)
  07b738: line 13043 define IOMUXC_GPR_GPR4_SEMC_STOP_REQ_MASK (0x200U)
  07b767: line 13044 define IOMUXC_GPR_GPR4_SEMC_STOP_REQ_SHIFT (9U)
  07b793: line 13045 define IOMUXC_GPR_GPR4_SEMC_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_SEMC_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_SEMC_STOP_REQ_MASK)
  07b823: line 13046 define IOMUXC_GPR_GPR4_PIT_STOP_REQ_MASK (0x400U)
  07b851: line 13047 define IOMUXC_GPR_GPR4_PIT_STOP_REQ_SHIFT (10U)
  07b87d: line 13048 define IOMUXC_GPR_GPR4_PIT_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_PIT_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_PIT_STOP_REQ_MASK)
  07b90a: line 13049 define IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_MASK (0x800U)
  07b93c: line 13050 define IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_SHIFT (11U)
  07b96c: line 13051 define IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_FLEXSPI_STOP_REQ_MASK)
  07ba05: line 13052 define IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_MASK (0x1000U)
  07ba38: line 13053 define IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_SHIFT (12U)
  07ba68: line 13054 define IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_FLEXIO1_STOP_REQ_MASK)
  07bb01: line 13055 define IOMUXC_GPR_GPR4_FLEXIO2_STOP_REQ_MASK (0x2000U)
  07bb34: line 13056 define IOMUXC_GPR_GPR4_FLEXIO2_STOP_REQ_SHIFT (13U)
  07bb64: line 13057 define IOMUXC_GPR_GPR4_FLEXIO2_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_FLEXIO2_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR4_FLEXIO2_STOP_REQ_MASK)
  07bbfd: line 13058 define IOMUXC_GPR_GPR4_EDMA_STOP_ACK_MASK (0x10000U)
  07bc2e: line 13059 define IOMUXC_GPR_GPR4_EDMA_STOP_ACK_SHIFT (16U)
  07bc5b: line 13060 define IOMUXC_GPR_GPR4_EDMA_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_EDMA_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_EDMA_STOP_ACK_MASK)
  07bceb: line 13061 define IOMUXC_GPR_GPR4_CAN1_STOP_ACK_MASK (0x20000U)
  07bd1c: line 13062 define IOMUXC_GPR_GPR4_CAN1_STOP_ACK_SHIFT (17U)
  07bd49: line 13063 define IOMUXC_GPR_GPR4_CAN1_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_CAN1_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_CAN1_STOP_ACK_MASK)
  07bdd9: line 13064 define IOMUXC_GPR_GPR4_CAN2_STOP_ACK_MASK (0x40000U)
  07be0a: line 13065 define IOMUXC_GPR_GPR4_CAN2_STOP_ACK_SHIFT (18U)
  07be37: line 13066 define IOMUXC_GPR_GPR4_CAN2_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_CAN2_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_CAN2_STOP_ACK_MASK)
  07bec7: line 13067 define IOMUXC_GPR_GPR4_TRNG_STOP_ACK_MASK (0x80000U)
  07bef8: line 13068 define IOMUXC_GPR_GPR4_TRNG_STOP_ACK_SHIFT (19U)
  07bf25: line 13069 define IOMUXC_GPR_GPR4_TRNG_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_TRNG_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_TRNG_STOP_ACK_MASK)
  07bfb5: line 13070 define IOMUXC_GPR_GPR4_ENET_STOP_ACK_MASK (0x100000U)
  07bfe7: line 13071 define IOMUXC_GPR_GPR4_ENET_STOP_ACK_SHIFT (20U)
  07c014: line 13072 define IOMUXC_GPR_GPR4_ENET_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_ENET_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_ENET_STOP_ACK_MASK)
  07c0a4: line 13073 define IOMUXC_GPR_GPR4_SAI1_STOP_ACK_MASK (0x200000U)
  07c0d6: line 13074 define IOMUXC_GPR_GPR4_SAI1_STOP_ACK_SHIFT (21U)
  07c103: line 13075 define IOMUXC_GPR_GPR4_SAI1_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_SAI1_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_SAI1_STOP_ACK_MASK)
  07c193: line 13076 define IOMUXC_GPR_GPR4_SAI2_STOP_ACK_MASK (0x400000U)
  07c1c5: line 13077 define IOMUXC_GPR_GPR4_SAI2_STOP_ACK_SHIFT (22U)
  07c1f2: line 13078 define IOMUXC_GPR_GPR4_SAI2_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_SAI2_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_SAI2_STOP_ACK_MASK)
  07c282: line 13079 define IOMUXC_GPR_GPR4_SAI3_STOP_ACK_MASK (0x800000U)
  07c2b4: line 13080 define IOMUXC_GPR_GPR4_SAI3_STOP_ACK_SHIFT (23U)
  07c2e1: line 13081 define IOMUXC_GPR_GPR4_SAI3_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_SAI3_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_SAI3_STOP_ACK_MASK)
  07c371: line 13082 define IOMUXC_GPR_GPR4_SEMC_STOP_ACK_MASK (0x2000000U)
  07c3a4: line 13083 define IOMUXC_GPR_GPR4_SEMC_STOP_ACK_SHIFT (25U)
  07c3d1: line 13084 define IOMUXC_GPR_GPR4_SEMC_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_SEMC_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_SEMC_STOP_ACK_MASK)
  07c461: line 13085 define IOMUXC_GPR_GPR4_PIT_STOP_ACK_MASK (0x4000000U)
  07c493: line 13086 define IOMUXC_GPR_GPR4_PIT_STOP_ACK_SHIFT (26U)
  07c4bf: line 13087 define IOMUXC_GPR_GPR4_PIT_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_PIT_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_PIT_STOP_ACK_MASK)
  07c54c: line 13088 define IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_MASK (0x8000000U)
  07c582: line 13089 define IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_SHIFT (27U)
  07c5b2: line 13090 define IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_FLEXSPI_STOP_ACK_MASK)
  07c64b: line 13091 define IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_MASK (0x10000000U)
  07c682: line 13092 define IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_SHIFT (28U)
  07c6b2: line 13093 define IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_FLEXIO1_STOP_ACK_MASK)
  07c74b: line 13094 define IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK_MASK (0x20000000U)
  07c782: line 13095 define IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK_SHIFT (29U)
  07c7b2: line 13096 define IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR4_FLEXIO2_STOP_ACK_MASK)
  07c84b: line 13101 define IOMUXC_GPR_GPR5_WDOG1_MASK_MASK (0x40U)
  07c876: line 13102 define IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT (6U)
  07c89f: line 13103 define IOMUXC_GPR_GPR5_WDOG1_MASK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT)) & IOMUXC_GPR_GPR5_WDOG1_MASK_MASK)
  07c926: line 13104 define IOMUXC_GPR_GPR5_WDOG2_MASK_MASK (0x80U)
  07c951: line 13105 define IOMUXC_GPR_GPR5_WDOG2_MASK_SHIFT (7U)
  07c97a: line 13106 define IOMUXC_GPR_GPR5_WDOG2_MASK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR5_WDOG2_MASK_SHIFT)) & IOMUXC_GPR_GPR5_WDOG2_MASK_MASK)
  07ca01: line 13107 define IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_MASK (0x800000U)
  07ca35: line 13108 define IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_SHIFT (23U)
  07ca64: line 13109 define IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_SHIFT)) & IOMUXC_GPR_GPR5_GPT2_CAPIN1_SEL_MASK)
  07cafa: line 13110 define IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_MASK (0x2000000U)
  07cb31: line 13111 define IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_SHIFT (25U)
  07cb62: line 13112 define IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_SHIFT)) & IOMUXC_GPR_GPR5_ENET_EVENT3IN_SEL_MASK)
  07cbfe: line 13113 define IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_MASK (0x10000000U)
  07cc35: line 13114 define IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_SHIFT (28U)
  07cc65: line 13115 define IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_SHIFT)) & IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT1_MASK)
  07ccfe: line 13116 define IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_MASK (0x20000000U)
  07cd35: line 13117 define IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_SHIFT (29U)
  07cd65: line 13118 define IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_SHIFT)) & IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT2_MASK)
  07cdfe: line 13123 define IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_MASK (0x1U)
  07ce34: line 13124 define IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_SHIFT (0U)
  07ce69: line 13125 define IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER1_TRM0_INPUT_SEL_MASK)
  07cf14: line 13126 define IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_MASK (0x2U)
  07cf4a: line 13127 define IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_SHIFT (1U)
  07cf7f: line 13128 define IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER1_TRM1_INPUT_SEL_MASK)
  07d02a: line 13129 define IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_MASK (0x4U)
  07d060: line 13130 define IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_SHIFT (2U)
  07d095: line 13131 define IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER1_TRM2_INPUT_SEL_MASK)
  07d140: line 13132 define IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_MASK (0x8U)
  07d176: line 13133 define IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_SHIFT (3U)
  07d1ab: line 13134 define IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER1_TRM3_INPUT_SEL_MASK)
  07d256: line 13135 define IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_MASK (0x10U)
  07d28d: line 13136 define IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_SHIFT (4U)
  07d2c2: line 13137 define IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER2_TRM0_INPUT_SEL_MASK)
  07d36d: line 13138 define IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_MASK (0x20U)
  07d3a4: line 13139 define IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_SHIFT (5U)
  07d3d9: line 13140 define IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER2_TRM1_INPUT_SEL_MASK)
  07d484: line 13141 define IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_MASK (0x40U)
  07d4bb: line 13142 define IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_SHIFT (6U)
  07d4f0: line 13143 define IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER2_TRM2_INPUT_SEL_MASK)
  07d59b: line 13144 define IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_MASK (0x80U)
  07d5d2: line 13145 define IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_SHIFT (7U)
  07d607: line 13146 define IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER2_TRM3_INPUT_SEL_MASK)
  07d6b2: line 13147 define IOMUXC_GPR_GPR6_QTIMER3_TRM0_INPUT_SEL_MASK (0x100U)
  07d6ea: line 13148 define IOMUXC_GPR_GPR6_QTIMER3_TRM0_INPUT_SEL_SHIFT (8U)
  07d71f: line 13149 define IOMUXC_GPR_GPR6_QTIMER3_TRM0_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER3_TRM0_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER3_TRM0_INPUT_SEL_MASK)
  07d7ca: line 13150 define IOMUXC_GPR_GPR6_QTIMER3_TRM1_INPUT_SEL_MASK (0x200U)
  07d802: line 13151 define IOMUXC_GPR_GPR6_QTIMER3_TRM1_INPUT_SEL_SHIFT (9U)
  07d837: line 13152 define IOMUXC_GPR_GPR6_QTIMER3_TRM1_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER3_TRM1_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER3_TRM1_INPUT_SEL_MASK)
  07d8e2: line 13153 define IOMUXC_GPR_GPR6_QTIMER3_TRM2_INPUT_SEL_MASK (0x400U)
  07d91a: line 13154 define IOMUXC_GPR_GPR6_QTIMER3_TRM2_INPUT_SEL_SHIFT (10U)
  07d950: line 13155 define IOMUXC_GPR_GPR6_QTIMER3_TRM2_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER3_TRM2_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER3_TRM2_INPUT_SEL_MASK)
  07d9fb: line 13156 define IOMUXC_GPR_GPR6_QTIMER3_TRM3_INPUT_SEL_MASK (0x800U)
  07da33: line 13157 define IOMUXC_GPR_GPR6_QTIMER3_TRM3_INPUT_SEL_SHIFT (11U)
  07da69: line 13158 define IOMUXC_GPR_GPR6_QTIMER3_TRM3_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER3_TRM3_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER3_TRM3_INPUT_SEL_MASK)
  07db14: line 13159 define IOMUXC_GPR_GPR6_QTIMER4_TRM0_INPUT_SEL_MASK (0x1000U)
  07db4d: line 13160 define IOMUXC_GPR_GPR6_QTIMER4_TRM0_INPUT_SEL_SHIFT (12U)
  07db83: line 13161 define IOMUXC_GPR_GPR6_QTIMER4_TRM0_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER4_TRM0_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER4_TRM0_INPUT_SEL_MASK)
  07dc2e: line 13162 define IOMUXC_GPR_GPR6_QTIMER4_TRM1_INPUT_SEL_MASK (0x2000U)
  07dc67: line 13163 define IOMUXC_GPR_GPR6_QTIMER4_TRM1_INPUT_SEL_SHIFT (13U)
  07dc9d: line 13164 define IOMUXC_GPR_GPR6_QTIMER4_TRM1_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER4_TRM1_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER4_TRM1_INPUT_SEL_MASK)
  07dd48: line 13165 define IOMUXC_GPR_GPR6_QTIMER4_TRM2_INPUT_SEL_MASK (0x4000U)
  07dd81: line 13166 define IOMUXC_GPR_GPR6_QTIMER4_TRM2_INPUT_SEL_SHIFT (14U)
  07ddb7: line 13167 define IOMUXC_GPR_GPR6_QTIMER4_TRM2_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER4_TRM2_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER4_TRM2_INPUT_SEL_MASK)
  07de62: line 13168 define IOMUXC_GPR_GPR6_QTIMER4_TRM3_INPUT_SEL_MASK (0x8000U)
  07de9b: line 13169 define IOMUXC_GPR_GPR6_QTIMER4_TRM3_INPUT_SEL_SHIFT (15U)
  07ded1: line 13170 define IOMUXC_GPR_GPR6_QTIMER4_TRM3_INPUT_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_QTIMER4_TRM3_INPUT_SEL_SHIFT)) & IOMUXC_GPR_GPR6_QTIMER4_TRM3_INPUT_SEL_MASK)
  07df7c: line 13171 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_MASK (0x10000U)
  07dfb5: line 13172 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_SHIFT (16U)
  07dfea: line 13173 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_4_MASK)
  07e092: line 13174 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_MASK (0x20000U)
  07e0cb: line 13175 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_SHIFT (17U)
  07e100: line 13176 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_5_MASK)
  07e1a8: line 13177 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_MASK (0x40000U)
  07e1e1: line 13178 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_SHIFT (18U)
  07e216: line 13179 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_6_MASK)
  07e2be: line 13180 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_MASK (0x80000U)
  07e2f7: line 13181 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_SHIFT (19U)
  07e32c: line 13182 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_7_MASK)
  07e3d4: line 13183 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_MASK (0x100000U)
  07e40e: line 13184 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_SHIFT (20U)
  07e443: line 13185 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_8_MASK)
  07e4eb: line 13186 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_MASK (0x200000U)
  07e525: line 13187 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_SHIFT (21U)
  07e55a: line 13188 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_9_MASK)
  07e602: line 13189 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_MASK (0x400000U)
  07e63d: line 13190 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_SHIFT (22U)
  07e673: line 13191 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_10_MASK)
  07e71e: line 13192 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_MASK (0x800000U)
  07e759: line 13193 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_SHIFT (23U)
  07e78f: line 13194 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_11_MASK)
  07e83a: line 13195 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_MASK (0x1000000U)
  07e876: line 13196 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_SHIFT (24U)
  07e8ac: line 13197 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_12_MASK)
  07e957: line 13198 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_MASK (0x2000000U)
  07e993: line 13199 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_SHIFT (25U)
  07e9c9: line 13200 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_13_MASK)
  07ea74: line 13201 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_MASK (0x4000000U)
  07eab0: line 13202 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_SHIFT (26U)
  07eae6: line 13203 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_14_MASK)
  07eb91: line 13204 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_MASK (0x8000000U)
  07ebcd: line 13205 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_SHIFT (27U)
  07ec03: line 13206 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_15_MASK)
  07ecae: line 13207 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_MASK (0x10000000U)
  07eceb: line 13208 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_SHIFT (28U)
  07ed21: line 13209 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_16_MASK)
  07edcc: line 13210 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_MASK (0x20000000U)
  07ee09: line 13211 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_SHIFT (29U)
  07ee3f: line 13212 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_17_MASK)
  07eeea: line 13213 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_MASK (0x40000000U)
  07ef27: line 13214 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_SHIFT (30U)
  07ef5d: line 13215 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_18_MASK)
  07f008: line 13216 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_MASK (0x80000000U)
  07f045: line 13217 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_SHIFT (31U)
  07f07b: line 13218 define IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_SHIFT)) & IOMUXC_GPR_GPR6_IOMUXC_XBAR_DIR_SEL_19_MASK)
  07f126: line 13223 define IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_MASK (0x1U)
  07f155: line 13224 define IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_SHIFT (0U)
  07f183: line 13225 define IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPI2C1_STOP_REQ_MASK)
  07f219: line 13226 define IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_MASK (0x2U)
  07f248: line 13227 define IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_SHIFT (1U)
  07f276: line 13228 define IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPI2C2_STOP_REQ_MASK)
  07f30c: line 13229 define IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_MASK (0x4U)
  07f33b: line 13230 define IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_SHIFT (2U)
  07f369: line 13231 define IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPI2C3_STOP_REQ_MASK)
  07f3ff: line 13232 define IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_MASK (0x8U)
  07f42e: line 13233 define IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_SHIFT (3U)
  07f45c: line 13234 define IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPI2C4_STOP_REQ_MASK)
  07f4f2: line 13235 define IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_MASK (0x10U)
  07f522: line 13236 define IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_SHIFT (4U)
  07f550: line 13237 define IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPSPI1_STOP_REQ_MASK)
  07f5e6: line 13238 define IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_MASK (0x20U)
  07f616: line 13239 define IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_SHIFT (5U)
  07f644: line 13240 define IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPSPI2_STOP_REQ_MASK)
  07f6da: line 13241 define IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_MASK (0x40U)
  07f70a: line 13242 define IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_SHIFT (6U)
  07f738: line 13243 define IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPSPI3_STOP_REQ_MASK)
  07f7ce: line 13244 define IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_MASK (0x80U)
  07f7fe: line 13245 define IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_SHIFT (7U)
  07f82c: line 13246 define IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPSPI4_STOP_REQ_MASK)
  07f8c2: line 13247 define IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_MASK (0x100U)
  07f8f4: line 13248 define IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_SHIFT (8U)
  07f923: line 13249 define IOMUXC_GPR_GPR7_LPUART1_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPUART1_STOP_REQ_MASK)
  07f9bc: line 13250 define IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_MASK (0x200U)
  07f9ee: line 13251 define IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_SHIFT (9U)
  07fa1d: line 13252 define IOMUXC_GPR_GPR7_LPUART2_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPUART2_STOP_REQ_MASK)
  07fab6: line 13253 define IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_MASK (0x400U)
  07fae8: line 13254 define IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_SHIFT (10U)
  07fb18: line 13255 define IOMUXC_GPR_GPR7_LPUART3_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPUART3_STOP_REQ_MASK)
  07fbb1: line 13256 define IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_MASK (0x800U)
  07fbe3: line 13257 define IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_SHIFT (11U)
  07fc13: line 13258 define IOMUXC_GPR_GPR7_LPUART4_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPUART4_STOP_REQ_MASK)
  07fcac: line 13259 define IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_MASK (0x1000U)
  07fcdf: line 13260 define IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_SHIFT (12U)
  07fd0f: line 13261 define IOMUXC_GPR_GPR7_LPUART5_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPUART5_STOP_REQ_MASK)
  07fda8: line 13262 define IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_MASK (0x2000U)
  07fddb: line 13263 define IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_SHIFT (13U)
  07fe0b: line 13264 define IOMUXC_GPR_GPR7_LPUART6_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPUART6_STOP_REQ_MASK)
  07fea4: line 13265 define IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_MASK (0x4000U)
  07fed7: line 13266 define IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_SHIFT (14U)
  07ff07: line 13267 define IOMUXC_GPR_GPR7_LPUART7_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPUART7_STOP_REQ_MASK)
  07ffa0: line 13268 define IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_MASK (0x8000U)
  07ffd3: line 13269 define IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_SHIFT (15U)
  080003: line 13270 define IOMUXC_GPR_GPR7_LPUART8_STOP_REQ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_SHIFT)) & IOMUXC_GPR_GPR7_LPUART8_STOP_REQ_MASK)
  08009c: line 13271 define IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_MASK (0x10000U)
  0800cf: line 13272 define IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_SHIFT (16U)
  0800fe: line 13273 define IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPI2C1_STOP_ACK_MASK)
  080194: line 13274 define IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_MASK (0x20000U)
  0801c7: line 13275 define IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_SHIFT (17U)
  0801f6: line 13276 define IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPI2C2_STOP_ACK_MASK)
  08028c: line 13277 define IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_MASK (0x40000U)
  0802bf: line 13278 define IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_SHIFT (18U)
  0802ee: line 13279 define IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPI2C3_STOP_ACK_MASK)
  080384: line 13280 define IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_MASK (0x80000U)
  0803b7: line 13281 define IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_SHIFT (19U)
  0803e6: line 13282 define IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPI2C4_STOP_ACK_MASK)
  08047c: line 13283 define IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_MASK (0x100000U)
  0804b0: line 13284 define IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_SHIFT (20U)
  0804df: line 13285 define IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPSPI1_STOP_ACK_MASK)
  080575: line 13286 define IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_MASK (0x200000U)
  0805a9: line 13287 define IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_SHIFT (21U)
  0805d8: line 13288 define IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPSPI2_STOP_ACK_MASK)
  08066e: line 13289 define IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_MASK (0x400000U)
  0806a2: line 13290 define IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_SHIFT (22U)
  0806d1: line 13291 define IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPSPI3_STOP_ACK_MASK)
  080767: line 13292 define IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_MASK (0x800000U)
  08079b: line 13293 define IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_SHIFT (23U)
  0807ca: line 13294 define IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPSPI4_STOP_ACK_MASK)
  080860: line 13295 define IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_MASK (0x1000000U)
  080896: line 13296 define IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_SHIFT (24U)
  0808c6: line 13297 define IOMUXC_GPR_GPR7_LPUART1_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPUART1_STOP_ACK_MASK)
  08095f: line 13298 define IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_MASK (0x2000000U)
  080995: line 13299 define IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_SHIFT (25U)
  0809c5: line 13300 define IOMUXC_GPR_GPR7_LPUART2_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPUART2_STOP_ACK_MASK)
  080a5e: line 13301 define IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_MASK (0x4000000U)
  080a94: line 13302 define IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_SHIFT (26U)
  080ac4: line 13303 define IOMUXC_GPR_GPR7_LPUART3_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPUART3_STOP_ACK_MASK)
  080b5d: line 13304 define IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_MASK (0x8000000U)
  080b93: line 13305 define IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_SHIFT (27U)
  080bc3: line 13306 define IOMUXC_GPR_GPR7_LPUART4_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPUART4_STOP_ACK_MASK)
  080c5c: line 13307 define IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_MASK (0x10000000U)
  080c93: line 13308 define IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_SHIFT (28U)
  080cc3: line 13309 define IOMUXC_GPR_GPR7_LPUART5_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPUART5_STOP_ACK_MASK)
  080d5c: line 13310 define IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_MASK (0x20000000U)
  080d93: line 13311 define IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_SHIFT (29U)
  080dc3: line 13312 define IOMUXC_GPR_GPR7_LPUART6_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPUART6_STOP_ACK_MASK)
  080e5c: line 13313 define IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_MASK (0x40000000U)
  080e93: line 13314 define IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_SHIFT (30U)
  080ec3: line 13315 define IOMUXC_GPR_GPR7_LPUART7_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPUART7_STOP_ACK_MASK)
  080f5c: line 13316 define IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_MASK (0x80000000U)
  080f93: line 13317 define IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_SHIFT (31U)
  080fc3: line 13318 define IOMUXC_GPR_GPR7_LPUART8_STOP_ACK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_SHIFT)) & IOMUXC_GPR_GPR7_LPUART8_STOP_ACK_MASK)
  08105c: line 13323 define IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_MASK (0x1U)
  081090: line 13324 define IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_SHIFT (0U)
  0810c3: line 13325 define IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPI2C1_IPG_STOP_MODE_MASK)
  081168: line 13326 define IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_MASK (0x2U)
  081197: line 13327 define IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_SHIFT (1U)
  0811c5: line 13328 define IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPI2C1_IPG_DOZE_MASK)
  08125b: line 13329 define IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_MASK (0x4U)
  08128f: line 13330 define IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_SHIFT (2U)
  0812c2: line 13331 define IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPI2C2_IPG_STOP_MODE_MASK)
  081367: line 13332 define IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_MASK (0x8U)
  081396: line 13333 define IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_SHIFT (3U)
  0813c4: line 13334 define IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPI2C2_IPG_DOZE_MASK)
  08145a: line 13335 define IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_MASK (0x10U)
  08148f: line 13336 define IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_SHIFT (4U)
  0814c2: line 13337 define IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPI2C3_IPG_STOP_MODE_MASK)
  081567: line 13338 define IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_MASK (0x20U)
  081597: line 13339 define IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_SHIFT (5U)
  0815c5: line 13340 define IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPI2C3_IPG_DOZE_MASK)
  08165b: line 13341 define IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_MASK (0x40U)
  081690: line 13342 define IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_SHIFT (6U)
  0816c3: line 13343 define IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPI2C4_IPG_STOP_MODE_MASK)
  081768: line 13344 define IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_MASK (0x80U)
  081798: line 13345 define IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_SHIFT (7U)
  0817c6: line 13346 define IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPI2C4_IPG_DOZE_MASK)
  08185c: line 13347 define IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_MASK (0x100U)
  081892: line 13348 define IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_SHIFT (8U)
  0818c5: line 13349 define IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPSPI1_IPG_STOP_MODE_MASK)
  08196a: line 13350 define IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_MASK (0x200U)
  08199b: line 13351 define IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_SHIFT (9U)
  0819c9: line 13352 define IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPSPI1_IPG_DOZE_MASK)
  081a5f: line 13353 define IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_MASK (0x400U)
  081a95: line 13354 define IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_SHIFT (10U)
  081ac9: line 13355 define IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPSPI2_IPG_STOP_MODE_MASK)
  081b6e: line 13356 define IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_MASK (0x800U)
  081b9f: line 13357 define IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_SHIFT (11U)
  081bce: line 13358 define IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPSPI2_IPG_DOZE_MASK)
  081c64: line 13359 define IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_MASK (0x1000U)
  081c9b: line 13360 define IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_SHIFT (12U)
  081ccf: line 13361 define IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPSPI3_IPG_STOP_MODE_MASK)
  081d74: line 13362 define IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_MASK (0x2000U)
  081da6: line 13363 define IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_SHIFT (13U)
  081dd5: line 13364 define IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPSPI3_IPG_DOZE_MASK)
  081e6b: line 13365 define IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_MASK (0x4000U)
  081ea2: line 13366 define IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_SHIFT (14U)
  081ed6: line 13367 define IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPSPI4_IPG_STOP_MODE_MASK)
  081f7b: line 13368 define IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_MASK (0x8000U)
  081fad: line 13369 define IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_SHIFT (15U)
  081fdc: line 13370 define IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPSPI4_IPG_DOZE_MASK)
  082072: line 13371 define IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_MASK (0x10000U)
  0820ab: line 13372 define IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_SHIFT (16U)
  0820e0: line 13373 define IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART1_IPG_STOP_MODE_MASK)
  082188: line 13374 define IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_MASK (0x20000U)
  0821bc: line 13375 define IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_SHIFT (17U)
  0821ec: line 13376 define IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART1_IPG_DOZE_MASK)
  082285: line 13377 define IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_MASK (0x40000U)
  0822be: line 13378 define IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_SHIFT (18U)
  0822f3: line 13379 define IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART2_IPG_STOP_MODE_MASK)
  08239b: line 13380 define IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_MASK (0x80000U)
  0823cf: line 13381 define IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_SHIFT (19U)
  0823ff: line 13382 define IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART2_IPG_DOZE_MASK)
  082498: line 13383 define IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_MASK (0x100000U)
  0824d2: line 13384 define IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_SHIFT (20U)
  082507: line 13385 define IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART3_IPG_STOP_MODE_MASK)
  0825af: line 13386 define IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_MASK (0x200000U)
  0825e4: line 13387 define IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_SHIFT (21U)
  082614: line 13388 define IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART3_IPG_DOZE_MASK)
  0826ad: line 13389 define IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_MASK (0x400000U)
  0826e7: line 13390 define IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_SHIFT (22U)
  08271c: line 13391 define IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART4_IPG_STOP_MODE_MASK)
  0827c4: line 13392 define IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_MASK (0x800000U)
  0827f9: line 13393 define IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_SHIFT (23U)
  082829: line 13394 define IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART4_IPG_DOZE_MASK)
  0828c2: line 13395 define IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_MASK (0x1000000U)
  0828fd: line 13396 define IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_SHIFT (24U)
  082932: line 13397 define IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART5_IPG_STOP_MODE_MASK)
  0829da: line 13398 define IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_MASK (0x2000000U)
  082a10: line 13399 define IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_SHIFT (25U)
  082a40: line 13400 define IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART5_IPG_DOZE_MASK)
  082ad9: line 13401 define IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_MASK (0x4000000U)
  082b14: line 13402 define IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_SHIFT (26U)
  082b49: line 13403 define IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART6_IPG_STOP_MODE_MASK)
  082bf1: line 13404 define IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_MASK (0x8000000U)
  082c27: line 13405 define IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_SHIFT (27U)
  082c57: line 13406 define IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART6_IPG_DOZE_MASK)
  082cf0: line 13407 define IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_MASK (0x10000000U)
  082d2c: line 13408 define IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_SHIFT (28U)
  082d61: line 13409 define IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART7_IPG_STOP_MODE_MASK)
  082e09: line 13410 define IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_MASK (0x20000000U)
  082e40: line 13411 define IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_SHIFT (29U)
  082e70: line 13412 define IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART7_IPG_DOZE_MASK)
  082f09: line 13413 define IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_MASK (0x40000000U)
  082f45: line 13414 define IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_SHIFT (30U)
  082f7a: line 13415 define IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART8_IPG_STOP_MODE_MASK)
  083022: line 13416 define IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_MASK (0x80000000U)
  083059: line 13417 define IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_SHIFT (31U)
  083089: line 13418 define IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR8_LPUART8_IPG_DOZE_MASK)
  083122: line 13423 define IOMUXC_GPR_GPR10_NIDEN_MASK (0x1U)
  083148: line 13424 define IOMUXC_GPR_GPR10_NIDEN_SHIFT (0U)
  08316d: line 13425 define IOMUXC_GPR_GPR10_NIDEN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_NIDEN_SHIFT)) & IOMUXC_GPR_GPR10_NIDEN_MASK)
  0831e8: line 13426 define IOMUXC_GPR_GPR10_DBG_EN_MASK (0x2U)
  08320f: line 13427 define IOMUXC_GPR_GPR10_DBG_EN_SHIFT (1U)
  083235: line 13428 define IOMUXC_GPR_GPR10_DBG_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_DBG_EN_SHIFT)) & IOMUXC_GPR_GPR10_DBG_EN_MASK)
  0832b3: line 13429 define IOMUXC_GPR_GPR10_SEC_ERR_RESP_MASK (0x4U)
  0832e0: line 13430 define IOMUXC_GPR_GPR10_SEC_ERR_RESP_SHIFT (2U)
  08330c: line 13431 define IOMUXC_GPR_GPR10_SEC_ERR_RESP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_SEC_ERR_RESP_SHIFT)) & IOMUXC_GPR_GPR10_SEC_ERR_RESP_MASK)
  08339c: line 13432 define IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_MASK (0x10U)
  0833d4: line 13433 define IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_SHIFT (4U)
  08340a: line 13434 define IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_SHIFT)) & IOMUXC_GPR_GPR10_DCPKEY_OCOTP_OR_KEYMUX_MASK)
  0834b8: line 13435 define IOMUXC_GPR_GPR10_OCRAM_TZ_EN_MASK (0x100U)
  0834e6: line 13436 define IOMUXC_GPR_GPR10_OCRAM_TZ_EN_SHIFT (8U)
  083511: line 13437 define IOMUXC_GPR_GPR10_OCRAM_TZ_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_OCRAM_TZ_EN_SHIFT)) & IOMUXC_GPR_GPR10_OCRAM_TZ_EN_MASK)
  08359e: line 13438 define IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_MASK (0xFE00U)
  0835cf: line 13439 define IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_SHIFT (9U)
  0835fc: line 13440 define IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_SHIFT)) & IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_MASK)
  08368f: line 13441 define IOMUXC_GPR_GPR10_LOCK_NIDEN_MASK (0x10000U)
  0836be: line 13442 define IOMUXC_GPR_GPR10_LOCK_NIDEN_SHIFT (16U)
  0836e9: line 13443 define IOMUXC_GPR_GPR10_LOCK_NIDEN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_LOCK_NIDEN_SHIFT)) & IOMUXC_GPR_GPR10_LOCK_NIDEN_MASK)
  083773: line 13444 define IOMUXC_GPR_GPR10_LOCK_DBG_EN_MASK (0x20000U)
  0837a3: line 13445 define IOMUXC_GPR_GPR10_LOCK_DBG_EN_SHIFT (17U)
  0837cf: line 13446 define IOMUXC_GPR_GPR10_LOCK_DBG_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_LOCK_DBG_EN_SHIFT)) & IOMUXC_GPR_GPR10_LOCK_DBG_EN_MASK)
  08385c: line 13447 define IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_MASK (0x40000U)
  083892: line 13448 define IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_SHIFT (18U)
  0838c4: line 13449 define IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_SHIFT)) & IOMUXC_GPR_GPR10_LOCK_SEC_ERR_RESP_MASK)
  083963: line 13450 define IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_MASK (0x100000U)
  0839a4: line 13451 define IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_SHIFT (20U)
  0839e0: line 13452 define IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_SHIFT)) & IOMUXC_GPR_GPR10_LOCK_DCPKEY_OCOTP_OR_KEYMUX_MASK)
  083a9d: line 13453 define IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_MASK (0x1000000U)
  083ad4: line 13454 define IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_SHIFT (24U)
  083b05: line 13455 define IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_SHIFT)) & IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_EN_MASK)
  083ba1: line 13456 define IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_MASK (0xFE000000U)
  083bdb: line 13457 define IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_SHIFT (25U)
  083c0e: line 13458 define IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_SHIFT)) & IOMUXC_GPR_GPR10_LOCK_OCRAM_TZ_ADDR_MASK)
  083cb0: line 13463 define IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_MASK (0x3U)
  083ce2: line 13464 define IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_SHIFT (0U)
  083d13: line 13465 define IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_SHIFT)) & IOMUXC_GPR_GPR11_M7_APC_AC_R0_CTRL_MASK)
  083db2: line 13466 define IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_MASK (0xCU)
  083de4: line 13467 define IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_SHIFT (2U)
  083e15: line 13468 define IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_SHIFT)) & IOMUXC_GPR_GPR11_M7_APC_AC_R1_CTRL_MASK)
  083eb4: line 13469 define IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_MASK (0x30U)
  083ee7: line 13470 define IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_SHIFT (4U)
  083f18: line 13471 define IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_SHIFT)) & IOMUXC_GPR_GPR11_M7_APC_AC_R2_CTRL_MASK)
  083fb7: line 13472 define IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_MASK (0xC0U)
  083fea: line 13473 define IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_SHIFT (6U)
  08401b: line 13474 define IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_SHIFT)) & IOMUXC_GPR_GPR11_M7_APC_AC_R3_CTRL_MASK)
  0840ba: line 13475 define IOMUXC_GPR_GPR11_BEE_DE_RX_EN_MASK (0xF00U)
  0840e9: line 13476 define IOMUXC_GPR_GPR11_BEE_DE_RX_EN_SHIFT (8U)
  084115: line 13477 define IOMUXC_GPR_GPR11_BEE_DE_RX_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR11_BEE_DE_RX_EN_SHIFT)) & IOMUXC_GPR_GPR11_BEE_DE_RX_EN_MASK)
  0841a5: line 13478 define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_MASK (0x30000U)
  0841e0: line 13479 define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_SHIFT (16U)
  084217: line 13480 define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_SHIFT)) & IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R0_CTRL_MASK)
  0842c5: line 13481 define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_MASK (0xC0000U)
  084300: line 13482 define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_SHIFT (18U)
  084337: line 13483 define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_SHIFT)) & IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R1_CTRL_MASK)
  0843e5: line 13484 define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_MASK (0x300000U)
  084421: line 13485 define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_SHIFT (20U)
  084458: line 13486 define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_SHIFT)) & IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R2_CTRL_MASK)
  084506: line 13487 define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_MASK (0xC00000U)
  084542: line 13488 define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_SHIFT (22U)
  084579: line 13489 define IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_SHIFT)) & IOMUXC_GPR_GPR11_LOCK_M7_APC_AC_R3_CTRL_MASK)
  084627: line 13490 define IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_MASK (0xF000000U)
  08465f: line 13491 define IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_SHIFT (24U)
  084691: line 13492 define IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_SHIFT)) & IOMUXC_GPR_GPR11_LOCK_BEE_DE_RX_EN_MASK)
  084730: line 13497 define IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_MASK (0x1U)
  084766: line 13498 define IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_SHIFT (0U)
  08479b: line 13499 define IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR12_FLEXIO1_IPG_STOP_MODE_MASK)
  084846: line 13500 define IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_MASK (0x2U)
  084877: line 13501 define IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_SHIFT (1U)
  0848a7: line 13502 define IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR12_FLEXIO1_IPG_DOZE_MASK)
  084943: line 13503 define IOMUXC_GPR_GPR12_FLEXIO2_IPG_STOP_MODE_MASK (0x4U)
  084979: line 13504 define IOMUXC_GPR_GPR12_FLEXIO2_IPG_STOP_MODE_SHIFT (2U)
  0849ae: line 13505 define IOMUXC_GPR_GPR12_FLEXIO2_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR12_FLEXIO2_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR12_FLEXIO2_IPG_STOP_MODE_MASK)
  084a59: line 13506 define IOMUXC_GPR_GPR12_FLEXIO2_IPG_DOZE_MASK (0x8U)
  084a8a: line 13507 define IOMUXC_GPR_GPR12_FLEXIO2_IPG_DOZE_SHIFT (3U)
  084aba: line 13508 define IOMUXC_GPR_GPR12_FLEXIO2_IPG_DOZE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR12_FLEXIO2_IPG_DOZE_SHIFT)) & IOMUXC_GPR_GPR12_FLEXIO2_IPG_DOZE_MASK)
  084b56: line 13509 define IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_MASK (0x10U)
  084b8a: line 13510 define IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_SHIFT (4U)
  084bbc: line 13511 define IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_SHIFT)) & IOMUXC_GPR_GPR12_ACMP_IPG_STOP_MODE_MASK)
  084c5e: line 13516 define IOMUXC_GPR_GPR13_ARCACHE_USDHC_MASK (0x1U)
  084c8c: line 13517 define IOMUXC_GPR_GPR13_ARCACHE_USDHC_SHIFT (0U)
  084cb9: line 13518 define IOMUXC_GPR_GPR13_ARCACHE_USDHC(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR13_ARCACHE_USDHC_SHIFT)) & IOMUXC_GPR_GPR13_ARCACHE_USDHC_MASK)
  084d4c: line 13519 define IOMUXC_GPR_GPR13_AWCACHE_USDHC_MASK (0x2U)
  084d7a: line 13520 define IOMUXC_GPR_GPR13_AWCACHE_USDHC_SHIFT (1U)
  084da7: line 13521 define IOMUXC_GPR_GPR13_AWCACHE_USDHC(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR13_AWCACHE_USDHC_SHIFT)) & IOMUXC_GPR_GPR13_AWCACHE_USDHC_MASK)
  084e3a: line 13522 define IOMUXC_GPR_GPR13_CACHE_ENET_MASK (0x80U)
  084e66: line 13523 define IOMUXC_GPR_GPR13_CACHE_ENET_SHIFT (7U)
  084e90: line 13524 define IOMUXC_GPR_GPR13_CACHE_ENET(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR13_CACHE_ENET_SHIFT)) & IOMUXC_GPR_GPR13_CACHE_ENET_MASK)
  084f1a: line 13525 define IOMUXC_GPR_GPR13_CACHE_USB_MASK (0x2000U)
  084f47: line 13526 define IOMUXC_GPR_GPR13_CACHE_USB_SHIFT (13U)
  084f71: line 13527 define IOMUXC_GPR_GPR13_CACHE_USB(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR13_CACHE_USB_SHIFT)) & IOMUXC_GPR_GPR13_CACHE_USB_MASK)
  084ff8: line 13532 define IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_MASK (0x1U)
  08502f: line 13533 define IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_SHIFT (0U)
  085065: line 13534 define IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_SHIFT)) & IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_DN_MASK)
  085113: line 13535 define IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_MASK (0x2U)
  08514a: line 13536 define IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_SHIFT (1U)
  085180: line 13537 define IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_SHIFT)) & IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_DN_MASK)
  08522e: line 13538 define IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_MASK (0x4U)
  085265: line 13539 define IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_SHIFT (2U)
  08529b: line 13540 define IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_SHIFT)) & IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_DN_MASK)
  085349: line 13541 define IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_MASK (0x8U)
  085380: line 13542 define IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_SHIFT (3U)
  0853b6: line 13543 define IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_SHIFT)) & IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_DN_MASK)
  085464: line 13544 define IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_MASK (0x10U)
  08549c: line 13545 define IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_SHIFT (4U)
  0854d2: line 13546 define IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_SHIFT)) & IOMUXC_GPR_GPR14_ACMP1_CMP_IGEN_TRIM_UP_MASK)
  085580: line 13547 define IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_MASK (0x20U)
  0855b8: line 13548 define IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_SHIFT (5U)
  0855ee: line 13549 define IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_SHIFT)) & IOMUXC_GPR_GPR14_ACMP2_CMP_IGEN_TRIM_UP_MASK)
  08569c: line 13550 define IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_MASK (0x40U)
  0856d4: line 13551 define IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_SHIFT (6U)
  08570a: line 13552 define IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_SHIFT)) & IOMUXC_GPR_GPR14_ACMP3_CMP_IGEN_TRIM_UP_MASK)
  0857b8: line 13553 define IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_MASK (0x80U)
  0857f0: line 13554 define IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_SHIFT (7U)
  085826: line 13555 define IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_SHIFT)) & IOMUXC_GPR_GPR14_ACMP4_CMP_IGEN_TRIM_UP_MASK)
  0858d4: line 13556 define IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_MASK (0x100U)
  08590b: line 13557 define IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_SHIFT (8U)
  08593f: line 13558 define IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_SHIFT)) & IOMUXC_GPR_GPR14_ACMP1_SAMPLE_SYNC_EN_MASK)
  0859e7: line 13559 define IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_MASK (0x200U)
  085a1e: line 13560 define IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_SHIFT (9U)
  085a52: line 13561 define IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_SHIFT)) & IOMUXC_GPR_GPR14_ACMP2_SAMPLE_SYNC_EN_MASK)
  085afa: line 13562 define IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_MASK (0x400U)
  085b31: line 13563 define IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_SHIFT (10U)
  085b66: line 13564 define IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_SHIFT)) & IOMUXC_GPR_GPR14_ACMP3_SAMPLE_SYNC_EN_MASK)
  085c0e: line 13565 define IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_MASK (0x800U)
  085c45: line 13566 define IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_SHIFT (11U)
  085c7a: line 13567 define IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_SHIFT)) & IOMUXC_GPR_GPR14_ACMP4_SAMPLE_SYNC_EN_MASK)
  085d22: line 13568 define IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_MASK (0xF0000U)
  085d54: line 13569 define IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_SHIFT (16U)
  085d82: line 13570 define IOMUXC_GPR_GPR14_CM7_CFGITCMSZ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_SHIFT)) & IOMUXC_GPR_GPR14_CM7_CFGITCMSZ_MASK)
  085e15: line 13571 define IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_MASK (0xF00000U)
  085e48: line 13572 define IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_SHIFT (20U)
  085e76: line 13573 define IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_SHIFT)) & IOMUXC_GPR_GPR14_CM7_CFGDTCMSZ_MASK)
  085f09: line 13578 define IOMUXC_GPR_GPR16_INIT_ITCM_EN_MASK (0x1U)
  085f36: line 13579 define IOMUXC_GPR_GPR16_INIT_ITCM_EN_SHIFT (0U)
  085f62: line 13580 define IOMUXC_GPR_GPR16_INIT_ITCM_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR16_INIT_ITCM_EN_SHIFT)) & IOMUXC_GPR_GPR16_INIT_ITCM_EN_MASK)
  085ff2: line 13581 define IOMUXC_GPR_GPR16_INIT_DTCM_EN_MASK (0x2U)
  08601f: line 13582 define IOMUXC_GPR_GPR16_INIT_DTCM_EN_SHIFT (1U)
  08604b: line 13583 define IOMUXC_GPR_GPR16_INIT_DTCM_EN(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR16_INIT_DTCM_EN_SHIFT)) & IOMUXC_GPR_GPR16_INIT_DTCM_EN_MASK)
  0860db: line 13584 define IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_MASK (0x4U)
  086110: line 13585 define IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_SHIFT (2U)
  086144: line 13586 define IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_SHIFT)) & IOMUXC_GPR_GPR16_FLEXRAM_BANK_CFG_SEL_MASK)
  0861ec: line 13587 define IOMUXC_GPR_GPR16_CM7_INIT_VTOR_MASK (0xFFFFFF80U)
  086221: line 13588 define IOMUXC_GPR_GPR16_CM7_INIT_VTOR_SHIFT (7U)
  08624e: line 13589 define IOMUXC_GPR_GPR16_CM7_INIT_VTOR(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR16_CM7_INIT_VTOR_SHIFT)) & IOMUXC_GPR_GPR16_CM7_INIT_VTOR_MASK)
  0862e1: line 13594 define IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_MASK (0xFFFFFFFFU)
  086319: line 13595 define IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_SHIFT (0U)
  086349: line 13596 define IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_SHIFT)) & IOMUXC_GPR_GPR17_FLEXRAM_BANK_CFG_MASK)
  0863e5: line 13601 define IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_MASK (0x1U)
  08641b: line 13602 define IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_SHIFT (0U)
  086450: line 13603 define IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_SHIFT)) & IOMUXC_GPR_GPR18_LOCK_M7_APC_AC_R0_BOT_MASK)
  0864fb: line 13604 define IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_MASK (0xFFFFFFF8U)
  086533: line 13605 define IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_SHIFT (3U)
  086563: line 13606 define IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_SHIFT)) & IOMUXC_GPR_GPR18_M7_APC_AC_R0_BOT_MASK)
  0865ff: line 13611 define IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_MASK (0x1U)
  086635: line 13612 define IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_SHIFT (0U)
  08666a: line 13613 define IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_SHIFT)) & IOMUXC_GPR_GPR19_LOCK_M7_APC_AC_R0_TOP_MASK)
  086715: line 13614 define IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_MASK (0xFFFFFFF8U)
  08674d: line 13615 define IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_SHIFT (3U)
  08677d: line 13616 define IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_SHIFT)) & IOMUXC_GPR_GPR19_M7_APC_AC_R0_TOP_MASK)
  086819: line 13621 define IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_MASK (0x1U)
  08684f: line 13622 define IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_SHIFT (0U)
  086884: line 13623 define IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_SHIFT)) & IOMUXC_GPR_GPR20_LOCK_M7_APC_AC_R1_BOT_MASK)
  08692f: line 13624 define IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_MASK (0xFFFFFFF8U)
  086967: line 13625 define IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_SHIFT (3U)
  086997: line 13626 define IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_SHIFT)) & IOMUXC_GPR_GPR20_M7_APC_AC_R1_BOT_MASK)
  086a33: line 13631 define IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_MASK (0x1U)
  086a69: line 13632 define IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_SHIFT (0U)
  086a9e: line 13633 define IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_SHIFT)) & IOMUXC_GPR_GPR21_LOCK_M7_APC_AC_R1_TOP_MASK)
  086b49: line 13634 define IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_MASK (0xFFFFFFF8U)
  086b81: line 13635 define IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_SHIFT (3U)
  086bb1: line 13636 define IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_SHIFT)) & IOMUXC_GPR_GPR21_M7_APC_AC_R1_TOP_MASK)
  086c4d: line 13641 define IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_MASK (0x1U)
  086c83: line 13642 define IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_SHIFT (0U)
  086cb8: line 13643 define IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_SHIFT)) & IOMUXC_GPR_GPR22_LOCK_M7_APC_AC_R2_BOT_MASK)
  086d63: line 13644 define IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_MASK (0xFFFFFFF8U)
  086d9b: line 13645 define IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_SHIFT (3U)
  086dcb: line 13646 define IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_SHIFT)) & IOMUXC_GPR_GPR22_M7_APC_AC_R2_BOT_MASK)
  086e67: line 13651 define IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP_MASK (0x1U)
  086e9d: line 13652 define IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP_SHIFT (0U)
  086ed2: line 13653 define IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP_SHIFT)) & IOMUXC_GPR_GPR23_LOCK_M7_APC_AC_R1_TOP_MASK)
  086f7d: line 13654 define IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_MASK (0xFFFFFFF8U)
  086fb5: line 13655 define IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_SHIFT (3U)
  086fe5: line 13656 define IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_SHIFT)) & IOMUXC_GPR_GPR23_M7_APC_AC_R2_TOP_MASK)
  087081: line 13661 define IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_MASK (0x1U)
  0870b7: line 13662 define IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_SHIFT (0U)
  0870ec: line 13663 define IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_SHIFT)) & IOMUXC_GPR_GPR24_LOCK_M7_APC_AC_R3_BOT_MASK)
  087197: line 13664 define IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT_MASK (0xFFFFFFF8U)
  0871cf: line 13665 define IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT_SHIFT (3U)
  0871ff: line 13666 define IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT_SHIFT)) & IOMUXC_GPR_GPR24_M7_APC_AC_R2_BOT_MASK)
  08729b: line 13671 define IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_MASK (0x1U)
  0872d1: line 13672 define IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_SHIFT (0U)
  087306: line 13673 define IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_SHIFT)) & IOMUXC_GPR_GPR25_LOCK_M7_APC_AC_R3_TOP_MASK)
  0873b1: line 13674 define IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_MASK (0xFFFFFFF8U)
  0873e9: line 13675 define IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_SHIFT (3U)
  087419: line 13676 define IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_SHIFT)) & IOMUXC_GPR_GPR25_M7_APC_AC_R3_TOP_MASK)
  0874b5: line 13687 define IOMUXC_GPR_BASE (0x400AC000u)
  0874d6: line 13689 define IOMUXC_GPR ((IOMUXC_GPR_Type *)IOMUXC_GPR_BASE)
  087509: line 13691 define IOMUXC_GPR_BASE_ADDRS { IOMUXC_GPR_BASE }
  087536: line 13693 define IOMUXC_GPR_BASE_PTRS { IOMUXC_GPR }
  08755d: line 13733 define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_MASK (0x7U)
  087597: line 13734 define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_SHIFT (0U)
  0875d0: line 13735 define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_SHIFT)) & IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_MUX_MODE_MASK)
  087687: line 13736 define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_MASK (0x10U)
  0876be: line 13737 define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_SHIFT (4U)
  0876f3: line 13738 define IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_SHIFT)) & IOMUXC_SNVS_SW_MUX_CTL_PAD_WAKEUP_SION_MASK)
  08779e: line 13743 define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_MASK (0x7U)
  0877dd: line 13744 define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_SHIFT (0U)
  08781b: line 13745 define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_SHIFT)) & IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_MUX_MODE_MASK)
  0878e1: line 13746 define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_MASK (0x10U)
  08791d: line 13747 define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_SHIFT (4U)
  087957: line 13748 define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_SHIFT)) & IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_ON_REQ_SION_MASK)
  087a11: line 13753 define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_MASK (0x7U)
  087a52: line 13754 define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_SHIFT (0U)
  087a92: line 13755 define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_SHIFT)) & IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_MUX_MODE_MASK)
  087b5e: line 13756 define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_MASK (0x10U)
  087b9c: line 13757 define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_SHIFT (4U)
  087bd8: line 13758 define IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_SHIFT)) & IOMUXC_SNVS_SW_MUX_CTL_PAD_PMIC_STBY_REQ_SION_MASK)
  087c98: line 13763 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_MASK (0x1U)
  087cd0: line 13764 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_SHIFT (0U)
  087d07: line 13765 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SRE_MASK)
  087db8: line 13766 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_MASK (0x38U)
  087df1: line 13767 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_SHIFT (3U)
  087e28: line 13768 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_DSE_MASK)
  087ed9: line 13769 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_MASK (0xC0U)
  087f14: line 13770 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_SHIFT (6U)
  087f4d: line 13771 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_SPEED_MASK)
  088004: line 13772 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_MASK (0x800U)
  08803e: line 13773 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_SHIFT (11U)
  088076: line 13774 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_ODE_MASK)
  088127: line 13775 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_MASK (0x1000U)
  088162: line 13776 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_SHIFT (12U)
  08819a: line 13777 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PKE_MASK)
  08824b: line 13778 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_MASK (0x2000U)
  088286: line 13779 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_SHIFT (13U)
  0882be: line 13780 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUE_MASK)
  08836f: line 13781 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_MASK (0xC000U)
  0883aa: line 13782 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_SHIFT (14U)
  0883e2: line 13783 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_PUS_MASK)
  088493: line 13784 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_MASK (0x10000U)
  0884cf: line 13785 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_SHIFT (16U)
  088507: line 13786 define IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_TEST_MODE_HYS_MASK)
  0885b8: line 13791 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_MASK (0x1U)
  0885ec: line 13792 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_SHIFT (0U)
  08861f: line 13793 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SRE_MASK)
  0886c4: line 13794 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_MASK (0x38U)
  0886f9: line 13795 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_SHIFT (3U)
  08872c: line 13796 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_DSE_MASK)
  0887d1: line 13797 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_MASK (0xC0U)
  088808: line 13798 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_SHIFT (6U)
  08883d: line 13799 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_SPEED_MASK)
  0888e8: line 13800 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_MASK (0x800U)
  08891e: line 13801 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_SHIFT (11U)
  088952: line 13802 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_ODE_MASK)
  0889f7: line 13803 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_MASK (0x1000U)
  088a2e: line 13804 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_SHIFT (12U)
  088a62: line 13805 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PKE_MASK)
  088b07: line 13806 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_MASK (0x2000U)
  088b3e: line 13807 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_SHIFT (13U)
  088b72: line 13808 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUE_MASK)
  088c17: line 13809 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_MASK (0xC000U)
  088c4e: line 13810 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_SHIFT (14U)
  088c82: line 13811 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_PUS_MASK)
  088d27: line 13812 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_MASK (0x10000U)
  088d5f: line 13813 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_SHIFT (16U)
  088d93: line 13814 define IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_POR_B_HYS_MASK)
  088e38: line 13819 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_MASK (0x1U)
  088e6c: line 13820 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_SHIFT (0U)
  088e9f: line 13821 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SRE_MASK)
  088f44: line 13822 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_MASK (0x38U)
  088f79: line 13823 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_SHIFT (3U)
  088fac: line 13824 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_DSE_MASK)
  089051: line 13825 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_MASK (0xC0U)
  089088: line 13826 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_SHIFT (6U)
  0890bd: line 13827 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_SPEED_MASK)
  089168: line 13828 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_MASK (0x800U)
  08919e: line 13829 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_SHIFT (11U)
  0891d2: line 13830 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_ODE_MASK)
  089277: line 13831 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_MASK (0x1000U)
  0892ae: line 13832 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_SHIFT (12U)
  0892e2: line 13833 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PKE_MASK)
  089387: line 13834 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_MASK (0x2000U)
  0893be: line 13835 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_SHIFT (13U)
  0893f2: line 13836 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUE_MASK)
  089497: line 13837 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_MASK (0xC000U)
  0894ce: line 13838 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_SHIFT (14U)
  089502: line 13839 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_PUS_MASK)
  0895a7: line 13840 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_MASK (0x10000U)
  0895df: line 13841 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_SHIFT (16U)
  089613: line 13842 define IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_ONOFF_HYS_MASK)
  0896b8: line 13847 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_MASK (0x1U)
  0896ed: line 13848 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_SHIFT (0U)
  089721: line 13849 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SRE_MASK)
  0897c9: line 13850 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_MASK (0x38U)
  0897ff: line 13851 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_SHIFT (3U)
  089833: line 13852 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_DSE_MASK)
  0898db: line 13853 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_MASK (0xC0U)
  089913: line 13854 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_SHIFT (6U)
  089949: line 13855 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_SPEED_MASK)
  0899f7: line 13856 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_MASK (0x800U)
  089a2e: line 13857 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_SHIFT (11U)
  089a63: line 13858 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_ODE_MASK)
  089b0b: line 13859 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_MASK (0x1000U)
  089b43: line 13860 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_SHIFT (12U)
  089b78: line 13861 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PKE_MASK)
  089c20: line 13862 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_MASK (0x2000U)
  089c58: line 13863 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_SHIFT (13U)
  089c8d: line 13864 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUE_MASK)
  089d35: line 13865 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_MASK (0xC000U)
  089d6d: line 13866 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_SHIFT (14U)
  089da2: line 13867 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_PUS_MASK)
  089e4a: line 13868 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_MASK (0x10000U)
  089e83: line 13869 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_SHIFT (16U)
  089eb8: line 13870 define IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_WAKEUP_HYS_MASK)
  089f60: line 13875 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_MASK (0x1U)
  089f9a: line 13876 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_SHIFT (0U)
  089fd3: line 13877 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SRE_MASK)
  08a08a: line 13878 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_MASK (0x38U)
  08a0c5: line 13879 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_SHIFT (3U)
  08a0fe: line 13880 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_DSE_MASK)
  08a1b5: line 13881 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_MASK (0xC0U)
  08a1f2: line 13882 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_SHIFT (6U)
  08a22d: line 13883 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_SPEED_MASK)
  08a2ea: line 13884 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_MASK (0x800U)
  08a326: line 13885 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_SHIFT (11U)
  08a360: line 13886 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_ODE_MASK)
  08a417: line 13887 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_MASK (0x1000U)
  08a454: line 13888 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_SHIFT (12U)
  08a48e: line 13889 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PKE_MASK)
  08a545: line 13890 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_MASK (0x2000U)
  08a582: line 13891 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_SHIFT (13U)
  08a5bc: line 13892 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUE_MASK)
  08a673: line 13893 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_MASK (0xC000U)
  08a6b0: line 13894 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_SHIFT (14U)
  08a6ea: line 13895 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_PUS_MASK)
  08a7a1: line 13896 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_MASK (0x10000U)
  08a7df: line 13897 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_SHIFT (16U)
  08a819: line 13898 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_ON_REQ_HYS_MASK)
  08a8d0: line 13903 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_MASK (0x1U)
  08a90c: line 13904 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_SHIFT (0U)
  08a947: line 13905 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SRE_MASK)
  08aa04: line 13906 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_MASK (0x38U)
  08aa41: line 13907 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_SHIFT (3U)
  08aa7c: line 13908 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_DSE_MASK)
  08ab39: line 13909 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_MASK (0xC0U)
  08ab78: line 13910 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_SHIFT (6U)
  08abb5: line 13911 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_SPEED_MASK)
  08ac78: line 13912 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_MASK (0x800U)
  08acb6: line 13913 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_SHIFT (11U)
  08acf2: line 13914 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_ODE_MASK)
  08adaf: line 13915 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_MASK (0x1000U)
  08adee: line 13916 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_SHIFT (12U)
  08ae2a: line 13917 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PKE_MASK)
  08aee7: line 13918 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_MASK (0x2000U)
  08af26: line 13919 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_SHIFT (13U)
  08af62: line 13920 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUE_MASK)
  08b01f: line 13921 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_MASK (0xC000U)
  08b05e: line 13922 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_SHIFT (14U)
  08b09a: line 13923 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_PUS_MASK)
  08b157: line 13924 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_MASK (0x10000U)
  08b197: line 13925 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_SHIFT (16U)
  08b1d3: line 13926 define IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_SHIFT)) & IOMUXC_SNVS_SW_PAD_CTL_PAD_PMIC_STBY_REQ_HYS_MASK)
  08b290: line 13937 define IOMUXC_SNVS_BASE (0x400A8000u)
  08b2b2: line 13939 define IOMUXC_SNVS ((IOMUXC_SNVS_Type *)IOMUXC_SNVS_BASE)
  08b2e8: line 13941 define IOMUXC_SNVS_BASE_ADDRS { IOMUXC_SNVS_BASE }
  08b317: line 13943 define IOMUXC_SNVS_BASE_PTRS { IOMUXC_SNVS }
  08b340: line 13978 define IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_MASK (0x1U)
  08b375: line 13979 define IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_SHIFT (0U)
  08b3a9: line 13980 define IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_SHIFT)) & IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_MASK)
  08b451: line 13981 define IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_MASK (0x2U)
  08b48a: line 13982 define IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_SHIFT (1U)
  08b4c2: line 13983 define IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_SHIFT)) & IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_MASK)
  08b576: line 13984 define IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_MASK (0xCU)
  08b5a8: line 13985 define IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_SHIFT (2U)
  08b5d9: line 13986 define IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_SHIFT)) & IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_MASK)
  08b678: line 13987 define IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_MASK (0x10000U)
  08b6b0: line 13988 define IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_SHIFT (16U)
  08b6e4: line 13989 define IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_SHIFT)) & IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_MASK)
  08b789: line 13990 define IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_MASK (0x20000U)
  08b7bf: line 13991 define IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_SHIFT (17U)
  08b7f1: line 13992 define IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_SHIFT)) & IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_MASK)
  08b890: line 13993 define IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_MASK (0x40000U)
  08b8c6: line 13994 define IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_SHIFT (18U)
  08b8f8: line 13995 define IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_SHIFT)) & IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_MASK)
  08b997: line 13996 define IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_MASK (0x80000U)
  08b9ce: line 13997 define IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_SHIFT (19U)
  08ba01: line 13998 define IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK(x) (((uint32_t)(((uint32_t)(x)) << IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_SHIFT)) & IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_MASK)
  08baa3: line 14009 define IOMUXC_SNVS_GPR_BASE (0x400A4000u)
  08bac9: line 14011 define IOMUXC_SNVS_GPR ((IOMUXC_SNVS_GPR_Type *)IOMUXC_SNVS_GPR_BASE)
  08bb0b: line 14013 define IOMUXC_SNVS_GPR_BASE_ADDRS { IOMUXC_SNVS_GPR_BASE }
  08bb42: line 14015 define IOMUXC_SNVS_GPR_BASE_PTRS { IOMUXC_SNVS_GPR }
  08bb73: line 14050 define KPP_KPCR_KRE_MASK (0xFFU)
  08bb90: line 14051 define KPP_KPCR_KRE_SHIFT (0U)
  08bbab: line 14052 define KPP_KPCR_KRE(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPCR_KRE_SHIFT)) & KPP_KPCR_KRE_MASK)
  08bc08: line 14053 define KPP_KPCR_KCO_MASK (0xFF00U)
  08bc27: line 14054 define KPP_KPCR_KCO_SHIFT (8U)
  08bc42: line 14055 define KPP_KPCR_KCO(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPCR_KCO_SHIFT)) & KPP_KPCR_KCO_MASK)
  08bc9f: line 14060 define KPP_KPSR_KPKD_MASK (0x1U)
  08bcbc: line 14061 define KPP_KPSR_KPKD_SHIFT (0U)
  08bcd8: line 14062 define KPP_KPSR_KPKD(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KPKD_SHIFT)) & KPP_KPSR_KPKD_MASK)
  08bd38: line 14063 define KPP_KPSR_KPKR_MASK (0x2U)
  08bd55: line 14064 define KPP_KPSR_KPKR_SHIFT (1U)
  08bd71: line 14065 define KPP_KPSR_KPKR(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KPKR_SHIFT)) & KPP_KPSR_KPKR_MASK)
  08bdd1: line 14066 define KPP_KPSR_KDSC_MASK (0x4U)
  08bdee: line 14067 define KPP_KPSR_KDSC_SHIFT (2U)
  08be0a: line 14068 define KPP_KPSR_KDSC(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KDSC_SHIFT)) & KPP_KPSR_KDSC_MASK)
  08be6a: line 14069 define KPP_KPSR_KRSS_MASK (0x8U)
  08be87: line 14070 define KPP_KPSR_KRSS_SHIFT (3U)
  08bea3: line 14071 define KPP_KPSR_KRSS(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KRSS_SHIFT)) & KPP_KPSR_KRSS_MASK)
  08bf03: line 14072 define KPP_KPSR_KDIE_MASK (0x100U)
  08bf22: line 14073 define KPP_KPSR_KDIE_SHIFT (8U)
  08bf3e: line 14074 define KPP_KPSR_KDIE(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KDIE_SHIFT)) & KPP_KPSR_KDIE_MASK)
  08bf9e: line 14075 define KPP_KPSR_KRIE_MASK (0x200U)
  08bfbd: line 14076 define KPP_KPSR_KRIE_SHIFT (9U)
  08bfd9: line 14077 define KPP_KPSR_KRIE(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPSR_KRIE_SHIFT)) & KPP_KPSR_KRIE_MASK)
  08c039: line 14082 define KPP_KDDR_KRDD_MASK (0xFFU)
  08c057: line 14083 define KPP_KDDR_KRDD_SHIFT (0U)
  08c073: line 14084 define KPP_KDDR_KRDD(x) (((uint16_t)(((uint16_t)(x)) << KPP_KDDR_KRDD_SHIFT)) & KPP_KDDR_KRDD_MASK)
  08c0d3: line 14085 define KPP_KDDR_KCDD_MASK (0xFF00U)
  08c0f3: line 14086 define KPP_KDDR_KCDD_SHIFT (8U)
  08c10f: line 14087 define KPP_KDDR_KCDD(x) (((uint16_t)(((uint16_t)(x)) << KPP_KDDR_KCDD_SHIFT)) & KPP_KDDR_KCDD_MASK)
  08c16f: line 14092 define KPP_KPDR_KRD_MASK (0xFFU)
  08c18c: line 14093 define KPP_KPDR_KRD_SHIFT (0U)
  08c1a7: line 14094 define KPP_KPDR_KRD(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPDR_KRD_SHIFT)) & KPP_KPDR_KRD_MASK)
  08c204: line 14095 define KPP_KPDR_KCD_MASK (0xFF00U)
  08c223: line 14096 define KPP_KPDR_KCD_SHIFT (8U)
  08c23e: line 14097 define KPP_KPDR_KCD(x) (((uint16_t)(((uint16_t)(x)) << KPP_KPDR_KCD_SHIFT)) & KPP_KPDR_KCD_MASK)
  08c29b: line 14108 define KPP_BASE (0x401FC000u)
  08c2b5: line 14110 define KPP ((KPP_Type *)KPP_BASE)
  08c2d3: line 14112 define KPP_BASE_ADDRS { KPP_BASE }
  08c2f2: line 14114 define KPP_BASE_PTRS { KPP }
  08c30b: line 14116 define KPP_IRQS { KPP_IRQn }
  08c324: line 14215 define LCDIF_CTRL_RUN_MASK (0x1U)
  08c342: line 14216 define LCDIF_CTRL_RUN_SHIFT (0U)
  08c35f: line 14217 define LCDIF_CTRL_RUN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_RUN_SHIFT)) & LCDIF_CTRL_RUN_MASK)
  08c3c2: line 14218 define LCDIF_CTRL_DATA_FORMAT_24_BIT_MASK (0x2U)
  08c3ef: line 14219 define LCDIF_CTRL_DATA_FORMAT_24_BIT_SHIFT (1U)
  08c41b: line 14220 define LCDIF_CTRL_DATA_FORMAT_24_BIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_DATA_FORMAT_24_BIT_SHIFT)) & LCDIF_CTRL_DATA_FORMAT_24_BIT_MASK)
  08c4ab: line 14221 define LCDIF_CTRL_DATA_FORMAT_18_BIT_MASK (0x4U)
  08c4d8: line 14222 define LCDIF_CTRL_DATA_FORMAT_18_BIT_SHIFT (2U)
  08c504: line 14223 define LCDIF_CTRL_DATA_FORMAT_18_BIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_DATA_FORMAT_18_BIT_SHIFT)) & LCDIF_CTRL_DATA_FORMAT_18_BIT_MASK)
  08c594: line 14224 define LCDIF_CTRL_DATA_FORMAT_16_BIT_MASK (0x8U)
  08c5c1: line 14225 define LCDIF_CTRL_DATA_FORMAT_16_BIT_SHIFT (3U)
  08c5ed: line 14226 define LCDIF_CTRL_DATA_FORMAT_16_BIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_DATA_FORMAT_16_BIT_SHIFT)) & LCDIF_CTRL_DATA_FORMAT_16_BIT_MASK)
  08c67d: line 14227 define LCDIF_CTRL_RSRVD0_MASK (0x10U)
  08c69f: line 14228 define LCDIF_CTRL_RSRVD0_SHIFT (4U)
  08c6bf: line 14229 define LCDIF_CTRL_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_RSRVD0_SHIFT)) & LCDIF_CTRL_RSRVD0_MASK)
  08c72b: line 14230 define LCDIF_CTRL_MASTER_MASK (0x20U)
  08c74d: line 14231 define LCDIF_CTRL_MASTER_SHIFT (5U)
  08c76d: line 14232 define LCDIF_CTRL_MASTER(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_MASTER_SHIFT)) & LCDIF_CTRL_MASTER_MASK)
  08c7d9: line 14233 define LCDIF_CTRL_ENABLE_PXP_HANDSHAKE_MASK (0x40U)
  08c809: line 14234 define LCDIF_CTRL_ENABLE_PXP_HANDSHAKE_SHIFT (6U)
  08c837: line 14235 define LCDIF_CTRL_ENABLE_PXP_HANDSHAKE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_ENABLE_PXP_HANDSHAKE_SHIFT)) & LCDIF_CTRL_ENABLE_PXP_HANDSHAKE_MASK)
  08c8cd: line 14236 define LCDIF_CTRL_WORD_LENGTH_MASK (0x300U)
  08c8f5: line 14237 define LCDIF_CTRL_WORD_LENGTH_SHIFT (8U)
  08c91a: line 14238 define LCDIF_CTRL_WORD_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_WORD_LENGTH_SHIFT)) & LCDIF_CTRL_WORD_LENGTH_MASK)
  08c995: line 14239 define LCDIF_CTRL_LCD_DATABUS_WIDTH_MASK (0xC00U)
  08c9c3: line 14240 define LCDIF_CTRL_LCD_DATABUS_WIDTH_SHIFT (10U)
  08c9ef: line 14241 define LCDIF_CTRL_LCD_DATABUS_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_LCD_DATABUS_WIDTH_SHIFT)) & LCDIF_CTRL_LCD_DATABUS_WIDTH_MASK)
  08ca7c: line 14242 define LCDIF_CTRL_CSC_DATA_SWIZZLE_MASK (0x3000U)
  08caaa: line 14243 define LCDIF_CTRL_CSC_DATA_SWIZZLE_SHIFT (12U)
  08cad5: line 14244 define LCDIF_CTRL_CSC_DATA_SWIZZLE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CSC_DATA_SWIZZLE_SHIFT)) & LCDIF_CTRL_CSC_DATA_SWIZZLE_MASK)
  08cb5f: line 14245 define LCDIF_CTRL_INPUT_DATA_SWIZZLE_MASK (0xC000U)
  08cb8f: line 14246 define LCDIF_CTRL_INPUT_DATA_SWIZZLE_SHIFT (14U)
  08cbbc: line 14247 define LCDIF_CTRL_INPUT_DATA_SWIZZLE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_INPUT_DATA_SWIZZLE_SHIFT)) & LCDIF_CTRL_INPUT_DATA_SWIZZLE_MASK)
  08cc4c: line 14248 define LCDIF_CTRL_DOTCLK_MODE_MASK (0x20000U)
  08cc76: line 14249 define LCDIF_CTRL_DOTCLK_MODE_SHIFT (17U)
  08cc9c: line 14250 define LCDIF_CTRL_DOTCLK_MODE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_DOTCLK_MODE_SHIFT)) & LCDIF_CTRL_DOTCLK_MODE_MASK)
  08cd17: line 14251 define LCDIF_CTRL_BYPASS_COUNT_MASK (0x80000U)
  08cd42: line 14252 define LCDIF_CTRL_BYPASS_COUNT_SHIFT (19U)
  08cd69: line 14253 define LCDIF_CTRL_BYPASS_COUNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_BYPASS_COUNT_SHIFT)) & LCDIF_CTRL_BYPASS_COUNT_MASK)
  08cde7: line 14254 define LCDIF_CTRL_SHIFT_NUM_BITS_MASK (0x3E00000U)
  08ce16: line 14255 define LCDIF_CTRL_SHIFT_NUM_BITS_SHIFT (21U)
  08ce3f: line 14256 define LCDIF_CTRL_SHIFT_NUM_BITS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SHIFT_NUM_BITS_SHIFT)) & LCDIF_CTRL_SHIFT_NUM_BITS_MASK)
  08cec3: line 14257 define LCDIF_CTRL_DATA_SHIFT_DIR_MASK (0x4000000U)
  08cef2: line 14258 define LCDIF_CTRL_DATA_SHIFT_DIR_SHIFT (26U)
  08cf1b: line 14259 define LCDIF_CTRL_DATA_SHIFT_DIR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_DATA_SHIFT_DIR_SHIFT)) & LCDIF_CTRL_DATA_SHIFT_DIR_MASK)
  08cf9f: line 14260 define LCDIF_CTRL_CLKGATE_MASK (0x40000000U)
  08cfc8: line 14261 define LCDIF_CTRL_CLKGATE_SHIFT (30U)
  08cfea: line 14262 define LCDIF_CTRL_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLKGATE_SHIFT)) & LCDIF_CTRL_CLKGATE_MASK)
  08d059: line 14263 define LCDIF_CTRL_SFTRST_MASK (0x80000000U)
  08d081: line 14264 define LCDIF_CTRL_SFTRST_SHIFT (31U)
  08d0a2: line 14265 define LCDIF_CTRL_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SFTRST_SHIFT)) & LCDIF_CTRL_SFTRST_MASK)
  08d10e: line 14270 define LCDIF_CTRL_SET_RUN_MASK (0x1U)
  08d130: line 14271 define LCDIF_CTRL_SET_RUN_SHIFT (0U)
  08d151: line 14272 define LCDIF_CTRL_SET_RUN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_RUN_SHIFT)) & LCDIF_CTRL_SET_RUN_MASK)
  08d1c0: line 14273 define LCDIF_CTRL_SET_DATA_FORMAT_24_BIT_MASK (0x2U)
  08d1f1: line 14274 define LCDIF_CTRL_SET_DATA_FORMAT_24_BIT_SHIFT (1U)
  08d221: line 14275 define LCDIF_CTRL_SET_DATA_FORMAT_24_BIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_DATA_FORMAT_24_BIT_SHIFT)) & LCDIF_CTRL_SET_DATA_FORMAT_24_BIT_MASK)
  08d2bd: line 14276 define LCDIF_CTRL_SET_DATA_FORMAT_18_BIT_MASK (0x4U)
  08d2ee: line 14277 define LCDIF_CTRL_SET_DATA_FORMAT_18_BIT_SHIFT (2U)
  08d31e: line 14278 define LCDIF_CTRL_SET_DATA_FORMAT_18_BIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_DATA_FORMAT_18_BIT_SHIFT)) & LCDIF_CTRL_SET_DATA_FORMAT_18_BIT_MASK)
  08d3ba: line 14279 define LCDIF_CTRL_SET_DATA_FORMAT_16_BIT_MASK (0x8U)
  08d3eb: line 14280 define LCDIF_CTRL_SET_DATA_FORMAT_16_BIT_SHIFT (3U)
  08d41b: line 14281 define LCDIF_CTRL_SET_DATA_FORMAT_16_BIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_DATA_FORMAT_16_BIT_SHIFT)) & LCDIF_CTRL_SET_DATA_FORMAT_16_BIT_MASK)
  08d4b7: line 14282 define LCDIF_CTRL_SET_RSRVD0_MASK (0x10U)
  08d4dd: line 14283 define LCDIF_CTRL_SET_RSRVD0_SHIFT (4U)
  08d501: line 14284 define LCDIF_CTRL_SET_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_RSRVD0_SHIFT)) & LCDIF_CTRL_SET_RSRVD0_MASK)
  08d579: line 14285 define LCDIF_CTRL_SET_MASTER_MASK (0x20U)
  08d59f: line 14286 define LCDIF_CTRL_SET_MASTER_SHIFT (5U)
  08d5c3: line 14287 define LCDIF_CTRL_SET_MASTER(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_MASTER_SHIFT)) & LCDIF_CTRL_SET_MASTER_MASK)
  08d63b: line 14288 define LCDIF_CTRL_SET_ENABLE_PXP_HANDSHAKE_MASK (0x40U)
  08d66f: line 14289 define LCDIF_CTRL_SET_ENABLE_PXP_HANDSHAKE_SHIFT (6U)
  08d6a1: line 14290 define LCDIF_CTRL_SET_ENABLE_PXP_HANDSHAKE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_ENABLE_PXP_HANDSHAKE_SHIFT)) & LCDIF_CTRL_SET_ENABLE_PXP_HANDSHAKE_MASK)
  08d743: line 14291 define LCDIF_CTRL_SET_WORD_LENGTH_MASK (0x300U)
  08d76f: line 14292 define LCDIF_CTRL_SET_WORD_LENGTH_SHIFT (8U)
  08d798: line 14293 define LCDIF_CTRL_SET_WORD_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_WORD_LENGTH_SHIFT)) & LCDIF_CTRL_SET_WORD_LENGTH_MASK)
  08d81f: line 14294 define LCDIF_CTRL_SET_LCD_DATABUS_WIDTH_MASK (0xC00U)
  08d851: line 14295 define LCDIF_CTRL_SET_LCD_DATABUS_WIDTH_SHIFT (10U)
  08d881: line 14296 define LCDIF_CTRL_SET_LCD_DATABUS_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_LCD_DATABUS_WIDTH_SHIFT)) & LCDIF_CTRL_SET_LCD_DATABUS_WIDTH_MASK)
  08d91a: line 14297 define LCDIF_CTRL_SET_CSC_DATA_SWIZZLE_MASK (0x3000U)
  08d94c: line 14298 define LCDIF_CTRL_SET_CSC_DATA_SWIZZLE_SHIFT (12U)
  08d97b: line 14299 define LCDIF_CTRL_SET_CSC_DATA_SWIZZLE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_CSC_DATA_SWIZZLE_SHIFT)) & LCDIF_CTRL_SET_CSC_DATA_SWIZZLE_MASK)
  08da11: line 14300 define LCDIF_CTRL_SET_INPUT_DATA_SWIZZLE_MASK (0xC000U)
  08da45: line 14301 define LCDIF_CTRL_SET_INPUT_DATA_SWIZZLE_SHIFT (14U)
  08da76: line 14302 define LCDIF_CTRL_SET_INPUT_DATA_SWIZZLE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_INPUT_DATA_SWIZZLE_SHIFT)) & LCDIF_CTRL_SET_INPUT_DATA_SWIZZLE_MASK)
  08db12: line 14303 define LCDIF_CTRL_SET_DOTCLK_MODE_MASK (0x20000U)
  08db40: line 14304 define LCDIF_CTRL_SET_DOTCLK_MODE_SHIFT (17U)
  08db6a: line 14305 define LCDIF_CTRL_SET_DOTCLK_MODE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_DOTCLK_MODE_SHIFT)) & LCDIF_CTRL_SET_DOTCLK_MODE_MASK)
  08dbf1: line 14306 define LCDIF_CTRL_SET_BYPASS_COUNT_MASK (0x80000U)
  08dc20: line 14307 define LCDIF_CTRL_SET_BYPASS_COUNT_SHIFT (19U)
  08dc4b: line 14308 define LCDIF_CTRL_SET_BYPASS_COUNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_BYPASS_COUNT_SHIFT)) & LCDIF_CTRL_SET_BYPASS_COUNT_MASK)
  08dcd5: line 14309 define LCDIF_CTRL_SET_SHIFT_NUM_BITS_MASK (0x3E00000U)
  08dd08: line 14310 define LCDIF_CTRL_SET_SHIFT_NUM_BITS_SHIFT (21U)
  08dd35: line 14311 define LCDIF_CTRL_SET_SHIFT_NUM_BITS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_SHIFT_NUM_BITS_SHIFT)) & LCDIF_CTRL_SET_SHIFT_NUM_BITS_MASK)
  08ddc5: line 14312 define LCDIF_CTRL_SET_DATA_SHIFT_DIR_MASK (0x4000000U)
  08ddf8: line 14313 define LCDIF_CTRL_SET_DATA_SHIFT_DIR_SHIFT (26U)
  08de25: line 14314 define LCDIF_CTRL_SET_DATA_SHIFT_DIR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_DATA_SHIFT_DIR_SHIFT)) & LCDIF_CTRL_SET_DATA_SHIFT_DIR_MASK)
  08deb5: line 14315 define LCDIF_CTRL_SET_CLKGATE_MASK (0x40000000U)
  08dee2: line 14316 define LCDIF_CTRL_SET_CLKGATE_SHIFT (30U)
  08df08: line 14317 define LCDIF_CTRL_SET_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_CLKGATE_SHIFT)) & LCDIF_CTRL_SET_CLKGATE_MASK)
  08df83: line 14318 define LCDIF_CTRL_SET_SFTRST_MASK (0x80000000U)
  08dfaf: line 14319 define LCDIF_CTRL_SET_SFTRST_SHIFT (31U)
  08dfd4: line 14320 define LCDIF_CTRL_SET_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_SET_SFTRST_SHIFT)) & LCDIF_CTRL_SET_SFTRST_MASK)
  08e04c: line 14325 define LCDIF_CTRL_CLR_RUN_MASK (0x1U)
  08e06e: line 14326 define LCDIF_CTRL_CLR_RUN_SHIFT (0U)
  08e08f: line 14327 define LCDIF_CTRL_CLR_RUN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_RUN_SHIFT)) & LCDIF_CTRL_CLR_RUN_MASK)
  08e0fe: line 14328 define LCDIF_CTRL_CLR_DATA_FORMAT_24_BIT_MASK (0x2U)
  08e12f: line 14329 define LCDIF_CTRL_CLR_DATA_FORMAT_24_BIT_SHIFT (1U)
  08e15f: line 14330 define LCDIF_CTRL_CLR_DATA_FORMAT_24_BIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_DATA_FORMAT_24_BIT_SHIFT)) & LCDIF_CTRL_CLR_DATA_FORMAT_24_BIT_MASK)
  08e1fb: line 14331 define LCDIF_CTRL_CLR_DATA_FORMAT_18_BIT_MASK (0x4U)
  08e22c: line 14332 define LCDIF_CTRL_CLR_DATA_FORMAT_18_BIT_SHIFT (2U)
  08e25c: line 14333 define LCDIF_CTRL_CLR_DATA_FORMAT_18_BIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_DATA_FORMAT_18_BIT_SHIFT)) & LCDIF_CTRL_CLR_DATA_FORMAT_18_BIT_MASK)
  08e2f8: line 14334 define LCDIF_CTRL_CLR_DATA_FORMAT_16_BIT_MASK (0x8U)
  08e329: line 14335 define LCDIF_CTRL_CLR_DATA_FORMAT_16_BIT_SHIFT (3U)
  08e359: line 14336 define LCDIF_CTRL_CLR_DATA_FORMAT_16_BIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_DATA_FORMAT_16_BIT_SHIFT)) & LCDIF_CTRL_CLR_DATA_FORMAT_16_BIT_MASK)
  08e3f5: line 14337 define LCDIF_CTRL_CLR_RSRVD0_MASK (0x10U)
  08e41b: line 14338 define LCDIF_CTRL_CLR_RSRVD0_SHIFT (4U)
  08e43f: line 14339 define LCDIF_CTRL_CLR_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_RSRVD0_SHIFT)) & LCDIF_CTRL_CLR_RSRVD0_MASK)
  08e4b7: line 14340 define LCDIF_CTRL_CLR_MASTER_MASK (0x20U)
  08e4dd: line 14341 define LCDIF_CTRL_CLR_MASTER_SHIFT (5U)
  08e501: line 14342 define LCDIF_CTRL_CLR_MASTER(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_MASTER_SHIFT)) & LCDIF_CTRL_CLR_MASTER_MASK)
  08e579: line 14343 define LCDIF_CTRL_CLR_ENABLE_PXP_HANDSHAKE_MASK (0x40U)
  08e5ad: line 14344 define LCDIF_CTRL_CLR_ENABLE_PXP_HANDSHAKE_SHIFT (6U)
  08e5df: line 14345 define LCDIF_CTRL_CLR_ENABLE_PXP_HANDSHAKE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_ENABLE_PXP_HANDSHAKE_SHIFT)) & LCDIF_CTRL_CLR_ENABLE_PXP_HANDSHAKE_MASK)
  08e681: line 14346 define LCDIF_CTRL_CLR_WORD_LENGTH_MASK (0x300U)
  08e6ad: line 14347 define LCDIF_CTRL_CLR_WORD_LENGTH_SHIFT (8U)
  08e6d6: line 14348 define LCDIF_CTRL_CLR_WORD_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_WORD_LENGTH_SHIFT)) & LCDIF_CTRL_CLR_WORD_LENGTH_MASK)
  08e75d: line 14349 define LCDIF_CTRL_CLR_LCD_DATABUS_WIDTH_MASK (0xC00U)
  08e78f: line 14350 define LCDIF_CTRL_CLR_LCD_DATABUS_WIDTH_SHIFT (10U)
  08e7bf: line 14351 define LCDIF_CTRL_CLR_LCD_DATABUS_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_LCD_DATABUS_WIDTH_SHIFT)) & LCDIF_CTRL_CLR_LCD_DATABUS_WIDTH_MASK)
  08e858: line 14352 define LCDIF_CTRL_CLR_CSC_DATA_SWIZZLE_MASK (0x3000U)
  08e88a: line 14353 define LCDIF_CTRL_CLR_CSC_DATA_SWIZZLE_SHIFT (12U)
  08e8b9: line 14354 define LCDIF_CTRL_CLR_CSC_DATA_SWIZZLE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_CSC_DATA_SWIZZLE_SHIFT)) & LCDIF_CTRL_CLR_CSC_DATA_SWIZZLE_MASK)
  08e94f: line 14355 define LCDIF_CTRL_CLR_INPUT_DATA_SWIZZLE_MASK (0xC000U)
  08e983: line 14356 define LCDIF_CTRL_CLR_INPUT_DATA_SWIZZLE_SHIFT (14U)
  08e9b4: line 14357 define LCDIF_CTRL_CLR_INPUT_DATA_SWIZZLE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_INPUT_DATA_SWIZZLE_SHIFT)) & LCDIF_CTRL_CLR_INPUT_DATA_SWIZZLE_MASK)
  08ea50: line 14358 define LCDIF_CTRL_CLR_DOTCLK_MODE_MASK (0x20000U)
  08ea7e: line 14359 define LCDIF_CTRL_CLR_DOTCLK_MODE_SHIFT (17U)
  08eaa8: line 14360 define LCDIF_CTRL_CLR_DOTCLK_MODE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_DOTCLK_MODE_SHIFT)) & LCDIF_CTRL_CLR_DOTCLK_MODE_MASK)
  08eb2f: line 14361 define LCDIF_CTRL_CLR_BYPASS_COUNT_MASK (0x80000U)
  08eb5e: line 14362 define LCDIF_CTRL_CLR_BYPASS_COUNT_SHIFT (19U)
  08eb89: line 14363 define LCDIF_CTRL_CLR_BYPASS_COUNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_BYPASS_COUNT_SHIFT)) & LCDIF_CTRL_CLR_BYPASS_COUNT_MASK)
  08ec13: line 14364 define LCDIF_CTRL_CLR_SHIFT_NUM_BITS_MASK (0x3E00000U)
  08ec46: line 14365 define LCDIF_CTRL_CLR_SHIFT_NUM_BITS_SHIFT (21U)
  08ec73: line 14366 define LCDIF_CTRL_CLR_SHIFT_NUM_BITS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_SHIFT_NUM_BITS_SHIFT)) & LCDIF_CTRL_CLR_SHIFT_NUM_BITS_MASK)
  08ed03: line 14367 define LCDIF_CTRL_CLR_DATA_SHIFT_DIR_MASK (0x4000000U)
  08ed36: line 14368 define LCDIF_CTRL_CLR_DATA_SHIFT_DIR_SHIFT (26U)
  08ed63: line 14369 define LCDIF_CTRL_CLR_DATA_SHIFT_DIR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_DATA_SHIFT_DIR_SHIFT)) & LCDIF_CTRL_CLR_DATA_SHIFT_DIR_MASK)
  08edf3: line 14370 define LCDIF_CTRL_CLR_CLKGATE_MASK (0x40000000U)
  08ee20: line 14371 define LCDIF_CTRL_CLR_CLKGATE_SHIFT (30U)
  08ee46: line 14372 define LCDIF_CTRL_CLR_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_CLKGATE_SHIFT)) & LCDIF_CTRL_CLR_CLKGATE_MASK)
  08eec1: line 14373 define LCDIF_CTRL_CLR_SFTRST_MASK (0x80000000U)
  08eeed: line 14374 define LCDIF_CTRL_CLR_SFTRST_SHIFT (31U)
  08ef12: line 14375 define LCDIF_CTRL_CLR_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_CLR_SFTRST_SHIFT)) & LCDIF_CTRL_CLR_SFTRST_MASK)
  08ef8a: line 14380 define LCDIF_CTRL_TOG_RUN_MASK (0x1U)
  08efac: line 14381 define LCDIF_CTRL_TOG_RUN_SHIFT (0U)
  08efcd: line 14382 define LCDIF_CTRL_TOG_RUN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_RUN_SHIFT)) & LCDIF_CTRL_TOG_RUN_MASK)
  08f03c: line 14383 define LCDIF_CTRL_TOG_DATA_FORMAT_24_BIT_MASK (0x2U)
  08f06d: line 14384 define LCDIF_CTRL_TOG_DATA_FORMAT_24_BIT_SHIFT (1U)
  08f09d: line 14385 define LCDIF_CTRL_TOG_DATA_FORMAT_24_BIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_DATA_FORMAT_24_BIT_SHIFT)) & LCDIF_CTRL_TOG_DATA_FORMAT_24_BIT_MASK)
  08f139: line 14386 define LCDIF_CTRL_TOG_DATA_FORMAT_18_BIT_MASK (0x4U)
  08f16a: line 14387 define LCDIF_CTRL_TOG_DATA_FORMAT_18_BIT_SHIFT (2U)
  08f19a: line 14388 define LCDIF_CTRL_TOG_DATA_FORMAT_18_BIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_DATA_FORMAT_18_BIT_SHIFT)) & LCDIF_CTRL_TOG_DATA_FORMAT_18_BIT_MASK)
  08f236: line 14389 define LCDIF_CTRL_TOG_DATA_FORMAT_16_BIT_MASK (0x8U)
  08f267: line 14390 define LCDIF_CTRL_TOG_DATA_FORMAT_16_BIT_SHIFT (3U)
  08f297: line 14391 define LCDIF_CTRL_TOG_DATA_FORMAT_16_BIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_DATA_FORMAT_16_BIT_SHIFT)) & LCDIF_CTRL_TOG_DATA_FORMAT_16_BIT_MASK)
  08f333: line 14392 define LCDIF_CTRL_TOG_RSRVD0_MASK (0x10U)
  08f359: line 14393 define LCDIF_CTRL_TOG_RSRVD0_SHIFT (4U)
  08f37d: line 14394 define LCDIF_CTRL_TOG_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_RSRVD0_SHIFT)) & LCDIF_CTRL_TOG_RSRVD0_MASK)
  08f3f5: line 14395 define LCDIF_CTRL_TOG_MASTER_MASK (0x20U)
  08f41b: line 14396 define LCDIF_CTRL_TOG_MASTER_SHIFT (5U)
  08f43f: line 14397 define LCDIF_CTRL_TOG_MASTER(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_MASTER_SHIFT)) & LCDIF_CTRL_TOG_MASTER_MASK)
  08f4b7: line 14398 define LCDIF_CTRL_TOG_ENABLE_PXP_HANDSHAKE_MASK (0x40U)
  08f4eb: line 14399 define LCDIF_CTRL_TOG_ENABLE_PXP_HANDSHAKE_SHIFT (6U)
  08f51d: line 14400 define LCDIF_CTRL_TOG_ENABLE_PXP_HANDSHAKE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_ENABLE_PXP_HANDSHAKE_SHIFT)) & LCDIF_CTRL_TOG_ENABLE_PXP_HANDSHAKE_MASK)
  08f5bf: line 14401 define LCDIF_CTRL_TOG_WORD_LENGTH_MASK (0x300U)
  08f5eb: line 14402 define LCDIF_CTRL_TOG_WORD_LENGTH_SHIFT (8U)
  08f614: line 14403 define LCDIF_CTRL_TOG_WORD_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_WORD_LENGTH_SHIFT)) & LCDIF_CTRL_TOG_WORD_LENGTH_MASK)
  08f69b: line 14404 define LCDIF_CTRL_TOG_LCD_DATABUS_WIDTH_MASK (0xC00U)
  08f6cd: line 14405 define LCDIF_CTRL_TOG_LCD_DATABUS_WIDTH_SHIFT (10U)
  08f6fd: line 14406 define LCDIF_CTRL_TOG_LCD_DATABUS_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_LCD_DATABUS_WIDTH_SHIFT)) & LCDIF_CTRL_TOG_LCD_DATABUS_WIDTH_MASK)
  08f796: line 14407 define LCDIF_CTRL_TOG_CSC_DATA_SWIZZLE_MASK (0x3000U)
  08f7c8: line 14408 define LCDIF_CTRL_TOG_CSC_DATA_SWIZZLE_SHIFT (12U)
  08f7f7: line 14409 define LCDIF_CTRL_TOG_CSC_DATA_SWIZZLE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_CSC_DATA_SWIZZLE_SHIFT)) & LCDIF_CTRL_TOG_CSC_DATA_SWIZZLE_MASK)
  08f88d: line 14410 define LCDIF_CTRL_TOG_INPUT_DATA_SWIZZLE_MASK (0xC000U)
  08f8c1: line 14411 define LCDIF_CTRL_TOG_INPUT_DATA_SWIZZLE_SHIFT (14U)
  08f8f2: line 14412 define LCDIF_CTRL_TOG_INPUT_DATA_SWIZZLE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_INPUT_DATA_SWIZZLE_SHIFT)) & LCDIF_CTRL_TOG_INPUT_DATA_SWIZZLE_MASK)
  08f98e: line 14413 define LCDIF_CTRL_TOG_DOTCLK_MODE_MASK (0x20000U)
  08f9bc: line 14414 define LCDIF_CTRL_TOG_DOTCLK_MODE_SHIFT (17U)
  08f9e6: line 14415 define LCDIF_CTRL_TOG_DOTCLK_MODE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_DOTCLK_MODE_SHIFT)) & LCDIF_CTRL_TOG_DOTCLK_MODE_MASK)
  08fa6d: line 14416 define LCDIF_CTRL_TOG_BYPASS_COUNT_MASK (0x80000U)
  08fa9c: line 14417 define LCDIF_CTRL_TOG_BYPASS_COUNT_SHIFT (19U)
  08fac7: line 14418 define LCDIF_CTRL_TOG_BYPASS_COUNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_BYPASS_COUNT_SHIFT)) & LCDIF_CTRL_TOG_BYPASS_COUNT_MASK)
  08fb51: line 14419 define LCDIF_CTRL_TOG_SHIFT_NUM_BITS_MASK (0x3E00000U)
  08fb84: line 14420 define LCDIF_CTRL_TOG_SHIFT_NUM_BITS_SHIFT (21U)
  08fbb1: line 14421 define LCDIF_CTRL_TOG_SHIFT_NUM_BITS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_SHIFT_NUM_BITS_SHIFT)) & LCDIF_CTRL_TOG_SHIFT_NUM_BITS_MASK)
  08fc41: line 14422 define LCDIF_CTRL_TOG_DATA_SHIFT_DIR_MASK (0x4000000U)
  08fc74: line 14423 define LCDIF_CTRL_TOG_DATA_SHIFT_DIR_SHIFT (26U)
  08fca1: line 14424 define LCDIF_CTRL_TOG_DATA_SHIFT_DIR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_DATA_SHIFT_DIR_SHIFT)) & LCDIF_CTRL_TOG_DATA_SHIFT_DIR_MASK)
  08fd31: line 14425 define LCDIF_CTRL_TOG_CLKGATE_MASK (0x40000000U)
  08fd5e: line 14426 define LCDIF_CTRL_TOG_CLKGATE_SHIFT (30U)
  08fd84: line 14427 define LCDIF_CTRL_TOG_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_CLKGATE_SHIFT)) & LCDIF_CTRL_TOG_CLKGATE_MASK)
  08fdff: line 14428 define LCDIF_CTRL_TOG_SFTRST_MASK (0x80000000U)
  08fe2b: line 14429 define LCDIF_CTRL_TOG_SFTRST_SHIFT (31U)
  08fe50: line 14430 define LCDIF_CTRL_TOG_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL_TOG_SFTRST_SHIFT)) & LCDIF_CTRL_TOG_SFTRST_MASK)
  08fec8: line 14435 define LCDIF_CTRL1_RSRVD0_MASK (0xF8U)
  08feeb: line 14436 define LCDIF_CTRL1_RSRVD0_SHIFT (3U)
  08ff0c: line 14437 define LCDIF_CTRL1_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_RSRVD0_SHIFT)) & LCDIF_CTRL1_RSRVD0_MASK)
  08ff7b: line 14438 define LCDIF_CTRL1_VSYNC_EDGE_IRQ_MASK (0x100U)
  08ffa7: line 14439 define LCDIF_CTRL1_VSYNC_EDGE_IRQ_SHIFT (8U)
  08ffd0: line 14440 define LCDIF_CTRL1_VSYNC_EDGE_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_VSYNC_EDGE_IRQ_SHIFT)) & LCDIF_CTRL1_VSYNC_EDGE_IRQ_MASK)
  090057: line 14441 define LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_MASK (0x200U)
  090087: line 14442 define LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_SHIFT (9U)
  0900b4: line 14443 define LCDIF_CTRL1_CUR_FRAME_DONE_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_SHIFT)) & LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_MASK)
  090147: line 14444 define LCDIF_CTRL1_UNDERFLOW_IRQ_MASK (0x400U)
  090172: line 14445 define LCDIF_CTRL1_UNDERFLOW_IRQ_SHIFT (10U)
  09019b: line 14446 define LCDIF_CTRL1_UNDERFLOW_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_UNDERFLOW_IRQ_SHIFT)) & LCDIF_CTRL1_UNDERFLOW_IRQ_MASK)
  09021f: line 14447 define LCDIF_CTRL1_OVERFLOW_IRQ_MASK (0x800U)
  090249: line 14448 define LCDIF_CTRL1_OVERFLOW_IRQ_SHIFT (11U)
  090271: line 14449 define LCDIF_CTRL1_OVERFLOW_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_OVERFLOW_IRQ_SHIFT)) & LCDIF_CTRL1_OVERFLOW_IRQ_MASK)
  0902f2: line 14450 define LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_MASK (0x1000U)
  090322: line 14451 define LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_SHIFT (12U)
  09034f: line 14452 define LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_SHIFT)) & LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_MASK)
  0903df: line 14453 define LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_MASK (0x2000U)
  090413: line 14454 define LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_SHIFT (13U)
  090444: line 14455 define LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_SHIFT)) & LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_MASK)
  0904e0: line 14456 define LCDIF_CTRL1_UNDERFLOW_IRQ_EN_MASK (0x4000U)
  09050f: line 14457 define LCDIF_CTRL1_UNDERFLOW_IRQ_EN_SHIFT (14U)
  09053b: line 14458 define LCDIF_CTRL1_UNDERFLOW_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_UNDERFLOW_IRQ_EN_SHIFT)) & LCDIF_CTRL1_UNDERFLOW_IRQ_EN_MASK)
  0905c8: line 14459 define LCDIF_CTRL1_OVERFLOW_IRQ_EN_MASK (0x8000U)
  0905f6: line 14460 define LCDIF_CTRL1_OVERFLOW_IRQ_EN_SHIFT (15U)
  090621: line 14461 define LCDIF_CTRL1_OVERFLOW_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_OVERFLOW_IRQ_EN_SHIFT)) & LCDIF_CTRL1_OVERFLOW_IRQ_EN_MASK)
  0906ab: line 14462 define LCDIF_CTRL1_BYTE_PACKING_FORMAT_MASK (0xF0000U)
  0906de: line 14463 define LCDIF_CTRL1_BYTE_PACKING_FORMAT_SHIFT (16U)
  09070d: line 14464 define LCDIF_CTRL1_BYTE_PACKING_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_BYTE_PACKING_FORMAT_SHIFT)) & LCDIF_CTRL1_BYTE_PACKING_FORMAT_MASK)
  0907a3: line 14465 define LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_MASK (0x100000U)
  0907db: line 14466 define LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_SHIFT (20U)
  09080e: line 14467 define LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_SHIFT)) & LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_MASK)
  0908b0: line 14468 define LCDIF_CTRL1_FIFO_CLEAR_MASK (0x200000U)
  0908db: line 14469 define LCDIF_CTRL1_FIFO_CLEAR_SHIFT (21U)
  090901: line 14470 define LCDIF_CTRL1_FIFO_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_FIFO_CLEAR_SHIFT)) & LCDIF_CTRL1_FIFO_CLEAR_MASK)
  09097c: line 14471 define LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_MASK (0x400000U)
  0909be: line 14472 define LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_SHIFT (22U)
  0909fb: line 14473 define LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_SHIFT)) & LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_MASK)
  090abb: line 14474 define LCDIF_CTRL1_INTERLACE_FIELDS_MASK (0x800000U)
  090aec: line 14475 define LCDIF_CTRL1_INTERLACE_FIELDS_SHIFT (23U)
  090b18: line 14476 define LCDIF_CTRL1_INTERLACE_FIELDS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_INTERLACE_FIELDS_SHIFT)) & LCDIF_CTRL1_INTERLACE_FIELDS_MASK)
  090ba5: line 14477 define LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_MASK (0x1000000U)
  090bdb: line 14478 define LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_SHIFT (24U)
  090c0b: line 14479 define LCDIF_CTRL1_RECOVER_ON_UNDERFLOW(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_SHIFT)) & LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_MASK)
  090ca4: line 14480 define LCDIF_CTRL1_BM_ERROR_IRQ_MASK (0x2000000U)
  090cd2: line 14481 define LCDIF_CTRL1_BM_ERROR_IRQ_SHIFT (25U)
  090cfa: line 14482 define LCDIF_CTRL1_BM_ERROR_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_BM_ERROR_IRQ_SHIFT)) & LCDIF_CTRL1_BM_ERROR_IRQ_MASK)
  090d7b: line 14483 define LCDIF_CTRL1_BM_ERROR_IRQ_EN_MASK (0x4000000U)
  090dac: line 14484 define LCDIF_CTRL1_BM_ERROR_IRQ_EN_SHIFT (26U)
  090dd7: line 14485 define LCDIF_CTRL1_BM_ERROR_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_BM_ERROR_IRQ_EN_SHIFT)) & LCDIF_CTRL1_BM_ERROR_IRQ_EN_MASK)
  090e61: line 14486 define LCDIF_CTRL1_CS_OUT_SELECT_MASK (0x40000000U)
  090e91: line 14487 define LCDIF_CTRL1_CS_OUT_SELECT_SHIFT (30U)
  090eba: line 14488 define LCDIF_CTRL1_CS_OUT_SELECT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CS_OUT_SELECT_SHIFT)) & LCDIF_CTRL1_CS_OUT_SELECT_MASK)
  090f3e: line 14489 define LCDIF_CTRL1_IMAGE_DATA_SELECT_MASK (0x80000000U)
  090f72: line 14490 define LCDIF_CTRL1_IMAGE_DATA_SELECT_SHIFT (31U)
  090f9f: line 14491 define LCDIF_CTRL1_IMAGE_DATA_SELECT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_IMAGE_DATA_SELECT_SHIFT)) & LCDIF_CTRL1_IMAGE_DATA_SELECT_MASK)
  09102f: line 14496 define LCDIF_CTRL1_SET_RSRVD0_MASK (0xF8U)
  091056: line 14497 define LCDIF_CTRL1_SET_RSRVD0_SHIFT (3U)
  09107b: line 14498 define LCDIF_CTRL1_SET_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_RSRVD0_SHIFT)) & LCDIF_CTRL1_SET_RSRVD0_MASK)
  0910f6: line 14499 define LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_MASK (0x100U)
  091126: line 14500 define LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_SHIFT (8U)
  091153: line 14501 define LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_SHIFT)) & LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_MASK)
  0911e6: line 14502 define LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_MASK (0x200U)
  09121a: line 14503 define LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_SHIFT (9U)
  09124b: line 14504 define LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_SHIFT)) & LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_MASK)
  0912ea: line 14505 define LCDIF_CTRL1_SET_UNDERFLOW_IRQ_MASK (0x400U)
  091319: line 14506 define LCDIF_CTRL1_SET_UNDERFLOW_IRQ_SHIFT (10U)
  091346: line 14507 define LCDIF_CTRL1_SET_UNDERFLOW_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_UNDERFLOW_IRQ_SHIFT)) & LCDIF_CTRL1_SET_UNDERFLOW_IRQ_MASK)
  0913d6: line 14508 define LCDIF_CTRL1_SET_OVERFLOW_IRQ_MASK (0x800U)
  091404: line 14509 define LCDIF_CTRL1_SET_OVERFLOW_IRQ_SHIFT (11U)
  091430: line 14510 define LCDIF_CTRL1_SET_OVERFLOW_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_OVERFLOW_IRQ_SHIFT)) & LCDIF_CTRL1_SET_OVERFLOW_IRQ_MASK)
  0914bd: line 14511 define LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_MASK (0x1000U)
  0914f1: line 14512 define LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_SHIFT (12U)
  091522: line 14513 define LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_SHIFT)) & LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_MASK)
  0915be: line 14514 define LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_MASK (0x2000U)
  0915f6: line 14515 define LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_SHIFT (13U)
  09162b: line 14516 define LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_SHIFT)) & LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_MASK)
  0916d3: line 14517 define LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_MASK (0x4000U)
  091706: line 14518 define LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_SHIFT (14U)
  091736: line 14519 define LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_SHIFT)) & LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_MASK)
  0917cf: line 14520 define LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_MASK (0x8000U)
  091801: line 14521 define LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_SHIFT (15U)
  091830: line 14522 define LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_SHIFT)) & LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_MASK)
  0918c6: line 14523 define LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_MASK (0xF0000U)
  0918fd: line 14524 define LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_SHIFT (16U)
  091930: line 14525 define LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_SHIFT)) & LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_MASK)
  0919d2: line 14526 define LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_MASK (0x100000U)
  091a0e: line 14527 define LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_SHIFT (20U)
  091a45: line 14528 define LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_SHIFT)) & LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_MASK)
  091af3: line 14529 define LCDIF_CTRL1_SET_FIFO_CLEAR_MASK (0x200000U)
  091b22: line 14530 define LCDIF_CTRL1_SET_FIFO_CLEAR_SHIFT (21U)
  091b4c: line 14531 define LCDIF_CTRL1_SET_FIFO_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_FIFO_CLEAR_SHIFT)) & LCDIF_CTRL1_SET_FIFO_CLEAR_MASK)
  091bd3: line 14532 define LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_MASK (0x400000U)
  091c19: line 14533 define LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_SHIFT (22U)
  091c5a: line 14534 define LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_SHIFT)) & LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_MASK)
  091d26: line 14535 define LCDIF_CTRL1_SET_INTERLACE_FIELDS_MASK (0x800000U)
  091d5b: line 14536 define LCDIF_CTRL1_SET_INTERLACE_FIELDS_SHIFT (23U)
  091d8b: line 14537 define LCDIF_CTRL1_SET_INTERLACE_FIELDS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_INTERLACE_FIELDS_SHIFT)) & LCDIF_CTRL1_SET_INTERLACE_FIELDS_MASK)
  091e24: line 14538 define LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_MASK (0x1000000U)
  091e5e: line 14539 define LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_SHIFT (24U)
  091e92: line 14540 define LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_SHIFT)) & LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_MASK)
  091f37: line 14541 define LCDIF_CTRL1_SET_BM_ERROR_IRQ_MASK (0x2000000U)
  091f69: line 14542 define LCDIF_CTRL1_SET_BM_ERROR_IRQ_SHIFT (25U)
  091f95: line 14543 define LCDIF_CTRL1_SET_BM_ERROR_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_BM_ERROR_IRQ_SHIFT)) & LCDIF_CTRL1_SET_BM_ERROR_IRQ_MASK)
  092022: line 14544 define LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_MASK (0x4000000U)
  092057: line 14545 define LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_SHIFT (26U)
  092086: line 14546 define LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_SHIFT)) & LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_MASK)
  09211c: line 14547 define LCDIF_CTRL1_SET_CS_OUT_SELECT_MASK (0x40000000U)
  092150: line 14548 define LCDIF_CTRL1_SET_CS_OUT_SELECT_SHIFT (30U)
  09217d: line 14549 define LCDIF_CTRL1_SET_CS_OUT_SELECT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_CS_OUT_SELECT_SHIFT)) & LCDIF_CTRL1_SET_CS_OUT_SELECT_MASK)
  09220d: line 14550 define LCDIF_CTRL1_SET_IMAGE_DATA_SELECT_MASK (0x80000000U)
  092245: line 14551 define LCDIF_CTRL1_SET_IMAGE_DATA_SELECT_SHIFT (31U)
  092276: line 14552 define LCDIF_CTRL1_SET_IMAGE_DATA_SELECT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_SET_IMAGE_DATA_SELECT_SHIFT)) & LCDIF_CTRL1_SET_IMAGE_DATA_SELECT_MASK)
  092312: line 14557 define LCDIF_CTRL1_CLR_RSRVD0_MASK (0xF8U)
  092339: line 14558 define LCDIF_CTRL1_CLR_RSRVD0_SHIFT (3U)
  09235e: line 14559 define LCDIF_CTRL1_CLR_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_RSRVD0_SHIFT)) & LCDIF_CTRL1_CLR_RSRVD0_MASK)
  0923d9: line 14560 define LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_MASK (0x100U)
  092409: line 14561 define LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_SHIFT (8U)
  092436: line 14562 define LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_SHIFT)) & LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_MASK)
  0924c9: line 14563 define LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_MASK (0x200U)
  0924fd: line 14564 define LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_SHIFT (9U)
  09252e: line 14565 define LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_SHIFT)) & LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_MASK)
  0925cd: line 14566 define LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_MASK (0x400U)
  0925fc: line 14567 define LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_SHIFT (10U)
  092629: line 14568 define LCDIF_CTRL1_CLR_UNDERFLOW_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_SHIFT)) & LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_MASK)
  0926b9: line 14569 define LCDIF_CTRL1_CLR_OVERFLOW_IRQ_MASK (0x800U)
  0926e7: line 14570 define LCDIF_CTRL1_CLR_OVERFLOW_IRQ_SHIFT (11U)
  092713: line 14571 define LCDIF_CTRL1_CLR_OVERFLOW_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_OVERFLOW_IRQ_SHIFT)) & LCDIF_CTRL1_CLR_OVERFLOW_IRQ_MASK)
  0927a0: line 14572 define LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_MASK (0x1000U)
  0927d4: line 14573 define LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_SHIFT (12U)
  092805: line 14574 define LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_SHIFT)) & LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_MASK)
  0928a1: line 14575 define LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_MASK (0x2000U)
  0928d9: line 14576 define LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_SHIFT (13U)
  09290e: line 14577 define LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_SHIFT)) & LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_MASK)
  0929b6: line 14578 define LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_MASK (0x4000U)
  0929e9: line 14579 define LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_SHIFT (14U)
  092a19: line 14580 define LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_SHIFT)) & LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_MASK)
  092ab2: line 14581 define LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_MASK (0x8000U)
  092ae4: line 14582 define LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_SHIFT (15U)
  092b13: line 14583 define LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_SHIFT)) & LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_MASK)
  092ba9: line 14584 define LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_MASK (0xF0000U)
  092be0: line 14585 define LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_SHIFT (16U)
  092c13: line 14586 define LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_SHIFT)) & LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_MASK)
  092cb5: line 14587 define LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_MASK (0x100000U)
  092cf1: line 14588 define LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_SHIFT (20U)
  092d28: line 14589 define LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_SHIFT)) & LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_MASK)
  092dd6: line 14590 define LCDIF_CTRL1_CLR_FIFO_CLEAR_MASK (0x200000U)
  092e05: line 14591 define LCDIF_CTRL1_CLR_FIFO_CLEAR_SHIFT (21U)
  092e2f: line 14592 define LCDIF_CTRL1_CLR_FIFO_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_FIFO_CLEAR_SHIFT)) & LCDIF_CTRL1_CLR_FIFO_CLEAR_MASK)
  092eb6: line 14593 define LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_MASK (0x400000U)
  092efc: line 14594 define LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_SHIFT (22U)
  092f3d: line 14595 define LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_SHIFT)) & LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_MASK)
  093009: line 14596 define LCDIF_CTRL1_CLR_INTERLACE_FIELDS_MASK (0x800000U)
  09303e: line 14597 define LCDIF_CTRL1_CLR_INTERLACE_FIELDS_SHIFT (23U)
  09306e: line 14598 define LCDIF_CTRL1_CLR_INTERLACE_FIELDS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_INTERLACE_FIELDS_SHIFT)) & LCDIF_CTRL1_CLR_INTERLACE_FIELDS_MASK)
  093107: line 14599 define LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_MASK (0x1000000U)
  093141: line 14600 define LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_SHIFT (24U)
  093175: line 14601 define LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_SHIFT)) & LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_MASK)
  09321a: line 14602 define LCDIF_CTRL1_CLR_BM_ERROR_IRQ_MASK (0x2000000U)
  09324c: line 14603 define LCDIF_CTRL1_CLR_BM_ERROR_IRQ_SHIFT (25U)
  093278: line 14604 define LCDIF_CTRL1_CLR_BM_ERROR_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_BM_ERROR_IRQ_SHIFT)) & LCDIF_CTRL1_CLR_BM_ERROR_IRQ_MASK)
  093305: line 14605 define LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_MASK (0x4000000U)
  09333a: line 14606 define LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_SHIFT (26U)
  093369: line 14607 define LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_SHIFT)) & LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_MASK)
  0933ff: line 14608 define LCDIF_CTRL1_CLR_CS_OUT_SELECT_MASK (0x40000000U)
  093433: line 14609 define LCDIF_CTRL1_CLR_CS_OUT_SELECT_SHIFT (30U)
  093460: line 14610 define LCDIF_CTRL1_CLR_CS_OUT_SELECT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_CS_OUT_SELECT_SHIFT)) & LCDIF_CTRL1_CLR_CS_OUT_SELECT_MASK)
  0934f0: line 14611 define LCDIF_CTRL1_CLR_IMAGE_DATA_SELECT_MASK (0x80000000U)
  093528: line 14612 define LCDIF_CTRL1_CLR_IMAGE_DATA_SELECT_SHIFT (31U)
  093559: line 14613 define LCDIF_CTRL1_CLR_IMAGE_DATA_SELECT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_CLR_IMAGE_DATA_SELECT_SHIFT)) & LCDIF_CTRL1_CLR_IMAGE_DATA_SELECT_MASK)
  0935f5: line 14618 define LCDIF_CTRL1_TOG_RSRVD0_MASK (0xF8U)
  09361c: line 14619 define LCDIF_CTRL1_TOG_RSRVD0_SHIFT (3U)
  093641: line 14620 define LCDIF_CTRL1_TOG_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_RSRVD0_SHIFT)) & LCDIF_CTRL1_TOG_RSRVD0_MASK)
  0936bc: line 14621 define LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_MASK (0x100U)
  0936ec: line 14622 define LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_SHIFT (8U)
  093719: line 14623 define LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_SHIFT)) & LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_MASK)
  0937ac: line 14624 define LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_MASK (0x200U)
  0937e0: line 14625 define LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_SHIFT (9U)
  093811: line 14626 define LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_SHIFT)) & LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_MASK)
  0938b0: line 14627 define LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_MASK (0x400U)
  0938df: line 14628 define LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_SHIFT (10U)
  09390c: line 14629 define LCDIF_CTRL1_TOG_UNDERFLOW_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_SHIFT)) & LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_MASK)
  09399c: line 14630 define LCDIF_CTRL1_TOG_OVERFLOW_IRQ_MASK (0x800U)
  0939ca: line 14631 define LCDIF_CTRL1_TOG_OVERFLOW_IRQ_SHIFT (11U)
  0939f6: line 14632 define LCDIF_CTRL1_TOG_OVERFLOW_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_OVERFLOW_IRQ_SHIFT)) & LCDIF_CTRL1_TOG_OVERFLOW_IRQ_MASK)
  093a83: line 14633 define LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_MASK (0x1000U)
  093ab7: line 14634 define LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_SHIFT (12U)
  093ae8: line 14635 define LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_SHIFT)) & LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_MASK)
  093b84: line 14636 define LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_MASK (0x2000U)
  093bbc: line 14637 define LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_SHIFT (13U)
  093bf1: line 14638 define LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_SHIFT)) & LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_MASK)
  093c99: line 14639 define LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_MASK (0x4000U)
  093ccc: line 14640 define LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_SHIFT (14U)
  093cfc: line 14641 define LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_SHIFT)) & LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_MASK)
  093d95: line 14642 define LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_MASK (0x8000U)
  093dc7: line 14643 define LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_SHIFT (15U)
  093df6: line 14644 define LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_SHIFT)) & LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_MASK)
  093e8c: line 14645 define LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_MASK (0xF0000U)
  093ec3: line 14646 define LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_SHIFT (16U)
  093ef6: line 14647 define LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_SHIFT)) & LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_MASK)
  093f98: line 14648 define LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_MASK (0x100000U)
  093fd4: line 14649 define LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_SHIFT (20U)
  09400b: line 14650 define LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_SHIFT)) & LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_MASK)
  0940b9: line 14651 define LCDIF_CTRL1_TOG_FIFO_CLEAR_MASK (0x200000U)
  0940e8: line 14652 define LCDIF_CTRL1_TOG_FIFO_CLEAR_SHIFT (21U)
  094112: line 14653 define LCDIF_CTRL1_TOG_FIFO_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_FIFO_CLEAR_SHIFT)) & LCDIF_CTRL1_TOG_FIFO_CLEAR_MASK)
  094199: line 14654 define LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_MASK (0x400000U)
  0941df: line 14655 define LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_SHIFT (22U)
  094220: line 14656 define LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_SHIFT)) & LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_MASK)
  0942ec: line 14657 define LCDIF_CTRL1_TOG_INTERLACE_FIELDS_MASK (0x800000U)
  094321: line 14658 define LCDIF_CTRL1_TOG_INTERLACE_FIELDS_SHIFT (23U)
  094351: line 14659 define LCDIF_CTRL1_TOG_INTERLACE_FIELDS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_INTERLACE_FIELDS_SHIFT)) & LCDIF_CTRL1_TOG_INTERLACE_FIELDS_MASK)
  0943ea: line 14660 define LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_MASK (0x1000000U)
  094424: line 14661 define LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_SHIFT (24U)
  094458: line 14662 define LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_SHIFT)) & LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_MASK)
  0944fd: line 14663 define LCDIF_CTRL1_TOG_BM_ERROR_IRQ_MASK (0x2000000U)
  09452f: line 14664 define LCDIF_CTRL1_TOG_BM_ERROR_IRQ_SHIFT (25U)
  09455b: line 14665 define LCDIF_CTRL1_TOG_BM_ERROR_IRQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_BM_ERROR_IRQ_SHIFT)) & LCDIF_CTRL1_TOG_BM_ERROR_IRQ_MASK)
  0945e8: line 14666 define LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_MASK (0x4000000U)
  09461d: line 14667 define LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_SHIFT (26U)
  09464c: line 14668 define LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_SHIFT)) & LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_MASK)
  0946e2: line 14669 define LCDIF_CTRL1_TOG_CS_OUT_SELECT_MASK (0x40000000U)
  094716: line 14670 define LCDIF_CTRL1_TOG_CS_OUT_SELECT_SHIFT (30U)
  094743: line 14671 define LCDIF_CTRL1_TOG_CS_OUT_SELECT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_CS_OUT_SELECT_SHIFT)) & LCDIF_CTRL1_TOG_CS_OUT_SELECT_MASK)
  0947d3: line 14672 define LCDIF_CTRL1_TOG_IMAGE_DATA_SELECT_MASK (0x80000000U)
  09480b: line 14673 define LCDIF_CTRL1_TOG_IMAGE_DATA_SELECT_SHIFT (31U)
  09483c: line 14674 define LCDIF_CTRL1_TOG_IMAGE_DATA_SELECT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL1_TOG_IMAGE_DATA_SELECT_SHIFT)) & LCDIF_CTRL1_TOG_IMAGE_DATA_SELECT_MASK)
  0948d8: line 14679 define LCDIF_CTRL2_RSRVD0_MASK (0xFFFU)
  0948fc: line 14680 define LCDIF_CTRL2_RSRVD0_SHIFT (0U)
  09491d: line 14681 define LCDIF_CTRL2_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_RSRVD0_SHIFT)) & LCDIF_CTRL2_RSRVD0_MASK)
  09498c: line 14682 define LCDIF_CTRL2_EVEN_LINE_PATTERN_MASK (0x7000U)
  0949bc: line 14683 define LCDIF_CTRL2_EVEN_LINE_PATTERN_SHIFT (12U)
  0949e9: line 14684 define LCDIF_CTRL2_EVEN_LINE_PATTERN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_EVEN_LINE_PATTERN_SHIFT)) & LCDIF_CTRL2_EVEN_LINE_PATTERN_MASK)
  094a79: line 14685 define LCDIF_CTRL2_RSRVD3_MASK (0x8000U)
  094a9e: line 14686 define LCDIF_CTRL2_RSRVD3_SHIFT (15U)
  094ac0: line 14687 define LCDIF_CTRL2_RSRVD3(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_RSRVD3_SHIFT)) & LCDIF_CTRL2_RSRVD3_MASK)
  094b2f: line 14688 define LCDIF_CTRL2_ODD_LINE_PATTERN_MASK (0x70000U)
  094b5f: line 14689 define LCDIF_CTRL2_ODD_LINE_PATTERN_SHIFT (16U)
  094b8b: line 14690 define LCDIF_CTRL2_ODD_LINE_PATTERN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_ODD_LINE_PATTERN_SHIFT)) & LCDIF_CTRL2_ODD_LINE_PATTERN_MASK)
  094c18: line 14691 define LCDIF_CTRL2_RSRVD4_MASK (0x80000U)
  094c3e: line 14692 define LCDIF_CTRL2_RSRVD4_SHIFT (19U)
  094c60: line 14693 define LCDIF_CTRL2_RSRVD4(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_RSRVD4_SHIFT)) & LCDIF_CTRL2_RSRVD4_MASK)
  094ccf: line 14694 define LCDIF_CTRL2_BURST_LEN_8_MASK (0x100000U)
  094cfb: line 14695 define LCDIF_CTRL2_BURST_LEN_8_SHIFT (20U)
  094d22: line 14696 define LCDIF_CTRL2_BURST_LEN_8(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_BURST_LEN_8_SHIFT)) & LCDIF_CTRL2_BURST_LEN_8_MASK)
  094da0: line 14697 define LCDIF_CTRL2_OUTSTANDING_REQS_MASK (0xE00000U)
  094dd1: line 14698 define LCDIF_CTRL2_OUTSTANDING_REQS_SHIFT (21U)
  094dfd: line 14699 define LCDIF_CTRL2_OUTSTANDING_REQS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_OUTSTANDING_REQS_SHIFT)) & LCDIF_CTRL2_OUTSTANDING_REQS_MASK)
  094e8a: line 14700 define LCDIF_CTRL2_RSRVD5_MASK (0xFF000000U)
  094eb3: line 14701 define LCDIF_CTRL2_RSRVD5_SHIFT (24U)
  094ed5: line 14702 define LCDIF_CTRL2_RSRVD5(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_RSRVD5_SHIFT)) & LCDIF_CTRL2_RSRVD5_MASK)
  094f44: line 14707 define LCDIF_CTRL2_SET_RSRVD0_MASK (0xFFFU)
  094f6c: line 14708 define LCDIF_CTRL2_SET_RSRVD0_SHIFT (0U)
  094f91: line 14709 define LCDIF_CTRL2_SET_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_SET_RSRVD0_SHIFT)) & LCDIF_CTRL2_SET_RSRVD0_MASK)
  09500c: line 14710 define LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_MASK (0x7000U)
  095040: line 14711 define LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_SHIFT (12U)
  095071: line 14712 define LCDIF_CTRL2_SET_EVEN_LINE_PATTERN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_SHIFT)) & LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_MASK)
  09510d: line 14713 define LCDIF_CTRL2_SET_RSRVD3_MASK (0x8000U)
  095136: line 14714 define LCDIF_CTRL2_SET_RSRVD3_SHIFT (15U)
  09515c: line 14715 define LCDIF_CTRL2_SET_RSRVD3(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_SET_RSRVD3_SHIFT)) & LCDIF_CTRL2_SET_RSRVD3_MASK)
  0951d7: line 14716 define LCDIF_CTRL2_SET_ODD_LINE_PATTERN_MASK (0x70000U)
  09520b: line 14717 define LCDIF_CTRL2_SET_ODD_LINE_PATTERN_SHIFT (16U)
  09523b: line 14718 define LCDIF_CTRL2_SET_ODD_LINE_PATTERN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_SET_ODD_LINE_PATTERN_SHIFT)) & LCDIF_CTRL2_SET_ODD_LINE_PATTERN_MASK)
  0952d4: line 14719 define LCDIF_CTRL2_SET_RSRVD4_MASK (0x80000U)
  0952fe: line 14720 define LCDIF_CTRL2_SET_RSRVD4_SHIFT (19U)
  095324: line 14721 define LCDIF_CTRL2_SET_RSRVD4(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_SET_RSRVD4_SHIFT)) & LCDIF_CTRL2_SET_RSRVD4_MASK)
  09539f: line 14722 define LCDIF_CTRL2_SET_BURST_LEN_8_MASK (0x100000U)
  0953cf: line 14723 define LCDIF_CTRL2_SET_BURST_LEN_8_SHIFT (20U)
  0953fa: line 14724 define LCDIF_CTRL2_SET_BURST_LEN_8(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_SET_BURST_LEN_8_SHIFT)) & LCDIF_CTRL2_SET_BURST_LEN_8_MASK)
  095484: line 14725 define LCDIF_CTRL2_SET_OUTSTANDING_REQS_MASK (0xE00000U)
  0954b9: line 14726 define LCDIF_CTRL2_SET_OUTSTANDING_REQS_SHIFT (21U)
  0954e9: line 14727 define LCDIF_CTRL2_SET_OUTSTANDING_REQS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_SET_OUTSTANDING_REQS_SHIFT)) & LCDIF_CTRL2_SET_OUTSTANDING_REQS_MASK)
  095582: line 14728 define LCDIF_CTRL2_SET_RSRVD5_MASK (0xFF000000U)
  0955af: line 14729 define LCDIF_CTRL2_SET_RSRVD5_SHIFT (24U)
  0955d5: line 14730 define LCDIF_CTRL2_SET_RSRVD5(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_SET_RSRVD5_SHIFT)) & LCDIF_CTRL2_SET_RSRVD5_MASK)
  095650: line 14735 define LCDIF_CTRL2_CLR_RSRVD0_MASK (0xFFFU)
  095678: line 14736 define LCDIF_CTRL2_CLR_RSRVD0_SHIFT (0U)
  09569d: line 14737 define LCDIF_CTRL2_CLR_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_CLR_RSRVD0_SHIFT)) & LCDIF_CTRL2_CLR_RSRVD0_MASK)
  095718: line 14738 define LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_MASK (0x7000U)
  09574c: line 14739 define LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_SHIFT (12U)
  09577d: line 14740 define LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_SHIFT)) & LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_MASK)
  095819: line 14741 define LCDIF_CTRL2_CLR_RSRVD3_MASK (0x8000U)
  095842: line 14742 define LCDIF_CTRL2_CLR_RSRVD3_SHIFT (15U)
  095868: line 14743 define LCDIF_CTRL2_CLR_RSRVD3(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_CLR_RSRVD3_SHIFT)) & LCDIF_CTRL2_CLR_RSRVD3_MASK)
  0958e3: line 14744 define LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_MASK (0x70000U)
  095917: line 14745 define LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_SHIFT (16U)
  095947: line 14746 define LCDIF_CTRL2_CLR_ODD_LINE_PATTERN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_SHIFT)) & LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_MASK)
  0959e0: line 14747 define LCDIF_CTRL2_CLR_RSRVD4_MASK (0x80000U)
  095a0a: line 14748 define LCDIF_CTRL2_CLR_RSRVD4_SHIFT (19U)
  095a30: line 14749 define LCDIF_CTRL2_CLR_RSRVD4(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_CLR_RSRVD4_SHIFT)) & LCDIF_CTRL2_CLR_RSRVD4_MASK)
  095aab: line 14750 define LCDIF_CTRL2_CLR_BURST_LEN_8_MASK (0x100000U)
  095adb: line 14751 define LCDIF_CTRL2_CLR_BURST_LEN_8_SHIFT (20U)
  095b06: line 14752 define LCDIF_CTRL2_CLR_BURST_LEN_8(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_CLR_BURST_LEN_8_SHIFT)) & LCDIF_CTRL2_CLR_BURST_LEN_8_MASK)
  095b90: line 14753 define LCDIF_CTRL2_CLR_OUTSTANDING_REQS_MASK (0xE00000U)
  095bc5: line 14754 define LCDIF_CTRL2_CLR_OUTSTANDING_REQS_SHIFT (21U)
  095bf5: line 14755 define LCDIF_CTRL2_CLR_OUTSTANDING_REQS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_CLR_OUTSTANDING_REQS_SHIFT)) & LCDIF_CTRL2_CLR_OUTSTANDING_REQS_MASK)
  095c8e: line 14756 define LCDIF_CTRL2_CLR_RSRVD5_MASK (0xFF000000U)
  095cbb: line 14757 define LCDIF_CTRL2_CLR_RSRVD5_SHIFT (24U)
  095ce1: line 14758 define LCDIF_CTRL2_CLR_RSRVD5(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_CLR_RSRVD5_SHIFT)) & LCDIF_CTRL2_CLR_RSRVD5_MASK)
  095d5c: line 14763 define LCDIF_CTRL2_TOG_RSRVD0_MASK (0xFFFU)
  095d84: line 14764 define LCDIF_CTRL2_TOG_RSRVD0_SHIFT (0U)
  095da9: line 14765 define LCDIF_CTRL2_TOG_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_TOG_RSRVD0_SHIFT)) & LCDIF_CTRL2_TOG_RSRVD0_MASK)
  095e24: line 14766 define LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_MASK (0x7000U)
  095e58: line 14767 define LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_SHIFT (12U)
  095e89: line 14768 define LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_SHIFT)) & LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_MASK)
  095f25: line 14769 define LCDIF_CTRL2_TOG_RSRVD3_MASK (0x8000U)
  095f4e: line 14770 define LCDIF_CTRL2_TOG_RSRVD3_SHIFT (15U)
  095f74: line 14771 define LCDIF_CTRL2_TOG_RSRVD3(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_TOG_RSRVD3_SHIFT)) & LCDIF_CTRL2_TOG_RSRVD3_MASK)
  095fef: line 14772 define LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_MASK (0x70000U)
  096023: line 14773 define LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_SHIFT (16U)
  096053: line 14774 define LCDIF_CTRL2_TOG_ODD_LINE_PATTERN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_SHIFT)) & LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_MASK)
  0960ec: line 14775 define LCDIF_CTRL2_TOG_RSRVD4_MASK (0x80000U)
  096116: line 14776 define LCDIF_CTRL2_TOG_RSRVD4_SHIFT (19U)
  09613c: line 14777 define LCDIF_CTRL2_TOG_RSRVD4(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_TOG_RSRVD4_SHIFT)) & LCDIF_CTRL2_TOG_RSRVD4_MASK)
  0961b7: line 14778 define LCDIF_CTRL2_TOG_BURST_LEN_8_MASK (0x100000U)
  0961e7: line 14779 define LCDIF_CTRL2_TOG_BURST_LEN_8_SHIFT (20U)
  096212: line 14780 define LCDIF_CTRL2_TOG_BURST_LEN_8(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_TOG_BURST_LEN_8_SHIFT)) & LCDIF_CTRL2_TOG_BURST_LEN_8_MASK)
  09629c: line 14781 define LCDIF_CTRL2_TOG_OUTSTANDING_REQS_MASK (0xE00000U)
  0962d1: line 14782 define LCDIF_CTRL2_TOG_OUTSTANDING_REQS_SHIFT (21U)
  096301: line 14783 define LCDIF_CTRL2_TOG_OUTSTANDING_REQS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_TOG_OUTSTANDING_REQS_SHIFT)) & LCDIF_CTRL2_TOG_OUTSTANDING_REQS_MASK)
  09639a: line 14784 define LCDIF_CTRL2_TOG_RSRVD5_MASK (0xFF000000U)
  0963c7: line 14785 define LCDIF_CTRL2_TOG_RSRVD5_SHIFT (24U)
  0963ed: line 14786 define LCDIF_CTRL2_TOG_RSRVD5(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CTRL2_TOG_RSRVD5_SHIFT)) & LCDIF_CTRL2_TOG_RSRVD5_MASK)
  096468: line 14791 define LCDIF_TRANSFER_COUNT_H_COUNT_MASK (0xFFFFU)
  096497: line 14792 define LCDIF_TRANSFER_COUNT_H_COUNT_SHIFT (0U)
  0964c2: line 14793 define LCDIF_TRANSFER_COUNT_H_COUNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_TRANSFER_COUNT_H_COUNT_SHIFT)) & LCDIF_TRANSFER_COUNT_H_COUNT_MASK)
  09654f: line 14794 define LCDIF_TRANSFER_COUNT_V_COUNT_MASK (0xFFFF0000U)
  096582: line 14795 define LCDIF_TRANSFER_COUNT_V_COUNT_SHIFT (16U)
  0965ae: line 14796 define LCDIF_TRANSFER_COUNT_V_COUNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_TRANSFER_COUNT_V_COUNT_SHIFT)) & LCDIF_TRANSFER_COUNT_V_COUNT_MASK)
  09663b: line 14801 define LCDIF_CUR_BUF_ADDR_MASK (0xFFFFFFFFU)
  096664: line 14802 define LCDIF_CUR_BUF_ADDR_SHIFT (0U)
  096685: line 14803 define LCDIF_CUR_BUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CUR_BUF_ADDR_SHIFT)) & LCDIF_CUR_BUF_ADDR_MASK)
  0966f4: line 14808 define LCDIF_NEXT_BUF_ADDR_MASK (0xFFFFFFFFU)
  09671e: line 14809 define LCDIF_NEXT_BUF_ADDR_SHIFT (0U)
  096740: line 14810 define LCDIF_NEXT_BUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_NEXT_BUF_ADDR_SHIFT)) & LCDIF_NEXT_BUF_ADDR_MASK)
  0967b2: line 14815 define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_MASK (0x3FFFFU)
  0967e5: line 14816 define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_SHIFT (0U)
  096813: line 14817 define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_SHIFT)) & LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_MASK)
  0968a9: line 14818 define LCDIF_VDCTRL0_HALF_LINE_MODE_MASK (0x40000U)
  0968d9: line 14819 define LCDIF_VDCTRL0_HALF_LINE_MODE_SHIFT (18U)
  096905: line 14820 define LCDIF_VDCTRL0_HALF_LINE_MODE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_HALF_LINE_MODE_SHIFT)) & LCDIF_VDCTRL0_HALF_LINE_MODE_MASK)
  096992: line 14821 define LCDIF_VDCTRL0_HALF_LINE_MASK (0x80000U)
  0969bd: line 14822 define LCDIF_VDCTRL0_HALF_LINE_SHIFT (19U)
  0969e4: line 14823 define LCDIF_VDCTRL0_HALF_LINE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_HALF_LINE_SHIFT)) & LCDIF_VDCTRL0_HALF_LINE_MASK)
  096a62: line 14824 define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_MASK (0x100000U)
  096a9b: line 14825 define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_SHIFT (20U)
  096acf: line 14826 define LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_SHIFT)) & LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_MASK)
  096b74: line 14827 define LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_MASK (0x200000U)
  096ba8: line 14828 define LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_SHIFT (21U)
  096bd7: line 14829 define LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_SHIFT)) & LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_MASK)
  096c6d: line 14830 define LCDIF_VDCTRL0_RSRVD1_MASK (0xC00000U)
  096c96: line 14831 define LCDIF_VDCTRL0_RSRVD1_SHIFT (22U)
  096cba: line 14832 define LCDIF_VDCTRL0_RSRVD1(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_RSRVD1_SHIFT)) & LCDIF_VDCTRL0_RSRVD1_MASK)
  096d2f: line 14833 define LCDIF_VDCTRL0_ENABLE_POL_MASK (0x1000000U)
  096d5d: line 14834 define LCDIF_VDCTRL0_ENABLE_POL_SHIFT (24U)
  096d85: line 14835 define LCDIF_VDCTRL0_ENABLE_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_ENABLE_POL_SHIFT)) & LCDIF_VDCTRL0_ENABLE_POL_MASK)
  096e06: line 14836 define LCDIF_VDCTRL0_DOTCLK_POL_MASK (0x2000000U)
  096e34: line 14837 define LCDIF_VDCTRL0_DOTCLK_POL_SHIFT (25U)
  096e5c: line 14838 define LCDIF_VDCTRL0_DOTCLK_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_DOTCLK_POL_SHIFT)) & LCDIF_VDCTRL0_DOTCLK_POL_MASK)
  096edd: line 14839 define LCDIF_VDCTRL0_HSYNC_POL_MASK (0x4000000U)
  096f0a: line 14840 define LCDIF_VDCTRL0_HSYNC_POL_SHIFT (26U)
  096f31: line 14841 define LCDIF_VDCTRL0_HSYNC_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_HSYNC_POL_SHIFT)) & LCDIF_VDCTRL0_HSYNC_POL_MASK)
  096faf: line 14842 define LCDIF_VDCTRL0_VSYNC_POL_MASK (0x8000000U)
  096fdc: line 14843 define LCDIF_VDCTRL0_VSYNC_POL_SHIFT (27U)
  097003: line 14844 define LCDIF_VDCTRL0_VSYNC_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_VSYNC_POL_SHIFT)) & LCDIF_VDCTRL0_VSYNC_POL_MASK)
  097081: line 14845 define LCDIF_VDCTRL0_ENABLE_PRESENT_MASK (0x10000000U)
  0970b4: line 14846 define LCDIF_VDCTRL0_ENABLE_PRESENT_SHIFT (28U)
  0970e0: line 14847 define LCDIF_VDCTRL0_ENABLE_PRESENT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_ENABLE_PRESENT_SHIFT)) & LCDIF_VDCTRL0_ENABLE_PRESENT_MASK)
  09716d: line 14848 define LCDIF_VDCTRL0_RSRVD2_MASK (0xE0000000U)
  097198: line 14849 define LCDIF_VDCTRL0_RSRVD2_SHIFT (29U)
  0971bc: line 14850 define LCDIF_VDCTRL0_RSRVD2(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_RSRVD2_SHIFT)) & LCDIF_VDCTRL0_RSRVD2_MASK)
  097231: line 14855 define LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_MASK (0x3FFFFU)
  097268: line 14856 define LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_SHIFT (0U)
  09729a: line 14857 define LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_SHIFT)) & LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_MASK)
  09733c: line 14858 define LCDIF_VDCTRL0_SET_HALF_LINE_MODE_MASK (0x40000U)
  097370: line 14859 define LCDIF_VDCTRL0_SET_HALF_LINE_MODE_SHIFT (18U)
  0973a0: line 14860 define LCDIF_VDCTRL0_SET_HALF_LINE_MODE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_HALF_LINE_MODE_SHIFT)) & LCDIF_VDCTRL0_SET_HALF_LINE_MODE_MASK)
  097439: line 14861 define LCDIF_VDCTRL0_SET_HALF_LINE_MASK (0x80000U)
  097468: line 14862 define LCDIF_VDCTRL0_SET_HALF_LINE_SHIFT (19U)
  097493: line 14863 define LCDIF_VDCTRL0_SET_HALF_LINE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_HALF_LINE_SHIFT)) & LCDIF_VDCTRL0_SET_HALF_LINE_MASK)
  09751d: line 14864 define LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_MASK (0x100000U)
  09755a: line 14865 define LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_SHIFT (20U)
  097592: line 14866 define LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_SHIFT)) & LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_MASK)
  097643: line 14867 define LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_MASK (0x200000U)
  09767b: line 14868 define LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_SHIFT (21U)
  0976ae: line 14869 define LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_SHIFT)) & LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_MASK)
  097750: line 14870 define LCDIF_VDCTRL0_SET_RSRVD1_MASK (0xC00000U)
  09777d: line 14871 define LCDIF_VDCTRL0_SET_RSRVD1_SHIFT (22U)
  0977a5: line 14872 define LCDIF_VDCTRL0_SET_RSRVD1(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_RSRVD1_SHIFT)) & LCDIF_VDCTRL0_SET_RSRVD1_MASK)
  097826: line 14873 define LCDIF_VDCTRL0_SET_ENABLE_POL_MASK (0x1000000U)
  097858: line 14874 define LCDIF_VDCTRL0_SET_ENABLE_POL_SHIFT (24U)
  097884: line 14875 define LCDIF_VDCTRL0_SET_ENABLE_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_ENABLE_POL_SHIFT)) & LCDIF_VDCTRL0_SET_ENABLE_POL_MASK)
  097911: line 14876 define LCDIF_VDCTRL0_SET_DOTCLK_POL_MASK (0x2000000U)
  097943: line 14877 define LCDIF_VDCTRL0_SET_DOTCLK_POL_SHIFT (25U)
  09796f: line 14878 define LCDIF_VDCTRL0_SET_DOTCLK_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_DOTCLK_POL_SHIFT)) & LCDIF_VDCTRL0_SET_DOTCLK_POL_MASK)
  0979fc: line 14879 define LCDIF_VDCTRL0_SET_HSYNC_POL_MASK (0x4000000U)
  097a2d: line 14880 define LCDIF_VDCTRL0_SET_HSYNC_POL_SHIFT (26U)
  097a58: line 14881 define LCDIF_VDCTRL0_SET_HSYNC_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_HSYNC_POL_SHIFT)) & LCDIF_VDCTRL0_SET_HSYNC_POL_MASK)
  097ae2: line 14882 define LCDIF_VDCTRL0_SET_VSYNC_POL_MASK (0x8000000U)
  097b13: line 14883 define LCDIF_VDCTRL0_SET_VSYNC_POL_SHIFT (27U)
  097b3e: line 14884 define LCDIF_VDCTRL0_SET_VSYNC_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_VSYNC_POL_SHIFT)) & LCDIF_VDCTRL0_SET_VSYNC_POL_MASK)
  097bc8: line 14885 define LCDIF_VDCTRL0_SET_ENABLE_PRESENT_MASK (0x10000000U)
  097bff: line 14886 define LCDIF_VDCTRL0_SET_ENABLE_PRESENT_SHIFT (28U)
  097c2f: line 14887 define LCDIF_VDCTRL0_SET_ENABLE_PRESENT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_ENABLE_PRESENT_SHIFT)) & LCDIF_VDCTRL0_SET_ENABLE_PRESENT_MASK)
  097cc8: line 14888 define LCDIF_VDCTRL0_SET_RSRVD2_MASK (0xE0000000U)
  097cf7: line 14889 define LCDIF_VDCTRL0_SET_RSRVD2_SHIFT (29U)
  097d1f: line 14890 define LCDIF_VDCTRL0_SET_RSRVD2(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_SET_RSRVD2_SHIFT)) & LCDIF_VDCTRL0_SET_RSRVD2_MASK)
  097da0: line 14895 define LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_MASK (0x3FFFFU)
  097dd7: line 14896 define LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_SHIFT (0U)
  097e09: line 14897 define LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_SHIFT)) & LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_MASK)
  097eab: line 14898 define LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_MASK (0x40000U)
  097edf: line 14899 define LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_SHIFT (18U)
  097f0f: line 14900 define LCDIF_VDCTRL0_CLR_HALF_LINE_MODE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_SHIFT)) & LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_MASK)
  097fa8: line 14901 define LCDIF_VDCTRL0_CLR_HALF_LINE_MASK (0x80000U)
  097fd7: line 14902 define LCDIF_VDCTRL0_CLR_HALF_LINE_SHIFT (19U)
  098002: line 14903 define LCDIF_VDCTRL0_CLR_HALF_LINE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_HALF_LINE_SHIFT)) & LCDIF_VDCTRL0_CLR_HALF_LINE_MASK)
  09808c: line 14904 define LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_MASK (0x100000U)
  0980c9: line 14905 define LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_SHIFT (20U)
  098101: line 14906 define LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_SHIFT)) & LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_MASK)
  0981b2: line 14907 define LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_MASK (0x200000U)
  0981ea: line 14908 define LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_SHIFT (21U)
  09821d: line 14909 define LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_SHIFT)) & LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_MASK)
  0982bf: line 14910 define LCDIF_VDCTRL0_CLR_RSRVD1_MASK (0xC00000U)
  0982ec: line 14911 define LCDIF_VDCTRL0_CLR_RSRVD1_SHIFT (22U)
  098314: line 14912 define LCDIF_VDCTRL0_CLR_RSRVD1(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_RSRVD1_SHIFT)) & LCDIF_VDCTRL0_CLR_RSRVD1_MASK)
  098395: line 14913 define LCDIF_VDCTRL0_CLR_ENABLE_POL_MASK (0x1000000U)
  0983c7: line 14914 define LCDIF_VDCTRL0_CLR_ENABLE_POL_SHIFT (24U)
  0983f3: line 14915 define LCDIF_VDCTRL0_CLR_ENABLE_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_ENABLE_POL_SHIFT)) & LCDIF_VDCTRL0_CLR_ENABLE_POL_MASK)
  098480: line 14916 define LCDIF_VDCTRL0_CLR_DOTCLK_POL_MASK (0x2000000U)
  0984b2: line 14917 define LCDIF_VDCTRL0_CLR_DOTCLK_POL_SHIFT (25U)
  0984de: line 14918 define LCDIF_VDCTRL0_CLR_DOTCLK_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_DOTCLK_POL_SHIFT)) & LCDIF_VDCTRL0_CLR_DOTCLK_POL_MASK)
  09856b: line 14919 define LCDIF_VDCTRL0_CLR_HSYNC_POL_MASK (0x4000000U)
  09859c: line 14920 define LCDIF_VDCTRL0_CLR_HSYNC_POL_SHIFT (26U)
  0985c7: line 14921 define LCDIF_VDCTRL0_CLR_HSYNC_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_HSYNC_POL_SHIFT)) & LCDIF_VDCTRL0_CLR_HSYNC_POL_MASK)
  098651: line 14922 define LCDIF_VDCTRL0_CLR_VSYNC_POL_MASK (0x8000000U)
  098682: line 14923 define LCDIF_VDCTRL0_CLR_VSYNC_POL_SHIFT (27U)
  0986ad: line 14924 define LCDIF_VDCTRL0_CLR_VSYNC_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_VSYNC_POL_SHIFT)) & LCDIF_VDCTRL0_CLR_VSYNC_POL_MASK)
  098737: line 14925 define LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_MASK (0x10000000U)
  09876e: line 14926 define LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_SHIFT (28U)
  09879e: line 14927 define LCDIF_VDCTRL0_CLR_ENABLE_PRESENT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_SHIFT)) & LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_MASK)
  098837: line 14928 define LCDIF_VDCTRL0_CLR_RSRVD2_MASK (0xE0000000U)
  098866: line 14929 define LCDIF_VDCTRL0_CLR_RSRVD2_SHIFT (29U)
  09888e: line 14930 define LCDIF_VDCTRL0_CLR_RSRVD2(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_CLR_RSRVD2_SHIFT)) & LCDIF_VDCTRL0_CLR_RSRVD2_MASK)
  09890f: line 14935 define LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_MASK (0x3FFFFU)
  098946: line 14936 define LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_SHIFT (0U)
  098978: line 14937 define LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_SHIFT)) & LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_MASK)
  098a1a: line 14938 define LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_MASK (0x40000U)
  098a4e: line 14939 define LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_SHIFT (18U)
  098a7e: line 14940 define LCDIF_VDCTRL0_TOG_HALF_LINE_MODE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_SHIFT)) & LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_MASK)
  098b17: line 14941 define LCDIF_VDCTRL0_TOG_HALF_LINE_MASK (0x80000U)
  098b46: line 14942 define LCDIF_VDCTRL0_TOG_HALF_LINE_SHIFT (19U)
  098b71: line 14943 define LCDIF_VDCTRL0_TOG_HALF_LINE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_HALF_LINE_SHIFT)) & LCDIF_VDCTRL0_TOG_HALF_LINE_MASK)
  098bfb: line 14944 define LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_MASK (0x100000U)
  098c38: line 14945 define LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_SHIFT (20U)
  098c70: line 14946 define LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_SHIFT)) & LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_MASK)
  098d21: line 14947 define LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_MASK (0x200000U)
  098d59: line 14948 define LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_SHIFT (21U)
  098d8c: line 14949 define LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_SHIFT)) & LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_MASK)
  098e2e: line 14950 define LCDIF_VDCTRL0_TOG_RSRVD1_MASK (0xC00000U)
  098e5b: line 14951 define LCDIF_VDCTRL0_TOG_RSRVD1_SHIFT (22U)
  098e83: line 14952 define LCDIF_VDCTRL0_TOG_RSRVD1(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_RSRVD1_SHIFT)) & LCDIF_VDCTRL0_TOG_RSRVD1_MASK)
  098f04: line 14953 define LCDIF_VDCTRL0_TOG_ENABLE_POL_MASK (0x1000000U)
  098f36: line 14954 define LCDIF_VDCTRL0_TOG_ENABLE_POL_SHIFT (24U)
  098f62: line 14955 define LCDIF_VDCTRL0_TOG_ENABLE_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_ENABLE_POL_SHIFT)) & LCDIF_VDCTRL0_TOG_ENABLE_POL_MASK)
  098fef: line 14956 define LCDIF_VDCTRL0_TOG_DOTCLK_POL_MASK (0x2000000U)
  099021: line 14957 define LCDIF_VDCTRL0_TOG_DOTCLK_POL_SHIFT (25U)
  09904d: line 14958 define LCDIF_VDCTRL0_TOG_DOTCLK_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_DOTCLK_POL_SHIFT)) & LCDIF_VDCTRL0_TOG_DOTCLK_POL_MASK)
  0990da: line 14959 define LCDIF_VDCTRL0_TOG_HSYNC_POL_MASK (0x4000000U)
  09910b: line 14960 define LCDIF_VDCTRL0_TOG_HSYNC_POL_SHIFT (26U)
  099136: line 14961 define LCDIF_VDCTRL0_TOG_HSYNC_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_HSYNC_POL_SHIFT)) & LCDIF_VDCTRL0_TOG_HSYNC_POL_MASK)
  0991c0: line 14962 define LCDIF_VDCTRL0_TOG_VSYNC_POL_MASK (0x8000000U)
  0991f1: line 14963 define LCDIF_VDCTRL0_TOG_VSYNC_POL_SHIFT (27U)
  09921c: line 14964 define LCDIF_VDCTRL0_TOG_VSYNC_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_VSYNC_POL_SHIFT)) & LCDIF_VDCTRL0_TOG_VSYNC_POL_MASK)
  0992a6: line 14965 define LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_MASK (0x10000000U)
  0992dd: line 14966 define LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_SHIFT (28U)
  09930d: line 14967 define LCDIF_VDCTRL0_TOG_ENABLE_PRESENT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_SHIFT)) & LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_MASK)
  0993a6: line 14968 define LCDIF_VDCTRL0_TOG_RSRVD2_MASK (0xE0000000U)
  0993d5: line 14969 define LCDIF_VDCTRL0_TOG_RSRVD2_SHIFT (29U)
  0993fd: line 14970 define LCDIF_VDCTRL0_TOG_RSRVD2(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL0_TOG_RSRVD2_SHIFT)) & LCDIF_VDCTRL0_TOG_RSRVD2_MASK)
  09947e: line 14975 define LCDIF_VDCTRL1_VSYNC_PERIOD_MASK (0xFFFFFFFFU)
  0994af: line 14976 define LCDIF_VDCTRL1_VSYNC_PERIOD_SHIFT (0U)
  0994d8: line 14977 define LCDIF_VDCTRL1_VSYNC_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL1_VSYNC_PERIOD_SHIFT)) & LCDIF_VDCTRL1_VSYNC_PERIOD_MASK)
  09955f: line 14982 define LCDIF_VDCTRL2_HSYNC_PERIOD_MASK (0x3FFFFU)
  09958d: line 14983 define LCDIF_VDCTRL2_HSYNC_PERIOD_SHIFT (0U)
  0995b6: line 14984 define LCDIF_VDCTRL2_HSYNC_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL2_HSYNC_PERIOD_SHIFT)) & LCDIF_VDCTRL2_HSYNC_PERIOD_MASK)
  09963d: line 14985 define LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_MASK (0xFFFC0000U)
  099673: line 14986 define LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_SHIFT (18U)
  0996a2: line 14987 define LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_SHIFT)) & LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_MASK)
  099738: line 14992 define LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_MASK (0xFFFFU)
  09976a: line 14993 define LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_SHIFT (0U)
  099798: line 14994 define LCDIF_VDCTRL3_VERTICAL_WAIT_CNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_SHIFT)) & LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_MASK)
  09982e: line 14995 define LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_MASK (0xFFF0000U)
  099865: line 14996 define LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_SHIFT (16U)
  099896: line 14997 define LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_SHIFT)) & LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_MASK)
  099932: line 14998 define LCDIF_VDCTRL3_VSYNC_ONLY_MASK (0x10000000U)
  099961: line 14999 define LCDIF_VDCTRL3_VSYNC_ONLY_SHIFT (28U)
  099989: line 15000 define LCDIF_VDCTRL3_VSYNC_ONLY(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL3_VSYNC_ONLY_SHIFT)) & LCDIF_VDCTRL3_VSYNC_ONLY_MASK)
  099a0a: line 15001 define LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_MASK (0x20000000U)
  099a3f: line 15002 define LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_SHIFT (29U)
  099a6d: line 15003 define LCDIF_VDCTRL3_MUX_SYNC_SIGNALS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_SHIFT)) & LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_MASK)
  099b00: line 15004 define LCDIF_VDCTRL3_RSRVD0_MASK (0xC0000000U)
  099b2b: line 15005 define LCDIF_VDCTRL3_RSRVD0_SHIFT (30U)
  099b4f: line 15006 define LCDIF_VDCTRL3_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL3_RSRVD0_SHIFT)) & LCDIF_VDCTRL3_RSRVD0_MASK)
  099bc4: line 15011 define LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_MASK (0x3FFFFU)
  099bfd: line 15012 define LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_SHIFT (0U)
  099c31: line 15013 define LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_SHIFT)) & LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_MASK)
  099cd9: line 15014 define LCDIF_VDCTRL4_SYNC_SIGNALS_ON_MASK (0x40000U)
  099d0a: line 15015 define LCDIF_VDCTRL4_SYNC_SIGNALS_ON_SHIFT (18U)
  099d37: line 15016 define LCDIF_VDCTRL4_SYNC_SIGNALS_ON(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL4_SYNC_SIGNALS_ON_SHIFT)) & LCDIF_VDCTRL4_SYNC_SIGNALS_ON_MASK)
  099dc7: line 15017 define LCDIF_VDCTRL4_RSRVD0_MASK (0x1FF80000U)
  099df2: line 15018 define LCDIF_VDCTRL4_RSRVD0_SHIFT (19U)
  099e16: line 15019 define LCDIF_VDCTRL4_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL4_RSRVD0_SHIFT)) & LCDIF_VDCTRL4_RSRVD0_MASK)
  099e8b: line 15020 define LCDIF_VDCTRL4_DOTCLK_DLY_SEL_MASK (0xE0000000U)
  099ebe: line 15021 define LCDIF_VDCTRL4_DOTCLK_DLY_SEL_SHIFT (29U)
  099eea: line 15022 define LCDIF_VDCTRL4_DOTCLK_DLY_SEL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_VDCTRL4_DOTCLK_DLY_SEL_SHIFT)) & LCDIF_VDCTRL4_DOTCLK_DLY_SEL_MASK)
  099f77: line 15027 define LCDIF_BM_ERROR_STAT_ADDR_MASK (0xFFFFFFFFU)
  099fa6: line 15028 define LCDIF_BM_ERROR_STAT_ADDR_SHIFT (0U)
  099fcd: line 15029 define LCDIF_BM_ERROR_STAT_ADDR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_BM_ERROR_STAT_ADDR_SHIFT)) & LCDIF_BM_ERROR_STAT_ADDR_MASK)
  09a04e: line 15034 define LCDIF_CRC_STAT_CRC_VALUE_MASK (0xFFFFFFFFU)
  09a07d: line 15035 define LCDIF_CRC_STAT_CRC_VALUE_SHIFT (0U)
  09a0a4: line 15036 define LCDIF_CRC_STAT_CRC_VALUE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_CRC_STAT_CRC_VALUE_SHIFT)) & LCDIF_CRC_STAT_CRC_VALUE_MASK)
  09a125: line 15041 define LCDIF_STAT_LFIFO_COUNT_MASK (0x1FFU)
  09a14d: line 15042 define LCDIF_STAT_LFIFO_COUNT_SHIFT (0U)
  09a172: line 15043 define LCDIF_STAT_LFIFO_COUNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_STAT_LFIFO_COUNT_SHIFT)) & LCDIF_STAT_LFIFO_COUNT_MASK)
  09a1ed: line 15044 define LCDIF_STAT_RSRVD0_MASK (0x1FFFE00U)
  09a214: line 15045 define LCDIF_STAT_RSRVD0_SHIFT (9U)
  09a234: line 15046 define LCDIF_STAT_RSRVD0(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_STAT_RSRVD0_SHIFT)) & LCDIF_STAT_RSRVD0_MASK)
  09a2a0: line 15047 define LCDIF_STAT_TXFIFO_EMPTY_MASK (0x4000000U)
  09a2cd: line 15048 define LCDIF_STAT_TXFIFO_EMPTY_SHIFT (26U)
  09a2f4: line 15049 define LCDIF_STAT_TXFIFO_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_STAT_TXFIFO_EMPTY_SHIFT)) & LCDIF_STAT_TXFIFO_EMPTY_MASK)
  09a372: line 15050 define LCDIF_STAT_TXFIFO_FULL_MASK (0x8000000U)
  09a39e: line 15051 define LCDIF_STAT_TXFIFO_FULL_SHIFT (27U)
  09a3c4: line 15052 define LCDIF_STAT_TXFIFO_FULL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_STAT_TXFIFO_FULL_SHIFT)) & LCDIF_STAT_TXFIFO_FULL_MASK)
  09a43f: line 15053 define LCDIF_STAT_LFIFO_EMPTY_MASK (0x10000000U)
  09a46c: line 15054 define LCDIF_STAT_LFIFO_EMPTY_SHIFT (28U)
  09a492: line 15055 define LCDIF_STAT_LFIFO_EMPTY(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_STAT_LFIFO_EMPTY_SHIFT)) & LCDIF_STAT_LFIFO_EMPTY_MASK)
  09a50d: line 15056 define LCDIF_STAT_LFIFO_FULL_MASK (0x20000000U)
  09a539: line 15057 define LCDIF_STAT_LFIFO_FULL_SHIFT (29U)
  09a55e: line 15058 define LCDIF_STAT_LFIFO_FULL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_STAT_LFIFO_FULL_SHIFT)) & LCDIF_STAT_LFIFO_FULL_MASK)
  09a5d6: line 15059 define LCDIF_STAT_DMA_REQ_MASK (0x40000000U)
  09a5ff: line 15060 define LCDIF_STAT_DMA_REQ_SHIFT (30U)
  09a621: line 15061 define LCDIF_STAT_DMA_REQ(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_STAT_DMA_REQ_SHIFT)) & LCDIF_STAT_DMA_REQ_MASK)
  09a690: line 15062 define LCDIF_STAT_PRESENT_MASK (0x80000000U)
  09a6b9: line 15063 define LCDIF_STAT_PRESENT_SHIFT (31U)
  09a6db: line 15064 define LCDIF_STAT_PRESENT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_STAT_PRESENT_SHIFT)) & LCDIF_STAT_PRESENT_MASK)
  09a74a: line 15069 define LCDIF_THRES_PANIC_MASK (0x1FFU)
  09a76d: line 15070 define LCDIF_THRES_PANIC_SHIFT (0U)
  09a78d: line 15071 define LCDIF_THRES_PANIC(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_THRES_PANIC_SHIFT)) & LCDIF_THRES_PANIC_MASK)
  09a7f9: line 15072 define LCDIF_THRES_RSRVD1_MASK (0xFE00U)
  09a81e: line 15073 define LCDIF_THRES_RSRVD1_SHIFT (9U)
  09a83f: line 15074 define LCDIF_THRES_RSRVD1(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_THRES_RSRVD1_SHIFT)) & LCDIF_THRES_RSRVD1_MASK)
  09a8ae: line 15075 define LCDIF_THRES_FASTCLOCK_MASK (0x1FF0000U)
  09a8d9: line 15076 define LCDIF_THRES_FASTCLOCK_SHIFT (16U)
  09a8fe: line 15077 define LCDIF_THRES_FASTCLOCK(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_THRES_FASTCLOCK_SHIFT)) & LCDIF_THRES_FASTCLOCK_MASK)
  09a976: line 15078 define LCDIF_THRES_RSRVD2_MASK (0xFE000000U)
  09a99f: line 15079 define LCDIF_THRES_RSRVD2_SHIFT (25U)
  09a9c1: line 15080 define LCDIF_THRES_RSRVD2(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_THRES_RSRVD2_SHIFT)) & LCDIF_THRES_RSRVD2_MASK)
  09aa30: line 15085 define LCDIF_PIGEONCTRL0_FD_PERIOD_MASK (0xFFFU)
  09aa5d: line 15086 define LCDIF_PIGEONCTRL0_FD_PERIOD_SHIFT (0U)
  09aa87: line 15087 define LCDIF_PIGEONCTRL0_FD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_FD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_FD_PERIOD_MASK)
  09ab11: line 15088 define LCDIF_PIGEONCTRL0_LD_PERIOD_MASK (0xFFF0000U)
  09ab42: line 15089 define LCDIF_PIGEONCTRL0_LD_PERIOD_SHIFT (16U)
  09ab6d: line 15090 define LCDIF_PIGEONCTRL0_LD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_LD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_LD_PERIOD_MASK)
  09abf7: line 15095 define LCDIF_PIGEONCTRL0_SET_FD_PERIOD_MASK (0xFFFU)
  09ac28: line 15096 define LCDIF_PIGEONCTRL0_SET_FD_PERIOD_SHIFT (0U)
  09ac56: line 15097 define LCDIF_PIGEONCTRL0_SET_FD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_SET_FD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_SET_FD_PERIOD_MASK)
  09acec: line 15098 define LCDIF_PIGEONCTRL0_SET_LD_PERIOD_MASK (0xFFF0000U)
  09ad21: line 15099 define LCDIF_PIGEONCTRL0_SET_LD_PERIOD_SHIFT (16U)
  09ad50: line 15100 define LCDIF_PIGEONCTRL0_SET_LD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_SET_LD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_SET_LD_PERIOD_MASK)
  09ade6: line 15105 define LCDIF_PIGEONCTRL0_CLR_FD_PERIOD_MASK (0xFFFU)
  09ae17: line 15106 define LCDIF_PIGEONCTRL0_CLR_FD_PERIOD_SHIFT (0U)
  09ae45: line 15107 define LCDIF_PIGEONCTRL0_CLR_FD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_CLR_FD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_CLR_FD_PERIOD_MASK)
  09aedb: line 15108 define LCDIF_PIGEONCTRL0_CLR_LD_PERIOD_MASK (0xFFF0000U)
  09af10: line 15109 define LCDIF_PIGEONCTRL0_CLR_LD_PERIOD_SHIFT (16U)
  09af3f: line 15110 define LCDIF_PIGEONCTRL0_CLR_LD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_CLR_LD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_CLR_LD_PERIOD_MASK)
  09afd5: line 15115 define LCDIF_PIGEONCTRL0_TOG_FD_PERIOD_MASK (0xFFFU)
  09b006: line 15116 define LCDIF_PIGEONCTRL0_TOG_FD_PERIOD_SHIFT (0U)
  09b034: line 15117 define LCDIF_PIGEONCTRL0_TOG_FD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_TOG_FD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_TOG_FD_PERIOD_MASK)
  09b0ca: line 15118 define LCDIF_PIGEONCTRL0_TOG_LD_PERIOD_MASK (0xFFF0000U)
  09b0ff: line 15119 define LCDIF_PIGEONCTRL0_TOG_LD_PERIOD_SHIFT (16U)
  09b12e: line 15120 define LCDIF_PIGEONCTRL0_TOG_LD_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL0_TOG_LD_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL0_TOG_LD_PERIOD_MASK)
  09b1c4: line 15125 define LCDIF_PIGEONCTRL1_FRAME_CNT_PERIOD_MASK (0xFFFU)
  09b1f8: line 15126 define LCDIF_PIGEONCTRL1_FRAME_CNT_PERIOD_SHIFT (0U)
  09b229: line 15127 define LCDIF_PIGEONCTRL1_FRAME_CNT_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_FRAME_CNT_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL1_FRAME_CNT_PERIOD_MASK)
  09b2c8: line 15128 define LCDIF_PIGEONCTRL1_FRAME_CNT_CYCLES_MASK (0xFFF0000U)
  09b300: line 15129 define LCDIF_PIGEONCTRL1_FRAME_CNT_CYCLES_SHIFT (16U)
  09b332: line 15130 define LCDIF_PIGEONCTRL1_FRAME_CNT_CYCLES(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_FRAME_CNT_CYCLES_SHIFT)) & LCDIF_PIGEONCTRL1_FRAME_CNT_CYCLES_MASK)
  09b3d1: line 15135 define LCDIF_PIGEONCTRL1_SET_FRAME_CNT_PERIOD_MASK (0xFFFU)
  09b409: line 15136 define LCDIF_PIGEONCTRL1_SET_FRAME_CNT_PERIOD_SHIFT (0U)
  09b43e: line 15137 define LCDIF_PIGEONCTRL1_SET_FRAME_CNT_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_SET_FRAME_CNT_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL1_SET_FRAME_CNT_PERIOD_MASK)
  09b4e9: line 15138 define LCDIF_PIGEONCTRL1_SET_FRAME_CNT_CYCLES_MASK (0xFFF0000U)
  09b525: line 15139 define LCDIF_PIGEONCTRL1_SET_FRAME_CNT_CYCLES_SHIFT (16U)
  09b55b: line 15140 define LCDIF_PIGEONCTRL1_SET_FRAME_CNT_CYCLES(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_SET_FRAME_CNT_CYCLES_SHIFT)) & LCDIF_PIGEONCTRL1_SET_FRAME_CNT_CYCLES_MASK)
  09b606: line 15145 define LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_PERIOD_MASK (0xFFFU)
  09b63e: line 15146 define LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_PERIOD_SHIFT (0U)
  09b673: line 15147 define LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_PERIOD_MASK)
  09b71e: line 15148 define LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_CYCLES_MASK (0xFFF0000U)
  09b75a: line 15149 define LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_CYCLES_SHIFT (16U)
  09b790: line 15150 define LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_CYCLES(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_CYCLES_SHIFT)) & LCDIF_PIGEONCTRL1_CLR_FRAME_CNT_CYCLES_MASK)
  09b83b: line 15155 define LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_PERIOD_MASK (0xFFFU)
  09b873: line 15156 define LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_PERIOD_SHIFT (0U)
  09b8a8: line 15157 define LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_PERIOD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_PERIOD_SHIFT)) & LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_PERIOD_MASK)
  09b953: line 15158 define LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_CYCLES_MASK (0xFFF0000U)
  09b98f: line 15159 define LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_CYCLES_SHIFT (16U)
  09b9c5: line 15160 define LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_CYCLES(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_CYCLES_SHIFT)) & LCDIF_PIGEONCTRL1_TOG_FRAME_CNT_CYCLES_MASK)
  09ba70: line 15165 define LCDIF_PIGEONCTRL2_PIGEON_DATA_EN_MASK (0x1U)
  09baa0: line 15166 define LCDIF_PIGEONCTRL2_PIGEON_DATA_EN_SHIFT (0U)
  09bacf: line 15167 define LCDIF_PIGEONCTRL2_PIGEON_DATA_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_PIGEON_DATA_EN_SHIFT)) & LCDIF_PIGEONCTRL2_PIGEON_DATA_EN_MASK)
  09bb68: line 15168 define LCDIF_PIGEONCTRL2_PIGEON_CLK_GATE_MASK (0x2U)
  09bb99: line 15169 define LCDIF_PIGEONCTRL2_PIGEON_CLK_GATE_SHIFT (1U)
  09bbc9: line 15170 define LCDIF_PIGEONCTRL2_PIGEON_CLK_GATE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_PIGEON_CLK_GATE_SHIFT)) & LCDIF_PIGEONCTRL2_PIGEON_CLK_GATE_MASK)
  09bc65: line 15175 define LCDIF_PIGEONCTRL2_SET_PIGEON_DATA_EN_MASK (0x1U)
  09bc99: line 15176 define LCDIF_PIGEONCTRL2_SET_PIGEON_DATA_EN_SHIFT (0U)
  09bccc: line 15177 define LCDIF_PIGEONCTRL2_SET_PIGEON_DATA_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_SET_PIGEON_DATA_EN_SHIFT)) & LCDIF_PIGEONCTRL2_SET_PIGEON_DATA_EN_MASK)
  09bd71: line 15178 define LCDIF_PIGEONCTRL2_SET_PIGEON_CLK_GATE_MASK (0x2U)
  09bda6: line 15179 define LCDIF_PIGEONCTRL2_SET_PIGEON_CLK_GATE_SHIFT (1U)
  09bdda: line 15180 define LCDIF_PIGEONCTRL2_SET_PIGEON_CLK_GATE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_SET_PIGEON_CLK_GATE_SHIFT)) & LCDIF_PIGEONCTRL2_SET_PIGEON_CLK_GATE_MASK)
  09be82: line 15185 define LCDIF_PIGEONCTRL2_CLR_PIGEON_DATA_EN_MASK (0x1U)
  09beb6: line 15186 define LCDIF_PIGEONCTRL2_CLR_PIGEON_DATA_EN_SHIFT (0U)
  09bee9: line 15187 define LCDIF_PIGEONCTRL2_CLR_PIGEON_DATA_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_CLR_PIGEON_DATA_EN_SHIFT)) & LCDIF_PIGEONCTRL2_CLR_PIGEON_DATA_EN_MASK)
  09bf8e: line 15188 define LCDIF_PIGEONCTRL2_CLR_PIGEON_CLK_GATE_MASK (0x2U)
  09bfc3: line 15189 define LCDIF_PIGEONCTRL2_CLR_PIGEON_CLK_GATE_SHIFT (1U)
  09bff7: line 15190 define LCDIF_PIGEONCTRL2_CLR_PIGEON_CLK_GATE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_CLR_PIGEON_CLK_GATE_SHIFT)) & LCDIF_PIGEONCTRL2_CLR_PIGEON_CLK_GATE_MASK)
  09c09f: line 15195 define LCDIF_PIGEONCTRL2_TOG_PIGEON_DATA_EN_MASK (0x1U)
  09c0d3: line 15196 define LCDIF_PIGEONCTRL2_TOG_PIGEON_DATA_EN_SHIFT (0U)
  09c106: line 15197 define LCDIF_PIGEONCTRL2_TOG_PIGEON_DATA_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_TOG_PIGEON_DATA_EN_SHIFT)) & LCDIF_PIGEONCTRL2_TOG_PIGEON_DATA_EN_MASK)
  09c1ab: line 15198 define LCDIF_PIGEONCTRL2_TOG_PIGEON_CLK_GATE_MASK (0x2U)
  09c1e0: line 15199 define LCDIF_PIGEONCTRL2_TOG_PIGEON_CLK_GATE_SHIFT (1U)
  09c214: line 15200 define LCDIF_PIGEONCTRL2_TOG_PIGEON_CLK_GATE(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEONCTRL2_TOG_PIGEON_CLK_GATE_SHIFT)) & LCDIF_PIGEONCTRL2_TOG_PIGEON_CLK_GATE_MASK)
  09c2bc: line 15205 define LCDIF_PIGEON_0_EN_MASK (0x1U)
  09c2dd: line 15206 define LCDIF_PIGEON_0_EN_SHIFT (0U)
  09c2fd: line 15207 define LCDIF_PIGEON_0_EN(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_0_EN_SHIFT)) & LCDIF_PIGEON_0_EN_MASK)
  09c369: line 15208 define LCDIF_PIGEON_0_POL_MASK (0x2U)
  09c38b: line 15209 define LCDIF_PIGEON_0_POL_SHIFT (1U)
  09c3ac: line 15210 define LCDIF_PIGEON_0_POL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_0_POL_SHIFT)) & LCDIF_PIGEON_0_POL_MASK)
  09c41b: line 15211 define LCDIF_PIGEON_0_INC_SEL_MASK (0xCU)
  09c441: line 15212 define LCDIF_PIGEON_0_INC_SEL_SHIFT (2U)
  09c466: line 15213 define LCDIF_PIGEON_0_INC_SEL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_0_INC_SEL_SHIFT)) & LCDIF_PIGEON_0_INC_SEL_MASK)
  09c4e1: line 15214 define LCDIF_PIGEON_0_OFFSET_MASK (0xF0U)
  09c507: line 15215 define LCDIF_PIGEON_0_OFFSET_SHIFT (4U)
  09c52b: line 15216 define LCDIF_PIGEON_0_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_0_OFFSET_SHIFT)) & LCDIF_PIGEON_0_OFFSET_MASK)
  09c5a3: line 15217 define LCDIF_PIGEON_0_MASK_CNT_SEL_MASK (0xF00U)
  09c5d0: line 15218 define LCDIF_PIGEON_0_MASK_CNT_SEL_SHIFT (8U)
  09c5fa: line 15219 define LCDIF_PIGEON_0_MASK_CNT_SEL(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_0_MASK_CNT_SEL_SHIFT)) & LCDIF_PIGEON_0_MASK_CNT_SEL_MASK)
  09c684: line 15220 define LCDIF_PIGEON_0_MASK_CNT_MASK (0xFFF000U)
  09c6b0: line 15221 define LCDIF_PIGEON_0_MASK_CNT_SHIFT (12U)
  09c6d7: line 15222 define LCDIF_PIGEON_0_MASK_CNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_0_MASK_CNT_SHIFT)) & LCDIF_PIGEON_0_MASK_CNT_MASK)
  09c755: line 15223 define LCDIF_PIGEON_0_STATE_MASK_MASK (0xFF000000U)
  09c785: line 15224 define LCDIF_PIGEON_0_STATE_MASK_SHIFT (24U)
  09c7ae: line 15225 define LCDIF_PIGEON_0_STATE_MASK(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_0_STATE_MASK_SHIFT)) & LCDIF_PIGEON_0_STATE_MASK_MASK)
  09c832: line 15229 define LCDIF_PIGEON_0_COUNT (12U)
  09c850: line 15233 define LCDIF_PIGEON_1_SET_CNT_MASK (0xFFFFU)
  09c879: line 15234 define LCDIF_PIGEON_1_SET_CNT_SHIFT (0U)
  09c89e: line 15235 define LCDIF_PIGEON_1_SET_CNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_1_SET_CNT_SHIFT)) & LCDIF_PIGEON_1_SET_CNT_MASK)
  09c919: line 15236 define LCDIF_PIGEON_1_CLR_CNT_MASK (0xFFFF0000U)
  09c946: line 15237 define LCDIF_PIGEON_1_CLR_CNT_SHIFT (16U)
  09c96c: line 15238 define LCDIF_PIGEON_1_CLR_CNT(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_1_CLR_CNT_SHIFT)) & LCDIF_PIGEON_1_CLR_CNT_MASK)
  09c9e7: line 15242 define LCDIF_PIGEON_1_COUNT (12U)
  09ca05: line 15246 define LCDIF_PIGEON_2_SIG_LOGIC_MASK (0xFU)
  09ca2d: line 15247 define LCDIF_PIGEON_2_SIG_LOGIC_SHIFT (0U)
  09ca54: line 15248 define LCDIF_PIGEON_2_SIG_LOGIC(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_2_SIG_LOGIC_SHIFT)) & LCDIF_PIGEON_2_SIG_LOGIC_MASK)
  09cad5: line 15249 define LCDIF_PIGEON_2_SIG_ANOTHER_MASK (0x1F0U)
  09cb01: line 15250 define LCDIF_PIGEON_2_SIG_ANOTHER_SHIFT (4U)
  09cb2a: line 15251 define LCDIF_PIGEON_2_SIG_ANOTHER(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_2_SIG_ANOTHER_SHIFT)) & LCDIF_PIGEON_2_SIG_ANOTHER_MASK)
  09cbb1: line 15252 define LCDIF_PIGEON_2_RSVD_MASK (0xFFFFFE00U)
  09cbdb: line 15253 define LCDIF_PIGEON_2_RSVD_SHIFT (9U)
  09cbfd: line 15254 define LCDIF_PIGEON_2_RSVD(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_PIGEON_2_RSVD_SHIFT)) & LCDIF_PIGEON_2_RSVD_MASK)
  09cc6f: line 15258 define LCDIF_PIGEON_2_COUNT (12U)
  09cc8d: line 15262 define LCDIF_LUT_CTRL_LUT_BYPASS_MASK (0x1U)
  09ccb6: line 15263 define LCDIF_LUT_CTRL_LUT_BYPASS_SHIFT (0U)
  09ccde: line 15264 define LCDIF_LUT_CTRL_LUT_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_LUT_CTRL_LUT_BYPASS_SHIFT)) & LCDIF_LUT_CTRL_LUT_BYPASS_MASK)
  09cd62: line 15269 define LCDIF_LUT0_ADDR_ADDR_MASK (0xFFU)
  09cd87: line 15270 define LCDIF_LUT0_ADDR_ADDR_SHIFT (0U)
  09cdaa: line 15271 define LCDIF_LUT0_ADDR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_LUT0_ADDR_ADDR_SHIFT)) & LCDIF_LUT0_ADDR_ADDR_MASK)
  09ce1f: line 15276 define LCDIF_LUT0_DATA_DATA_MASK (0xFFFFFFFFU)
  09ce4a: line 15277 define LCDIF_LUT0_DATA_DATA_SHIFT (0U)
  09ce6d: line 15278 define LCDIF_LUT0_DATA_DATA(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_LUT0_DATA_DATA_SHIFT)) & LCDIF_LUT0_DATA_DATA_MASK)
  09cee2: line 15283 define LCDIF_LUT1_ADDR_ADDR_MASK (0xFFU)
  09cf07: line 15284 define LCDIF_LUT1_ADDR_ADDR_SHIFT (0U)
  09cf2a: line 15285 define LCDIF_LUT1_ADDR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_LUT1_ADDR_ADDR_SHIFT)) & LCDIF_LUT1_ADDR_ADDR_MASK)
  09cf9f: line 15290 define LCDIF_LUT1_DATA_DATA_MASK (0xFFFFFFFFU)
  09cfca: line 15291 define LCDIF_LUT1_DATA_DATA_SHIFT (0U)
  09cfed: line 15292 define LCDIF_LUT1_DATA_DATA(x) (((uint32_t)(((uint32_t)(x)) << LCDIF_LUT1_DATA_DATA_SHIFT)) & LCDIF_LUT1_DATA_DATA_MASK)
  09d062: line 15303 define LCDIF_BASE (0x402B8000u)
  09d07e: line 15305 define LCDIF ((LCDIF_Type *)LCDIF_BASE)
  09d0a2: line 15307 define LCDIF_BASE_ADDRS { LCDIF_BASE }
  09d0c5: line 15309 define LCDIF_BASE_PTRS { LCDIF }
  09d0e2: line 15311 define LCDIF_IRQ0_IRQS { LCDIF_IRQn }
  09d104: line 15382 define LPI2C_VERID_FEATURE_MASK (0xFFFFU)
  09d12a: line 15383 define LPI2C_VERID_FEATURE_SHIFT (0U)
  09d14c: line 15384 define LPI2C_VERID_FEATURE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_VERID_FEATURE_SHIFT)) & LPI2C_VERID_FEATURE_MASK)
  09d1be: line 15385 define LPI2C_VERID_MINOR_MASK (0xFF0000U)
  09d1e4: line 15386 define LPI2C_VERID_MINOR_SHIFT (16U)
  09d205: line 15387 define LPI2C_VERID_MINOR(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_VERID_MINOR_SHIFT)) & LPI2C_VERID_MINOR_MASK)
  09d271: line 15388 define LPI2C_VERID_MAJOR_MASK (0xFF000000U)
  09d299: line 15389 define LPI2C_VERID_MAJOR_SHIFT (24U)
  09d2ba: line 15390 define LPI2C_VERID_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_VERID_MAJOR_SHIFT)) & LPI2C_VERID_MAJOR_MASK)
  09d326: line 15395 define LPI2C_PARAM_MTXFIFO_MASK (0xFU)
  09d349: line 15396 define LPI2C_PARAM_MTXFIFO_SHIFT (0U)
  09d36b: line 15397 define LPI2C_PARAM_MTXFIFO(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_PARAM_MTXFIFO_SHIFT)) & LPI2C_PARAM_MTXFIFO_MASK)
  09d3dd: line 15398 define LPI2C_PARAM_MRXFIFO_MASK (0xF00U)
  09d402: line 15399 define LPI2C_PARAM_MRXFIFO_SHIFT (8U)
  09d424: line 15400 define LPI2C_PARAM_MRXFIFO(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_PARAM_MRXFIFO_SHIFT)) & LPI2C_PARAM_MRXFIFO_MASK)
  09d496: line 15405 define LPI2C_MCR_MEN_MASK (0x1U)
  09d4b3: line 15406 define LPI2C_MCR_MEN_SHIFT (0U)
  09d4cf: line 15407 define LPI2C_MCR_MEN(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_MEN_SHIFT)) & LPI2C_MCR_MEN_MASK)
  09d52f: line 15408 define LPI2C_MCR_RST_MASK (0x2U)
  09d54c: line 15409 define LPI2C_MCR_RST_SHIFT (1U)
  09d568: line 15410 define LPI2C_MCR_RST(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_RST_SHIFT)) & LPI2C_MCR_RST_MASK)
  09d5c8: line 15411 define LPI2C_MCR_DOZEN_MASK (0x4U)
  09d5e7: line 15412 define LPI2C_MCR_DOZEN_SHIFT (2U)
  09d605: line 15413 define LPI2C_MCR_DOZEN(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_DOZEN_SHIFT)) & LPI2C_MCR_DOZEN_MASK)
  09d66b: line 15414 define LPI2C_MCR_DBGEN_MASK (0x8U)
  09d68a: line 15415 define LPI2C_MCR_DBGEN_SHIFT (3U)
  09d6a8: line 15416 define LPI2C_MCR_DBGEN(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_DBGEN_SHIFT)) & LPI2C_MCR_DBGEN_MASK)
  09d70e: line 15417 define LPI2C_MCR_RTF_MASK (0x100U)
  09d72d: line 15418 define LPI2C_MCR_RTF_SHIFT (8U)
  09d749: line 15419 define LPI2C_MCR_RTF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_RTF_SHIFT)) & LPI2C_MCR_RTF_MASK)
  09d7a9: line 15420 define LPI2C_MCR_RRF_MASK (0x200U)
  09d7c8: line 15421 define LPI2C_MCR_RRF_SHIFT (9U)
  09d7e4: line 15422 define LPI2C_MCR_RRF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCR_RRF_SHIFT)) & LPI2C_MCR_RRF_MASK)
  09d844: line 15427 define LPI2C_MSR_TDF_MASK (0x1U)
  09d861: line 15428 define LPI2C_MSR_TDF_SHIFT (0U)
  09d87d: line 15429 define LPI2C_MSR_TDF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_TDF_SHIFT)) & LPI2C_MSR_TDF_MASK)
  09d8dd: line 15430 define LPI2C_MSR_RDF_MASK (0x2U)
  09d8fa: line 15431 define LPI2C_MSR_RDF_SHIFT (1U)
  09d916: line 15432 define LPI2C_MSR_RDF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_RDF_SHIFT)) & LPI2C_MSR_RDF_MASK)
  09d976: line 15433 define LPI2C_MSR_EPF_MASK (0x100U)
  09d995: line 15434 define LPI2C_MSR_EPF_SHIFT (8U)
  09d9b1: line 15435 define LPI2C_MSR_EPF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_EPF_SHIFT)) & LPI2C_MSR_EPF_MASK)
  09da11: line 15436 define LPI2C_MSR_SDF_MASK (0x200U)
  09da30: line 15437 define LPI2C_MSR_SDF_SHIFT (9U)
  09da4c: line 15438 define LPI2C_MSR_SDF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_SDF_SHIFT)) & LPI2C_MSR_SDF_MASK)
  09daac: line 15439 define LPI2C_MSR_NDF_MASK (0x400U)
  09dacb: line 15440 define LPI2C_MSR_NDF_SHIFT (10U)
  09dae8: line 15441 define LPI2C_MSR_NDF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_NDF_SHIFT)) & LPI2C_MSR_NDF_MASK)
  09db48: line 15442 define LPI2C_MSR_ALF_MASK (0x800U)
  09db67: line 15443 define LPI2C_MSR_ALF_SHIFT (11U)
  09db84: line 15444 define LPI2C_MSR_ALF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_ALF_SHIFT)) & LPI2C_MSR_ALF_MASK)
  09dbe4: line 15445 define LPI2C_MSR_FEF_MASK (0x1000U)
  09dc04: line 15446 define LPI2C_MSR_FEF_SHIFT (12U)
  09dc21: line 15447 define LPI2C_MSR_FEF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_FEF_SHIFT)) & LPI2C_MSR_FEF_MASK)
  09dc81: line 15448 define LPI2C_MSR_PLTF_MASK (0x2000U)
  09dca2: line 15449 define LPI2C_MSR_PLTF_SHIFT (13U)
  09dcc0: line 15450 define LPI2C_MSR_PLTF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_PLTF_SHIFT)) & LPI2C_MSR_PLTF_MASK)
  09dd23: line 15451 define LPI2C_MSR_DMF_MASK (0x4000U)
  09dd43: line 15452 define LPI2C_MSR_DMF_SHIFT (14U)
  09dd60: line 15453 define LPI2C_MSR_DMF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_DMF_SHIFT)) & LPI2C_MSR_DMF_MASK)
  09ddc0: line 15454 define LPI2C_MSR_MBF_MASK (0x1000000U)
  09dde3: line 15455 define LPI2C_MSR_MBF_SHIFT (24U)
  09de00: line 15456 define LPI2C_MSR_MBF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_MBF_SHIFT)) & LPI2C_MSR_MBF_MASK)
  09de60: line 15457 define LPI2C_MSR_BBF_MASK (0x2000000U)
  09de83: line 15458 define LPI2C_MSR_BBF_SHIFT (25U)
  09dea0: line 15459 define LPI2C_MSR_BBF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MSR_BBF_SHIFT)) & LPI2C_MSR_BBF_MASK)
  09df00: line 15464 define LPI2C_MIER_TDIE_MASK (0x1U)
  09df1f: line 15465 define LPI2C_MIER_TDIE_SHIFT (0U)
  09df3d: line 15466 define LPI2C_MIER_TDIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_TDIE_SHIFT)) & LPI2C_MIER_TDIE_MASK)
  09dfa3: line 15467 define LPI2C_MIER_RDIE_MASK (0x2U)
  09dfc2: line 15468 define LPI2C_MIER_RDIE_SHIFT (1U)
  09dfe0: line 15469 define LPI2C_MIER_RDIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_RDIE_SHIFT)) & LPI2C_MIER_RDIE_MASK)
  09e046: line 15470 define LPI2C_MIER_EPIE_MASK (0x100U)
  09e067: line 15471 define LPI2C_MIER_EPIE_SHIFT (8U)
  09e085: line 15472 define LPI2C_MIER_EPIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_EPIE_SHIFT)) & LPI2C_MIER_EPIE_MASK)
  09e0eb: line 15473 define LPI2C_MIER_SDIE_MASK (0x200U)
  09e10c: line 15474 define LPI2C_MIER_SDIE_SHIFT (9U)
  09e12a: line 15475 define LPI2C_MIER_SDIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_SDIE_SHIFT)) & LPI2C_MIER_SDIE_MASK)
  09e190: line 15476 define LPI2C_MIER_NDIE_MASK (0x400U)
  09e1b1: line 15477 define LPI2C_MIER_NDIE_SHIFT (10U)
  09e1d0: line 15478 define LPI2C_MIER_NDIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_NDIE_SHIFT)) & LPI2C_MIER_NDIE_MASK)
  09e236: line 15479 define LPI2C_MIER_ALIE_MASK (0x800U)
  09e257: line 15480 define LPI2C_MIER_ALIE_SHIFT (11U)
  09e276: line 15481 define LPI2C_MIER_ALIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_ALIE_SHIFT)) & LPI2C_MIER_ALIE_MASK)
  09e2dc: line 15482 define LPI2C_MIER_FEIE_MASK (0x1000U)
  09e2fe: line 15483 define LPI2C_MIER_FEIE_SHIFT (12U)
  09e31d: line 15484 define LPI2C_MIER_FEIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_FEIE_SHIFT)) & LPI2C_MIER_FEIE_MASK)
  09e383: line 15485 define LPI2C_MIER_PLTIE_MASK (0x2000U)
  09e3a6: line 15486 define LPI2C_MIER_PLTIE_SHIFT (13U)
  09e3c6: line 15487 define LPI2C_MIER_PLTIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_PLTIE_SHIFT)) & LPI2C_MIER_PLTIE_MASK)
  09e42f: line 15488 define LPI2C_MIER_DMIE_MASK (0x4000U)
  09e451: line 15489 define LPI2C_MIER_DMIE_SHIFT (14U)
  09e470: line 15490 define LPI2C_MIER_DMIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MIER_DMIE_SHIFT)) & LPI2C_MIER_DMIE_MASK)
  09e4d6: line 15495 define LPI2C_MDER_TDDE_MASK (0x1U)
  09e4f5: line 15496 define LPI2C_MDER_TDDE_SHIFT (0U)
  09e513: line 15497 define LPI2C_MDER_TDDE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MDER_TDDE_SHIFT)) & LPI2C_MDER_TDDE_MASK)
  09e579: line 15498 define LPI2C_MDER_RDDE_MASK (0x2U)
  09e598: line 15499 define LPI2C_MDER_RDDE_SHIFT (1U)
  09e5b6: line 15500 define LPI2C_MDER_RDDE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MDER_RDDE_SHIFT)) & LPI2C_MDER_RDDE_MASK)
  09e61c: line 15505 define LPI2C_MCFGR0_HREN_MASK (0x1U)
  09e63d: line 15506 define LPI2C_MCFGR0_HREN_SHIFT (0U)
  09e65d: line 15507 define LPI2C_MCFGR0_HREN(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_HREN_SHIFT)) & LPI2C_MCFGR0_HREN_MASK)
  09e6c9: line 15508 define LPI2C_MCFGR0_HRPOL_MASK (0x2U)
  09e6eb: line 15509 define LPI2C_MCFGR0_HRPOL_SHIFT (1U)
  09e70c: line 15510 define LPI2C_MCFGR0_HRPOL(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_HRPOL_SHIFT)) & LPI2C_MCFGR0_HRPOL_MASK)
  09e77b: line 15511 define LPI2C_MCFGR0_HRSEL_MASK (0x4U)
  09e79d: line 15512 define LPI2C_MCFGR0_HRSEL_SHIFT (2U)
  09e7be: line 15513 define LPI2C_MCFGR0_HRSEL(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_HRSEL_SHIFT)) & LPI2C_MCFGR0_HRSEL_MASK)
  09e82d: line 15514 define LPI2C_MCFGR0_CIRFIFO_MASK (0x100U)
  09e853: line 15515 define LPI2C_MCFGR0_CIRFIFO_SHIFT (8U)
  09e876: line 15516 define LPI2C_MCFGR0_CIRFIFO(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_CIRFIFO_SHIFT)) & LPI2C_MCFGR0_CIRFIFO_MASK)
  09e8eb: line 15517 define LPI2C_MCFGR0_RDMO_MASK (0x200U)
  09e90e: line 15518 define LPI2C_MCFGR0_RDMO_SHIFT (9U)
  09e92e: line 15519 define LPI2C_MCFGR0_RDMO(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR0_RDMO_SHIFT)) & LPI2C_MCFGR0_RDMO_MASK)
  09e99a: line 15524 define LPI2C_MCFGR1_PRESCALE_MASK (0x7U)
  09e9bf: line 15525 define LPI2C_MCFGR1_PRESCALE_SHIFT (0U)
  09e9e3: line 15526 define LPI2C_MCFGR1_PRESCALE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_PRESCALE_SHIFT)) & LPI2C_MCFGR1_PRESCALE_MASK)
  09ea5b: line 15527 define LPI2C_MCFGR1_AUTOSTOP_MASK (0x100U)
  09ea82: line 15528 define LPI2C_MCFGR1_AUTOSTOP_SHIFT (8U)
  09eaa6: line 15529 define LPI2C_MCFGR1_AUTOSTOP(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_AUTOSTOP_SHIFT)) & LPI2C_MCFGR1_AUTOSTOP_MASK)
  09eb1e: line 15530 define LPI2C_MCFGR1_IGNACK_MASK (0x200U)
  09eb43: line 15531 define LPI2C_MCFGR1_IGNACK_SHIFT (9U)
  09eb65: line 15532 define LPI2C_MCFGR1_IGNACK(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_IGNACK_SHIFT)) & LPI2C_MCFGR1_IGNACK_MASK)
  09ebd7: line 15533 define LPI2C_MCFGR1_TIMECFG_MASK (0x400U)
  09ebfd: line 15534 define LPI2C_MCFGR1_TIMECFG_SHIFT (10U)
  09ec21: line 15535 define LPI2C_MCFGR1_TIMECFG(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_TIMECFG_SHIFT)) & LPI2C_MCFGR1_TIMECFG_MASK)
  09ec96: line 15536 define LPI2C_MCFGR1_MATCFG_MASK (0x70000U)
  09ecbd: line 15537 define LPI2C_MCFGR1_MATCFG_SHIFT (16U)
  09ece0: line 15538 define LPI2C_MCFGR1_MATCFG(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_MATCFG_SHIFT)) & LPI2C_MCFGR1_MATCFG_MASK)
  09ed52: line 15539 define LPI2C_MCFGR1_PINCFG_MASK (0x7000000U)
  09ed7b: line 15540 define LPI2C_MCFGR1_PINCFG_SHIFT (24U)
  09ed9e: line 15541 define LPI2C_MCFGR1_PINCFG(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR1_PINCFG_SHIFT)) & LPI2C_MCFGR1_PINCFG_MASK)
  09ee10: line 15546 define LPI2C_MCFGR2_BUSIDLE_MASK (0xFFFU)
  09ee36: line 15547 define LPI2C_MCFGR2_BUSIDLE_SHIFT (0U)
  09ee59: line 15548 define LPI2C_MCFGR2_BUSIDLE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR2_BUSIDLE_SHIFT)) & LPI2C_MCFGR2_BUSIDLE_MASK)
  09eece: line 15549 define LPI2C_MCFGR2_FILTSCL_MASK (0xF0000U)
  09eef6: line 15550 define LPI2C_MCFGR2_FILTSCL_SHIFT (16U)
  09ef1a: line 15551 define LPI2C_MCFGR2_FILTSCL(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR2_FILTSCL_SHIFT)) & LPI2C_MCFGR2_FILTSCL_MASK)
  09ef8f: line 15552 define LPI2C_MCFGR2_FILTSDA_MASK (0xF000000U)
  09efb9: line 15553 define LPI2C_MCFGR2_FILTSDA_SHIFT (24U)
  09efdd: line 15554 define LPI2C_MCFGR2_FILTSDA(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR2_FILTSDA_SHIFT)) & LPI2C_MCFGR2_FILTSDA_MASK)
  09f052: line 15559 define LPI2C_MCFGR3_PINLOW_MASK (0xFFF00U)
  09f079: line 15560 define LPI2C_MCFGR3_PINLOW_SHIFT (8U)
  09f09b: line 15561 define LPI2C_MCFGR3_PINLOW(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCFGR3_PINLOW_SHIFT)) & LPI2C_MCFGR3_PINLOW_MASK)
  09f10d: line 15566 define LPI2C_MDMR_MATCH0_MASK (0xFFU)
  09f12f: line 15567 define LPI2C_MDMR_MATCH0_SHIFT (0U)
  09f14f: line 15568 define LPI2C_MDMR_MATCH0(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MDMR_MATCH0_SHIFT)) & LPI2C_MDMR_MATCH0_MASK)
  09f1bb: line 15569 define LPI2C_MDMR_MATCH1_MASK (0xFF0000U)
  09f1e1: line 15570 define LPI2C_MDMR_MATCH1_SHIFT (16U)
  09f202: line 15571 define LPI2C_MDMR_MATCH1(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MDMR_MATCH1_SHIFT)) & LPI2C_MDMR_MATCH1_MASK)
  09f26e: line 15576 define LPI2C_MCCR0_CLKLO_MASK (0x3FU)
  09f290: line 15577 define LPI2C_MCCR0_CLKLO_SHIFT (0U)
  09f2b0: line 15578 define LPI2C_MCCR0_CLKLO(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR0_CLKLO_SHIFT)) & LPI2C_MCCR0_CLKLO_MASK)
  09f31c: line 15579 define LPI2C_MCCR0_CLKHI_MASK (0x3F00U)
  09f340: line 15580 define LPI2C_MCCR0_CLKHI_SHIFT (8U)
  09f360: line 15581 define LPI2C_MCCR0_CLKHI(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR0_CLKHI_SHIFT)) & LPI2C_MCCR0_CLKHI_MASK)
  09f3cc: line 15582 define LPI2C_MCCR0_SETHOLD_MASK (0x3F0000U)
  09f3f4: line 15583 define LPI2C_MCCR0_SETHOLD_SHIFT (16U)
  09f417: line 15584 define LPI2C_MCCR0_SETHOLD(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR0_SETHOLD_SHIFT)) & LPI2C_MCCR0_SETHOLD_MASK)
  09f489: line 15585 define LPI2C_MCCR0_DATAVD_MASK (0x3F000000U)
  09f4b2: line 15586 define LPI2C_MCCR0_DATAVD_SHIFT (24U)
  09f4d4: line 15587 define LPI2C_MCCR0_DATAVD(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR0_DATAVD_SHIFT)) & LPI2C_MCCR0_DATAVD_MASK)
  09f543: line 15592 define LPI2C_MCCR1_CLKLO_MASK (0x3FU)
  09f565: line 15593 define LPI2C_MCCR1_CLKLO_SHIFT (0U)
  09f585: line 15594 define LPI2C_MCCR1_CLKLO(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR1_CLKLO_SHIFT)) & LPI2C_MCCR1_CLKLO_MASK)
  09f5f1: line 15595 define LPI2C_MCCR1_CLKHI_MASK (0x3F00U)
  09f615: line 15596 define LPI2C_MCCR1_CLKHI_SHIFT (8U)
  09f635: line 15597 define LPI2C_MCCR1_CLKHI(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR1_CLKHI_SHIFT)) & LPI2C_MCCR1_CLKHI_MASK)
  09f6a1: line 15598 define LPI2C_MCCR1_SETHOLD_MASK (0x3F0000U)
  09f6c9: line 15599 define LPI2C_MCCR1_SETHOLD_SHIFT (16U)
  09f6ec: line 15600 define LPI2C_MCCR1_SETHOLD(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR1_SETHOLD_SHIFT)) & LPI2C_MCCR1_SETHOLD_MASK)
  09f75e: line 15601 define LPI2C_MCCR1_DATAVD_MASK (0x3F000000U)
  09f787: line 15602 define LPI2C_MCCR1_DATAVD_SHIFT (24U)
  09f7a9: line 15603 define LPI2C_MCCR1_DATAVD(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MCCR1_DATAVD_SHIFT)) & LPI2C_MCCR1_DATAVD_MASK)
  09f818: line 15608 define LPI2C_MFCR_TXWATER_MASK (0x3U)
  09f83a: line 15609 define LPI2C_MFCR_TXWATER_SHIFT (0U)
  09f85b: line 15610 define LPI2C_MFCR_TXWATER(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MFCR_TXWATER_SHIFT)) & LPI2C_MFCR_TXWATER_MASK)
  09f8ca: line 15611 define LPI2C_MFCR_RXWATER_MASK (0x30000U)
  09f8f0: line 15612 define LPI2C_MFCR_RXWATER_SHIFT (16U)
  09f912: line 15613 define LPI2C_MFCR_RXWATER(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MFCR_RXWATER_SHIFT)) & LPI2C_MFCR_RXWATER_MASK)
  09f981: line 15618 define LPI2C_MFSR_TXCOUNT_MASK (0x7U)
  09f9a3: line 15619 define LPI2C_MFSR_TXCOUNT_SHIFT (0U)
  09f9c4: line 15620 define LPI2C_MFSR_TXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MFSR_TXCOUNT_SHIFT)) & LPI2C_MFSR_TXCOUNT_MASK)
  09fa33: line 15621 define LPI2C_MFSR_RXCOUNT_MASK (0x70000U)
  09fa59: line 15622 define LPI2C_MFSR_RXCOUNT_SHIFT (16U)
  09fa7b: line 15623 define LPI2C_MFSR_RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MFSR_RXCOUNT_SHIFT)) & LPI2C_MFSR_RXCOUNT_MASK)
  09faea: line 15628 define LPI2C_MTDR_DATA_MASK (0xFFU)
  09fb0a: line 15629 define LPI2C_MTDR_DATA_SHIFT (0U)
  09fb28: line 15630 define LPI2C_MTDR_DATA(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDR_DATA_SHIFT)) & LPI2C_MTDR_DATA_MASK)
  09fb8e: line 15631 define LPI2C_MTDR_CMD_MASK (0x700U)
  09fbae: line 15632 define LPI2C_MTDR_CMD_SHIFT (8U)
  09fbcb: line 15633 define LPI2C_MTDR_CMD(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MTDR_CMD_SHIFT)) & LPI2C_MTDR_CMD_MASK)
  09fc2e: line 15638 define LPI2C_MRDR_DATA_MASK (0xFFU)
  09fc4e: line 15639 define LPI2C_MRDR_DATA_SHIFT (0U)
  09fc6c: line 15640 define LPI2C_MRDR_DATA(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MRDR_DATA_SHIFT)) & LPI2C_MRDR_DATA_MASK)
  09fcd2: line 15641 define LPI2C_MRDR_RXEMPTY_MASK (0x4000U)
  09fcf7: line 15642 define LPI2C_MRDR_RXEMPTY_SHIFT (14U)
  09fd19: line 15643 define LPI2C_MRDR_RXEMPTY(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_MRDR_RXEMPTY_SHIFT)) & LPI2C_MRDR_RXEMPTY_MASK)
  09fd88: line 15648 define LPI2C_SCR_SEN_MASK (0x1U)
  09fda5: line 15649 define LPI2C_SCR_SEN_SHIFT (0U)
  09fdc1: line 15650 define LPI2C_SCR_SEN(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_SEN_SHIFT)) & LPI2C_SCR_SEN_MASK)
  09fe21: line 15651 define LPI2C_SCR_RST_MASK (0x2U)
  09fe3e: line 15652 define LPI2C_SCR_RST_SHIFT (1U)
  09fe5a: line 15653 define LPI2C_SCR_RST(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_RST_SHIFT)) & LPI2C_SCR_RST_MASK)
  09feba: line 15654 define LPI2C_SCR_FILTEN_MASK (0x10U)
  09fedb: line 15655 define LPI2C_SCR_FILTEN_SHIFT (4U)
  09fefa: line 15656 define LPI2C_SCR_FILTEN(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_FILTEN_SHIFT)) & LPI2C_SCR_FILTEN_MASK)
  09ff63: line 15657 define LPI2C_SCR_FILTDZ_MASK (0x20U)
  09ff84: line 15658 define LPI2C_SCR_FILTDZ_SHIFT (5U)
  09ffa3: line 15659 define LPI2C_SCR_FILTDZ(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_FILTDZ_SHIFT)) & LPI2C_SCR_FILTDZ_MASK)
  0a000c: line 15660 define LPI2C_SCR_RTF_MASK (0x100U)
  0a002b: line 15661 define LPI2C_SCR_RTF_SHIFT (8U)
  0a0047: line 15662 define LPI2C_SCR_RTF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_RTF_SHIFT)) & LPI2C_SCR_RTF_MASK)
  0a00a7: line 15663 define LPI2C_SCR_RRF_MASK (0x200U)
  0a00c6: line 15664 define LPI2C_SCR_RRF_SHIFT (9U)
  0a00e2: line 15665 define LPI2C_SCR_RRF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCR_RRF_SHIFT)) & LPI2C_SCR_RRF_MASK)
  0a0142: line 15670 define LPI2C_SSR_TDF_MASK (0x1U)
  0a015f: line 15671 define LPI2C_SSR_TDF_SHIFT (0U)
  0a017b: line 15672 define LPI2C_SSR_TDF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_TDF_SHIFT)) & LPI2C_SSR_TDF_MASK)
  0a01db: line 15673 define LPI2C_SSR_RDF_MASK (0x2U)
  0a01f8: line 15674 define LPI2C_SSR_RDF_SHIFT (1U)
  0a0214: line 15675 define LPI2C_SSR_RDF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_RDF_SHIFT)) & LPI2C_SSR_RDF_MASK)
  0a0274: line 15676 define LPI2C_SSR_AVF_MASK (0x4U)
  0a0291: line 15677 define LPI2C_SSR_AVF_SHIFT (2U)
  0a02ad: line 15678 define LPI2C_SSR_AVF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_AVF_SHIFT)) & LPI2C_SSR_AVF_MASK)
  0a030d: line 15679 define LPI2C_SSR_TAF_MASK (0x8U)
  0a032a: line 15680 define LPI2C_SSR_TAF_SHIFT (3U)
  0a0346: line 15681 define LPI2C_SSR_TAF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_TAF_SHIFT)) & LPI2C_SSR_TAF_MASK)
  0a03a6: line 15682 define LPI2C_SSR_RSF_MASK (0x100U)
  0a03c5: line 15683 define LPI2C_SSR_RSF_SHIFT (8U)
  0a03e1: line 15684 define LPI2C_SSR_RSF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_RSF_SHIFT)) & LPI2C_SSR_RSF_MASK)
  0a0441: line 15685 define LPI2C_SSR_SDF_MASK (0x200U)
  0a0460: line 15686 define LPI2C_SSR_SDF_SHIFT (9U)
  0a047c: line 15687 define LPI2C_SSR_SDF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_SDF_SHIFT)) & LPI2C_SSR_SDF_MASK)
  0a04dc: line 15688 define LPI2C_SSR_BEF_MASK (0x400U)
  0a04fb: line 15689 define LPI2C_SSR_BEF_SHIFT (10U)
  0a0518: line 15690 define LPI2C_SSR_BEF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_BEF_SHIFT)) & LPI2C_SSR_BEF_MASK)
  0a0578: line 15691 define LPI2C_SSR_FEF_MASK (0x800U)
  0a0597: line 15692 define LPI2C_SSR_FEF_SHIFT (11U)
  0a05b4: line 15693 define LPI2C_SSR_FEF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_FEF_SHIFT)) & LPI2C_SSR_FEF_MASK)
  0a0614: line 15694 define LPI2C_SSR_AM0F_MASK (0x1000U)
  0a0635: line 15695 define LPI2C_SSR_AM0F_SHIFT (12U)
  0a0653: line 15696 define LPI2C_SSR_AM0F(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_AM0F_SHIFT)) & LPI2C_SSR_AM0F_MASK)
  0a06b6: line 15697 define LPI2C_SSR_AM1F_MASK (0x2000U)
  0a06d7: line 15698 define LPI2C_SSR_AM1F_SHIFT (13U)
  0a06f5: line 15699 define LPI2C_SSR_AM1F(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_AM1F_SHIFT)) & LPI2C_SSR_AM1F_MASK)
  0a0758: line 15700 define LPI2C_SSR_GCF_MASK (0x4000U)
  0a0778: line 15701 define LPI2C_SSR_GCF_SHIFT (14U)
  0a0795: line 15702 define LPI2C_SSR_GCF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_GCF_SHIFT)) & LPI2C_SSR_GCF_MASK)
  0a07f5: line 15703 define LPI2C_SSR_SARF_MASK (0x8000U)
  0a0816: line 15704 define LPI2C_SSR_SARF_SHIFT (15U)
  0a0834: line 15705 define LPI2C_SSR_SARF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_SARF_SHIFT)) & LPI2C_SSR_SARF_MASK)
  0a0897: line 15706 define LPI2C_SSR_SBF_MASK (0x1000000U)
  0a08ba: line 15707 define LPI2C_SSR_SBF_SHIFT (24U)
  0a08d7: line 15708 define LPI2C_SSR_SBF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_SBF_SHIFT)) & LPI2C_SSR_SBF_MASK)
  0a0937: line 15709 define LPI2C_SSR_BBF_MASK (0x2000000U)
  0a095a: line 15710 define LPI2C_SSR_BBF_SHIFT (25U)
  0a0977: line 15711 define LPI2C_SSR_BBF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SSR_BBF_SHIFT)) & LPI2C_SSR_BBF_MASK)
  0a09d7: line 15716 define LPI2C_SIER_TDIE_MASK (0x1U)
  0a09f6: line 15717 define LPI2C_SIER_TDIE_SHIFT (0U)
  0a0a14: line 15718 define LPI2C_SIER_TDIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_TDIE_SHIFT)) & LPI2C_SIER_TDIE_MASK)
  0a0a7a: line 15719 define LPI2C_SIER_RDIE_MASK (0x2U)
  0a0a99: line 15720 define LPI2C_SIER_RDIE_SHIFT (1U)
  0a0ab7: line 15721 define LPI2C_SIER_RDIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_RDIE_SHIFT)) & LPI2C_SIER_RDIE_MASK)
  0a0b1d: line 15722 define LPI2C_SIER_AVIE_MASK (0x4U)
  0a0b3c: line 15723 define LPI2C_SIER_AVIE_SHIFT (2U)
  0a0b5a: line 15724 define LPI2C_SIER_AVIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_AVIE_SHIFT)) & LPI2C_SIER_AVIE_MASK)
  0a0bc0: line 15725 define LPI2C_SIER_TAIE_MASK (0x8U)
  0a0bdf: line 15726 define LPI2C_SIER_TAIE_SHIFT (3U)
  0a0bfd: line 15727 define LPI2C_SIER_TAIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_TAIE_SHIFT)) & LPI2C_SIER_TAIE_MASK)
  0a0c63: line 15728 define LPI2C_SIER_RSIE_MASK (0x100U)
  0a0c84: line 15729 define LPI2C_SIER_RSIE_SHIFT (8U)
  0a0ca2: line 15730 define LPI2C_SIER_RSIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_RSIE_SHIFT)) & LPI2C_SIER_RSIE_MASK)
  0a0d08: line 15731 define LPI2C_SIER_SDIE_MASK (0x200U)
  0a0d29: line 15732 define LPI2C_SIER_SDIE_SHIFT (9U)
  0a0d47: line 15733 define LPI2C_SIER_SDIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_SDIE_SHIFT)) & LPI2C_SIER_SDIE_MASK)
  0a0dad: line 15734 define LPI2C_SIER_BEIE_MASK (0x400U)
  0a0dce: line 15735 define LPI2C_SIER_BEIE_SHIFT (10U)
  0a0ded: line 15736 define LPI2C_SIER_BEIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_BEIE_SHIFT)) & LPI2C_SIER_BEIE_MASK)
  0a0e53: line 15737 define LPI2C_SIER_FEIE_MASK (0x800U)
  0a0e74: line 15738 define LPI2C_SIER_FEIE_SHIFT (11U)
  0a0e93: line 15739 define LPI2C_SIER_FEIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_FEIE_SHIFT)) & LPI2C_SIER_FEIE_MASK)
  0a0ef9: line 15740 define LPI2C_SIER_AM0IE_MASK (0x1000U)
  0a0f1c: line 15741 define LPI2C_SIER_AM0IE_SHIFT (12U)
  0a0f3c: line 15742 define LPI2C_SIER_AM0IE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_AM0IE_SHIFT)) & LPI2C_SIER_AM0IE_MASK)
  0a0fa5: line 15743 define LPI2C_SIER_AM1F_MASK (0x2000U)
  0a0fc7: line 15744 define LPI2C_SIER_AM1F_SHIFT (13U)
  0a0fe6: line 15745 define LPI2C_SIER_AM1F(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_AM1F_SHIFT)) & LPI2C_SIER_AM1F_MASK)
  0a104c: line 15746 define LPI2C_SIER_GCIE_MASK (0x4000U)
  0a106e: line 15747 define LPI2C_SIER_GCIE_SHIFT (14U)
  0a108d: line 15748 define LPI2C_SIER_GCIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_GCIE_SHIFT)) & LPI2C_SIER_GCIE_MASK)
  0a10f3: line 15749 define LPI2C_SIER_SARIE_MASK (0x8000U)
  0a1116: line 15750 define LPI2C_SIER_SARIE_SHIFT (15U)
  0a1136: line 15751 define LPI2C_SIER_SARIE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SIER_SARIE_SHIFT)) & LPI2C_SIER_SARIE_MASK)
  0a119f: line 15756 define LPI2C_SDER_TDDE_MASK (0x1U)
  0a11be: line 15757 define LPI2C_SDER_TDDE_SHIFT (0U)
  0a11dc: line 15758 define LPI2C_SDER_TDDE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SDER_TDDE_SHIFT)) & LPI2C_SDER_TDDE_MASK)
  0a1242: line 15759 define LPI2C_SDER_RDDE_MASK (0x2U)
  0a1261: line 15760 define LPI2C_SDER_RDDE_SHIFT (1U)
  0a127f: line 15761 define LPI2C_SDER_RDDE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SDER_RDDE_SHIFT)) & LPI2C_SDER_RDDE_MASK)
  0a12e5: line 15762 define LPI2C_SDER_AVDE_MASK (0x4U)
  0a1304: line 15763 define LPI2C_SDER_AVDE_SHIFT (2U)
  0a1322: line 15764 define LPI2C_SDER_AVDE(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SDER_AVDE_SHIFT)) & LPI2C_SDER_AVDE_MASK)
  0a1388: line 15769 define LPI2C_SCFGR1_ADRSTALL_MASK (0x1U)
  0a13ad: line 15770 define LPI2C_SCFGR1_ADRSTALL_SHIFT (0U)
  0a13d1: line 15771 define LPI2C_SCFGR1_ADRSTALL(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_ADRSTALL_SHIFT)) & LPI2C_SCFGR1_ADRSTALL_MASK)
  0a1449: line 15772 define LPI2C_SCFGR1_RXSTALL_MASK (0x2U)
  0a146d: line 15773 define LPI2C_SCFGR1_RXSTALL_SHIFT (1U)
  0a1490: line 15774 define LPI2C_SCFGR1_RXSTALL(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_RXSTALL_SHIFT)) & LPI2C_SCFGR1_RXSTALL_MASK)
  0a1505: line 15775 define LPI2C_SCFGR1_TXDSTALL_MASK (0x4U)
  0a152a: line 15776 define LPI2C_SCFGR1_TXDSTALL_SHIFT (2U)
  0a154e: line 15777 define LPI2C_SCFGR1_TXDSTALL(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_TXDSTALL_SHIFT)) & LPI2C_SCFGR1_TXDSTALL_MASK)
  0a15c6: line 15778 define LPI2C_SCFGR1_ACKSTALL_MASK (0x8U)
  0a15eb: line 15779 define LPI2C_SCFGR1_ACKSTALL_SHIFT (3U)
  0a160f: line 15780 define LPI2C_SCFGR1_ACKSTALL(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_ACKSTALL_SHIFT)) & LPI2C_SCFGR1_ACKSTALL_MASK)
  0a1687: line 15781 define LPI2C_SCFGR1_GCEN_MASK (0x100U)
  0a16aa: line 15782 define LPI2C_SCFGR1_GCEN_SHIFT (8U)
  0a16ca: line 15783 define LPI2C_SCFGR1_GCEN(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_GCEN_SHIFT)) & LPI2C_SCFGR1_GCEN_MASK)
  0a1736: line 15784 define LPI2C_SCFGR1_SAEN_MASK (0x200U)
  0a1759: line 15785 define LPI2C_SCFGR1_SAEN_SHIFT (9U)
  0a1779: line 15786 define LPI2C_SCFGR1_SAEN(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_SAEN_SHIFT)) & LPI2C_SCFGR1_SAEN_MASK)
  0a17e5: line 15787 define LPI2C_SCFGR1_TXCFG_MASK (0x400U)
  0a1809: line 15788 define LPI2C_SCFGR1_TXCFG_SHIFT (10U)
  0a182b: line 15789 define LPI2C_SCFGR1_TXCFG(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_TXCFG_SHIFT)) & LPI2C_SCFGR1_TXCFG_MASK)
  0a189a: line 15790 define LPI2C_SCFGR1_RXCFG_MASK (0x800U)
  0a18be: line 15791 define LPI2C_SCFGR1_RXCFG_SHIFT (11U)
  0a18e0: line 15792 define LPI2C_SCFGR1_RXCFG(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_RXCFG_SHIFT)) & LPI2C_SCFGR1_RXCFG_MASK)
  0a194f: line 15793 define LPI2C_SCFGR1_IGNACK_MASK (0x1000U)
  0a1975: line 15794 define LPI2C_SCFGR1_IGNACK_SHIFT (12U)
  0a1998: line 15795 define LPI2C_SCFGR1_IGNACK(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_IGNACK_SHIFT)) & LPI2C_SCFGR1_IGNACK_MASK)
  0a1a0a: line 15796 define LPI2C_SCFGR1_HSMEN_MASK (0x2000U)
  0a1a2f: line 15797 define LPI2C_SCFGR1_HSMEN_SHIFT (13U)
  0a1a51: line 15798 define LPI2C_SCFGR1_HSMEN(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_HSMEN_SHIFT)) & LPI2C_SCFGR1_HSMEN_MASK)
  0a1ac0: line 15799 define LPI2C_SCFGR1_ADDRCFG_MASK (0x70000U)
  0a1ae8: line 15800 define LPI2C_SCFGR1_ADDRCFG_SHIFT (16U)
  0a1b0c: line 15801 define LPI2C_SCFGR1_ADDRCFG(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR1_ADDRCFG_SHIFT)) & LPI2C_SCFGR1_ADDRCFG_MASK)
  0a1b81: line 15806 define LPI2C_SCFGR2_CLKHOLD_MASK (0xFU)
  0a1ba5: line 15807 define LPI2C_SCFGR2_CLKHOLD_SHIFT (0U)
  0a1bc8: line 15808 define LPI2C_SCFGR2_CLKHOLD(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR2_CLKHOLD_SHIFT)) & LPI2C_SCFGR2_CLKHOLD_MASK)
  0a1c3d: line 15809 define LPI2C_SCFGR2_DATAVD_MASK (0x3F00U)
  0a1c63: line 15810 define LPI2C_SCFGR2_DATAVD_SHIFT (8U)
  0a1c85: line 15811 define LPI2C_SCFGR2_DATAVD(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR2_DATAVD_SHIFT)) & LPI2C_SCFGR2_DATAVD_MASK)
  0a1cf7: line 15812 define LPI2C_SCFGR2_FILTSCL_MASK (0xF0000U)
  0a1d1f: line 15813 define LPI2C_SCFGR2_FILTSCL_SHIFT (16U)
  0a1d43: line 15814 define LPI2C_SCFGR2_FILTSCL(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR2_FILTSCL_SHIFT)) & LPI2C_SCFGR2_FILTSCL_MASK)
  0a1db8: line 15815 define LPI2C_SCFGR2_FILTSDA_MASK (0xF000000U)
  0a1de2: line 15816 define LPI2C_SCFGR2_FILTSDA_SHIFT (24U)
  0a1e06: line 15817 define LPI2C_SCFGR2_FILTSDA(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SCFGR2_FILTSDA_SHIFT)) & LPI2C_SCFGR2_FILTSDA_MASK)
  0a1e7b: line 15822 define LPI2C_SAMR_ADDR0_MASK (0x7FEU)
  0a1e9d: line 15823 define LPI2C_SAMR_ADDR0_SHIFT (1U)
  0a1ebc: line 15824 define LPI2C_SAMR_ADDR0(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SAMR_ADDR0_SHIFT)) & LPI2C_SAMR_ADDR0_MASK)
  0a1f25: line 15825 define LPI2C_SAMR_ADDR1_MASK (0x7FE0000U)
  0a1f4b: line 15826 define LPI2C_SAMR_ADDR1_SHIFT (17U)
  0a1f6b: line 15827 define LPI2C_SAMR_ADDR1(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SAMR_ADDR1_SHIFT)) & LPI2C_SAMR_ADDR1_MASK)
  0a1fd4: line 15832 define LPI2C_SASR_RADDR_MASK (0x7FFU)
  0a1ff6: line 15833 define LPI2C_SASR_RADDR_SHIFT (0U)
  0a2015: line 15834 define LPI2C_SASR_RADDR(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SASR_RADDR_SHIFT)) & LPI2C_SASR_RADDR_MASK)
  0a207e: line 15835 define LPI2C_SASR_ANV_MASK (0x4000U)
  0a209f: line 15836 define LPI2C_SASR_ANV_SHIFT (14U)
  0a20bd: line 15837 define LPI2C_SASR_ANV(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SASR_ANV_SHIFT)) & LPI2C_SASR_ANV_MASK)
  0a2120: line 15842 define LPI2C_STAR_TXNACK_MASK (0x1U)
  0a2141: line 15843 define LPI2C_STAR_TXNACK_SHIFT (0U)
  0a2161: line 15844 define LPI2C_STAR_TXNACK(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_STAR_TXNACK_SHIFT)) & LPI2C_STAR_TXNACK_MASK)
  0a21cd: line 15849 define LPI2C_STDR_DATA_MASK (0xFFU)
  0a21ed: line 15850 define LPI2C_STDR_DATA_SHIFT (0U)
  0a220b: line 15851 define LPI2C_STDR_DATA(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_STDR_DATA_SHIFT)) & LPI2C_STDR_DATA_MASK)
  0a2271: line 15856 define LPI2C_SRDR_DATA_MASK (0xFFU)
  0a2291: line 15857 define LPI2C_SRDR_DATA_SHIFT (0U)
  0a22af: line 15858 define LPI2C_SRDR_DATA(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SRDR_DATA_SHIFT)) & LPI2C_SRDR_DATA_MASK)
  0a2315: line 15859 define LPI2C_SRDR_RXEMPTY_MASK (0x4000U)
  0a233a: line 15860 define LPI2C_SRDR_RXEMPTY_SHIFT (14U)
  0a235c: line 15861 define LPI2C_SRDR_RXEMPTY(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SRDR_RXEMPTY_SHIFT)) & LPI2C_SRDR_RXEMPTY_MASK)
  0a23cb: line 15862 define LPI2C_SRDR_SOF_MASK (0x8000U)
  0a23ec: line 15863 define LPI2C_SRDR_SOF_SHIFT (15U)
  0a240a: line 15864 define LPI2C_SRDR_SOF(x) (((uint32_t)(((uint32_t)(x)) << LPI2C_SRDR_SOF_SHIFT)) & LPI2C_SRDR_SOF_MASK)
  0a246d: line 15875 define LPI2C1_BASE (0x403F0000u)
  0a248a: line 15877 define LPI2C1 ((LPI2C_Type *)LPI2C1_BASE)
  0a24b0: line 15879 define LPI2C2_BASE (0x403F4000u)
  0a24cd: line 15881 define LPI2C2 ((LPI2C_Type *)LPI2C2_BASE)
  0a24f3: line 15883 define LPI2C3_BASE (0x403F8000u)
  0a2510: line 15885 define LPI2C3 ((LPI2C_Type *)LPI2C3_BASE)
  0a2536: line 15887 define LPI2C4_BASE (0x403FC000u)
  0a2553: line 15889 define LPI2C4 ((LPI2C_Type *)LPI2C4_BASE)
  0a2579: line 15891 define LPI2C_BASE_ADDRS { 0u, LPI2C1_BASE, LPI2C2_BASE, LPI2C3_BASE, LPI2C4_BASE }
  0a25c8: line 15893 define LPI2C_BASE_PTRS { (LPI2C_Type *)0u, LPI2C1, LPI2C2, LPI2C3, LPI2C4 }
  0a2610: line 15895 define LPI2C_IRQS { NotAvail_IRQn, LPI2C1_IRQn, LPI2C2_IRQn, LPI2C3_IRQn, LPI2C4_IRQn }
  0a2664: line 15948 define LPSPI_VERID_FEATURE_MASK (0xFFFFU)
  0a268a: line 15949 define LPSPI_VERID_FEATURE_SHIFT (0U)
  0a26ac: line 15950 define LPSPI_VERID_FEATURE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_VERID_FEATURE_SHIFT)) & LPSPI_VERID_FEATURE_MASK)
  0a271e: line 15951 define LPSPI_VERID_MINOR_MASK (0xFF0000U)
  0a2744: line 15952 define LPSPI_VERID_MINOR_SHIFT (16U)
  0a2765: line 15953 define LPSPI_VERID_MINOR(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_VERID_MINOR_SHIFT)) & LPSPI_VERID_MINOR_MASK)
  0a27d1: line 15954 define LPSPI_VERID_MAJOR_MASK (0xFF000000U)
  0a27f9: line 15955 define LPSPI_VERID_MAJOR_SHIFT (24U)
  0a281a: line 15956 define LPSPI_VERID_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_VERID_MAJOR_SHIFT)) & LPSPI_VERID_MAJOR_MASK)
  0a2886: line 15961 define LPSPI_PARAM_TXFIFO_MASK (0xFFU)
  0a28a9: line 15962 define LPSPI_PARAM_TXFIFO_SHIFT (0U)
  0a28ca: line 15963 define LPSPI_PARAM_TXFIFO(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_PARAM_TXFIFO_SHIFT)) & LPSPI_PARAM_TXFIFO_MASK)
  0a2939: line 15964 define LPSPI_PARAM_RXFIFO_MASK (0xFF00U)
  0a295e: line 15965 define LPSPI_PARAM_RXFIFO_SHIFT (8U)
  0a297f: line 15966 define LPSPI_PARAM_RXFIFO(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_PARAM_RXFIFO_SHIFT)) & LPSPI_PARAM_RXFIFO_MASK)
  0a29ee: line 15967 define LPSPI_PARAM_PCSNUM_MASK (0xFF0000U)
  0a2a15: line 15968 define LPSPI_PARAM_PCSNUM_SHIFT (16U)
  0a2a37: line 15969 define LPSPI_PARAM_PCSNUM(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_PARAM_PCSNUM_SHIFT)) & LPSPI_PARAM_PCSNUM_MASK)
  0a2aa6: line 15974 define LPSPI_CR_MEN_MASK (0x1U)
  0a2ac2: line 15975 define LPSPI_CR_MEN_SHIFT (0U)
  0a2add: line 15976 define LPSPI_CR_MEN(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CR_MEN_SHIFT)) & LPSPI_CR_MEN_MASK)
  0a2b3a: line 15977 define LPSPI_CR_RST_MASK (0x2U)
  0a2b56: line 15978 define LPSPI_CR_RST_SHIFT (1U)
  0a2b71: line 15979 define LPSPI_CR_RST(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CR_RST_SHIFT)) & LPSPI_CR_RST_MASK)
  0a2bce: line 15980 define LPSPI_CR_DOZEN_MASK (0x4U)
  0a2bec: line 15981 define LPSPI_CR_DOZEN_SHIFT (2U)
  0a2c09: line 15982 define LPSPI_CR_DOZEN(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CR_DOZEN_SHIFT)) & LPSPI_CR_DOZEN_MASK)
  0a2c6c: line 15983 define LPSPI_CR_DBGEN_MASK (0x8U)
  0a2c8a: line 15984 define LPSPI_CR_DBGEN_SHIFT (3U)
  0a2ca7: line 15985 define LPSPI_CR_DBGEN(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CR_DBGEN_SHIFT)) & LPSPI_CR_DBGEN_MASK)
  0a2d0a: line 15986 define LPSPI_CR_RTF_MASK (0x100U)
  0a2d28: line 15987 define LPSPI_CR_RTF_SHIFT (8U)
  0a2d43: line 15988 define LPSPI_CR_RTF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CR_RTF_SHIFT)) & LPSPI_CR_RTF_MASK)
  0a2da0: line 15989 define LPSPI_CR_RRF_MASK (0x200U)
  0a2dbe: line 15990 define LPSPI_CR_RRF_SHIFT (9U)
  0a2dd9: line 15991 define LPSPI_CR_RRF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CR_RRF_SHIFT)) & LPSPI_CR_RRF_MASK)
  0a2e36: line 15996 define LPSPI_SR_TDF_MASK (0x1U)
  0a2e52: line 15997 define LPSPI_SR_TDF_SHIFT (0U)
  0a2e6d: line 15998 define LPSPI_SR_TDF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_TDF_SHIFT)) & LPSPI_SR_TDF_MASK)
  0a2eca: line 15999 define LPSPI_SR_RDF_MASK (0x2U)
  0a2ee6: line 16000 define LPSPI_SR_RDF_SHIFT (1U)
  0a2f01: line 16001 define LPSPI_SR_RDF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_RDF_SHIFT)) & LPSPI_SR_RDF_MASK)
  0a2f5e: line 16002 define LPSPI_SR_WCF_MASK (0x100U)
  0a2f7c: line 16003 define LPSPI_SR_WCF_SHIFT (8U)
  0a2f97: line 16004 define LPSPI_SR_WCF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_WCF_SHIFT)) & LPSPI_SR_WCF_MASK)
  0a2ff4: line 16005 define LPSPI_SR_FCF_MASK (0x200U)
  0a3012: line 16006 define LPSPI_SR_FCF_SHIFT (9U)
  0a302d: line 16007 define LPSPI_SR_FCF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_FCF_SHIFT)) & LPSPI_SR_FCF_MASK)
  0a308a: line 16008 define LPSPI_SR_TCF_MASK (0x400U)
  0a30a8: line 16009 define LPSPI_SR_TCF_SHIFT (10U)
  0a30c4: line 16010 define LPSPI_SR_TCF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_TCF_SHIFT)) & LPSPI_SR_TCF_MASK)
  0a3121: line 16011 define LPSPI_SR_TEF_MASK (0x800U)
  0a313f: line 16012 define LPSPI_SR_TEF_SHIFT (11U)
  0a315b: line 16013 define LPSPI_SR_TEF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_TEF_SHIFT)) & LPSPI_SR_TEF_MASK)
  0a31b8: line 16014 define LPSPI_SR_REF_MASK (0x1000U)
  0a31d7: line 16015 define LPSPI_SR_REF_SHIFT (12U)
  0a31f3: line 16016 define LPSPI_SR_REF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_REF_SHIFT)) & LPSPI_SR_REF_MASK)
  0a3250: line 16017 define LPSPI_SR_DMF_MASK (0x2000U)
  0a326f: line 16018 define LPSPI_SR_DMF_SHIFT (13U)
  0a328b: line 16019 define LPSPI_SR_DMF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_DMF_SHIFT)) & LPSPI_SR_DMF_MASK)
  0a32e8: line 16020 define LPSPI_SR_MBF_MASK (0x1000000U)
  0a330a: line 16021 define LPSPI_SR_MBF_SHIFT (24U)
  0a3326: line 16022 define LPSPI_SR_MBF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_SR_MBF_SHIFT)) & LPSPI_SR_MBF_MASK)
  0a3383: line 16027 define LPSPI_IER_TDIE_MASK (0x1U)
  0a33a1: line 16028 define LPSPI_IER_TDIE_SHIFT (0U)
  0a33be: line 16029 define LPSPI_IER_TDIE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_TDIE_SHIFT)) & LPSPI_IER_TDIE_MASK)
  0a3421: line 16030 define LPSPI_IER_RDIE_MASK (0x2U)
  0a343f: line 16031 define LPSPI_IER_RDIE_SHIFT (1U)
  0a345c: line 16032 define LPSPI_IER_RDIE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_RDIE_SHIFT)) & LPSPI_IER_RDIE_MASK)
  0a34bf: line 16033 define LPSPI_IER_WCIE_MASK (0x100U)
  0a34df: line 16034 define LPSPI_IER_WCIE_SHIFT (8U)
  0a34fc: line 16035 define LPSPI_IER_WCIE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_WCIE_SHIFT)) & LPSPI_IER_WCIE_MASK)
  0a355f: line 16036 define LPSPI_IER_FCIE_MASK (0x200U)
  0a357f: line 16037 define LPSPI_IER_FCIE_SHIFT (9U)
  0a359c: line 16038 define LPSPI_IER_FCIE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_FCIE_SHIFT)) & LPSPI_IER_FCIE_MASK)
  0a35ff: line 16039 define LPSPI_IER_TCIE_MASK (0x400U)
  0a361f: line 16040 define LPSPI_IER_TCIE_SHIFT (10U)
  0a363d: line 16041 define LPSPI_IER_TCIE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_TCIE_SHIFT)) & LPSPI_IER_TCIE_MASK)
  0a36a0: line 16042 define LPSPI_IER_TEIE_MASK (0x800U)
  0a36c0: line 16043 define LPSPI_IER_TEIE_SHIFT (11U)
  0a36de: line 16044 define LPSPI_IER_TEIE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_TEIE_SHIFT)) & LPSPI_IER_TEIE_MASK)
  0a3741: line 16045 define LPSPI_IER_REIE_MASK (0x1000U)
  0a3762: line 16046 define LPSPI_IER_REIE_SHIFT (12U)
  0a3780: line 16047 define LPSPI_IER_REIE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_REIE_SHIFT)) & LPSPI_IER_REIE_MASK)
  0a37e3: line 16048 define LPSPI_IER_DMIE_MASK (0x2000U)
  0a3804: line 16049 define LPSPI_IER_DMIE_SHIFT (13U)
  0a3822: line 16050 define LPSPI_IER_DMIE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_IER_DMIE_SHIFT)) & LPSPI_IER_DMIE_MASK)
  0a3885: line 16055 define LPSPI_DER_TDDE_MASK (0x1U)
  0a38a3: line 16056 define LPSPI_DER_TDDE_SHIFT (0U)
  0a38c0: line 16057 define LPSPI_DER_TDDE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_DER_TDDE_SHIFT)) & LPSPI_DER_TDDE_MASK)
  0a3923: line 16058 define LPSPI_DER_RDDE_MASK (0x2U)
  0a3941: line 16059 define LPSPI_DER_RDDE_SHIFT (1U)
  0a395e: line 16060 define LPSPI_DER_RDDE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_DER_RDDE_SHIFT)) & LPSPI_DER_RDDE_MASK)
  0a39c1: line 16065 define LPSPI_CFGR0_HREN_MASK (0x1U)
  0a39e1: line 16066 define LPSPI_CFGR0_HREN_SHIFT (0U)
  0a3a00: line 16067 define LPSPI_CFGR0_HREN(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_HREN_SHIFT)) & LPSPI_CFGR0_HREN_MASK)
  0a3a69: line 16068 define LPSPI_CFGR0_HRPOL_MASK (0x2U)
  0a3a8a: line 16069 define LPSPI_CFGR0_HRPOL_SHIFT (1U)
  0a3aaa: line 16070 define LPSPI_CFGR0_HRPOL(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_HRPOL_SHIFT)) & LPSPI_CFGR0_HRPOL_MASK)
  0a3b16: line 16071 define LPSPI_CFGR0_HRSEL_MASK (0x4U)
  0a3b37: line 16072 define LPSPI_CFGR0_HRSEL_SHIFT (2U)
  0a3b57: line 16073 define LPSPI_CFGR0_HRSEL(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_HRSEL_SHIFT)) & LPSPI_CFGR0_HRSEL_MASK)
  0a3bc3: line 16074 define LPSPI_CFGR0_CIRFIFO_MASK (0x100U)
  0a3be8: line 16075 define LPSPI_CFGR0_CIRFIFO_SHIFT (8U)
  0a3c0a: line 16076 define LPSPI_CFGR0_CIRFIFO(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_CIRFIFO_SHIFT)) & LPSPI_CFGR0_CIRFIFO_MASK)
  0a3c7c: line 16077 define LPSPI_CFGR0_RDMO_MASK (0x200U)
  0a3c9e: line 16078 define LPSPI_CFGR0_RDMO_SHIFT (9U)
  0a3cbd: line 16079 define LPSPI_CFGR0_RDMO(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_RDMO_SHIFT)) & LPSPI_CFGR0_RDMO_MASK)
  0a3d26: line 16084 define LPSPI_CFGR1_MASTER_MASK (0x1U)
  0a3d48: line 16085 define LPSPI_CFGR1_MASTER_SHIFT (0U)
  0a3d69: line 16086 define LPSPI_CFGR1_MASTER(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_MASTER_SHIFT)) & LPSPI_CFGR1_MASTER_MASK)
  0a3dd8: line 16087 define LPSPI_CFGR1_SAMPLE_MASK (0x2U)
  0a3dfa: line 16088 define LPSPI_CFGR1_SAMPLE_SHIFT (1U)
  0a3e1b: line 16089 define LPSPI_CFGR1_SAMPLE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_SAMPLE_SHIFT)) & LPSPI_CFGR1_SAMPLE_MASK)
  0a3e8a: line 16090 define LPSPI_CFGR1_AUTOPCS_MASK (0x4U)
  0a3ead: line 16091 define LPSPI_CFGR1_AUTOPCS_SHIFT (2U)
  0a3ecf: line 16092 define LPSPI_CFGR1_AUTOPCS(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_AUTOPCS_SHIFT)) & LPSPI_CFGR1_AUTOPCS_MASK)
  0a3f41: line 16093 define LPSPI_CFGR1_NOSTALL_MASK (0x8U)
  0a3f64: line 16094 define LPSPI_CFGR1_NOSTALL_SHIFT (3U)
  0a3f86: line 16095 define LPSPI_CFGR1_NOSTALL(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_NOSTALL_SHIFT)) & LPSPI_CFGR1_NOSTALL_MASK)
  0a3ff8: line 16096 define LPSPI_CFGR1_PCSPOL_MASK (0xF00U)
  0a401c: line 16097 define LPSPI_CFGR1_PCSPOL_SHIFT (8U)
  0a403d: line 16098 define LPSPI_CFGR1_PCSPOL(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_PCSPOL_SHIFT)) & LPSPI_CFGR1_PCSPOL_MASK)
  0a40ac: line 16099 define LPSPI_CFGR1_MATCFG_MASK (0x70000U)
  0a40d2: line 16100 define LPSPI_CFGR1_MATCFG_SHIFT (16U)
  0a40f4: line 16101 define LPSPI_CFGR1_MATCFG(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_MATCFG_SHIFT)) & LPSPI_CFGR1_MATCFG_MASK)
  0a4163: line 16102 define LPSPI_CFGR1_PINCFG_MASK (0x3000000U)
  0a418b: line 16103 define LPSPI_CFGR1_PINCFG_SHIFT (24U)
  0a41ad: line 16104 define LPSPI_CFGR1_PINCFG(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_PINCFG_SHIFT)) & LPSPI_CFGR1_PINCFG_MASK)
  0a421c: line 16105 define LPSPI_CFGR1_OUTCFG_MASK (0x4000000U)
  0a4244: line 16106 define LPSPI_CFGR1_OUTCFG_SHIFT (26U)
  0a4266: line 16107 define LPSPI_CFGR1_OUTCFG(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_OUTCFG_SHIFT)) & LPSPI_CFGR1_OUTCFG_MASK)
  0a42d5: line 16108 define LPSPI_CFGR1_PCSCFG_MASK (0x8000000U)
  0a42fd: line 16109 define LPSPI_CFGR1_PCSCFG_SHIFT (27U)
  0a431f: line 16110 define LPSPI_CFGR1_PCSCFG(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR1_PCSCFG_SHIFT)) & LPSPI_CFGR1_PCSCFG_MASK)
  0a438e: line 16115 define LPSPI_DMR0_MATCH0_MASK (0xFFFFFFFFU)
  0a43b6: line 16116 define LPSPI_DMR0_MATCH0_SHIFT (0U)
  0a43d6: line 16117 define LPSPI_DMR0_MATCH0(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_DMR0_MATCH0_SHIFT)) & LPSPI_DMR0_MATCH0_MASK)
  0a4442: line 16122 define LPSPI_DMR1_MATCH1_MASK (0xFFFFFFFFU)
  0a446a: line 16123 define LPSPI_DMR1_MATCH1_SHIFT (0U)
  0a448a: line 16124 define LPSPI_DMR1_MATCH1(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_DMR1_MATCH1_SHIFT)) & LPSPI_DMR1_MATCH1_MASK)
  0a44f6: line 16129 define LPSPI_CCR_SCKDIV_MASK (0xFFU)
  0a4517: line 16130 define LPSPI_CCR_SCKDIV_SHIFT (0U)
  0a4536: line 16131 define LPSPI_CCR_SCKDIV(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_SCKDIV_SHIFT)) & LPSPI_CCR_SCKDIV_MASK)
  0a459f: line 16132 define LPSPI_CCR_DBT_MASK (0xFF00U)
  0a45bf: line 16133 define LPSPI_CCR_DBT_SHIFT (8U)
  0a45db: line 16134 define LPSPI_CCR_DBT(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_DBT_SHIFT)) & LPSPI_CCR_DBT_MASK)
  0a463b: line 16135 define LPSPI_CCR_PCSSCK_MASK (0xFF0000U)
  0a4660: line 16136 define LPSPI_CCR_PCSSCK_SHIFT (16U)
  0a4680: line 16137 define LPSPI_CCR_PCSSCK(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_PCSSCK_SHIFT)) & LPSPI_CCR_PCSSCK_MASK)
  0a46e9: line 16138 define LPSPI_CCR_SCKPCS_MASK (0xFF000000U)
  0a4710: line 16139 define LPSPI_CCR_SCKPCS_SHIFT (24U)
  0a4730: line 16140 define LPSPI_CCR_SCKPCS(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_SCKPCS_SHIFT)) & LPSPI_CCR_SCKPCS_MASK)
  0a4799: line 16145 define LPSPI_FCR_TXWATER_MASK (0xFU)
  0a47ba: line 16146 define LPSPI_FCR_TXWATER_SHIFT (0U)
  0a47da: line 16147 define LPSPI_FCR_TXWATER(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_FCR_TXWATER_SHIFT)) & LPSPI_FCR_TXWATER_MASK)
  0a4846: line 16148 define LPSPI_FCR_RXWATER_MASK (0xF0000U)
  0a486b: line 16149 define LPSPI_FCR_RXWATER_SHIFT (16U)
  0a488c: line 16150 define LPSPI_FCR_RXWATER(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_FCR_RXWATER_SHIFT)) & LPSPI_FCR_RXWATER_MASK)
  0a48f8: line 16155 define LPSPI_FSR_TXCOUNT_MASK (0x1FU)
  0a491a: line 16156 define LPSPI_FSR_TXCOUNT_SHIFT (0U)
  0a493a: line 16157 define LPSPI_FSR_TXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_FSR_TXCOUNT_SHIFT)) & LPSPI_FSR_TXCOUNT_MASK)
  0a49a6: line 16158 define LPSPI_FSR_RXCOUNT_MASK (0x1F0000U)
  0a49cc: line 16159 define LPSPI_FSR_RXCOUNT_SHIFT (16U)
  0a49ed: line 16160 define LPSPI_FSR_RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_FSR_RXCOUNT_SHIFT)) & LPSPI_FSR_RXCOUNT_MASK)
  0a4a59: line 16165 define LPSPI_TCR_FRAMESZ_MASK (0xFFFU)
  0a4a7c: line 16166 define LPSPI_TCR_FRAMESZ_SHIFT (0U)
  0a4a9c: line 16167 define LPSPI_TCR_FRAMESZ(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_FRAMESZ_SHIFT)) & LPSPI_TCR_FRAMESZ_MASK)
  0a4b08: line 16168 define LPSPI_TCR_WIDTH_MASK (0x30000U)
  0a4b2b: line 16169 define LPSPI_TCR_WIDTH_SHIFT (16U)
  0a4b4a: line 16170 define LPSPI_TCR_WIDTH(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_WIDTH_SHIFT)) & LPSPI_TCR_WIDTH_MASK)
  0a4bb0: line 16171 define LPSPI_TCR_TXMSK_MASK (0x40000U)
  0a4bd3: line 16172 define LPSPI_TCR_TXMSK_SHIFT (18U)
  0a4bf2: line 16173 define LPSPI_TCR_TXMSK(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_TXMSK_SHIFT)) & LPSPI_TCR_TXMSK_MASK)
  0a4c58: line 16174 define LPSPI_TCR_RXMSK_MASK (0x80000U)
  0a4c7b: line 16175 define LPSPI_TCR_RXMSK_SHIFT (19U)
  0a4c9a: line 16176 define LPSPI_TCR_RXMSK(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_RXMSK_SHIFT)) & LPSPI_TCR_RXMSK_MASK)
  0a4d00: line 16177 define LPSPI_TCR_CONTC_MASK (0x100000U)
  0a4d24: line 16178 define LPSPI_TCR_CONTC_SHIFT (20U)
  0a4d43: line 16179 define LPSPI_TCR_CONTC(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_CONTC_SHIFT)) & LPSPI_TCR_CONTC_MASK)
  0a4da9: line 16180 define LPSPI_TCR_CONT_MASK (0x200000U)
  0a4dcc: line 16181 define LPSPI_TCR_CONT_SHIFT (21U)
  0a4dea: line 16182 define LPSPI_TCR_CONT(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_CONT_SHIFT)) & LPSPI_TCR_CONT_MASK)
  0a4e4d: line 16183 define LPSPI_TCR_BYSW_MASK (0x400000U)
  0a4e70: line 16184 define LPSPI_TCR_BYSW_SHIFT (22U)
  0a4e8e: line 16185 define LPSPI_TCR_BYSW(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_BYSW_SHIFT)) & LPSPI_TCR_BYSW_MASK)
  0a4ef1: line 16186 define LPSPI_TCR_LSBF_MASK (0x800000U)
  0a4f14: line 16187 define LPSPI_TCR_LSBF_SHIFT (23U)
  0a4f32: line 16188 define LPSPI_TCR_LSBF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_LSBF_SHIFT)) & LPSPI_TCR_LSBF_MASK)
  0a4f95: line 16189 define LPSPI_TCR_PCS_MASK (0x3000000U)
  0a4fb8: line 16190 define LPSPI_TCR_PCS_SHIFT (24U)
  0a4fd5: line 16191 define LPSPI_TCR_PCS(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_PCS_SHIFT)) & LPSPI_TCR_PCS_MASK)
  0a5035: line 16192 define LPSPI_TCR_PRESCALE_MASK (0x38000000U)
  0a505e: line 16193 define LPSPI_TCR_PRESCALE_SHIFT (27U)
  0a5080: line 16194 define LPSPI_TCR_PRESCALE(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_PRESCALE_SHIFT)) & LPSPI_TCR_PRESCALE_MASK)
  0a50ef: line 16195 define LPSPI_TCR_CPHA_MASK (0x40000000U)
  0a5114: line 16196 define LPSPI_TCR_CPHA_SHIFT (30U)
  0a5132: line 16197 define LPSPI_TCR_CPHA(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_CPHA_SHIFT)) & LPSPI_TCR_CPHA_MASK)
  0a5195: line 16198 define LPSPI_TCR_CPOL_MASK (0x80000000U)
  0a51ba: line 16199 define LPSPI_TCR_CPOL_SHIFT (31U)
  0a51d8: line 16200 define LPSPI_TCR_CPOL(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TCR_CPOL_SHIFT)) & LPSPI_TCR_CPOL_MASK)
  0a523b: line 16205 define LPSPI_TDR_DATA_MASK (0xFFFFFFFFU)
  0a5260: line 16206 define LPSPI_TDR_DATA_SHIFT (0U)
  0a527d: line 16207 define LPSPI_TDR_DATA(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_TDR_DATA_SHIFT)) & LPSPI_TDR_DATA_MASK)
  0a52e0: line 16212 define LPSPI_RSR_SOF_MASK (0x1U)
  0a52fd: line 16213 define LPSPI_RSR_SOF_SHIFT (0U)
  0a5319: line 16214 define LPSPI_RSR_SOF(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_RSR_SOF_SHIFT)) & LPSPI_RSR_SOF_MASK)
  0a5379: line 16215 define LPSPI_RSR_RXEMPTY_MASK (0x2U)
  0a539a: line 16216 define LPSPI_RSR_RXEMPTY_SHIFT (1U)
  0a53ba: line 16217 define LPSPI_RSR_RXEMPTY(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_RSR_RXEMPTY_SHIFT)) & LPSPI_RSR_RXEMPTY_MASK)
  0a5426: line 16222 define LPSPI_RDR_DATA_MASK (0xFFFFFFFFU)
  0a544b: line 16223 define LPSPI_RDR_DATA_SHIFT (0U)
  0a5468: line 16224 define LPSPI_RDR_DATA(x) (((uint32_t)(((uint32_t)(x)) << LPSPI_RDR_DATA_SHIFT)) & LPSPI_RDR_DATA_MASK)
  0a54cb: line 16235 define LPSPI1_BASE (0x40394000u)
  0a54e8: line 16237 define LPSPI1 ((LPSPI_Type *)LPSPI1_BASE)
  0a550e: line 16239 define LPSPI2_BASE (0x40398000u)
  0a552b: line 16241 define LPSPI2 ((LPSPI_Type *)LPSPI2_BASE)
  0a5551: line 16243 define LPSPI3_BASE (0x4039C000u)
  0a556e: line 16245 define LPSPI3 ((LPSPI_Type *)LPSPI3_BASE)
  0a5594: line 16247 define LPSPI4_BASE (0x403A0000u)
  0a55b1: line 16249 define LPSPI4 ((LPSPI_Type *)LPSPI4_BASE)
  0a55d7: line 16251 define LPSPI_BASE_ADDRS { 0u, LPSPI1_BASE, LPSPI2_BASE, LPSPI3_BASE, LPSPI4_BASE }
  0a5626: line 16253 define LPSPI_BASE_PTRS { (LPSPI_Type *)0u, LPSPI1, LPSPI2, LPSPI3, LPSPI4 }
  0a566e: line 16255 define LPSPI_IRQS { NotAvail_IRQn, LPSPI1_IRQn, LPSPI2_IRQn, LPSPI3_IRQn, LPSPI4_IRQn }
  0a56c2: line 16298 define LPUART_VERID_FEATURE_MASK (0xFFFFU)
  0a56e9: line 16299 define LPUART_VERID_FEATURE_SHIFT (0U)
  0a570c: line 16300 define LPUART_VERID_FEATURE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_VERID_FEATURE_SHIFT)) & LPUART_VERID_FEATURE_MASK)
  0a5781: line 16301 define LPUART_VERID_MINOR_MASK (0xFF0000U)
  0a57a8: line 16302 define LPUART_VERID_MINOR_SHIFT (16U)
  0a57ca: line 16303 define LPUART_VERID_MINOR(x) (((uint32_t)(((uint32_t)(x)) << LPUART_VERID_MINOR_SHIFT)) & LPUART_VERID_MINOR_MASK)
  0a5839: line 16304 define LPUART_VERID_MAJOR_MASK (0xFF000000U)
  0a5862: line 16305 define LPUART_VERID_MAJOR_SHIFT (24U)
  0a5884: line 16306 define LPUART_VERID_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << LPUART_VERID_MAJOR_SHIFT)) & LPUART_VERID_MAJOR_MASK)
  0a58f3: line 16311 define LPUART_PARAM_TXFIFO_MASK (0xFFU)
  0a5917: line 16312 define LPUART_PARAM_TXFIFO_SHIFT (0U)
  0a5939: line 16313 define LPUART_PARAM_TXFIFO(x) (((uint32_t)(((uint32_t)(x)) << LPUART_PARAM_TXFIFO_SHIFT)) & LPUART_PARAM_TXFIFO_MASK)
  0a59ab: line 16314 define LPUART_PARAM_RXFIFO_MASK (0xFF00U)
  0a59d1: line 16315 define LPUART_PARAM_RXFIFO_SHIFT (8U)
  0a59f3: line 16316 define LPUART_PARAM_RXFIFO(x) (((uint32_t)(((uint32_t)(x)) << LPUART_PARAM_RXFIFO_SHIFT)) & LPUART_PARAM_RXFIFO_MASK)
  0a5a65: line 16321 define LPUART_GLOBAL_RST_MASK (0x2U)
  0a5a86: line 16322 define LPUART_GLOBAL_RST_SHIFT (1U)
  0a5aa6: line 16323 define LPUART_GLOBAL_RST(x) (((uint32_t)(((uint32_t)(x)) << LPUART_GLOBAL_RST_SHIFT)) & LPUART_GLOBAL_RST_MASK)
  0a5b12: line 16328 define LPUART_PINCFG_TRGSEL_MASK (0x3U)
  0a5b36: line 16329 define LPUART_PINCFG_TRGSEL_SHIFT (0U)
  0a5b59: line 16330 define LPUART_PINCFG_TRGSEL(x) (((uint32_t)(((uint32_t)(x)) << LPUART_PINCFG_TRGSEL_SHIFT)) & LPUART_PINCFG_TRGSEL_MASK)
  0a5bce: line 16335 define LPUART_BAUD_SBR_MASK (0x1FFFU)
  0a5bf0: line 16336 define LPUART_BAUD_SBR_SHIFT (0U)
  0a5c0e: line 16337 define LPUART_BAUD_SBR(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_SBR_SHIFT)) & LPUART_BAUD_SBR_MASK)
  0a5c74: line 16338 define LPUART_BAUD_SBNS_MASK (0x2000U)
  0a5c97: line 16339 define LPUART_BAUD_SBNS_SHIFT (13U)
  0a5cb7: line 16340 define LPUART_BAUD_SBNS(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_SBNS_SHIFT)) & LPUART_BAUD_SBNS_MASK)
  0a5d20: line 16341 define LPUART_BAUD_RXEDGIE_MASK (0x4000U)
  0a5d46: line 16342 define LPUART_BAUD_RXEDGIE_SHIFT (14U)
  0a5d69: line 16343 define LPUART_BAUD_RXEDGIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_RXEDGIE_SHIFT)) & LPUART_BAUD_RXEDGIE_MASK)
  0a5ddb: line 16344 define LPUART_BAUD_LBKDIE_MASK (0x8000U)
  0a5e00: line 16345 define LPUART_BAUD_LBKDIE_SHIFT (15U)
  0a5e22: line 16346 define LPUART_BAUD_LBKDIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_LBKDIE_SHIFT)) & LPUART_BAUD_LBKDIE_MASK)
  0a5e91: line 16347 define LPUART_BAUD_RESYNCDIS_MASK (0x10000U)
  0a5eba: line 16348 define LPUART_BAUD_RESYNCDIS_SHIFT (16U)
  0a5edf: line 16349 define LPUART_BAUD_RESYNCDIS(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_RESYNCDIS_SHIFT)) & LPUART_BAUD_RESYNCDIS_MASK)
  0a5f57: line 16350 define LPUART_BAUD_BOTHEDGE_MASK (0x20000U)
  0a5f7f: line 16351 define LPUART_BAUD_BOTHEDGE_SHIFT (17U)
  0a5fa3: line 16352 define LPUART_BAUD_BOTHEDGE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_BOTHEDGE_SHIFT)) & LPUART_BAUD_BOTHEDGE_MASK)
  0a6018: line 16353 define LPUART_BAUD_MATCFG_MASK (0xC0000U)
  0a603e: line 16354 define LPUART_BAUD_MATCFG_SHIFT (18U)
  0a6060: line 16355 define LPUART_BAUD_MATCFG(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_MATCFG_SHIFT)) & LPUART_BAUD_MATCFG_MASK)
  0a60cf: line 16356 define LPUART_BAUD_RIDMAE_MASK (0x100000U)
  0a60f6: line 16357 define LPUART_BAUD_RIDMAE_SHIFT (20U)
  0a6118: line 16358 define LPUART_BAUD_RIDMAE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_RIDMAE_SHIFT)) & LPUART_BAUD_RIDMAE_MASK)
  0a6187: line 16359 define LPUART_BAUD_RDMAE_MASK (0x200000U)
  0a61ad: line 16360 define LPUART_BAUD_RDMAE_SHIFT (21U)
  0a61ce: line 16361 define LPUART_BAUD_RDMAE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_RDMAE_SHIFT)) & LPUART_BAUD_RDMAE_MASK)
  0a623a: line 16362 define LPUART_BAUD_TDMAE_MASK (0x800000U)
  0a6260: line 16363 define LPUART_BAUD_TDMAE_SHIFT (23U)
  0a6281: line 16364 define LPUART_BAUD_TDMAE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_TDMAE_SHIFT)) & LPUART_BAUD_TDMAE_MASK)
  0a62ed: line 16365 define LPUART_BAUD_OSR_MASK (0x1F000000U)
  0a6313: line 16366 define LPUART_BAUD_OSR_SHIFT (24U)
  0a6332: line 16367 define LPUART_BAUD_OSR(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_OSR_SHIFT)) & LPUART_BAUD_OSR_MASK)
  0a6398: line 16368 define LPUART_BAUD_M10_MASK (0x20000000U)
  0a63be: line 16369 define LPUART_BAUD_M10_SHIFT (29U)
  0a63dd: line 16370 define LPUART_BAUD_M10(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_M10_SHIFT)) & LPUART_BAUD_M10_MASK)
  0a6443: line 16371 define LPUART_BAUD_MAEN2_MASK (0x40000000U)
  0a646b: line 16372 define LPUART_BAUD_MAEN2_SHIFT (30U)
  0a648c: line 16373 define LPUART_BAUD_MAEN2(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_MAEN2_SHIFT)) & LPUART_BAUD_MAEN2_MASK)
  0a64f8: line 16374 define LPUART_BAUD_MAEN1_MASK (0x80000000U)
  0a6520: line 16375 define LPUART_BAUD_MAEN1_SHIFT (31U)
  0a6541: line 16376 define LPUART_BAUD_MAEN1(x) (((uint32_t)(((uint32_t)(x)) << LPUART_BAUD_MAEN1_SHIFT)) & LPUART_BAUD_MAEN1_MASK)
  0a65ad: line 16381 define LPUART_STAT_MA2F_MASK (0x4000U)
  0a65d0: line 16382 define LPUART_STAT_MA2F_SHIFT (14U)
  0a65f0: line 16383 define LPUART_STAT_MA2F(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_MA2F_SHIFT)) & LPUART_STAT_MA2F_MASK)
  0a6659: line 16384 define LPUART_STAT_MA1F_MASK (0x8000U)
  0a667d: line 16385 define LPUART_STAT_MA1F_SHIFT (15U)
  0a669e: line 16386 define LPUART_STAT_MA1F(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_MA1F_SHIFT)) & LPUART_STAT_MA1F_MASK)
  0a6708: line 16387 define LPUART_STAT_PF_MASK (0x10000U)
  0a672b: line 16388 define LPUART_STAT_PF_SHIFT (16U)
  0a674a: line 16389 define LPUART_STAT_PF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_PF_SHIFT)) & LPUART_STAT_PF_MASK)
  0a67ae: line 16390 define LPUART_STAT_FE_MASK (0x20000U)
  0a67d1: line 16391 define LPUART_STAT_FE_SHIFT (17U)
  0a67f0: line 16392 define LPUART_STAT_FE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_FE_SHIFT)) & LPUART_STAT_FE_MASK)
  0a6854: line 16393 define LPUART_STAT_NF_MASK (0x40000U)
  0a6877: line 16394 define LPUART_STAT_NF_SHIFT (18U)
  0a6896: line 16395 define LPUART_STAT_NF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_NF_SHIFT)) & LPUART_STAT_NF_MASK)
  0a68fa: line 16396 define LPUART_STAT_OR_MASK (0x80000U)
  0a691d: line 16397 define LPUART_STAT_OR_SHIFT (19U)
  0a693c: line 16398 define LPUART_STAT_OR(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_OR_SHIFT)) & LPUART_STAT_OR_MASK)
  0a69a0: line 16399 define LPUART_STAT_IDLE_MASK (0x100000U)
  0a69c6: line 16400 define LPUART_STAT_IDLE_SHIFT (20U)
  0a69e7: line 16401 define LPUART_STAT_IDLE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_IDLE_SHIFT)) & LPUART_STAT_IDLE_MASK)
  0a6a51: line 16402 define LPUART_STAT_RDRF_MASK (0x200000U)
  0a6a77: line 16403 define LPUART_STAT_RDRF_SHIFT (21U)
  0a6a98: line 16404 define LPUART_STAT_RDRF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RDRF_SHIFT)) & LPUART_STAT_RDRF_MASK)
  0a6b02: line 16405 define LPUART_STAT_TC_MASK (0x400000U)
  0a6b26: line 16406 define LPUART_STAT_TC_SHIFT (22U)
  0a6b45: line 16407 define LPUART_STAT_TC(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_TC_SHIFT)) & LPUART_STAT_TC_MASK)
  0a6ba9: line 16408 define LPUART_STAT_TDRE_MASK (0x800000U)
  0a6bcf: line 16409 define LPUART_STAT_TDRE_SHIFT (23U)
  0a6bf0: line 16410 define LPUART_STAT_TDRE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_TDRE_SHIFT)) & LPUART_STAT_TDRE_MASK)
  0a6c5a: line 16411 define LPUART_STAT_RAF_MASK (0x1000000U)
  0a6c80: line 16412 define LPUART_STAT_RAF_SHIFT (24U)
  0a6ca0: line 16413 define LPUART_STAT_RAF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RAF_SHIFT)) & LPUART_STAT_RAF_MASK)
  0a6d07: line 16414 define LPUART_STAT_LBKDE_MASK (0x2000000U)
  0a6d2f: line 16415 define LPUART_STAT_LBKDE_SHIFT (25U)
  0a6d51: line 16416 define LPUART_STAT_LBKDE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_LBKDE_SHIFT)) & LPUART_STAT_LBKDE_MASK)
  0a6dbe: line 16417 define LPUART_STAT_BRK13_MASK (0x4000000U)
  0a6de6: line 16418 define LPUART_STAT_BRK13_SHIFT (26U)
  0a6e08: line 16419 define LPUART_STAT_BRK13(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_BRK13_SHIFT)) & LPUART_STAT_BRK13_MASK)
  0a6e75: line 16420 define LPUART_STAT_RWUID_MASK (0x8000000U)
  0a6e9d: line 16421 define LPUART_STAT_RWUID_SHIFT (27U)
  0a6ebf: line 16422 define LPUART_STAT_RWUID(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RWUID_SHIFT)) & LPUART_STAT_RWUID_MASK)
  0a6f2c: line 16423 define LPUART_STAT_RXINV_MASK (0x10000000U)
  0a6f55: line 16424 define LPUART_STAT_RXINV_SHIFT (28U)
  0a6f77: line 16425 define LPUART_STAT_RXINV(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RXINV_SHIFT)) & LPUART_STAT_RXINV_MASK)
  0a6fe4: line 16426 define LPUART_STAT_MSBF_MASK (0x20000000U)
  0a700c: line 16427 define LPUART_STAT_MSBF_SHIFT (29U)
  0a702d: line 16428 define LPUART_STAT_MSBF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_MSBF_SHIFT)) & LPUART_STAT_MSBF_MASK)
  0a7097: line 16429 define LPUART_STAT_RXEDGIF_MASK (0x40000000U)
  0a70c2: line 16430 define LPUART_STAT_RXEDGIF_SHIFT (30U)
  0a70e6: line 16431 define LPUART_STAT_RXEDGIF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_RXEDGIF_SHIFT)) & LPUART_STAT_RXEDGIF_MASK)
  0a7159: line 16432 define LPUART_STAT_LBKDIF_MASK (0x80000000U)
  0a7183: line 16433 define LPUART_STAT_LBKDIF_SHIFT (31U)
  0a71a6: line 16434 define LPUART_STAT_LBKDIF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_STAT_LBKDIF_SHIFT)) & LPUART_STAT_LBKDIF_MASK)
  0a7216: line 16439 define LPUART_CTRL_PT_MASK (0x1U)
  0a7235: line 16440 define LPUART_CTRL_PT_SHIFT (0U)
  0a7253: line 16441 define LPUART_CTRL_PT(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_PT_SHIFT)) & LPUART_CTRL_PT_MASK)
  0a72b7: line 16442 define LPUART_CTRL_PE_MASK (0x2U)
  0a72d6: line 16443 define LPUART_CTRL_PE_SHIFT (1U)
  0a72f4: line 16444 define LPUART_CTRL_PE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_PE_SHIFT)) & LPUART_CTRL_PE_MASK)
  0a7358: line 16445 define LPUART_CTRL_ILT_MASK (0x4U)
  0a7378: line 16446 define LPUART_CTRL_ILT_SHIFT (2U)
  0a7397: line 16447 define LPUART_CTRL_ILT(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_ILT_SHIFT)) & LPUART_CTRL_ILT_MASK)
  0a73fe: line 16448 define LPUART_CTRL_WAKE_MASK (0x8U)
  0a741f: line 16449 define LPUART_CTRL_WAKE_SHIFT (3U)
  0a743f: line 16450 define LPUART_CTRL_WAKE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_WAKE_SHIFT)) & LPUART_CTRL_WAKE_MASK)
  0a74a9: line 16451 define LPUART_CTRL_M_MASK (0x10U)
  0a74c8: line 16452 define LPUART_CTRL_M_SHIFT (4U)
  0a74e5: line 16453 define LPUART_CTRL_M(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_M_SHIFT)) & LPUART_CTRL_M_MASK)
  0a7546: line 16454 define LPUART_CTRL_RSRC_MASK (0x20U)
  0a7568: line 16455 define LPUART_CTRL_RSRC_SHIFT (5U)
  0a7588: line 16456 define LPUART_CTRL_RSRC(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_RSRC_SHIFT)) & LPUART_CTRL_RSRC_MASK)
  0a75f2: line 16457 define LPUART_CTRL_DOZEEN_MASK (0x40U)
  0a7616: line 16458 define LPUART_CTRL_DOZEEN_SHIFT (6U)
  0a7638: line 16459 define LPUART_CTRL_DOZEEN(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_DOZEEN_SHIFT)) & LPUART_CTRL_DOZEEN_MASK)
  0a76a8: line 16460 define LPUART_CTRL_LOOPS_MASK (0x80U)
  0a76cb: line 16461 define LPUART_CTRL_LOOPS_SHIFT (7U)
  0a76ec: line 16462 define LPUART_CTRL_LOOPS(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_LOOPS_SHIFT)) & LPUART_CTRL_LOOPS_MASK)
  0a7759: line 16463 define LPUART_CTRL_IDLECFG_MASK (0x700U)
  0a777f: line 16464 define LPUART_CTRL_IDLECFG_SHIFT (8U)
  0a77a2: line 16465 define LPUART_CTRL_IDLECFG(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_IDLECFG_SHIFT)) & LPUART_CTRL_IDLECFG_MASK)
  0a7815: line 16466 define LPUART_CTRL_M7_MASK (0x800U)
  0a7836: line 16467 define LPUART_CTRL_M7_SHIFT (11U)
  0a7855: line 16468 define LPUART_CTRL_M7(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_M7_SHIFT)) & LPUART_CTRL_M7_MASK)
  0a78b9: line 16469 define LPUART_CTRL_MA2IE_MASK (0x4000U)
  0a78de: line 16470 define LPUART_CTRL_MA2IE_SHIFT (14U)
  0a7900: line 16471 define LPUART_CTRL_MA2IE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_MA2IE_SHIFT)) & LPUART_CTRL_MA2IE_MASK)
  0a796d: line 16472 define LPUART_CTRL_MA1IE_MASK (0x8000U)
  0a7992: line 16473 define LPUART_CTRL_MA1IE_SHIFT (15U)
  0a79b4: line 16474 define LPUART_CTRL_MA1IE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_MA1IE_SHIFT)) & LPUART_CTRL_MA1IE_MASK)
  0a7a21: line 16475 define LPUART_CTRL_SBK_MASK (0x10000U)
  0a7a45: line 16476 define LPUART_CTRL_SBK_SHIFT (16U)
  0a7a65: line 16477 define LPUART_CTRL_SBK(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_SBK_SHIFT)) & LPUART_CTRL_SBK_MASK)
  0a7acc: line 16478 define LPUART_CTRL_RWU_MASK (0x20000U)
  0a7af0: line 16479 define LPUART_CTRL_RWU_SHIFT (17U)
  0a7b10: line 16480 define LPUART_CTRL_RWU(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_RWU_SHIFT)) & LPUART_CTRL_RWU_MASK)
  0a7b77: line 16481 define LPUART_CTRL_RE_MASK (0x40000U)
  0a7b9a: line 16482 define LPUART_CTRL_RE_SHIFT (18U)
  0a7bb9: line 16483 define LPUART_CTRL_RE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_RE_SHIFT)) & LPUART_CTRL_RE_MASK)
  0a7c1d: line 16484 define LPUART_CTRL_TE_MASK (0x80000U)
  0a7c40: line 16485 define LPUART_CTRL_TE_SHIFT (19U)
  0a7c5f: line 16486 define LPUART_CTRL_TE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TE_SHIFT)) & LPUART_CTRL_TE_MASK)
  0a7cc3: line 16487 define LPUART_CTRL_ILIE_MASK (0x100000U)
  0a7ce9: line 16488 define LPUART_CTRL_ILIE_SHIFT (20U)
  0a7d0a: line 16489 define LPUART_CTRL_ILIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_ILIE_SHIFT)) & LPUART_CTRL_ILIE_MASK)
  0a7d74: line 16490 define LPUART_CTRL_RIE_MASK (0x200000U)
  0a7d99: line 16491 define LPUART_CTRL_RIE_SHIFT (21U)
  0a7db9: line 16492 define LPUART_CTRL_RIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_RIE_SHIFT)) & LPUART_CTRL_RIE_MASK)
  0a7e20: line 16493 define LPUART_CTRL_TCIE_MASK (0x400000U)
  0a7e46: line 16494 define LPUART_CTRL_TCIE_SHIFT (22U)
  0a7e67: line 16495 define LPUART_CTRL_TCIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TCIE_SHIFT)) & LPUART_CTRL_TCIE_MASK)
  0a7ed1: line 16496 define LPUART_CTRL_TIE_MASK (0x800000U)
  0a7ef6: line 16497 define LPUART_CTRL_TIE_SHIFT (23U)
  0a7f16: line 16498 define LPUART_CTRL_TIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TIE_SHIFT)) & LPUART_CTRL_TIE_MASK)
  0a7f7d: line 16499 define LPUART_CTRL_PEIE_MASK (0x1000000U)
  0a7fa4: line 16500 define LPUART_CTRL_PEIE_SHIFT (24U)
  0a7fc5: line 16501 define LPUART_CTRL_PEIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_PEIE_SHIFT)) & LPUART_CTRL_PEIE_MASK)
  0a802f: line 16502 define LPUART_CTRL_FEIE_MASK (0x2000000U)
  0a8056: line 16503 define LPUART_CTRL_FEIE_SHIFT (25U)
  0a8077: line 16504 define LPUART_CTRL_FEIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_FEIE_SHIFT)) & LPUART_CTRL_FEIE_MASK)
  0a80e1: line 16505 define LPUART_CTRL_NEIE_MASK (0x4000000U)
  0a8108: line 16506 define LPUART_CTRL_NEIE_SHIFT (26U)
  0a8129: line 16507 define LPUART_CTRL_NEIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_NEIE_SHIFT)) & LPUART_CTRL_NEIE_MASK)
  0a8193: line 16508 define LPUART_CTRL_ORIE_MASK (0x8000000U)
  0a81ba: line 16509 define LPUART_CTRL_ORIE_SHIFT (27U)
  0a81db: line 16510 define LPUART_CTRL_ORIE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_ORIE_SHIFT)) & LPUART_CTRL_ORIE_MASK)
  0a8245: line 16511 define LPUART_CTRL_TXINV_MASK (0x10000000U)
  0a826e: line 16512 define LPUART_CTRL_TXINV_SHIFT (28U)
  0a8290: line 16513 define LPUART_CTRL_TXINV(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TXINV_SHIFT)) & LPUART_CTRL_TXINV_MASK)
  0a82fd: line 16514 define LPUART_CTRL_TXDIR_MASK (0x20000000U)
  0a8326: line 16515 define LPUART_CTRL_TXDIR_SHIFT (29U)
  0a8348: line 16516 define LPUART_CTRL_TXDIR(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_TXDIR_SHIFT)) & LPUART_CTRL_TXDIR_MASK)
  0a83b5: line 16517 define LPUART_CTRL_R9T8_MASK (0x40000000U)
  0a83dd: line 16518 define LPUART_CTRL_R9T8_SHIFT (30U)
  0a83fe: line 16519 define LPUART_CTRL_R9T8(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_R9T8_SHIFT)) & LPUART_CTRL_R9T8_MASK)
  0a8468: line 16520 define LPUART_CTRL_R8T9_MASK (0x80000000U)
  0a8490: line 16521 define LPUART_CTRL_R8T9_SHIFT (31U)
  0a84b1: line 16522 define LPUART_CTRL_R8T9(x) (((uint32_t)(((uint32_t)(x)) << LPUART_CTRL_R8T9_SHIFT)) & LPUART_CTRL_R8T9_MASK)
  0a851b: line 16527 define LPUART_DATA_R0T0_MASK (0x1U)
  0a853c: line 16528 define LPUART_DATA_R0T0_SHIFT (0U)
  0a855c: line 16529 define LPUART_DATA_R0T0(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R0T0_SHIFT)) & LPUART_DATA_R0T0_MASK)
  0a85c6: line 16530 define LPUART_DATA_R1T1_MASK (0x2U)
  0a85e7: line 16531 define LPUART_DATA_R1T1_SHIFT (1U)
  0a8607: line 16532 define LPUART_DATA_R1T1(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R1T1_SHIFT)) & LPUART_DATA_R1T1_MASK)
  0a8671: line 16533 define LPUART_DATA_R2T2_MASK (0x4U)
  0a8692: line 16534 define LPUART_DATA_R2T2_SHIFT (2U)
  0a86b2: line 16535 define LPUART_DATA_R2T2(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R2T2_SHIFT)) & LPUART_DATA_R2T2_MASK)
  0a871c: line 16536 define LPUART_DATA_R3T3_MASK (0x8U)
  0a873d: line 16537 define LPUART_DATA_R3T3_SHIFT (3U)
  0a875d: line 16538 define LPUART_DATA_R3T3(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R3T3_SHIFT)) & LPUART_DATA_R3T3_MASK)
  0a87c7: line 16539 define LPUART_DATA_R4T4_MASK (0x10U)
  0a87e9: line 16540 define LPUART_DATA_R4T4_SHIFT (4U)
  0a8809: line 16541 define LPUART_DATA_R4T4(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R4T4_SHIFT)) & LPUART_DATA_R4T4_MASK)
  0a8873: line 16542 define LPUART_DATA_R5T5_MASK (0x20U)
  0a8895: line 16543 define LPUART_DATA_R5T5_SHIFT (5U)
  0a88b5: line 16544 define LPUART_DATA_R5T5(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R5T5_SHIFT)) & LPUART_DATA_R5T5_MASK)
  0a891f: line 16545 define LPUART_DATA_R6T6_MASK (0x40U)
  0a8941: line 16546 define LPUART_DATA_R6T6_SHIFT (6U)
  0a8961: line 16547 define LPUART_DATA_R6T6(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R6T6_SHIFT)) & LPUART_DATA_R6T6_MASK)
  0a89cb: line 16548 define LPUART_DATA_R7T7_MASK (0x80U)
  0a89ed: line 16549 define LPUART_DATA_R7T7_SHIFT (7U)
  0a8a0d: line 16550 define LPUART_DATA_R7T7(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R7T7_SHIFT)) & LPUART_DATA_R7T7_MASK)
  0a8a77: line 16551 define LPUART_DATA_R8T8_MASK (0x100U)
  0a8a9a: line 16552 define LPUART_DATA_R8T8_SHIFT (8U)
  0a8aba: line 16553 define LPUART_DATA_R8T8(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R8T8_SHIFT)) & LPUART_DATA_R8T8_MASK)
  0a8b24: line 16554 define LPUART_DATA_R9T9_MASK (0x200U)
  0a8b47: line 16555 define LPUART_DATA_R9T9_SHIFT (9U)
  0a8b67: line 16556 define LPUART_DATA_R9T9(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_R9T9_SHIFT)) & LPUART_DATA_R9T9_MASK)
  0a8bd1: line 16557 define LPUART_DATA_IDLINE_MASK (0x800U)
  0a8bf6: line 16558 define LPUART_DATA_IDLINE_SHIFT (11U)
  0a8c19: line 16559 define LPUART_DATA_IDLINE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_IDLINE_SHIFT)) & LPUART_DATA_IDLINE_MASK)
  0a8c89: line 16560 define LPUART_DATA_RXEMPT_MASK (0x1000U)
  0a8caf: line 16561 define LPUART_DATA_RXEMPT_SHIFT (12U)
  0a8cd2: line 16562 define LPUART_DATA_RXEMPT(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_RXEMPT_SHIFT)) & LPUART_DATA_RXEMPT_MASK)
  0a8d42: line 16563 define LPUART_DATA_FRETSC_MASK (0x2000U)
  0a8d68: line 16564 define LPUART_DATA_FRETSC_SHIFT (13U)
  0a8d8b: line 16565 define LPUART_DATA_FRETSC(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_FRETSC_SHIFT)) & LPUART_DATA_FRETSC_MASK)
  0a8dfb: line 16566 define LPUART_DATA_PARITYE_MASK (0x4000U)
  0a8e22: line 16567 define LPUART_DATA_PARITYE_SHIFT (14U)
  0a8e46: line 16568 define LPUART_DATA_PARITYE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_PARITYE_SHIFT)) & LPUART_DATA_PARITYE_MASK)
  0a8eb9: line 16569 define LPUART_DATA_NOISY_MASK (0x8000U)
  0a8ede: line 16570 define LPUART_DATA_NOISY_SHIFT (15U)
  0a8f00: line 16571 define LPUART_DATA_NOISY(x) (((uint32_t)(((uint32_t)(x)) << LPUART_DATA_NOISY_SHIFT)) & LPUART_DATA_NOISY_MASK)
  0a8f6d: line 16576 define LPUART_MATCH_MA1_MASK (0x3FFU)
  0a8f90: line 16577 define LPUART_MATCH_MA1_SHIFT (0U)
  0a8fb0: line 16578 define LPUART_MATCH_MA1(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MATCH_MA1_SHIFT)) & LPUART_MATCH_MA1_MASK)
  0a901a: line 16579 define LPUART_MATCH_MA2_MASK (0x3FF0000U)
  0a9041: line 16580 define LPUART_MATCH_MA2_SHIFT (16U)
  0a9062: line 16581 define LPUART_MATCH_MA2(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MATCH_MA2_SHIFT)) & LPUART_MATCH_MA2_MASK)
  0a90cc: line 16586 define LPUART_MODIR_TXCTSE_MASK (0x1U)
  0a90f0: line 16587 define LPUART_MODIR_TXCTSE_SHIFT (0U)
  0a9113: line 16588 define LPUART_MODIR_TXCTSE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXCTSE_SHIFT)) & LPUART_MODIR_TXCTSE_MASK)
  0a9186: line 16589 define LPUART_MODIR_TXRTSE_MASK (0x2U)
  0a91aa: line 16590 define LPUART_MODIR_TXRTSE_SHIFT (1U)
  0a91cd: line 16591 define LPUART_MODIR_TXRTSE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXRTSE_SHIFT)) & LPUART_MODIR_TXRTSE_MASK)
  0a9240: line 16592 define LPUART_MODIR_TXRTSPOL_MASK (0x4U)
  0a9266: line 16593 define LPUART_MODIR_TXRTSPOL_SHIFT (2U)
  0a928b: line 16594 define LPUART_MODIR_TXRTSPOL(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXRTSPOL_SHIFT)) & LPUART_MODIR_TXRTSPOL_MASK)
  0a9304: line 16595 define LPUART_MODIR_RXRTSE_MASK (0x8U)
  0a9328: line 16596 define LPUART_MODIR_RXRTSE_SHIFT (3U)
  0a934b: line 16597 define LPUART_MODIR_RXRTSE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_RXRTSE_SHIFT)) & LPUART_MODIR_RXRTSE_MASK)
  0a93be: line 16598 define LPUART_MODIR_TXCTSC_MASK (0x10U)
  0a93e3: line 16599 define LPUART_MODIR_TXCTSC_SHIFT (4U)
  0a9406: line 16600 define LPUART_MODIR_TXCTSC(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXCTSC_SHIFT)) & LPUART_MODIR_TXCTSC_MASK)
  0a9479: line 16601 define LPUART_MODIR_TXCTSSRC_MASK (0x20U)
  0a94a0: line 16602 define LPUART_MODIR_TXCTSSRC_SHIFT (5U)
  0a94c5: line 16603 define LPUART_MODIR_TXCTSSRC(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TXCTSSRC_SHIFT)) & LPUART_MODIR_TXCTSSRC_MASK)
  0a953e: line 16604 define LPUART_MODIR_RTSWATER_MASK (0x300U)
  0a9566: line 16605 define LPUART_MODIR_RTSWATER_SHIFT (8U)
  0a958b: line 16606 define LPUART_MODIR_RTSWATER(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_RTSWATER_SHIFT)) & LPUART_MODIR_RTSWATER_MASK)
  0a9604: line 16607 define LPUART_MODIR_TNP_MASK (0x30000U)
  0a9629: line 16608 define LPUART_MODIR_TNP_SHIFT (16U)
  0a964a: line 16609 define LPUART_MODIR_TNP(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_TNP_SHIFT)) & LPUART_MODIR_TNP_MASK)
  0a96b4: line 16610 define LPUART_MODIR_IREN_MASK (0x40000U)
  0a96da: line 16611 define LPUART_MODIR_IREN_SHIFT (18U)
  0a96fc: line 16612 define LPUART_MODIR_IREN(x) (((uint32_t)(((uint32_t)(x)) << LPUART_MODIR_IREN_SHIFT)) & LPUART_MODIR_IREN_MASK)
  0a9769: line 16617 define LPUART_FIFO_RXFIFOSIZE_MASK (0x7U)
  0a9790: line 16618 define LPUART_FIFO_RXFIFOSIZE_SHIFT (0U)
  0a97b6: line 16619 define LPUART_FIFO_RXFIFOSIZE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXFIFOSIZE_SHIFT)) & LPUART_FIFO_RXFIFOSIZE_MASK)
  0a9832: line 16620 define LPUART_FIFO_RXFE_MASK (0x8U)
  0a9853: line 16621 define LPUART_FIFO_RXFE_SHIFT (3U)
  0a9873: line 16622 define LPUART_FIFO_RXFE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXFE_SHIFT)) & LPUART_FIFO_RXFE_MASK)
  0a98dd: line 16623 define LPUART_FIFO_TXFIFOSIZE_MASK (0x70U)
  0a9905: line 16624 define LPUART_FIFO_TXFIFOSIZE_SHIFT (4U)
  0a992b: line 16625 define LPUART_FIFO_TXFIFOSIZE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_TXFIFOSIZE_SHIFT)) & LPUART_FIFO_TXFIFOSIZE_MASK)
  0a99a7: line 16626 define LPUART_FIFO_TXFE_MASK (0x80U)
  0a99c9: line 16627 define LPUART_FIFO_TXFE_SHIFT (7U)
  0a99e9: line 16628 define LPUART_FIFO_TXFE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_TXFE_SHIFT)) & LPUART_FIFO_TXFE_MASK)
  0a9a53: line 16629 define LPUART_FIFO_RXUFE_MASK (0x100U)
  0a9a77: line 16630 define LPUART_FIFO_RXUFE_SHIFT (8U)
  0a9a98: line 16631 define LPUART_FIFO_RXUFE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXUFE_SHIFT)) & LPUART_FIFO_RXUFE_MASK)
  0a9b05: line 16632 define LPUART_FIFO_TXOFE_MASK (0x200U)
  0a9b29: line 16633 define LPUART_FIFO_TXOFE_SHIFT (9U)
  0a9b4a: line 16634 define LPUART_FIFO_TXOFE(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_TXOFE_SHIFT)) & LPUART_FIFO_TXOFE_MASK)
  0a9bb7: line 16635 define LPUART_FIFO_RXIDEN_MASK (0x1C00U)
  0a9bdd: line 16636 define LPUART_FIFO_RXIDEN_SHIFT (10U)
  0a9c00: line 16637 define LPUART_FIFO_RXIDEN(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXIDEN_SHIFT)) & LPUART_FIFO_RXIDEN_MASK)
  0a9c70: line 16638 define LPUART_FIFO_RXFLUSH_MASK (0x4000U)
  0a9c97: line 16639 define LPUART_FIFO_RXFLUSH_SHIFT (14U)
  0a9cbb: line 16640 define LPUART_FIFO_RXFLUSH(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXFLUSH_SHIFT)) & LPUART_FIFO_RXFLUSH_MASK)
  0a9d2e: line 16641 define LPUART_FIFO_TXFLUSH_MASK (0x8000U)
  0a9d55: line 16642 define LPUART_FIFO_TXFLUSH_SHIFT (15U)
  0a9d79: line 16643 define LPUART_FIFO_TXFLUSH(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_TXFLUSH_SHIFT)) & LPUART_FIFO_TXFLUSH_MASK)
  0a9dec: line 16644 define LPUART_FIFO_RXUF_MASK (0x10000U)
  0a9e11: line 16645 define LPUART_FIFO_RXUF_SHIFT (16U)
  0a9e32: line 16646 define LPUART_FIFO_RXUF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXUF_SHIFT)) & LPUART_FIFO_RXUF_MASK)
  0a9e9c: line 16647 define LPUART_FIFO_TXOF_MASK (0x20000U)
  0a9ec1: line 16648 define LPUART_FIFO_TXOF_SHIFT (17U)
  0a9ee2: line 16649 define LPUART_FIFO_TXOF(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_TXOF_SHIFT)) & LPUART_FIFO_TXOF_MASK)
  0a9f4c: line 16650 define LPUART_FIFO_RXEMPT_MASK (0x400000U)
  0a9f74: line 16651 define LPUART_FIFO_RXEMPT_SHIFT (22U)
  0a9f97: line 16652 define LPUART_FIFO_RXEMPT(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_RXEMPT_SHIFT)) & LPUART_FIFO_RXEMPT_MASK)
  0aa007: line 16653 define LPUART_FIFO_TXEMPT_MASK (0x800000U)
  0aa02f: line 16654 define LPUART_FIFO_TXEMPT_SHIFT (23U)
  0aa052: line 16655 define LPUART_FIFO_TXEMPT(x) (((uint32_t)(((uint32_t)(x)) << LPUART_FIFO_TXEMPT_SHIFT)) & LPUART_FIFO_TXEMPT_MASK)
  0aa0c2: line 16660 define LPUART_WATER_TXWATER_MASK (0x3U)
  0aa0e7: line 16661 define LPUART_WATER_TXWATER_SHIFT (0U)
  0aa10b: line 16662 define LPUART_WATER_TXWATER(x) (((uint32_t)(((uint32_t)(x)) << LPUART_WATER_TXWATER_SHIFT)) & LPUART_WATER_TXWATER_MASK)
  0aa181: line 16663 define LPUART_WATER_TXCOUNT_MASK (0x700U)
  0aa1a8: line 16664 define LPUART_WATER_TXCOUNT_SHIFT (8U)
  0aa1cc: line 16665 define LPUART_WATER_TXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << LPUART_WATER_TXCOUNT_SHIFT)) & LPUART_WATER_TXCOUNT_MASK)
  0aa242: line 16666 define LPUART_WATER_RXWATER_MASK (0x30000U)
  0aa26b: line 16667 define LPUART_WATER_RXWATER_SHIFT (16U)
  0aa290: line 16668 define LPUART_WATER_RXWATER(x) (((uint32_t)(((uint32_t)(x)) << LPUART_WATER_RXWATER_SHIFT)) & LPUART_WATER_RXWATER_MASK)
  0aa306: line 16669 define LPUART_WATER_RXCOUNT_MASK (0x7000000U)
  0aa331: line 16670 define LPUART_WATER_RXCOUNT_SHIFT (24U)
  0aa356: line 16671 define LPUART_WATER_RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << LPUART_WATER_RXCOUNT_SHIFT)) & LPUART_WATER_RXCOUNT_MASK)
  0aa3cc: line 16682 define LPUART1_BASE (0x40184000u)
  0aa3eb: line 16684 define LPUART1 ((LPUART_Type *)LPUART1_BASE)
  0aa415: line 16686 define LPUART2_BASE (0x40188000u)
  0aa434: line 16688 define LPUART2 ((LPUART_Type *)LPUART2_BASE)
  0aa45e: line 16690 define LPUART3_BASE (0x4018C000u)
  0aa47d: line 16692 define LPUART3 ((LPUART_Type *)LPUART3_BASE)
  0aa4a7: line 16694 define LPUART4_BASE (0x40190000u)
  0aa4c6: line 16696 define LPUART4 ((LPUART_Type *)LPUART4_BASE)
  0aa4f0: line 16698 define LPUART5_BASE (0x40194000u)
  0aa50f: line 16700 define LPUART5 ((LPUART_Type *)LPUART5_BASE)
  0aa539: line 16702 define LPUART6_BASE (0x40198000u)
  0aa558: line 16704 define LPUART6 ((LPUART_Type *)LPUART6_BASE)
  0aa582: line 16706 define LPUART7_BASE (0x4019C000u)
  0aa5a1: line 16708 define LPUART7 ((LPUART_Type *)LPUART7_BASE)
  0aa5cb: line 16710 define LPUART8_BASE (0x401A0000u)
  0aa5ea: line 16712 define LPUART8 ((LPUART_Type *)LPUART8_BASE)
  0aa614: line 16714 define LPUART_BASE_ADDRS { 0u, LPUART1_BASE, LPUART2_BASE, LPUART3_BASE, LPUART4_BASE, LPUART5_BASE, LPUART6_BASE, LPUART7_BASE, LPUART8_BASE }
  0aa6a1: line 16716 define LPUART_BASE_PTRS { (LPUART_Type *)0u, LPUART1, LPUART2, LPUART3, LPUART4, LPUART5, LPUART6, LPUART7, LPUART8 }
  0aa714: line 16718 define LPUART_RX_TX_IRQS { NotAvail_IRQn, LPUART1_IRQn, LPUART2_IRQn, LPUART3_IRQn, LPUART4_IRQn, LPUART5_IRQn, LPUART6_IRQn, LPUART7_IRQn, LPUART8_IRQn }
  0aa7ac: line 16849 define OCOTP_CTRL_ADDR_MASK (0x3FU)
  0aa7cd: line 16850 define OCOTP_CTRL_ADDR_SHIFT (0U)
  0aa7ec: line 16851 define OCOTP_CTRL_ADDR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_ADDR_SHIFT)) & OCOTP_CTRL_ADDR_MASK)
  0aa853: line 16852 define OCOTP_CTRL_BUSY_MASK (0x100U)
  0aa875: line 16853 define OCOTP_CTRL_BUSY_SHIFT (8U)
  0aa894: line 16854 define OCOTP_CTRL_BUSY(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_BUSY_SHIFT)) & OCOTP_CTRL_BUSY_MASK)
  0aa8fb: line 16855 define OCOTP_CTRL_ERROR_MASK (0x200U)
  0aa91e: line 16856 define OCOTP_CTRL_ERROR_SHIFT (9U)
  0aa93e: line 16857 define OCOTP_CTRL_ERROR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_ERROR_SHIFT)) & OCOTP_CTRL_ERROR_MASK)
  0aa9a8: line 16858 define OCOTP_CTRL_RELOAD_SHADOWS_MASK (0x400U)
  0aa9d4: line 16859 define OCOTP_CTRL_RELOAD_SHADOWS_SHIFT (10U)
  0aa9fe: line 16860 define OCOTP_CTRL_RELOAD_SHADOWS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_RELOAD_SHADOWS_SHIFT)) & OCOTP_CTRL_RELOAD_SHADOWS_MASK)
  0aaa83: line 16861 define OCOTP_CTRL_WR_UNLOCK_MASK (0xFFFF0000U)
  0aaaaf: line 16862 define OCOTP_CTRL_WR_UNLOCK_SHIFT (16U)
  0aaad4: line 16863 define OCOTP_CTRL_WR_UNLOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_WR_UNLOCK_SHIFT)) & OCOTP_CTRL_WR_UNLOCK_MASK)
  0aab4a: line 16868 define OCOTP_CTRL_SET_ADDR_MASK (0x3FU)
  0aab6f: line 16869 define OCOTP_CTRL_SET_ADDR_SHIFT (0U)
  0aab92: line 16870 define OCOTP_CTRL_SET_ADDR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_SET_ADDR_SHIFT)) & OCOTP_CTRL_SET_ADDR_MASK)
  0aac05: line 16871 define OCOTP_CTRL_SET_BUSY_MASK (0x100U)
  0aac2b: line 16872 define OCOTP_CTRL_SET_BUSY_SHIFT (8U)
  0aac4e: line 16873 define OCOTP_CTRL_SET_BUSY(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_SET_BUSY_SHIFT)) & OCOTP_CTRL_SET_BUSY_MASK)
  0aacc1: line 16874 define OCOTP_CTRL_SET_ERROR_MASK (0x200U)
  0aace8: line 16875 define OCOTP_CTRL_SET_ERROR_SHIFT (9U)
  0aad0c: line 16876 define OCOTP_CTRL_SET_ERROR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_SET_ERROR_SHIFT)) & OCOTP_CTRL_SET_ERROR_MASK)
  0aad82: line 16877 define OCOTP_CTRL_SET_RELOAD_SHADOWS_MASK (0x400U)
  0aadb2: line 16878 define OCOTP_CTRL_SET_RELOAD_SHADOWS_SHIFT (10U)
  0aade0: line 16879 define OCOTP_CTRL_SET_RELOAD_SHADOWS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_SET_RELOAD_SHADOWS_SHIFT)) & OCOTP_CTRL_SET_RELOAD_SHADOWS_MASK)
  0aae71: line 16880 define OCOTP_CTRL_SET_WR_UNLOCK_MASK (0xFFFF0000U)
  0aaea1: line 16881 define OCOTP_CTRL_SET_WR_UNLOCK_SHIFT (16U)
  0aaeca: line 16882 define OCOTP_CTRL_SET_WR_UNLOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_SET_WR_UNLOCK_SHIFT)) & OCOTP_CTRL_SET_WR_UNLOCK_MASK)
  0aaf4c: line 16887 define OCOTP_CTRL_CLR_ADDR_MASK (0x3FU)
  0aaf71: line 16888 define OCOTP_CTRL_CLR_ADDR_SHIFT (0U)
  0aaf94: line 16889 define OCOTP_CTRL_CLR_ADDR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_CLR_ADDR_SHIFT)) & OCOTP_CTRL_CLR_ADDR_MASK)
  0ab007: line 16890 define OCOTP_CTRL_CLR_BUSY_MASK (0x100U)
  0ab02d: line 16891 define OCOTP_CTRL_CLR_BUSY_SHIFT (8U)
  0ab050: line 16892 define OCOTP_CTRL_CLR_BUSY(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_CLR_BUSY_SHIFT)) & OCOTP_CTRL_CLR_BUSY_MASK)
  0ab0c3: line 16893 define OCOTP_CTRL_CLR_ERROR_MASK (0x200U)
  0ab0ea: line 16894 define OCOTP_CTRL_CLR_ERROR_SHIFT (9U)
  0ab10e: line 16895 define OCOTP_CTRL_CLR_ERROR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_CLR_ERROR_SHIFT)) & OCOTP_CTRL_CLR_ERROR_MASK)
  0ab184: line 16896 define OCOTP_CTRL_CLR_RELOAD_SHADOWS_MASK (0x400U)
  0ab1b4: line 16897 define OCOTP_CTRL_CLR_RELOAD_SHADOWS_SHIFT (10U)
  0ab1e2: line 16898 define OCOTP_CTRL_CLR_RELOAD_SHADOWS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_CLR_RELOAD_SHADOWS_SHIFT)) & OCOTP_CTRL_CLR_RELOAD_SHADOWS_MASK)
  0ab273: line 16899 define OCOTP_CTRL_CLR_WR_UNLOCK_MASK (0xFFFF0000U)
  0ab2a3: line 16900 define OCOTP_CTRL_CLR_WR_UNLOCK_SHIFT (16U)
  0ab2cc: line 16901 define OCOTP_CTRL_CLR_WR_UNLOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_CLR_WR_UNLOCK_SHIFT)) & OCOTP_CTRL_CLR_WR_UNLOCK_MASK)
  0ab34e: line 16906 define OCOTP_CTRL_TOG_ADDR_MASK (0x3FU)
  0ab373: line 16907 define OCOTP_CTRL_TOG_ADDR_SHIFT (0U)
  0ab396: line 16908 define OCOTP_CTRL_TOG_ADDR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_TOG_ADDR_SHIFT)) & OCOTP_CTRL_TOG_ADDR_MASK)
  0ab409: line 16909 define OCOTP_CTRL_TOG_BUSY_MASK (0x100U)
  0ab42f: line 16910 define OCOTP_CTRL_TOG_BUSY_SHIFT (8U)
  0ab452: line 16911 define OCOTP_CTRL_TOG_BUSY(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_TOG_BUSY_SHIFT)) & OCOTP_CTRL_TOG_BUSY_MASK)
  0ab4c5: line 16912 define OCOTP_CTRL_TOG_ERROR_MASK (0x200U)
  0ab4ec: line 16913 define OCOTP_CTRL_TOG_ERROR_SHIFT (9U)
  0ab510: line 16914 define OCOTP_CTRL_TOG_ERROR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_TOG_ERROR_SHIFT)) & OCOTP_CTRL_TOG_ERROR_MASK)
  0ab586: line 16915 define OCOTP_CTRL_TOG_RELOAD_SHADOWS_MASK (0x400U)
  0ab5b6: line 16916 define OCOTP_CTRL_TOG_RELOAD_SHADOWS_SHIFT (10U)
  0ab5e4: line 16917 define OCOTP_CTRL_TOG_RELOAD_SHADOWS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_TOG_RELOAD_SHADOWS_SHIFT)) & OCOTP_CTRL_TOG_RELOAD_SHADOWS_MASK)
  0ab675: line 16918 define OCOTP_CTRL_TOG_WR_UNLOCK_MASK (0xFFFF0000U)
  0ab6a5: line 16919 define OCOTP_CTRL_TOG_WR_UNLOCK_SHIFT (16U)
  0ab6ce: line 16920 define OCOTP_CTRL_TOG_WR_UNLOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CTRL_TOG_WR_UNLOCK_SHIFT)) & OCOTP_CTRL_TOG_WR_UNLOCK_MASK)
  0ab750: line 16925 define OCOTP_TIMING_STROBE_PROG_MASK (0xFFFU)
  0ab77b: line 16926 define OCOTP_TIMING_STROBE_PROG_SHIFT (0U)
  0ab7a3: line 16927 define OCOTP_TIMING_STROBE_PROG(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_TIMING_STROBE_PROG_SHIFT)) & OCOTP_TIMING_STROBE_PROG_MASK)
  0ab825: line 16928 define OCOTP_TIMING_RELAX_MASK (0xF000U)
  0ab84b: line 16929 define OCOTP_TIMING_RELAX_SHIFT (12U)
  0ab86e: line 16930 define OCOTP_TIMING_RELAX(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_TIMING_RELAX_SHIFT)) & OCOTP_TIMING_RELAX_MASK)
  0ab8de: line 16931 define OCOTP_TIMING_STROBE_READ_MASK (0x3F0000U)
  0ab90c: line 16932 define OCOTP_TIMING_STROBE_READ_SHIFT (16U)
  0ab935: line 16933 define OCOTP_TIMING_STROBE_READ(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_TIMING_STROBE_READ_SHIFT)) & OCOTP_TIMING_STROBE_READ_MASK)
  0ab9b7: line 16934 define OCOTP_TIMING_WAIT_MASK (0xFC00000U)
  0ab9df: line 16935 define OCOTP_TIMING_WAIT_SHIFT (22U)
  0aba01: line 16936 define OCOTP_TIMING_WAIT(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_TIMING_WAIT_SHIFT)) & OCOTP_TIMING_WAIT_MASK)
  0aba6e: line 16941 define OCOTP_DATA_DATA_MASK (0xFFFFFFFFU)
  0aba95: line 16942 define OCOTP_DATA_DATA_SHIFT (0U)
  0abab4: line 16943 define OCOTP_DATA_DATA(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_DATA_DATA_SHIFT)) & OCOTP_DATA_DATA_MASK)
  0abb1b: line 16948 define OCOTP_READ_CTRL_READ_FUSE_MASK (0x1U)
  0abb45: line 16949 define OCOTP_READ_CTRL_READ_FUSE_SHIFT (0U)
  0abb6e: line 16950 define OCOTP_READ_CTRL_READ_FUSE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_READ_CTRL_READ_FUSE_SHIFT)) & OCOTP_READ_CTRL_READ_FUSE_MASK)
  0abbf3: line 16955 define OCOTP_READ_FUSE_DATA_DATA_MASK (0xFFFFFFFFU)
  0abc24: line 16956 define OCOTP_READ_FUSE_DATA_DATA_SHIFT (0U)
  0abc4d: line 16957 define OCOTP_READ_FUSE_DATA_DATA(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_READ_FUSE_DATA_DATA_SHIFT)) & OCOTP_READ_FUSE_DATA_DATA_MASK)
  0abcd2: line 16962 define OCOTP_SW_STICKY_BLOCK_DTCP_KEY_MASK (0x1U)
  0abd01: line 16963 define OCOTP_SW_STICKY_BLOCK_DTCP_KEY_SHIFT (0U)
  0abd2f: line 16964 define OCOTP_SW_STICKY_BLOCK_DTCP_KEY(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_STICKY_BLOCK_DTCP_KEY_SHIFT)) & OCOTP_SW_STICKY_BLOCK_DTCP_KEY_MASK)
  0abdc3: line 16965 define OCOTP_SW_STICKY_SRK_REVOKE_LOCK_MASK (0x2U)
  0abdf3: line 16966 define OCOTP_SW_STICKY_SRK_REVOKE_LOCK_SHIFT (1U)
  0abe22: line 16967 define OCOTP_SW_STICKY_SRK_REVOKE_LOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_STICKY_SRK_REVOKE_LOCK_SHIFT)) & OCOTP_SW_STICKY_SRK_REVOKE_LOCK_MASK)
  0abeb9: line 16968 define OCOTP_SW_STICKY_FIELD_RETURN_LOCK_MASK (0x4U)
  0abeeb: line 16969 define OCOTP_SW_STICKY_FIELD_RETURN_LOCK_SHIFT (2U)
  0abf1c: line 16970 define OCOTP_SW_STICKY_FIELD_RETURN_LOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_STICKY_FIELD_RETURN_LOCK_SHIFT)) & OCOTP_SW_STICKY_FIELD_RETURN_LOCK_MASK)
  0abfb9: line 16971 define OCOTP_SW_STICKY_BLOCK_ROM_PART_MASK (0x8U)
  0abfe8: line 16972 define OCOTP_SW_STICKY_BLOCK_ROM_PART_SHIFT (3U)
  0ac016: line 16973 define OCOTP_SW_STICKY_BLOCK_ROM_PART(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_STICKY_BLOCK_ROM_PART_SHIFT)) & OCOTP_SW_STICKY_BLOCK_ROM_PART_MASK)
  0ac0aa: line 16974 define OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_MASK (0x10U)
  0ac0de: line 16975 define OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_SHIFT (4U)
  0ac110: line 16976 define OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_SHIFT)) & OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_MASK)
  0ac1b0: line 16981 define OCOTP_SCS_HAB_JDE_MASK (0x1U)
  0ac1d2: line 16982 define OCOTP_SCS_HAB_JDE_SHIFT (0U)
  0ac1f3: line 16983 define OCOTP_SCS_HAB_JDE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_HAB_JDE_SHIFT)) & OCOTP_SCS_HAB_JDE_MASK)
  0ac260: line 16984 define OCOTP_SCS_SPARE_MASK (0x7FFFFFFEU)
  0ac287: line 16985 define OCOTP_SCS_SPARE_SHIFT (1U)
  0ac2a6: line 16986 define OCOTP_SCS_SPARE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_SPARE_SHIFT)) & OCOTP_SCS_SPARE_MASK)
  0ac30d: line 16987 define OCOTP_SCS_LOCK_MASK (0x80000000U)
  0ac333: line 16988 define OCOTP_SCS_LOCK_SHIFT (31U)
  0ac352: line 16989 define OCOTP_SCS_LOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_LOCK_SHIFT)) & OCOTP_SCS_LOCK_MASK)
  0ac3b6: line 16994 define OCOTP_SCS_SET_HAB_JDE_MASK (0x1U)
  0ac3dc: line 16995 define OCOTP_SCS_SET_HAB_JDE_SHIFT (0U)
  0ac401: line 16996 define OCOTP_SCS_SET_HAB_JDE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_SET_HAB_JDE_SHIFT)) & OCOTP_SCS_SET_HAB_JDE_MASK)
  0ac47a: line 16997 define OCOTP_SCS_SET_SPARE_MASK (0x7FFFFFFEU)
  0ac4a5: line 16998 define OCOTP_SCS_SET_SPARE_SHIFT (1U)
  0ac4c8: line 16999 define OCOTP_SCS_SET_SPARE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_SET_SPARE_SHIFT)) & OCOTP_SCS_SET_SPARE_MASK)
  0ac53b: line 17000 define OCOTP_SCS_SET_LOCK_MASK (0x80000000U)
  0ac565: line 17001 define OCOTP_SCS_SET_LOCK_SHIFT (31U)
  0ac588: line 17002 define OCOTP_SCS_SET_LOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_SET_LOCK_SHIFT)) & OCOTP_SCS_SET_LOCK_MASK)
  0ac5f8: line 17007 define OCOTP_SCS_CLR_HAB_JDE_MASK (0x1U)
  0ac61e: line 17008 define OCOTP_SCS_CLR_HAB_JDE_SHIFT (0U)
  0ac643: line 17009 define OCOTP_SCS_CLR_HAB_JDE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_CLR_HAB_JDE_SHIFT)) & OCOTP_SCS_CLR_HAB_JDE_MASK)
  0ac6bc: line 17010 define OCOTP_SCS_CLR_SPARE_MASK (0x7FFFFFFEU)
  0ac6e7: line 17011 define OCOTP_SCS_CLR_SPARE_SHIFT (1U)
  0ac70a: line 17012 define OCOTP_SCS_CLR_SPARE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_CLR_SPARE_SHIFT)) & OCOTP_SCS_CLR_SPARE_MASK)
  0ac77d: line 17013 define OCOTP_SCS_CLR_LOCK_MASK (0x80000000U)
  0ac7a7: line 17014 define OCOTP_SCS_CLR_LOCK_SHIFT (31U)
  0ac7ca: line 17015 define OCOTP_SCS_CLR_LOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_CLR_LOCK_SHIFT)) & OCOTP_SCS_CLR_LOCK_MASK)
  0ac83a: line 17020 define OCOTP_SCS_TOG_HAB_JDE_MASK (0x1U)
  0ac860: line 17021 define OCOTP_SCS_TOG_HAB_JDE_SHIFT (0U)
  0ac885: line 17022 define OCOTP_SCS_TOG_HAB_JDE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_TOG_HAB_JDE_SHIFT)) & OCOTP_SCS_TOG_HAB_JDE_MASK)
  0ac8fe: line 17023 define OCOTP_SCS_TOG_SPARE_MASK (0x7FFFFFFEU)
  0ac929: line 17024 define OCOTP_SCS_TOG_SPARE_SHIFT (1U)
  0ac94c: line 17025 define OCOTP_SCS_TOG_SPARE(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_TOG_SPARE_SHIFT)) & OCOTP_SCS_TOG_SPARE_MASK)
  0ac9bf: line 17026 define OCOTP_SCS_TOG_LOCK_MASK (0x80000000U)
  0ac9e9: line 17027 define OCOTP_SCS_TOG_LOCK_SHIFT (31U)
  0aca0c: line 17028 define OCOTP_SCS_TOG_LOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SCS_TOG_LOCK_SHIFT)) & OCOTP_SCS_TOG_LOCK_MASK)
  0aca7c: line 17033 define OCOTP_VERSION_STEP_MASK (0xFFFFU)
  0acaa2: line 17034 define OCOTP_VERSION_STEP_SHIFT (0U)
  0acac4: line 17035 define OCOTP_VERSION_STEP(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_VERSION_STEP_SHIFT)) & OCOTP_VERSION_STEP_MASK)
  0acb34: line 17036 define OCOTP_VERSION_MINOR_MASK (0xFF0000U)
  0acb5d: line 17037 define OCOTP_VERSION_MINOR_SHIFT (16U)
  0acb81: line 17038 define OCOTP_VERSION_MINOR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_VERSION_MINOR_SHIFT)) & OCOTP_VERSION_MINOR_MASK)
  0acbf4: line 17039 define OCOTP_VERSION_MAJOR_MASK (0xFF000000U)
  0acc1f: line 17040 define OCOTP_VERSION_MAJOR_SHIFT (24U)
  0acc43: line 17041 define OCOTP_VERSION_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_VERSION_MAJOR_SHIFT)) & OCOTP_VERSION_MAJOR_MASK)
  0accb6: line 17046 define OCOTP_TIMING2_RELAX_PROG_MASK (0xFFFU)
  0acce1: line 17047 define OCOTP_TIMING2_RELAX_PROG_SHIFT (0U)
  0acd09: line 17048 define OCOTP_TIMING2_RELAX_PROG(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_TIMING2_RELAX_PROG_SHIFT)) & OCOTP_TIMING2_RELAX_PROG_MASK)
  0acd8b: line 17049 define OCOTP_TIMING2_RELAX_READ_MASK (0x3F0000U)
  0acdb9: line 17050 define OCOTP_TIMING2_RELAX_READ_SHIFT (16U)
  0acde2: line 17051 define OCOTP_TIMING2_RELAX_READ(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_TIMING2_RELAX_READ_SHIFT)) & OCOTP_TIMING2_RELAX_READ_MASK)
  0ace64: line 17052 define OCOTP_TIMING2_RELAX1_MASK (0x1FC00000U)
  0ace90: line 17053 define OCOTP_TIMING2_RELAX1_SHIFT (22U)
  0aceb5: line 17054 define OCOTP_TIMING2_RELAX1(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_TIMING2_RELAX1_SHIFT)) & OCOTP_TIMING2_RELAX1_MASK)
  0acf2b: line 17059 define OCOTP_LOCK_TESTER_MASK (0x3U)
  0acf4d: line 17060 define OCOTP_LOCK_TESTER_SHIFT (0U)
  0acf6e: line 17061 define OCOTP_LOCK_TESTER(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_TESTER_SHIFT)) & OCOTP_LOCK_TESTER_MASK)
  0acfdb: line 17062 define OCOTP_LOCK_BOOT_CFG_MASK (0xCU)
  0acfff: line 17063 define OCOTP_LOCK_BOOT_CFG_SHIFT (2U)
  0ad022: line 17064 define OCOTP_LOCK_BOOT_CFG(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_BOOT_CFG_SHIFT)) & OCOTP_LOCK_BOOT_CFG_MASK)
  0ad095: line 17065 define OCOTP_LOCK_MEM_TRIM_MASK (0x30U)
  0ad0ba: line 17066 define OCOTP_LOCK_MEM_TRIM_SHIFT (4U)
  0ad0dd: line 17067 define OCOTP_LOCK_MEM_TRIM(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_MEM_TRIM_SHIFT)) & OCOTP_LOCK_MEM_TRIM_MASK)
  0ad150: line 17068 define OCOTP_LOCK_SJC_RESP_MASK (0x40U)
  0ad175: line 17069 define OCOTP_LOCK_SJC_RESP_SHIFT (6U)
  0ad198: line 17070 define OCOTP_LOCK_SJC_RESP(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_SJC_RESP_SHIFT)) & OCOTP_LOCK_SJC_RESP_MASK)
  0ad20b: line 17071 define OCOTP_LOCK_MAC_ADDR_MASK (0x300U)
  0ad231: line 17072 define OCOTP_LOCK_MAC_ADDR_SHIFT (8U)
  0ad254: line 17073 define OCOTP_LOCK_MAC_ADDR(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_MAC_ADDR_SHIFT)) & OCOTP_LOCK_MAC_ADDR_MASK)
  0ad2c7: line 17074 define OCOTP_LOCK_GP1_MASK (0xC00U)
  0ad2e8: line 17075 define OCOTP_LOCK_GP1_SHIFT (10U)
  0ad307: line 17076 define OCOTP_LOCK_GP1(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_GP1_SHIFT)) & OCOTP_LOCK_GP1_MASK)
  0ad36b: line 17077 define OCOTP_LOCK_GP2_MASK (0x3000U)
  0ad38d: line 17078 define OCOTP_LOCK_GP2_SHIFT (12U)
  0ad3ac: line 17079 define OCOTP_LOCK_GP2(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_GP2_SHIFT)) & OCOTP_LOCK_GP2_MASK)
  0ad410: line 17080 define OCOTP_LOCK_SRK_MASK (0x4000U)
  0ad432: line 17081 define OCOTP_LOCK_SRK_SHIFT (14U)
  0ad451: line 17082 define OCOTP_LOCK_SRK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_SRK_SHIFT)) & OCOTP_LOCK_SRK_MASK)
  0ad4b5: line 17083 define OCOTP_LOCK_OTPMK_MSB_MASK (0x8000U)
  0ad4dd: line 17084 define OCOTP_LOCK_OTPMK_MSB_SHIFT (15U)
  0ad502: line 17085 define OCOTP_LOCK_OTPMK_MSB(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_OTPMK_MSB_SHIFT)) & OCOTP_LOCK_OTPMK_MSB_MASK)
  0ad578: line 17086 define OCOTP_LOCK_SW_GP1_MASK (0x10000U)
  0ad59e: line 17087 define OCOTP_LOCK_SW_GP1_SHIFT (16U)
  0ad5c0: line 17088 define OCOTP_LOCK_SW_GP1(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_SW_GP1_SHIFT)) & OCOTP_LOCK_SW_GP1_MASK)
  0ad62d: line 17089 define OCOTP_LOCK_OTPMK_LSB_MASK (0x20000U)
  0ad656: line 17090 define OCOTP_LOCK_OTPMK_LSB_SHIFT (17U)
  0ad67b: line 17091 define OCOTP_LOCK_OTPMK_LSB(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_OTPMK_LSB_SHIFT)) & OCOTP_LOCK_OTPMK_LSB_MASK)
  0ad6f1: line 17092 define OCOTP_LOCK_ANALOG_MASK (0xC0000U)
  0ad717: line 17093 define OCOTP_LOCK_ANALOG_SHIFT (18U)
  0ad739: line 17094 define OCOTP_LOCK_ANALOG(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_ANALOG_SHIFT)) & OCOTP_LOCK_ANALOG_MASK)
  0ad7a6: line 17095 define OCOTP_LOCK_OTPMK_CRC_MASK (0x100000U)
  0ad7d0: line 17096 define OCOTP_LOCK_OTPMK_CRC_SHIFT (20U)
  0ad7f5: line 17097 define OCOTP_LOCK_OTPMK_CRC(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_OTPMK_CRC_SHIFT)) & OCOTP_LOCK_OTPMK_CRC_MASK)
  0ad86b: line 17098 define OCOTP_LOCK_SW_GP2_LOCK_MASK (0x200000U)
  0ad897: line 17099 define OCOTP_LOCK_SW_GP2_LOCK_SHIFT (21U)
  0ad8be: line 17100 define OCOTP_LOCK_SW_GP2_LOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_SW_GP2_LOCK_SHIFT)) & OCOTP_LOCK_SW_GP2_LOCK_MASK)
  0ad93a: line 17101 define OCOTP_LOCK_MISC_CONF_MASK (0x400000U)
  0ad964: line 17102 define OCOTP_LOCK_MISC_CONF_SHIFT (22U)
  0ad989: line 17103 define OCOTP_LOCK_MISC_CONF(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_MISC_CONF_SHIFT)) & OCOTP_LOCK_MISC_CONF_MASK)
  0ad9ff: line 17104 define OCOTP_LOCK_SW_GP2_RLOCK_MASK (0x800000U)
  0ada2c: line 17105 define OCOTP_LOCK_SW_GP2_RLOCK_SHIFT (23U)
  0ada54: line 17106 define OCOTP_LOCK_SW_GP2_RLOCK(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_SW_GP2_RLOCK_SHIFT)) & OCOTP_LOCK_SW_GP2_RLOCK_MASK)
  0adad3: line 17107 define OCOTP_LOCK_GP3_MASK (0xC000000U)
  0adaf8: line 17108 define OCOTP_LOCK_GP3_SHIFT (26U)
  0adb17: line 17109 define OCOTP_LOCK_GP3(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_GP3_SHIFT)) & OCOTP_LOCK_GP3_MASK)
  0adb7b: line 17110 define OCOTP_LOCK_FIELD_RETURN_MASK (0xF0000000U)
  0adbaa: line 17111 define OCOTP_LOCK_FIELD_RETURN_SHIFT (28U)
  0adbd2: line 17112 define OCOTP_LOCK_FIELD_RETURN(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_LOCK_FIELD_RETURN_SHIFT)) & OCOTP_LOCK_FIELD_RETURN_MASK)
  0adc51: line 17117 define OCOTP_CFG0_BITS_MASK (0xFFFFFFFFU)
  0adc78: line 17118 define OCOTP_CFG0_BITS_SHIFT (0U)
  0adc97: line 17119 define OCOTP_CFG0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG0_BITS_SHIFT)) & OCOTP_CFG0_BITS_MASK)
  0adcfe: line 17124 define OCOTP_CFG1_BITS_MASK (0xFFFFFFFFU)
  0add25: line 17125 define OCOTP_CFG1_BITS_SHIFT (0U)
  0add44: line 17126 define OCOTP_CFG1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG1_BITS_SHIFT)) & OCOTP_CFG1_BITS_MASK)
  0addab: line 17131 define OCOTP_CFG2_BITS_MASK (0xFFFFFFFFU)
  0addd2: line 17132 define OCOTP_CFG2_BITS_SHIFT (0U)
  0addf1: line 17133 define OCOTP_CFG2_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG2_BITS_SHIFT)) & OCOTP_CFG2_BITS_MASK)
  0ade58: line 17138 define OCOTP_CFG3_BITS_MASK (0xFFFFFFFFU)
  0ade7f: line 17139 define OCOTP_CFG3_BITS_SHIFT (0U)
  0ade9e: line 17140 define OCOTP_CFG3_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG3_BITS_SHIFT)) & OCOTP_CFG3_BITS_MASK)
  0adf05: line 17145 define OCOTP_CFG4_BITS_MASK (0xFFFFFFFFU)
  0adf2c: line 17146 define OCOTP_CFG4_BITS_SHIFT (0U)
  0adf4b: line 17147 define OCOTP_CFG4_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG4_BITS_SHIFT)) & OCOTP_CFG4_BITS_MASK)
  0adfb2: line 17152 define OCOTP_CFG5_BITS_MASK (0xFFFFFFFFU)
  0adfd9: line 17153 define OCOTP_CFG5_BITS_SHIFT (0U)
  0adff8: line 17154 define OCOTP_CFG5_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG5_BITS_SHIFT)) & OCOTP_CFG5_BITS_MASK)
  0ae05f: line 17159 define OCOTP_CFG6_BITS_MASK (0xFFFFFFFFU)
  0ae086: line 17160 define OCOTP_CFG6_BITS_SHIFT (0U)
  0ae0a5: line 17161 define OCOTP_CFG6_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_CFG6_BITS_SHIFT)) & OCOTP_CFG6_BITS_MASK)
  0ae10c: line 17166 define OCOTP_MEM0_BITS_MASK (0xFFFFFFFFU)
  0ae133: line 17167 define OCOTP_MEM0_BITS_SHIFT (0U)
  0ae152: line 17168 define OCOTP_MEM0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MEM0_BITS_SHIFT)) & OCOTP_MEM0_BITS_MASK)
  0ae1b9: line 17173 define OCOTP_MEM1_BITS_MASK (0xFFFFFFFFU)
  0ae1e0: line 17174 define OCOTP_MEM1_BITS_SHIFT (0U)
  0ae1ff: line 17175 define OCOTP_MEM1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MEM1_BITS_SHIFT)) & OCOTP_MEM1_BITS_MASK)
  0ae266: line 17180 define OCOTP_MEM2_BITS_MASK (0xFFFFFFFFU)
  0ae28d: line 17181 define OCOTP_MEM2_BITS_SHIFT (0U)
  0ae2ac: line 17182 define OCOTP_MEM2_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MEM2_BITS_SHIFT)) & OCOTP_MEM2_BITS_MASK)
  0ae313: line 17187 define OCOTP_MEM3_BITS_MASK (0xFFFFFFFFU)
  0ae33a: line 17188 define OCOTP_MEM3_BITS_SHIFT (0U)
  0ae359: line 17189 define OCOTP_MEM3_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MEM3_BITS_SHIFT)) & OCOTP_MEM3_BITS_MASK)
  0ae3c0: line 17194 define OCOTP_MEM4_BITS_MASK (0xFFFFFFFFU)
  0ae3e7: line 17195 define OCOTP_MEM4_BITS_SHIFT (0U)
  0ae406: line 17196 define OCOTP_MEM4_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MEM4_BITS_SHIFT)) & OCOTP_MEM4_BITS_MASK)
  0ae46d: line 17201 define OCOTP_ANA0_BITS_MASK (0xFFFFFFFFU)
  0ae494: line 17202 define OCOTP_ANA0_BITS_SHIFT (0U)
  0ae4b3: line 17203 define OCOTP_ANA0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_ANA0_BITS_SHIFT)) & OCOTP_ANA0_BITS_MASK)
  0ae51a: line 17208 define OCOTP_ANA1_BITS_MASK (0xFFFFFFFFU)
  0ae541: line 17209 define OCOTP_ANA1_BITS_SHIFT (0U)
  0ae560: line 17210 define OCOTP_ANA1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_ANA1_BITS_SHIFT)) & OCOTP_ANA1_BITS_MASK)
  0ae5c7: line 17215 define OCOTP_ANA2_BITS_MASK (0xFFFFFFFFU)
  0ae5ee: line 17216 define OCOTP_ANA2_BITS_SHIFT (0U)
  0ae60d: line 17217 define OCOTP_ANA2_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_ANA2_BITS_SHIFT)) & OCOTP_ANA2_BITS_MASK)
  0ae674: line 17222 define OCOTP_SRK0_BITS_MASK (0xFFFFFFFFU)
  0ae69b: line 17223 define OCOTP_SRK0_BITS_SHIFT (0U)
  0ae6ba: line 17224 define OCOTP_SRK0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK0_BITS_SHIFT)) & OCOTP_SRK0_BITS_MASK)
  0ae721: line 17229 define OCOTP_SRK1_BITS_MASK (0xFFFFFFFFU)
  0ae748: line 17230 define OCOTP_SRK1_BITS_SHIFT (0U)
  0ae767: line 17231 define OCOTP_SRK1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK1_BITS_SHIFT)) & OCOTP_SRK1_BITS_MASK)
  0ae7ce: line 17236 define OCOTP_SRK2_BITS_MASK (0xFFFFFFFFU)
  0ae7f5: line 17237 define OCOTP_SRK2_BITS_SHIFT (0U)
  0ae814: line 17238 define OCOTP_SRK2_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK2_BITS_SHIFT)) & OCOTP_SRK2_BITS_MASK)
  0ae87b: line 17243 define OCOTP_SRK3_BITS_MASK (0xFFFFFFFFU)
  0ae8a2: line 17244 define OCOTP_SRK3_BITS_SHIFT (0U)
  0ae8c1: line 17245 define OCOTP_SRK3_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK3_BITS_SHIFT)) & OCOTP_SRK3_BITS_MASK)
  0ae928: line 17250 define OCOTP_SRK4_BITS_MASK (0xFFFFFFFFU)
  0ae94f: line 17251 define OCOTP_SRK4_BITS_SHIFT (0U)
  0ae96e: line 17252 define OCOTP_SRK4_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK4_BITS_SHIFT)) & OCOTP_SRK4_BITS_MASK)
  0ae9d5: line 17257 define OCOTP_SRK5_BITS_MASK (0xFFFFFFFFU)
  0ae9fc: line 17258 define OCOTP_SRK5_BITS_SHIFT (0U)
  0aea1b: line 17259 define OCOTP_SRK5_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK5_BITS_SHIFT)) & OCOTP_SRK5_BITS_MASK)
  0aea82: line 17264 define OCOTP_SRK6_BITS_MASK (0xFFFFFFFFU)
  0aeaa9: line 17265 define OCOTP_SRK6_BITS_SHIFT (0U)
  0aeac8: line 17266 define OCOTP_SRK6_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK6_BITS_SHIFT)) & OCOTP_SRK6_BITS_MASK)
  0aeb2f: line 17271 define OCOTP_SRK7_BITS_MASK (0xFFFFFFFFU)
  0aeb56: line 17272 define OCOTP_SRK7_BITS_SHIFT (0U)
  0aeb75: line 17273 define OCOTP_SRK7_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK7_BITS_SHIFT)) & OCOTP_SRK7_BITS_MASK)
  0aebdc: line 17278 define OCOTP_SJC_RESP0_BITS_MASK (0xFFFFFFFFU)
  0aec08: line 17279 define OCOTP_SJC_RESP0_BITS_SHIFT (0U)
  0aec2c: line 17280 define OCOTP_SJC_RESP0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SJC_RESP0_BITS_SHIFT)) & OCOTP_SJC_RESP0_BITS_MASK)
  0aeca2: line 17285 define OCOTP_SJC_RESP1_BITS_MASK (0xFFFFFFFFU)
  0aecce: line 17286 define OCOTP_SJC_RESP1_BITS_SHIFT (0U)
  0aecf2: line 17287 define OCOTP_SJC_RESP1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SJC_RESP1_BITS_SHIFT)) & OCOTP_SJC_RESP1_BITS_MASK)
  0aed68: line 17292 define OCOTP_MAC0_BITS_MASK (0xFFFFFFFFU)
  0aed8f: line 17293 define OCOTP_MAC0_BITS_SHIFT (0U)
  0aedae: line 17294 define OCOTP_MAC0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MAC0_BITS_SHIFT)) & OCOTP_MAC0_BITS_MASK)
  0aee15: line 17299 define OCOTP_MAC1_BITS_MASK (0xFFFFFFFFU)
  0aee3c: line 17300 define OCOTP_MAC1_BITS_SHIFT (0U)
  0aee5b: line 17301 define OCOTP_MAC1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MAC1_BITS_SHIFT)) & OCOTP_MAC1_BITS_MASK)
  0aeec2: line 17306 define OCOTP_GP3_BITS_MASK (0xFFFFFFFFU)
  0aeee8: line 17307 define OCOTP_GP3_BITS_SHIFT (0U)
  0aef06: line 17308 define OCOTP_GP3_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_GP3_BITS_SHIFT)) & OCOTP_GP3_BITS_MASK)
  0aef6a: line 17313 define OCOTP_GP1_BITS_MASK (0xFFFFFFFFU)
  0aef90: line 17314 define OCOTP_GP1_BITS_SHIFT (0U)
  0aefae: line 17315 define OCOTP_GP1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_GP1_BITS_SHIFT)) & OCOTP_GP1_BITS_MASK)
  0af012: line 17320 define OCOTP_GP2_BITS_MASK (0xFFFFFFFFU)
  0af038: line 17321 define OCOTP_GP2_BITS_SHIFT (0U)
  0af056: line 17322 define OCOTP_GP2_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_GP2_BITS_SHIFT)) & OCOTP_GP2_BITS_MASK)
  0af0ba: line 17327 define OCOTP_SW_GP1_BITS_MASK (0xFFFFFFFFU)
  0af0e3: line 17328 define OCOTP_SW_GP1_BITS_SHIFT (0U)
  0af104: line 17329 define OCOTP_SW_GP1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_GP1_BITS_SHIFT)) & OCOTP_SW_GP1_BITS_MASK)
  0af171: line 17334 define OCOTP_SW_GP20_BITS_MASK (0xFFFFFFFFU)
  0af19b: line 17335 define OCOTP_SW_GP20_BITS_SHIFT (0U)
  0af1bd: line 17336 define OCOTP_SW_GP20_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_GP20_BITS_SHIFT)) & OCOTP_SW_GP20_BITS_MASK)
  0af22d: line 17341 define OCOTP_SW_GP21_BITS_MASK (0xFFFFFFFFU)
  0af257: line 17342 define OCOTP_SW_GP21_BITS_SHIFT (0U)
  0af279: line 17343 define OCOTP_SW_GP21_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_GP21_BITS_SHIFT)) & OCOTP_SW_GP21_BITS_MASK)
  0af2e9: line 17348 define OCOTP_SW_GP22_BITS_MASK (0xFFFFFFFFU)
  0af313: line 17349 define OCOTP_SW_GP22_BITS_SHIFT (0U)
  0af335: line 17350 define OCOTP_SW_GP22_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_GP22_BITS_SHIFT)) & OCOTP_SW_GP22_BITS_MASK)
  0af3a5: line 17355 define OCOTP_SW_GP23_BITS_MASK (0xFFFFFFFFU)
  0af3cf: line 17356 define OCOTP_SW_GP23_BITS_SHIFT (0U)
  0af3f1: line 17357 define OCOTP_SW_GP23_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SW_GP23_BITS_SHIFT)) & OCOTP_SW_GP23_BITS_MASK)
  0af461: line 17362 define OCOTP_MISC_CONF0_BITS_MASK (0xFFFFFFFFU)
  0af48e: line 17363 define OCOTP_MISC_CONF0_BITS_SHIFT (0U)
  0af4b3: line 17364 define OCOTP_MISC_CONF0_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MISC_CONF0_BITS_SHIFT)) & OCOTP_MISC_CONF0_BITS_MASK)
  0af52c: line 17369 define OCOTP_MISC_CONF1_BITS_MASK (0xFFFFFFFFU)
  0af559: line 17370 define OCOTP_MISC_CONF1_BITS_SHIFT (0U)
  0af57e: line 17371 define OCOTP_MISC_CONF1_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_MISC_CONF1_BITS_SHIFT)) & OCOTP_MISC_CONF1_BITS_MASK)
  0af5f7: line 17376 define OCOTP_SRK_REVOKE_BITS_MASK (0xFFFFFFFFU)
  0af624: line 17377 define OCOTP_SRK_REVOKE_BITS_SHIFT (0U)
  0af649: line 17378 define OCOTP_SRK_REVOKE_BITS(x) (((uint32_t)(((uint32_t)(x)) << OCOTP_SRK_REVOKE_BITS_SHIFT)) & OCOTP_SRK_REVOKE_BITS_MASK)
  0af6c2: line 17389 define OCOTP_BASE (0x401F4000u)
  0af6df: line 17391 define OCOTP ((OCOTP_Type *)OCOTP_BASE)
  0af704: line 17393 define OCOTP_BASE_ADDRS { OCOTP_BASE }
  0af728: line 17395 define OCOTP_BASE_PTRS { OCOTP }
  0af746: line 17436 define PGC_MEGA_CTRL_PCR_MASK (0x1U)
  0af768: line 17437 define PGC_MEGA_CTRL_PCR_SHIFT (0U)
  0af789: line 17438 define PGC_MEGA_CTRL_PCR(x) (((uint32_t)(((uint32_t)(x)) << PGC_MEGA_CTRL_PCR_SHIFT)) & PGC_MEGA_CTRL_PCR_MASK)
  0af7f6: line 17443 define PGC_MEGA_PUPSCR_SW_MASK (0x3FU)
  0af81a: line 17444 define PGC_MEGA_PUPSCR_SW_SHIFT (0U)
  0af83c: line 17445 define PGC_MEGA_PUPSCR_SW(x) (((uint32_t)(((uint32_t)(x)) << PGC_MEGA_PUPSCR_SW_SHIFT)) & PGC_MEGA_PUPSCR_SW_MASK)
  0af8ac: line 17446 define PGC_MEGA_PUPSCR_SW2ISO_MASK (0x3F00U)
  0af8d6: line 17447 define PGC_MEGA_PUPSCR_SW2ISO_SHIFT (8U)
  0af8fc: line 17448 define PGC_MEGA_PUPSCR_SW2ISO(x) (((uint32_t)(((uint32_t)(x)) << PGC_MEGA_PUPSCR_SW2ISO_SHIFT)) & PGC_MEGA_PUPSCR_SW2ISO_MASK)
  0af978: line 17453 define PGC_MEGA_PDNSCR_ISO_MASK (0x3FU)
  0af99d: line 17454 define PGC_MEGA_PDNSCR_ISO_SHIFT (0U)
  0af9c0: line 17455 define PGC_MEGA_PDNSCR_ISO(x) (((uint32_t)(((uint32_t)(x)) << PGC_MEGA_PDNSCR_ISO_SHIFT)) & PGC_MEGA_PDNSCR_ISO_MASK)
  0afa33: line 17456 define PGC_MEGA_PDNSCR_ISO2SW_MASK (0x3F00U)
  0afa5d: line 17457 define PGC_MEGA_PDNSCR_ISO2SW_SHIFT (8U)
  0afa83: line 17458 define PGC_MEGA_PDNSCR_ISO2SW(x) (((uint32_t)(((uint32_t)(x)) << PGC_MEGA_PDNSCR_ISO2SW_SHIFT)) & PGC_MEGA_PDNSCR_ISO2SW_MASK)
  0afaff: line 17463 define PGC_MEGA_SR_PSR_MASK (0x1U)
  0afb1f: line 17464 define PGC_MEGA_SR_PSR_SHIFT (0U)
  0afb3e: line 17465 define PGC_MEGA_SR_PSR(x) (((uint32_t)(((uint32_t)(x)) << PGC_MEGA_SR_PSR_SHIFT)) & PGC_MEGA_SR_PSR_MASK)
  0afba5: line 17470 define PGC_CPU_CTRL_PCR_MASK (0x1U)
  0afbc6: line 17471 define PGC_CPU_CTRL_PCR_SHIFT (0U)
  0afbe6: line 17472 define PGC_CPU_CTRL_PCR(x) (((uint32_t)(((uint32_t)(x)) << PGC_CPU_CTRL_PCR_SHIFT)) & PGC_CPU_CTRL_PCR_MASK)
  0afc50: line 17477 define PGC_CPU_PUPSCR_SW_MASK (0x3FU)
  0afc73: line 17478 define PGC_CPU_PUPSCR_SW_SHIFT (0U)
  0afc94: line 17479 define PGC_CPU_PUPSCR_SW(x) (((uint32_t)(((uint32_t)(x)) << PGC_CPU_PUPSCR_SW_SHIFT)) & PGC_CPU_PUPSCR_SW_MASK)
  0afd01: line 17480 define PGC_CPU_PUPSCR_SW2ISO_MASK (0x3F00U)
  0afd2a: line 17481 define PGC_CPU_PUPSCR_SW2ISO_SHIFT (8U)
  0afd4f: line 17482 define PGC_CPU_PUPSCR_SW2ISO(x) (((uint32_t)(((uint32_t)(x)) << PGC_CPU_PUPSCR_SW2ISO_SHIFT)) & PGC_CPU_PUPSCR_SW2ISO_MASK)
  0afdc8: line 17487 define PGC_CPU_PDNSCR_ISO_MASK (0x3FU)
  0afdec: line 17488 define PGC_CPU_PDNSCR_ISO_SHIFT (0U)
  0afe0e: line 17489 define PGC_CPU_PDNSCR_ISO(x) (((uint32_t)(((uint32_t)(x)) << PGC_CPU_PDNSCR_ISO_SHIFT)) & PGC_CPU_PDNSCR_ISO_MASK)
  0afe7e: line 17490 define PGC_CPU_PDNSCR_ISO2SW_MASK (0x3F00U)
  0afea7: line 17491 define PGC_CPU_PDNSCR_ISO2SW_SHIFT (8U)
  0afecc: line 17492 define PGC_CPU_PDNSCR_ISO2SW(x) (((uint32_t)(((uint32_t)(x)) << PGC_CPU_PDNSCR_ISO2SW_SHIFT)) & PGC_CPU_PDNSCR_ISO2SW_MASK)
  0aff45: line 17497 define PGC_CPU_SR_PSR_MASK (0x1U)
  0aff64: line 17498 define PGC_CPU_SR_PSR_SHIFT (0U)
  0aff82: line 17499 define PGC_CPU_SR_PSR(x) (((uint32_t)(((uint32_t)(x)) << PGC_CPU_SR_PSR_SHIFT)) & PGC_CPU_SR_PSR_MASK)
  0affe6: line 17510 define PGC_BASE (0x400F4000u)
  0b0001: line 17512 define PGC ((PGC_Type *)PGC_BASE)
  0b0020: line 17514 define PGC_BASE_ADDRS { PGC_BASE }
  0b0040: line 17516 define PGC_BASE_PTRS { PGC }
  0b005a: line 17558 define PIT_MCR_FRZ_MASK (0x1U)
  0b0076: line 17559 define PIT_MCR_FRZ_SHIFT (0U)
  0b0091: line 17560 define PIT_MCR_FRZ(x) (((uint32_t)(((uint32_t)(x)) << PIT_MCR_FRZ_SHIFT)) & PIT_MCR_FRZ_MASK)
  0b00ec: line 17561 define PIT_MCR_MDIS_MASK (0x2U)
  0b0109: line 17562 define PIT_MCR_MDIS_SHIFT (1U)
  0b0125: line 17563 define PIT_MCR_MDIS(x) (((uint32_t)(((uint32_t)(x)) << PIT_MCR_MDIS_SHIFT)) & PIT_MCR_MDIS_MASK)
  0b0183: line 17568 define PIT_LTMR64H_LTH_MASK (0xFFFFFFFFU)
  0b01aa: line 17569 define PIT_LTMR64H_LTH_SHIFT (0U)
  0b01c9: line 17570 define PIT_LTMR64H_LTH(x) (((uint32_t)(((uint32_t)(x)) << PIT_LTMR64H_LTH_SHIFT)) & PIT_LTMR64H_LTH_MASK)
  0b0230: line 17575 define PIT_LTMR64L_LTL_MASK (0xFFFFFFFFU)
  0b0257: line 17576 define PIT_LTMR64L_LTL_SHIFT (0U)
  0b0276: line 17577 define PIT_LTMR64L_LTL(x) (((uint32_t)(((uint32_t)(x)) << PIT_LTMR64L_LTL_SHIFT)) & PIT_LTMR64L_LTL_MASK)
  0b02dd: line 17582 define PIT_LDVAL_TSV_MASK (0xFFFFFFFFU)
  0b0302: line 17583 define PIT_LDVAL_TSV_SHIFT (0U)
  0b031f: line 17584 define PIT_LDVAL_TSV(x) (((uint32_t)(((uint32_t)(x)) << PIT_LDVAL_TSV_SHIFT)) & PIT_LDVAL_TSV_MASK)
  0b0380: line 17588 define PIT_LDVAL_COUNT (4U)
  0b0399: line 17592 define PIT_CVAL_TVL_MASK (0xFFFFFFFFU)
  0b03bd: line 17593 define PIT_CVAL_TVL_SHIFT (0U)
  0b03d9: line 17594 define PIT_CVAL_TVL(x) (((uint32_t)(((uint32_t)(x)) << PIT_CVAL_TVL_SHIFT)) & PIT_CVAL_TVL_MASK)
  0b0437: line 17598 define PIT_CVAL_COUNT (4U)
  0b044f: line 17602 define PIT_TCTRL_TEN_MASK (0x1U)
  0b046d: line 17603 define PIT_TCTRL_TEN_SHIFT (0U)
  0b048a: line 17604 define PIT_TCTRL_TEN(x) (((uint32_t)(((uint32_t)(x)) << PIT_TCTRL_TEN_SHIFT)) & PIT_TCTRL_TEN_MASK)
  0b04eb: line 17605 define PIT_TCTRL_TIE_MASK (0x2U)
  0b0509: line 17606 define PIT_TCTRL_TIE_SHIFT (1U)
  0b0526: line 17607 define PIT_TCTRL_TIE(x) (((uint32_t)(((uint32_t)(x)) << PIT_TCTRL_TIE_SHIFT)) & PIT_TCTRL_TIE_MASK)
  0b0587: line 17608 define PIT_TCTRL_CHN_MASK (0x4U)
  0b05a5: line 17609 define PIT_TCTRL_CHN_SHIFT (2U)
  0b05c2: line 17610 define PIT_TCTRL_CHN(x) (((uint32_t)(((uint32_t)(x)) << PIT_TCTRL_CHN_SHIFT)) & PIT_TCTRL_CHN_MASK)
  0b0623: line 17614 define PIT_TCTRL_COUNT (4U)
  0b063c: line 17618 define PIT_TFLG_TIF_MASK (0x1U)
  0b0659: line 17619 define PIT_TFLG_TIF_SHIFT (0U)
  0b0675: line 17620 define PIT_TFLG_TIF(x) (((uint32_t)(((uint32_t)(x)) << PIT_TFLG_TIF_SHIFT)) & PIT_TFLG_TIF_MASK)
  0b06d3: line 17624 define PIT_TFLG_COUNT (4U)
  0b06eb: line 17634 define PIT_BASE (0x40084000u)
  0b0706: line 17636 define PIT ((PIT_Type *)PIT_BASE)
  0b0725: line 17638 define PIT_BASE_ADDRS { PIT_BASE }
  0b0745: line 17640 define PIT_BASE_PTRS { PIT }
  0b075f: line 17642 define PIT_IRQS { { PIT_IRQn, PIT_IRQn, PIT_IRQn, PIT_IRQn } }
  0b079b: line 17702 define PMU_REG_1P1_ENABLE_LINREG_MASK (0x1U)
  0b07c5: line 17703 define PMU_REG_1P1_ENABLE_LINREG_SHIFT (0U)
  0b07ee: line 17704 define PMU_REG_1P1_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_ENABLE_LINREG_SHIFT)) & PMU_REG_1P1_ENABLE_LINREG_MASK)
  0b0873: line 17705 define PMU_REG_1P1_ENABLE_BO_MASK (0x2U)
  0b0899: line 17706 define PMU_REG_1P1_ENABLE_BO_SHIFT (1U)
  0b08be: line 17707 define PMU_REG_1P1_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_ENABLE_BO_SHIFT)) & PMU_REG_1P1_ENABLE_BO_MASK)
  0b0937: line 17708 define PMU_REG_1P1_ENABLE_ILIMIT_MASK (0x4U)
  0b0961: line 17709 define PMU_REG_1P1_ENABLE_ILIMIT_SHIFT (2U)
  0b098a: line 17710 define PMU_REG_1P1_ENABLE_ILIMIT(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_ENABLE_ILIMIT_SHIFT)) & PMU_REG_1P1_ENABLE_ILIMIT_MASK)
  0b0a0f: line 17711 define PMU_REG_1P1_ENABLE_PULLDOWN_MASK (0x8U)
  0b0a3b: line 17712 define PMU_REG_1P1_ENABLE_PULLDOWN_SHIFT (3U)
  0b0a66: line 17713 define PMU_REG_1P1_ENABLE_PULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_ENABLE_PULLDOWN_SHIFT)) & PMU_REG_1P1_ENABLE_PULLDOWN_MASK)
  0b0af1: line 17714 define PMU_REG_1P1_BO_OFFSET_MASK (0x70U)
  0b0b18: line 17715 define PMU_REG_1P1_BO_OFFSET_SHIFT (4U)
  0b0b3d: line 17716 define PMU_REG_1P1_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_BO_OFFSET_SHIFT)) & PMU_REG_1P1_BO_OFFSET_MASK)
  0b0bb6: line 17717 define PMU_REG_1P1_OUTPUT_TRG_MASK (0x1F00U)
  0b0be0: line 17718 define PMU_REG_1P1_OUTPUT_TRG_SHIFT (8U)
  0b0c06: line 17719 define PMU_REG_1P1_OUTPUT_TRG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_OUTPUT_TRG_SHIFT)) & PMU_REG_1P1_OUTPUT_TRG_MASK)
  0b0c82: line 17720 define PMU_REG_1P1_BO_VDD1P1_MASK (0x10000U)
  0b0cac: line 17721 define PMU_REG_1P1_BO_VDD1P1_SHIFT (16U)
  0b0cd2: line 17722 define PMU_REG_1P1_BO_VDD1P1(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_BO_VDD1P1_SHIFT)) & PMU_REG_1P1_BO_VDD1P1_MASK)
  0b0d4b: line 17723 define PMU_REG_1P1_OK_VDD1P1_MASK (0x20000U)
  0b0d75: line 17724 define PMU_REG_1P1_OK_VDD1P1_SHIFT (17U)
  0b0d9b: line 17725 define PMU_REG_1P1_OK_VDD1P1(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_OK_VDD1P1_SHIFT)) & PMU_REG_1P1_OK_VDD1P1_MASK)
  0b0e14: line 17726 define PMU_REG_1P1_ENABLE_WEAK_LINREG_MASK (0x40000U)
  0b0e47: line 17727 define PMU_REG_1P1_ENABLE_WEAK_LINREG_SHIFT (18U)
  0b0e76: line 17728 define PMU_REG_1P1_ENABLE_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_ENABLE_WEAK_LINREG_SHIFT)) & PMU_REG_1P1_ENABLE_WEAK_LINREG_MASK)
  0b0f0a: line 17729 define PMU_REG_1P1_SELREF_WEAK_LINREG_MASK (0x80000U)
  0b0f3d: line 17730 define PMU_REG_1P1_SELREF_WEAK_LINREG_SHIFT (19U)
  0b0f6c: line 17731 define PMU_REG_1P1_SELREF_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SELREF_WEAK_LINREG_SHIFT)) & PMU_REG_1P1_SELREF_WEAK_LINREG_MASK)
  0b1000: line 17736 define PMU_REG_1P1_SET_ENABLE_LINREG_MASK (0x1U)
  0b102e: line 17737 define PMU_REG_1P1_SET_ENABLE_LINREG_SHIFT (0U)
  0b105b: line 17738 define PMU_REG_1P1_SET_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SET_ENABLE_LINREG_SHIFT)) & PMU_REG_1P1_SET_ENABLE_LINREG_MASK)
  0b10ec: line 17739 define PMU_REG_1P1_SET_ENABLE_BO_MASK (0x2U)
  0b1116: line 17740 define PMU_REG_1P1_SET_ENABLE_BO_SHIFT (1U)
  0b113f: line 17741 define PMU_REG_1P1_SET_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SET_ENABLE_BO_SHIFT)) & PMU_REG_1P1_SET_ENABLE_BO_MASK)
  0b11c4: line 17742 define PMU_REG_1P1_SET_ENABLE_ILIMIT_MASK (0x4U)
  0b11f2: line 17743 define PMU_REG_1P1_SET_ENABLE_ILIMIT_SHIFT (2U)
  0b121f: line 17744 define PMU_REG_1P1_SET_ENABLE_ILIMIT(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SET_ENABLE_ILIMIT_SHIFT)) & PMU_REG_1P1_SET_ENABLE_ILIMIT_MASK)
  0b12b0: line 17745 define PMU_REG_1P1_SET_ENABLE_PULLDOWN_MASK (0x8U)
  0b12e0: line 17746 define PMU_REG_1P1_SET_ENABLE_PULLDOWN_SHIFT (3U)
  0b130f: line 17747 define PMU_REG_1P1_SET_ENABLE_PULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SET_ENABLE_PULLDOWN_SHIFT)) & PMU_REG_1P1_SET_ENABLE_PULLDOWN_MASK)
  0b13a6: line 17748 define PMU_REG_1P1_SET_BO_OFFSET_MASK (0x70U)
  0b13d1: line 17749 define PMU_REG_1P1_SET_BO_OFFSET_SHIFT (4U)
  0b13fa: line 17750 define PMU_REG_1P1_SET_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SET_BO_OFFSET_SHIFT)) & PMU_REG_1P1_SET_BO_OFFSET_MASK)
  0b147f: line 17751 define PMU_REG_1P1_SET_OUTPUT_TRG_MASK (0x1F00U)
  0b14ad: line 17752 define PMU_REG_1P1_SET_OUTPUT_TRG_SHIFT (8U)
  0b14d7: line 17753 define PMU_REG_1P1_SET_OUTPUT_TRG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SET_OUTPUT_TRG_SHIFT)) & PMU_REG_1P1_SET_OUTPUT_TRG_MASK)
  0b155f: line 17754 define PMU_REG_1P1_SET_BO_VDD1P1_MASK (0x10000U)
  0b158d: line 17755 define PMU_REG_1P1_SET_BO_VDD1P1_SHIFT (16U)
  0b15b7: line 17756 define PMU_REG_1P1_SET_BO_VDD1P1(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SET_BO_VDD1P1_SHIFT)) & PMU_REG_1P1_SET_BO_VDD1P1_MASK)
  0b163c: line 17757 define PMU_REG_1P1_SET_OK_VDD1P1_MASK (0x20000U)
  0b166a: line 17758 define PMU_REG_1P1_SET_OK_VDD1P1_SHIFT (17U)
  0b1694: line 17759 define PMU_REG_1P1_SET_OK_VDD1P1(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SET_OK_VDD1P1_SHIFT)) & PMU_REG_1P1_SET_OK_VDD1P1_MASK)
  0b1719: line 17760 define PMU_REG_1P1_SET_ENABLE_WEAK_LINREG_MASK (0x40000U)
  0b1750: line 17761 define PMU_REG_1P1_SET_ENABLE_WEAK_LINREG_SHIFT (18U)
  0b1783: line 17762 define PMU_REG_1P1_SET_ENABLE_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SET_ENABLE_WEAK_LINREG_SHIFT)) & PMU_REG_1P1_SET_ENABLE_WEAK_LINREG_MASK)
  0b1823: line 17763 define PMU_REG_1P1_SET_SELREF_WEAK_LINREG_MASK (0x80000U)
  0b185a: line 17764 define PMU_REG_1P1_SET_SELREF_WEAK_LINREG_SHIFT (19U)
  0b188d: line 17765 define PMU_REG_1P1_SET_SELREF_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_SET_SELREF_WEAK_LINREG_SHIFT)) & PMU_REG_1P1_SET_SELREF_WEAK_LINREG_MASK)
  0b192d: line 17770 define PMU_REG_1P1_CLR_ENABLE_LINREG_MASK (0x1U)
  0b195b: line 17771 define PMU_REG_1P1_CLR_ENABLE_LINREG_SHIFT (0U)
  0b1988: line 17772 define PMU_REG_1P1_CLR_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_CLR_ENABLE_LINREG_SHIFT)) & PMU_REG_1P1_CLR_ENABLE_LINREG_MASK)
  0b1a19: line 17773 define PMU_REG_1P1_CLR_ENABLE_BO_MASK (0x2U)
  0b1a43: line 17774 define PMU_REG_1P1_CLR_ENABLE_BO_SHIFT (1U)
  0b1a6c: line 17775 define PMU_REG_1P1_CLR_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_CLR_ENABLE_BO_SHIFT)) & PMU_REG_1P1_CLR_ENABLE_BO_MASK)
  0b1af1: line 17776 define PMU_REG_1P1_CLR_ENABLE_ILIMIT_MASK (0x4U)
  0b1b1f: line 17777 define PMU_REG_1P1_CLR_ENABLE_ILIMIT_SHIFT (2U)
  0b1b4c: line 17778 define PMU_REG_1P1_CLR_ENABLE_ILIMIT(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_CLR_ENABLE_ILIMIT_SHIFT)) & PMU_REG_1P1_CLR_ENABLE_ILIMIT_MASK)
  0b1bdd: line 17779 define PMU_REG_1P1_CLR_ENABLE_PULLDOWN_MASK (0x8U)
  0b1c0d: line 17780 define PMU_REG_1P1_CLR_ENABLE_PULLDOWN_SHIFT (3U)
  0b1c3c: line 17781 define PMU_REG_1P1_CLR_ENABLE_PULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_CLR_ENABLE_PULLDOWN_SHIFT)) & PMU_REG_1P1_CLR_ENABLE_PULLDOWN_MASK)
  0b1cd3: line 17782 define PMU_REG_1P1_CLR_BO_OFFSET_MASK (0x70U)
  0b1cfe: line 17783 define PMU_REG_1P1_CLR_BO_OFFSET_SHIFT (4U)
  0b1d27: line 17784 define PMU_REG_1P1_CLR_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_CLR_BO_OFFSET_SHIFT)) & PMU_REG_1P1_CLR_BO_OFFSET_MASK)
  0b1dac: line 17785 define PMU_REG_1P1_CLR_OUTPUT_TRG_MASK (0x1F00U)
  0b1dda: line 17786 define PMU_REG_1P1_CLR_OUTPUT_TRG_SHIFT (8U)
  0b1e04: line 17787 define PMU_REG_1P1_CLR_OUTPUT_TRG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_CLR_OUTPUT_TRG_SHIFT)) & PMU_REG_1P1_CLR_OUTPUT_TRG_MASK)
  0b1e8c: line 17788 define PMU_REG_1P1_CLR_BO_VDD1P1_MASK (0x10000U)
  0b1eba: line 17789 define PMU_REG_1P1_CLR_BO_VDD1P1_SHIFT (16U)
  0b1ee4: line 17790 define PMU_REG_1P1_CLR_BO_VDD1P1(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_CLR_BO_VDD1P1_SHIFT)) & PMU_REG_1P1_CLR_BO_VDD1P1_MASK)
  0b1f69: line 17791 define PMU_REG_1P1_CLR_OK_VDD1P1_MASK (0x20000U)
  0b1f97: line 17792 define PMU_REG_1P1_CLR_OK_VDD1P1_SHIFT (17U)
  0b1fc1: line 17793 define PMU_REG_1P1_CLR_OK_VDD1P1(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_CLR_OK_VDD1P1_SHIFT)) & PMU_REG_1P1_CLR_OK_VDD1P1_MASK)
  0b2046: line 17794 define PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG_MASK (0x40000U)
  0b207d: line 17795 define PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG_SHIFT (18U)
  0b20b0: line 17796 define PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG_SHIFT)) & PMU_REG_1P1_CLR_ENABLE_WEAK_LINREG_MASK)
  0b2150: line 17797 define PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_MASK (0x80000U)
  0b2187: line 17798 define PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_SHIFT (19U)
  0b21ba: line 17799 define PMU_REG_1P1_CLR_SELREF_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_SHIFT)) & PMU_REG_1P1_CLR_SELREF_WEAK_LINREG_MASK)
  0b225a: line 17804 define PMU_REG_1P1_TOG_ENABLE_LINREG_MASK (0x1U)
  0b2288: line 17805 define PMU_REG_1P1_TOG_ENABLE_LINREG_SHIFT (0U)
  0b22b5: line 17806 define PMU_REG_1P1_TOG_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_TOG_ENABLE_LINREG_SHIFT)) & PMU_REG_1P1_TOG_ENABLE_LINREG_MASK)
  0b2346: line 17807 define PMU_REG_1P1_TOG_ENABLE_BO_MASK (0x2U)
  0b2370: line 17808 define PMU_REG_1P1_TOG_ENABLE_BO_SHIFT (1U)
  0b2399: line 17809 define PMU_REG_1P1_TOG_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_TOG_ENABLE_BO_SHIFT)) & PMU_REG_1P1_TOG_ENABLE_BO_MASK)
  0b241e: line 17810 define PMU_REG_1P1_TOG_ENABLE_ILIMIT_MASK (0x4U)
  0b244c: line 17811 define PMU_REG_1P1_TOG_ENABLE_ILIMIT_SHIFT (2U)
  0b2479: line 17812 define PMU_REG_1P1_TOG_ENABLE_ILIMIT(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_TOG_ENABLE_ILIMIT_SHIFT)) & PMU_REG_1P1_TOG_ENABLE_ILIMIT_MASK)
  0b250a: line 17813 define PMU_REG_1P1_TOG_ENABLE_PULLDOWN_MASK (0x8U)
  0b253a: line 17814 define PMU_REG_1P1_TOG_ENABLE_PULLDOWN_SHIFT (3U)
  0b2569: line 17815 define PMU_REG_1P1_TOG_ENABLE_PULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_TOG_ENABLE_PULLDOWN_SHIFT)) & PMU_REG_1P1_TOG_ENABLE_PULLDOWN_MASK)
  0b2600: line 17816 define PMU_REG_1P1_TOG_BO_OFFSET_MASK (0x70U)
  0b262b: line 17817 define PMU_REG_1P1_TOG_BO_OFFSET_SHIFT (4U)
  0b2654: line 17818 define PMU_REG_1P1_TOG_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_TOG_BO_OFFSET_SHIFT)) & PMU_REG_1P1_TOG_BO_OFFSET_MASK)
  0b26d9: line 17819 define PMU_REG_1P1_TOG_OUTPUT_TRG_MASK (0x1F00U)
  0b2707: line 17820 define PMU_REG_1P1_TOG_OUTPUT_TRG_SHIFT (8U)
  0b2731: line 17821 define PMU_REG_1P1_TOG_OUTPUT_TRG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_TOG_OUTPUT_TRG_SHIFT)) & PMU_REG_1P1_TOG_OUTPUT_TRG_MASK)
  0b27b9: line 17822 define PMU_REG_1P1_TOG_BO_VDD1P1_MASK (0x10000U)
  0b27e7: line 17823 define PMU_REG_1P1_TOG_BO_VDD1P1_SHIFT (16U)
  0b2811: line 17824 define PMU_REG_1P1_TOG_BO_VDD1P1(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_TOG_BO_VDD1P1_SHIFT)) & PMU_REG_1P1_TOG_BO_VDD1P1_MASK)
  0b2896: line 17825 define PMU_REG_1P1_TOG_OK_VDD1P1_MASK (0x20000U)
  0b28c4: line 17826 define PMU_REG_1P1_TOG_OK_VDD1P1_SHIFT (17U)
  0b28ee: line 17827 define PMU_REG_1P1_TOG_OK_VDD1P1(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_TOG_OK_VDD1P1_SHIFT)) & PMU_REG_1P1_TOG_OK_VDD1P1_MASK)
  0b2973: line 17828 define PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG_MASK (0x40000U)
  0b29aa: line 17829 define PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG_SHIFT (18U)
  0b29dd: line 17830 define PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG_SHIFT)) & PMU_REG_1P1_TOG_ENABLE_WEAK_LINREG_MASK)
  0b2a7d: line 17831 define PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_MASK (0x80000U)
  0b2ab4: line 17832 define PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_SHIFT (19U)
  0b2ae7: line 17833 define PMU_REG_1P1_TOG_SELREF_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_SHIFT)) & PMU_REG_1P1_TOG_SELREF_WEAK_LINREG_MASK)
  0b2b87: line 17838 define PMU_REG_3P0_ENABLE_LINREG_MASK (0x1U)
  0b2bb1: line 17839 define PMU_REG_3P0_ENABLE_LINREG_SHIFT (0U)
  0b2bda: line 17840 define PMU_REG_3P0_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_ENABLE_LINREG_SHIFT)) & PMU_REG_3P0_ENABLE_LINREG_MASK)
  0b2c5f: line 17841 define PMU_REG_3P0_ENABLE_BO_MASK (0x2U)
  0b2c85: line 17842 define PMU_REG_3P0_ENABLE_BO_SHIFT (1U)
  0b2caa: line 17843 define PMU_REG_3P0_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_ENABLE_BO_SHIFT)) & PMU_REG_3P0_ENABLE_BO_MASK)
  0b2d23: line 17844 define PMU_REG_3P0_ENABLE_ILIMIT_MASK (0x4U)
  0b2d4d: line 17845 define PMU_REG_3P0_ENABLE_ILIMIT_SHIFT (2U)
  0b2d76: line 17846 define PMU_REG_3P0_ENABLE_ILIMIT(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_ENABLE_ILIMIT_SHIFT)) & PMU_REG_3P0_ENABLE_ILIMIT_MASK)
  0b2dfb: line 17847 define PMU_REG_3P0_BO_OFFSET_MASK (0x70U)
  0b2e22: line 17848 define PMU_REG_3P0_BO_OFFSET_SHIFT (4U)
  0b2e47: line 17849 define PMU_REG_3P0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_BO_OFFSET_SHIFT)) & PMU_REG_3P0_BO_OFFSET_MASK)
  0b2ec0: line 17850 define PMU_REG_3P0_VBUS_SEL_MASK (0x80U)
  0b2ee6: line 17851 define PMU_REG_3P0_VBUS_SEL_SHIFT (7U)
  0b2f0a: line 17852 define PMU_REG_3P0_VBUS_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_VBUS_SEL_SHIFT)) & PMU_REG_3P0_VBUS_SEL_MASK)
  0b2f80: line 17853 define PMU_REG_3P0_OUTPUT_TRG_MASK (0x1F00U)
  0b2faa: line 17854 define PMU_REG_3P0_OUTPUT_TRG_SHIFT (8U)
  0b2fd0: line 17855 define PMU_REG_3P0_OUTPUT_TRG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_OUTPUT_TRG_SHIFT)) & PMU_REG_3P0_OUTPUT_TRG_MASK)
  0b304c: line 17856 define PMU_REG_3P0_BO_VDD3P0_MASK (0x10000U)
  0b3076: line 17857 define PMU_REG_3P0_BO_VDD3P0_SHIFT (16U)
  0b309c: line 17858 define PMU_REG_3P0_BO_VDD3P0(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_BO_VDD3P0_SHIFT)) & PMU_REG_3P0_BO_VDD3P0_MASK)
  0b3115: line 17859 define PMU_REG_3P0_OK_VDD3P0_MASK (0x20000U)
  0b313f: line 17860 define PMU_REG_3P0_OK_VDD3P0_SHIFT (17U)
  0b3165: line 17861 define PMU_REG_3P0_OK_VDD3P0(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_OK_VDD3P0_SHIFT)) & PMU_REG_3P0_OK_VDD3P0_MASK)
  0b31de: line 17866 define PMU_REG_3P0_SET_ENABLE_LINREG_MASK (0x1U)
  0b320c: line 17867 define PMU_REG_3P0_SET_ENABLE_LINREG_SHIFT (0U)
  0b3239: line 17868 define PMU_REG_3P0_SET_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_SET_ENABLE_LINREG_SHIFT)) & PMU_REG_3P0_SET_ENABLE_LINREG_MASK)
  0b32ca: line 17869 define PMU_REG_3P0_SET_ENABLE_BO_MASK (0x2U)
  0b32f4: line 17870 define PMU_REG_3P0_SET_ENABLE_BO_SHIFT (1U)
  0b331d: line 17871 define PMU_REG_3P0_SET_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_SET_ENABLE_BO_SHIFT)) & PMU_REG_3P0_SET_ENABLE_BO_MASK)
  0b33a2: line 17872 define PMU_REG_3P0_SET_ENABLE_ILIMIT_MASK (0x4U)
  0b33d0: line 17873 define PMU_REG_3P0_SET_ENABLE_ILIMIT_SHIFT (2U)
  0b33fd: line 17874 define PMU_REG_3P0_SET_ENABLE_ILIMIT(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_SET_ENABLE_ILIMIT_SHIFT)) & PMU_REG_3P0_SET_ENABLE_ILIMIT_MASK)
  0b348e: line 17875 define PMU_REG_3P0_SET_BO_OFFSET_MASK (0x70U)
  0b34b9: line 17876 define PMU_REG_3P0_SET_BO_OFFSET_SHIFT (4U)
  0b34e2: line 17877 define PMU_REG_3P0_SET_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_SET_BO_OFFSET_SHIFT)) & PMU_REG_3P0_SET_BO_OFFSET_MASK)
  0b3567: line 17878 define PMU_REG_3P0_SET_VBUS_SEL_MASK (0x80U)
  0b3591: line 17879 define PMU_REG_3P0_SET_VBUS_SEL_SHIFT (7U)
  0b35b9: line 17880 define PMU_REG_3P0_SET_VBUS_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_SET_VBUS_SEL_SHIFT)) & PMU_REG_3P0_SET_VBUS_SEL_MASK)
  0b363b: line 17881 define PMU_REG_3P0_SET_OUTPUT_TRG_MASK (0x1F00U)
  0b3669: line 17882 define PMU_REG_3P0_SET_OUTPUT_TRG_SHIFT (8U)
  0b3693: line 17883 define PMU_REG_3P0_SET_OUTPUT_TRG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_SET_OUTPUT_TRG_SHIFT)) & PMU_REG_3P0_SET_OUTPUT_TRG_MASK)
  0b371b: line 17884 define PMU_REG_3P0_SET_BO_VDD3P0_MASK (0x10000U)
  0b3749: line 17885 define PMU_REG_3P0_SET_BO_VDD3P0_SHIFT (16U)
  0b3773: line 17886 define PMU_REG_3P0_SET_BO_VDD3P0(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_SET_BO_VDD3P0_SHIFT)) & PMU_REG_3P0_SET_BO_VDD3P0_MASK)
  0b37f8: line 17887 define PMU_REG_3P0_SET_OK_VDD3P0_MASK (0x20000U)
  0b3826: line 17888 define PMU_REG_3P0_SET_OK_VDD3P0_SHIFT (17U)
  0b3850: line 17889 define PMU_REG_3P0_SET_OK_VDD3P0(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_SET_OK_VDD3P0_SHIFT)) & PMU_REG_3P0_SET_OK_VDD3P0_MASK)
  0b38d5: line 17894 define PMU_REG_3P0_CLR_ENABLE_LINREG_MASK (0x1U)
  0b3903: line 17895 define PMU_REG_3P0_CLR_ENABLE_LINREG_SHIFT (0U)
  0b3930: line 17896 define PMU_REG_3P0_CLR_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_CLR_ENABLE_LINREG_SHIFT)) & PMU_REG_3P0_CLR_ENABLE_LINREG_MASK)
  0b39c1: line 17897 define PMU_REG_3P0_CLR_ENABLE_BO_MASK (0x2U)
  0b39eb: line 17898 define PMU_REG_3P0_CLR_ENABLE_BO_SHIFT (1U)
  0b3a14: line 17899 define PMU_REG_3P0_CLR_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_CLR_ENABLE_BO_SHIFT)) & PMU_REG_3P0_CLR_ENABLE_BO_MASK)
  0b3a99: line 17900 define PMU_REG_3P0_CLR_ENABLE_ILIMIT_MASK (0x4U)
  0b3ac7: line 17901 define PMU_REG_3P0_CLR_ENABLE_ILIMIT_SHIFT (2U)
  0b3af4: line 17902 define PMU_REG_3P0_CLR_ENABLE_ILIMIT(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_CLR_ENABLE_ILIMIT_SHIFT)) & PMU_REG_3P0_CLR_ENABLE_ILIMIT_MASK)
  0b3b85: line 17903 define PMU_REG_3P0_CLR_BO_OFFSET_MASK (0x70U)
  0b3bb0: line 17904 define PMU_REG_3P0_CLR_BO_OFFSET_SHIFT (4U)
  0b3bd9: line 17905 define PMU_REG_3P0_CLR_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_CLR_BO_OFFSET_SHIFT)) & PMU_REG_3P0_CLR_BO_OFFSET_MASK)
  0b3c5e: line 17906 define PMU_REG_3P0_CLR_VBUS_SEL_MASK (0x80U)
  0b3c88: line 17907 define PMU_REG_3P0_CLR_VBUS_SEL_SHIFT (7U)
  0b3cb0: line 17908 define PMU_REG_3P0_CLR_VBUS_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_CLR_VBUS_SEL_SHIFT)) & PMU_REG_3P0_CLR_VBUS_SEL_MASK)
  0b3d32: line 17909 define PMU_REG_3P0_CLR_OUTPUT_TRG_MASK (0x1F00U)
  0b3d60: line 17910 define PMU_REG_3P0_CLR_OUTPUT_TRG_SHIFT (8U)
  0b3d8a: line 17911 define PMU_REG_3P0_CLR_OUTPUT_TRG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_CLR_OUTPUT_TRG_SHIFT)) & PMU_REG_3P0_CLR_OUTPUT_TRG_MASK)
  0b3e12: line 17912 define PMU_REG_3P0_CLR_BO_VDD3P0_MASK (0x10000U)
  0b3e40: line 17913 define PMU_REG_3P0_CLR_BO_VDD3P0_SHIFT (16U)
  0b3e6a: line 17914 define PMU_REG_3P0_CLR_BO_VDD3P0(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_CLR_BO_VDD3P0_SHIFT)) & PMU_REG_3P0_CLR_BO_VDD3P0_MASK)
  0b3eef: line 17915 define PMU_REG_3P0_CLR_OK_VDD3P0_MASK (0x20000U)
  0b3f1d: line 17916 define PMU_REG_3P0_CLR_OK_VDD3P0_SHIFT (17U)
  0b3f47: line 17917 define PMU_REG_3P0_CLR_OK_VDD3P0(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_CLR_OK_VDD3P0_SHIFT)) & PMU_REG_3P0_CLR_OK_VDD3P0_MASK)
  0b3fcc: line 17922 define PMU_REG_3P0_TOG_ENABLE_LINREG_MASK (0x1U)
  0b3ffa: line 17923 define PMU_REG_3P0_TOG_ENABLE_LINREG_SHIFT (0U)
  0b4027: line 17924 define PMU_REG_3P0_TOG_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_TOG_ENABLE_LINREG_SHIFT)) & PMU_REG_3P0_TOG_ENABLE_LINREG_MASK)
  0b40b8: line 17925 define PMU_REG_3P0_TOG_ENABLE_BO_MASK (0x2U)
  0b40e2: line 17926 define PMU_REG_3P0_TOG_ENABLE_BO_SHIFT (1U)
  0b410b: line 17927 define PMU_REG_3P0_TOG_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_TOG_ENABLE_BO_SHIFT)) & PMU_REG_3P0_TOG_ENABLE_BO_MASK)
  0b4190: line 17928 define PMU_REG_3P0_TOG_ENABLE_ILIMIT_MASK (0x4U)
  0b41be: line 17929 define PMU_REG_3P0_TOG_ENABLE_ILIMIT_SHIFT (2U)
  0b41eb: line 17930 define PMU_REG_3P0_TOG_ENABLE_ILIMIT(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_TOG_ENABLE_ILIMIT_SHIFT)) & PMU_REG_3P0_TOG_ENABLE_ILIMIT_MASK)
  0b427c: line 17931 define PMU_REG_3P0_TOG_BO_OFFSET_MASK (0x70U)
  0b42a7: line 17932 define PMU_REG_3P0_TOG_BO_OFFSET_SHIFT (4U)
  0b42d0: line 17933 define PMU_REG_3P0_TOG_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_TOG_BO_OFFSET_SHIFT)) & PMU_REG_3P0_TOG_BO_OFFSET_MASK)
  0b4355: line 17934 define PMU_REG_3P0_TOG_VBUS_SEL_MASK (0x80U)
  0b437f: line 17935 define PMU_REG_3P0_TOG_VBUS_SEL_SHIFT (7U)
  0b43a7: line 17936 define PMU_REG_3P0_TOG_VBUS_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_TOG_VBUS_SEL_SHIFT)) & PMU_REG_3P0_TOG_VBUS_SEL_MASK)
  0b4429: line 17937 define PMU_REG_3P0_TOG_OUTPUT_TRG_MASK (0x1F00U)
  0b4457: line 17938 define PMU_REG_3P0_TOG_OUTPUT_TRG_SHIFT (8U)
  0b4481: line 17939 define PMU_REG_3P0_TOG_OUTPUT_TRG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_TOG_OUTPUT_TRG_SHIFT)) & PMU_REG_3P0_TOG_OUTPUT_TRG_MASK)
  0b4509: line 17940 define PMU_REG_3P0_TOG_BO_VDD3P0_MASK (0x10000U)
  0b4537: line 17941 define PMU_REG_3P0_TOG_BO_VDD3P0_SHIFT (16U)
  0b4561: line 17942 define PMU_REG_3P0_TOG_BO_VDD3P0(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_TOG_BO_VDD3P0_SHIFT)) & PMU_REG_3P0_TOG_BO_VDD3P0_MASK)
  0b45e6: line 17943 define PMU_REG_3P0_TOG_OK_VDD3P0_MASK (0x20000U)
  0b4614: line 17944 define PMU_REG_3P0_TOG_OK_VDD3P0_SHIFT (17U)
  0b463e: line 17945 define PMU_REG_3P0_TOG_OK_VDD3P0(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_3P0_TOG_OK_VDD3P0_SHIFT)) & PMU_REG_3P0_TOG_OK_VDD3P0_MASK)
  0b46c3: line 17950 define PMU_REG_2P5_ENABLE_LINREG_MASK (0x1U)
  0b46ed: line 17951 define PMU_REG_2P5_ENABLE_LINREG_SHIFT (0U)
  0b4716: line 17952 define PMU_REG_2P5_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_ENABLE_LINREG_SHIFT)) & PMU_REG_2P5_ENABLE_LINREG_MASK)
  0b479b: line 17953 define PMU_REG_2P5_ENABLE_BO_MASK (0x2U)
  0b47c1: line 17954 define PMU_REG_2P5_ENABLE_BO_SHIFT (1U)
  0b47e6: line 17955 define PMU_REG_2P5_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_ENABLE_BO_SHIFT)) & PMU_REG_2P5_ENABLE_BO_MASK)
  0b485f: line 17956 define PMU_REG_2P5_ENABLE_ILIMIT_MASK (0x4U)
  0b4889: line 17957 define PMU_REG_2P5_ENABLE_ILIMIT_SHIFT (2U)
  0b48b2: line 17958 define PMU_REG_2P5_ENABLE_ILIMIT(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_ENABLE_ILIMIT_SHIFT)) & PMU_REG_2P5_ENABLE_ILIMIT_MASK)
  0b4937: line 17959 define PMU_REG_2P5_ENABLE_PULLDOWN_MASK (0x8U)
  0b4963: line 17960 define PMU_REG_2P5_ENABLE_PULLDOWN_SHIFT (3U)
  0b498e: line 17961 define PMU_REG_2P5_ENABLE_PULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_ENABLE_PULLDOWN_SHIFT)) & PMU_REG_2P5_ENABLE_PULLDOWN_MASK)
  0b4a19: line 17962 define PMU_REG_2P5_BO_OFFSET_MASK (0x70U)
  0b4a40: line 17963 define PMU_REG_2P5_BO_OFFSET_SHIFT (4U)
  0b4a65: line 17964 define PMU_REG_2P5_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_BO_OFFSET_SHIFT)) & PMU_REG_2P5_BO_OFFSET_MASK)
  0b4ade: line 17965 define PMU_REG_2P5_OUTPUT_TRG_MASK (0x1F00U)
  0b4b08: line 17966 define PMU_REG_2P5_OUTPUT_TRG_SHIFT (8U)
  0b4b2e: line 17967 define PMU_REG_2P5_OUTPUT_TRG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_OUTPUT_TRG_SHIFT)) & PMU_REG_2P5_OUTPUT_TRG_MASK)
  0b4baa: line 17968 define PMU_REG_2P5_BO_VDD2P5_MASK (0x10000U)
  0b4bd4: line 17969 define PMU_REG_2P5_BO_VDD2P5_SHIFT (16U)
  0b4bfa: line 17970 define PMU_REG_2P5_BO_VDD2P5(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_BO_VDD2P5_SHIFT)) & PMU_REG_2P5_BO_VDD2P5_MASK)
  0b4c73: line 17971 define PMU_REG_2P5_OK_VDD2P5_MASK (0x20000U)
  0b4c9d: line 17972 define PMU_REG_2P5_OK_VDD2P5_SHIFT (17U)
  0b4cc3: line 17973 define PMU_REG_2P5_OK_VDD2P5(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_OK_VDD2P5_SHIFT)) & PMU_REG_2P5_OK_VDD2P5_MASK)
  0b4d3c: line 17974 define PMU_REG_2P5_ENABLE_WEAK_LINREG_MASK (0x40000U)
  0b4d6f: line 17975 define PMU_REG_2P5_ENABLE_WEAK_LINREG_SHIFT (18U)
  0b4d9e: line 17976 define PMU_REG_2P5_ENABLE_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_ENABLE_WEAK_LINREG_SHIFT)) & PMU_REG_2P5_ENABLE_WEAK_LINREG_MASK)
  0b4e32: line 17981 define PMU_REG_2P5_SET_ENABLE_LINREG_MASK (0x1U)
  0b4e60: line 17982 define PMU_REG_2P5_SET_ENABLE_LINREG_SHIFT (0U)
  0b4e8d: line 17983 define PMU_REG_2P5_SET_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_SET_ENABLE_LINREG_SHIFT)) & PMU_REG_2P5_SET_ENABLE_LINREG_MASK)
  0b4f1e: line 17984 define PMU_REG_2P5_SET_ENABLE_BO_MASK (0x2U)
  0b4f48: line 17985 define PMU_REG_2P5_SET_ENABLE_BO_SHIFT (1U)
  0b4f71: line 17986 define PMU_REG_2P5_SET_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_SET_ENABLE_BO_SHIFT)) & PMU_REG_2P5_SET_ENABLE_BO_MASK)
  0b4ff6: line 17987 define PMU_REG_2P5_SET_ENABLE_ILIMIT_MASK (0x4U)
  0b5024: line 17988 define PMU_REG_2P5_SET_ENABLE_ILIMIT_SHIFT (2U)
  0b5051: line 17989 define PMU_REG_2P5_SET_ENABLE_ILIMIT(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_SET_ENABLE_ILIMIT_SHIFT)) & PMU_REG_2P5_SET_ENABLE_ILIMIT_MASK)
  0b50e2: line 17990 define PMU_REG_2P5_SET_ENABLE_PULLDOWN_MASK (0x8U)
  0b5112: line 17991 define PMU_REG_2P5_SET_ENABLE_PULLDOWN_SHIFT (3U)
  0b5141: line 17992 define PMU_REG_2P5_SET_ENABLE_PULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_SET_ENABLE_PULLDOWN_SHIFT)) & PMU_REG_2P5_SET_ENABLE_PULLDOWN_MASK)
  0b51d8: line 17993 define PMU_REG_2P5_SET_BO_OFFSET_MASK (0x70U)
  0b5203: line 17994 define PMU_REG_2P5_SET_BO_OFFSET_SHIFT (4U)
  0b522c: line 17995 define PMU_REG_2P5_SET_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_SET_BO_OFFSET_SHIFT)) & PMU_REG_2P5_SET_BO_OFFSET_MASK)
  0b52b1: line 17996 define PMU_REG_2P5_SET_OUTPUT_TRG_MASK (0x1F00U)
  0b52df: line 17997 define PMU_REG_2P5_SET_OUTPUT_TRG_SHIFT (8U)
  0b5309: line 17998 define PMU_REG_2P5_SET_OUTPUT_TRG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_SET_OUTPUT_TRG_SHIFT)) & PMU_REG_2P5_SET_OUTPUT_TRG_MASK)
  0b5391: line 17999 define PMU_REG_2P5_SET_BO_VDD2P5_MASK (0x10000U)
  0b53bf: line 18000 define PMU_REG_2P5_SET_BO_VDD2P5_SHIFT (16U)
  0b53e9: line 18001 define PMU_REG_2P5_SET_BO_VDD2P5(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_SET_BO_VDD2P5_SHIFT)) & PMU_REG_2P5_SET_BO_VDD2P5_MASK)
  0b546e: line 18002 define PMU_REG_2P5_SET_OK_VDD2P5_MASK (0x20000U)
  0b549c: line 18003 define PMU_REG_2P5_SET_OK_VDD2P5_SHIFT (17U)
  0b54c6: line 18004 define PMU_REG_2P5_SET_OK_VDD2P5(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_SET_OK_VDD2P5_SHIFT)) & PMU_REG_2P5_SET_OK_VDD2P5_MASK)
  0b554b: line 18005 define PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_MASK (0x40000U)
  0b5582: line 18006 define PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_SHIFT (18U)
  0b55b5: line 18007 define PMU_REG_2P5_SET_ENABLE_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_SHIFT)) & PMU_REG_2P5_SET_ENABLE_WEAK_LINREG_MASK)
  0b5655: line 18012 define PMU_REG_2P5_CLR_ENABLE_LINREG_MASK (0x1U)
  0b5683: line 18013 define PMU_REG_2P5_CLR_ENABLE_LINREG_SHIFT (0U)
  0b56b0: line 18014 define PMU_REG_2P5_CLR_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_CLR_ENABLE_LINREG_SHIFT)) & PMU_REG_2P5_CLR_ENABLE_LINREG_MASK)
  0b5741: line 18015 define PMU_REG_2P5_CLR_ENABLE_BO_MASK (0x2U)
  0b576b: line 18016 define PMU_REG_2P5_CLR_ENABLE_BO_SHIFT (1U)
  0b5794: line 18017 define PMU_REG_2P5_CLR_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_CLR_ENABLE_BO_SHIFT)) & PMU_REG_2P5_CLR_ENABLE_BO_MASK)
  0b5819: line 18018 define PMU_REG_2P5_CLR_ENABLE_ILIMIT_MASK (0x4U)
  0b5847: line 18019 define PMU_REG_2P5_CLR_ENABLE_ILIMIT_SHIFT (2U)
  0b5874: line 18020 define PMU_REG_2P5_CLR_ENABLE_ILIMIT(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_CLR_ENABLE_ILIMIT_SHIFT)) & PMU_REG_2P5_CLR_ENABLE_ILIMIT_MASK)
  0b5905: line 18021 define PMU_REG_2P5_CLR_ENABLE_PULLDOWN_MASK (0x8U)
  0b5935: line 18022 define PMU_REG_2P5_CLR_ENABLE_PULLDOWN_SHIFT (3U)
  0b5964: line 18023 define PMU_REG_2P5_CLR_ENABLE_PULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_CLR_ENABLE_PULLDOWN_SHIFT)) & PMU_REG_2P5_CLR_ENABLE_PULLDOWN_MASK)
  0b59fb: line 18024 define PMU_REG_2P5_CLR_BO_OFFSET_MASK (0x70U)
  0b5a26: line 18025 define PMU_REG_2P5_CLR_BO_OFFSET_SHIFT (4U)
  0b5a4f: line 18026 define PMU_REG_2P5_CLR_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_CLR_BO_OFFSET_SHIFT)) & PMU_REG_2P5_CLR_BO_OFFSET_MASK)
  0b5ad4: line 18027 define PMU_REG_2P5_CLR_OUTPUT_TRG_MASK (0x1F00U)
  0b5b02: line 18028 define PMU_REG_2P5_CLR_OUTPUT_TRG_SHIFT (8U)
  0b5b2c: line 18029 define PMU_REG_2P5_CLR_OUTPUT_TRG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_CLR_OUTPUT_TRG_SHIFT)) & PMU_REG_2P5_CLR_OUTPUT_TRG_MASK)
  0b5bb4: line 18030 define PMU_REG_2P5_CLR_BO_VDD2P5_MASK (0x10000U)
  0b5be2: line 18031 define PMU_REG_2P5_CLR_BO_VDD2P5_SHIFT (16U)
  0b5c0c: line 18032 define PMU_REG_2P5_CLR_BO_VDD2P5(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_CLR_BO_VDD2P5_SHIFT)) & PMU_REG_2P5_CLR_BO_VDD2P5_MASK)
  0b5c91: line 18033 define PMU_REG_2P5_CLR_OK_VDD2P5_MASK (0x20000U)
  0b5cbf: line 18034 define PMU_REG_2P5_CLR_OK_VDD2P5_SHIFT (17U)
  0b5ce9: line 18035 define PMU_REG_2P5_CLR_OK_VDD2P5(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_CLR_OK_VDD2P5_SHIFT)) & PMU_REG_2P5_CLR_OK_VDD2P5_MASK)
  0b5d6e: line 18036 define PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_MASK (0x40000U)
  0b5da5: line 18037 define PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_SHIFT (18U)
  0b5dd8: line 18038 define PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_SHIFT)) & PMU_REG_2P5_CLR_ENABLE_WEAK_LINREG_MASK)
  0b5e78: line 18043 define PMU_REG_2P5_TOG_ENABLE_LINREG_MASK (0x1U)
  0b5ea6: line 18044 define PMU_REG_2P5_TOG_ENABLE_LINREG_SHIFT (0U)
  0b5ed3: line 18045 define PMU_REG_2P5_TOG_ENABLE_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_TOG_ENABLE_LINREG_SHIFT)) & PMU_REG_2P5_TOG_ENABLE_LINREG_MASK)
  0b5f64: line 18046 define PMU_REG_2P5_TOG_ENABLE_BO_MASK (0x2U)
  0b5f8e: line 18047 define PMU_REG_2P5_TOG_ENABLE_BO_SHIFT (1U)
  0b5fb7: line 18048 define PMU_REG_2P5_TOG_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_TOG_ENABLE_BO_SHIFT)) & PMU_REG_2P5_TOG_ENABLE_BO_MASK)
  0b603c: line 18049 define PMU_REG_2P5_TOG_ENABLE_ILIMIT_MASK (0x4U)
  0b606a: line 18050 define PMU_REG_2P5_TOG_ENABLE_ILIMIT_SHIFT (2U)
  0b6097: line 18051 define PMU_REG_2P5_TOG_ENABLE_ILIMIT(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_TOG_ENABLE_ILIMIT_SHIFT)) & PMU_REG_2P5_TOG_ENABLE_ILIMIT_MASK)
  0b6128: line 18052 define PMU_REG_2P5_TOG_ENABLE_PULLDOWN_MASK (0x8U)
  0b6158: line 18053 define PMU_REG_2P5_TOG_ENABLE_PULLDOWN_SHIFT (3U)
  0b6187: line 18054 define PMU_REG_2P5_TOG_ENABLE_PULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_TOG_ENABLE_PULLDOWN_SHIFT)) & PMU_REG_2P5_TOG_ENABLE_PULLDOWN_MASK)
  0b621e: line 18055 define PMU_REG_2P5_TOG_BO_OFFSET_MASK (0x70U)
  0b6249: line 18056 define PMU_REG_2P5_TOG_BO_OFFSET_SHIFT (4U)
  0b6272: line 18057 define PMU_REG_2P5_TOG_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_TOG_BO_OFFSET_SHIFT)) & PMU_REG_2P5_TOG_BO_OFFSET_MASK)
  0b62f7: line 18058 define PMU_REG_2P5_TOG_OUTPUT_TRG_MASK (0x1F00U)
  0b6325: line 18059 define PMU_REG_2P5_TOG_OUTPUT_TRG_SHIFT (8U)
  0b634f: line 18060 define PMU_REG_2P5_TOG_OUTPUT_TRG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_TOG_OUTPUT_TRG_SHIFT)) & PMU_REG_2P5_TOG_OUTPUT_TRG_MASK)
  0b63d7: line 18061 define PMU_REG_2P5_TOG_BO_VDD2P5_MASK (0x10000U)
  0b6405: line 18062 define PMU_REG_2P5_TOG_BO_VDD2P5_SHIFT (16U)
  0b642f: line 18063 define PMU_REG_2P5_TOG_BO_VDD2P5(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_TOG_BO_VDD2P5_SHIFT)) & PMU_REG_2P5_TOG_BO_VDD2P5_MASK)
  0b64b4: line 18064 define PMU_REG_2P5_TOG_OK_VDD2P5_MASK (0x20000U)
  0b64e2: line 18065 define PMU_REG_2P5_TOG_OK_VDD2P5_SHIFT (17U)
  0b650c: line 18066 define PMU_REG_2P5_TOG_OK_VDD2P5(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_TOG_OK_VDD2P5_SHIFT)) & PMU_REG_2P5_TOG_OK_VDD2P5_MASK)
  0b6591: line 18067 define PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_MASK (0x40000U)
  0b65c8: line 18068 define PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_SHIFT (18U)
  0b65fb: line 18069 define PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_SHIFT)) & PMU_REG_2P5_TOG_ENABLE_WEAK_LINREG_MASK)
  0b669b: line 18074 define PMU_REG_CORE_REG0_TARG_MASK (0x1FU)
  0b66c3: line 18075 define PMU_REG_CORE_REG0_TARG_SHIFT (0U)
  0b66e9: line 18076 define PMU_REG_CORE_REG0_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_REG0_TARG_SHIFT)) & PMU_REG_CORE_REG0_TARG_MASK)
  0b6765: line 18077 define PMU_REG_CORE_REG0_ADJ_MASK (0x1E0U)
  0b678d: line 18078 define PMU_REG_CORE_REG0_ADJ_SHIFT (5U)
  0b67b2: line 18079 define PMU_REG_CORE_REG0_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_REG0_ADJ_SHIFT)) & PMU_REG_CORE_REG0_ADJ_MASK)
  0b682b: line 18080 define PMU_REG_CORE_REG1_TARG_MASK (0x3E00U)
  0b6855: line 18081 define PMU_REG_CORE_REG1_TARG_SHIFT (9U)
  0b687b: line 18082 define PMU_REG_CORE_REG1_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_REG1_TARG_SHIFT)) & PMU_REG_CORE_REG1_TARG_MASK)
  0b68f7: line 18083 define PMU_REG_CORE_REG1_ADJ_MASK (0x3C000U)
  0b6921: line 18084 define PMU_REG_CORE_REG1_ADJ_SHIFT (14U)
  0b6947: line 18085 define PMU_REG_CORE_REG1_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_REG1_ADJ_SHIFT)) & PMU_REG_CORE_REG1_ADJ_MASK)
  0b69c0: line 18086 define PMU_REG_CORE_REG2_TARG_MASK (0x7C0000U)
  0b69ec: line 18087 define PMU_REG_CORE_REG2_TARG_SHIFT (18U)
  0b6a13: line 18088 define PMU_REG_CORE_REG2_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_REG2_TARG_SHIFT)) & PMU_REG_CORE_REG2_TARG_MASK)
  0b6a8f: line 18089 define PMU_REG_CORE_REG2_ADJ_MASK (0x7800000U)
  0b6abb: line 18090 define PMU_REG_CORE_REG2_ADJ_SHIFT (23U)
  0b6ae1: line 18091 define PMU_REG_CORE_REG2_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_REG2_ADJ_SHIFT)) & PMU_REG_CORE_REG2_ADJ_MASK)
  0b6b5a: line 18092 define PMU_REG_CORE_RAMP_RATE_MASK (0x18000000U)
  0b6b88: line 18093 define PMU_REG_CORE_RAMP_RATE_SHIFT (27U)
  0b6baf: line 18094 define PMU_REG_CORE_RAMP_RATE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_RAMP_RATE_SHIFT)) & PMU_REG_CORE_RAMP_RATE_MASK)
  0b6c2b: line 18095 define PMU_REG_CORE_FET_ODRIVE_MASK (0x20000000U)
  0b6c5a: line 18096 define PMU_REG_CORE_FET_ODRIVE_SHIFT (29U)
  0b6c82: line 18097 define PMU_REG_CORE_FET_ODRIVE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_FET_ODRIVE_SHIFT)) & PMU_REG_CORE_FET_ODRIVE_MASK)
  0b6d01: line 18102 define PMU_REG_CORE_SET_REG0_TARG_MASK (0x1FU)
  0b6d2d: line 18103 define PMU_REG_CORE_SET_REG0_TARG_SHIFT (0U)
  0b6d57: line 18104 define PMU_REG_CORE_SET_REG0_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_REG0_TARG_SHIFT)) & PMU_REG_CORE_SET_REG0_TARG_MASK)
  0b6ddf: line 18105 define PMU_REG_CORE_SET_REG0_ADJ_MASK (0x1E0U)
  0b6e0b: line 18106 define PMU_REG_CORE_SET_REG0_ADJ_SHIFT (5U)
  0b6e34: line 18107 define PMU_REG_CORE_SET_REG0_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_REG0_ADJ_SHIFT)) & PMU_REG_CORE_SET_REG0_ADJ_MASK)
  0b6eb9: line 18108 define PMU_REG_CORE_SET_REG1_TARG_MASK (0x3E00U)
  0b6ee7: line 18109 define PMU_REG_CORE_SET_REG1_TARG_SHIFT (9U)
  0b6f11: line 18110 define PMU_REG_CORE_SET_REG1_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_REG1_TARG_SHIFT)) & PMU_REG_CORE_SET_REG1_TARG_MASK)
  0b6f99: line 18111 define PMU_REG_CORE_SET_REG1_ADJ_MASK (0x3C000U)
  0b6fc7: line 18112 define PMU_REG_CORE_SET_REG1_ADJ_SHIFT (14U)
  0b6ff1: line 18113 define PMU_REG_CORE_SET_REG1_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_REG1_ADJ_SHIFT)) & PMU_REG_CORE_SET_REG1_ADJ_MASK)
  0b7076: line 18114 define PMU_REG_CORE_SET_REG2_TARG_MASK (0x7C0000U)
  0b70a6: line 18115 define PMU_REG_CORE_SET_REG2_TARG_SHIFT (18U)
  0b70d1: line 18116 define PMU_REG_CORE_SET_REG2_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_REG2_TARG_SHIFT)) & PMU_REG_CORE_SET_REG2_TARG_MASK)
  0b7159: line 18117 define PMU_REG_CORE_SET_REG2_ADJ_MASK (0x7800000U)
  0b7189: line 18118 define PMU_REG_CORE_SET_REG2_ADJ_SHIFT (23U)
  0b71b3: line 18119 define PMU_REG_CORE_SET_REG2_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_REG2_ADJ_SHIFT)) & PMU_REG_CORE_SET_REG2_ADJ_MASK)
  0b7238: line 18120 define PMU_REG_CORE_SET_RAMP_RATE_MASK (0x18000000U)
  0b726a: line 18121 define PMU_REG_CORE_SET_RAMP_RATE_SHIFT (27U)
  0b7295: line 18122 define PMU_REG_CORE_SET_RAMP_RATE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_RAMP_RATE_SHIFT)) & PMU_REG_CORE_SET_RAMP_RATE_MASK)
  0b731d: line 18123 define PMU_REG_CORE_SET_FET_ODRIVE_MASK (0x20000000U)
  0b7350: line 18124 define PMU_REG_CORE_SET_FET_ODRIVE_SHIFT (29U)
  0b737c: line 18125 define PMU_REG_CORE_SET_FET_ODRIVE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_SET_FET_ODRIVE_SHIFT)) & PMU_REG_CORE_SET_FET_ODRIVE_MASK)
  0b7407: line 18130 define PMU_REG_CORE_CLR_REG0_TARG_MASK (0x1FU)
  0b7433: line 18131 define PMU_REG_CORE_CLR_REG0_TARG_SHIFT (0U)
  0b745d: line 18132 define PMU_REG_CORE_CLR_REG0_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_REG0_TARG_SHIFT)) & PMU_REG_CORE_CLR_REG0_TARG_MASK)
  0b74e5: line 18133 define PMU_REG_CORE_CLR_REG0_ADJ_MASK (0x1E0U)
  0b7511: line 18134 define PMU_REG_CORE_CLR_REG0_ADJ_SHIFT (5U)
  0b753a: line 18135 define PMU_REG_CORE_CLR_REG0_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_REG0_ADJ_SHIFT)) & PMU_REG_CORE_CLR_REG0_ADJ_MASK)
  0b75bf: line 18136 define PMU_REG_CORE_CLR_REG1_TARG_MASK (0x3E00U)
  0b75ed: line 18137 define PMU_REG_CORE_CLR_REG1_TARG_SHIFT (9U)
  0b7617: line 18138 define PMU_REG_CORE_CLR_REG1_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_REG1_TARG_SHIFT)) & PMU_REG_CORE_CLR_REG1_TARG_MASK)
  0b769f: line 18139 define PMU_REG_CORE_CLR_REG1_ADJ_MASK (0x3C000U)
  0b76cd: line 18140 define PMU_REG_CORE_CLR_REG1_ADJ_SHIFT (14U)
  0b76f7: line 18141 define PMU_REG_CORE_CLR_REG1_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_REG1_ADJ_SHIFT)) & PMU_REG_CORE_CLR_REG1_ADJ_MASK)
  0b777c: line 18142 define PMU_REG_CORE_CLR_REG2_TARG_MASK (0x7C0000U)
  0b77ac: line 18143 define PMU_REG_CORE_CLR_REG2_TARG_SHIFT (18U)
  0b77d7: line 18144 define PMU_REG_CORE_CLR_REG2_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_REG2_TARG_SHIFT)) & PMU_REG_CORE_CLR_REG2_TARG_MASK)
  0b785f: line 18145 define PMU_REG_CORE_CLR_REG2_ADJ_MASK (0x7800000U)
  0b788f: line 18146 define PMU_REG_CORE_CLR_REG2_ADJ_SHIFT (23U)
  0b78b9: line 18147 define PMU_REG_CORE_CLR_REG2_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_REG2_ADJ_SHIFT)) & PMU_REG_CORE_CLR_REG2_ADJ_MASK)
  0b793e: line 18148 define PMU_REG_CORE_CLR_RAMP_RATE_MASK (0x18000000U)
  0b7970: line 18149 define PMU_REG_CORE_CLR_RAMP_RATE_SHIFT (27U)
  0b799b: line 18150 define PMU_REG_CORE_CLR_RAMP_RATE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_RAMP_RATE_SHIFT)) & PMU_REG_CORE_CLR_RAMP_RATE_MASK)
  0b7a23: line 18151 define PMU_REG_CORE_CLR_FET_ODRIVE_MASK (0x20000000U)
  0b7a56: line 18152 define PMU_REG_CORE_CLR_FET_ODRIVE_SHIFT (29U)
  0b7a82: line 18153 define PMU_REG_CORE_CLR_FET_ODRIVE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_CLR_FET_ODRIVE_SHIFT)) & PMU_REG_CORE_CLR_FET_ODRIVE_MASK)
  0b7b0d: line 18158 define PMU_REG_CORE_TOG_REG0_TARG_MASK (0x1FU)
  0b7b39: line 18159 define PMU_REG_CORE_TOG_REG0_TARG_SHIFT (0U)
  0b7b63: line 18160 define PMU_REG_CORE_TOG_REG0_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_REG0_TARG_SHIFT)) & PMU_REG_CORE_TOG_REG0_TARG_MASK)
  0b7beb: line 18161 define PMU_REG_CORE_TOG_REG0_ADJ_MASK (0x1E0U)
  0b7c17: line 18162 define PMU_REG_CORE_TOG_REG0_ADJ_SHIFT (5U)
  0b7c40: line 18163 define PMU_REG_CORE_TOG_REG0_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_REG0_ADJ_SHIFT)) & PMU_REG_CORE_TOG_REG0_ADJ_MASK)
  0b7cc5: line 18164 define PMU_REG_CORE_TOG_REG1_TARG_MASK (0x3E00U)
  0b7cf3: line 18165 define PMU_REG_CORE_TOG_REG1_TARG_SHIFT (9U)
  0b7d1d: line 18166 define PMU_REG_CORE_TOG_REG1_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_REG1_TARG_SHIFT)) & PMU_REG_CORE_TOG_REG1_TARG_MASK)
  0b7da5: line 18167 define PMU_REG_CORE_TOG_REG1_ADJ_MASK (0x3C000U)
  0b7dd3: line 18168 define PMU_REG_CORE_TOG_REG1_ADJ_SHIFT (14U)
  0b7dfd: line 18169 define PMU_REG_CORE_TOG_REG1_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_REG1_ADJ_SHIFT)) & PMU_REG_CORE_TOG_REG1_ADJ_MASK)
  0b7e82: line 18170 define PMU_REG_CORE_TOG_REG2_TARG_MASK (0x7C0000U)
  0b7eb2: line 18171 define PMU_REG_CORE_TOG_REG2_TARG_SHIFT (18U)
  0b7edd: line 18172 define PMU_REG_CORE_TOG_REG2_TARG(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_REG2_TARG_SHIFT)) & PMU_REG_CORE_TOG_REG2_TARG_MASK)
  0b7f65: line 18173 define PMU_REG_CORE_TOG_REG2_ADJ_MASK (0x7800000U)
  0b7f95: line 18174 define PMU_REG_CORE_TOG_REG2_ADJ_SHIFT (23U)
  0b7fbf: line 18175 define PMU_REG_CORE_TOG_REG2_ADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_REG2_ADJ_SHIFT)) & PMU_REG_CORE_TOG_REG2_ADJ_MASK)
  0b8044: line 18176 define PMU_REG_CORE_TOG_RAMP_RATE_MASK (0x18000000U)
  0b8076: line 18177 define PMU_REG_CORE_TOG_RAMP_RATE_SHIFT (27U)
  0b80a1: line 18178 define PMU_REG_CORE_TOG_RAMP_RATE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_RAMP_RATE_SHIFT)) & PMU_REG_CORE_TOG_RAMP_RATE_MASK)
  0b8129: line 18179 define PMU_REG_CORE_TOG_FET_ODRIVE_MASK (0x20000000U)
  0b815c: line 18180 define PMU_REG_CORE_TOG_FET_ODRIVE_SHIFT (29U)
  0b8188: line 18181 define PMU_REG_CORE_TOG_FET_ODRIVE(x) (((uint32_t)(((uint32_t)(x)) << PMU_REG_CORE_TOG_FET_ODRIVE_SHIFT)) & PMU_REG_CORE_TOG_FET_ODRIVE_MASK)
  0b8213: line 18186 define PMU_MISC0_REFTOP_PWD_MASK (0x1U)
  0b8238: line 18187 define PMU_MISC0_REFTOP_PWD_SHIFT (0U)
  0b825c: line 18188 define PMU_MISC0_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_REFTOP_PWD_SHIFT)) & PMU_MISC0_REFTOP_PWD_MASK)
  0b82d2: line 18189 define PMU_MISC0_REFTOP_SELFBIASOFF_MASK (0x8U)
  0b82ff: line 18190 define PMU_MISC0_REFTOP_SELFBIASOFF_SHIFT (3U)
  0b832b: line 18191 define PMU_MISC0_REFTOP_SELFBIASOFF(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_REFTOP_SELFBIASOFF_SHIFT)) & PMU_MISC0_REFTOP_SELFBIASOFF_MASK)
  0b83b9: line 18192 define PMU_MISC0_REFTOP_VBGADJ_MASK (0x70U)
  0b83e2: line 18193 define PMU_MISC0_REFTOP_VBGADJ_SHIFT (4U)
  0b8409: line 18194 define PMU_MISC0_REFTOP_VBGADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_REFTOP_VBGADJ_SHIFT)) & PMU_MISC0_REFTOP_VBGADJ_MASK)
  0b8488: line 18195 define PMU_MISC0_REFTOP_VBGUP_MASK (0x80U)
  0b84b0: line 18196 define PMU_MISC0_REFTOP_VBGUP_SHIFT (7U)
  0b84d6: line 18197 define PMU_MISC0_REFTOP_VBGUP(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_REFTOP_VBGUP_SHIFT)) & PMU_MISC0_REFTOP_VBGUP_MASK)
  0b8552: line 18198 define PMU_MISC0_STOP_MODE_CONFIG_MASK (0xC00U)
  0b857f: line 18199 define PMU_MISC0_STOP_MODE_CONFIG_SHIFT (10U)
  0b85aa: line 18200 define PMU_MISC0_STOP_MODE_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_STOP_MODE_CONFIG_SHIFT)) & PMU_MISC0_STOP_MODE_CONFIG_MASK)
  0b8632: line 18201 define PMU_MISC0_DISCON_HIGH_SNVS_MASK (0x1000U)
  0b8660: line 18202 define PMU_MISC0_DISCON_HIGH_SNVS_SHIFT (12U)
  0b868b: line 18203 define PMU_MISC0_DISCON_HIGH_SNVS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_DISCON_HIGH_SNVS_SHIFT)) & PMU_MISC0_DISCON_HIGH_SNVS_MASK)
  0b8713: line 18204 define PMU_MISC0_OSC_I_MASK (0x6000U)
  0b8736: line 18205 define PMU_MISC0_OSC_I_SHIFT (13U)
  0b8756: line 18206 define PMU_MISC0_OSC_I(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_OSC_I_SHIFT)) & PMU_MISC0_OSC_I_MASK)
  0b87bd: line 18207 define PMU_MISC0_OSC_XTALOK_MASK (0x8000U)
  0b87e5: line 18208 define PMU_MISC0_OSC_XTALOK_SHIFT (15U)
  0b880a: line 18209 define PMU_MISC0_OSC_XTALOK(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_OSC_XTALOK_SHIFT)) & PMU_MISC0_OSC_XTALOK_MASK)
  0b8880: line 18210 define PMU_MISC0_OSC_XTALOK_EN_MASK (0x10000U)
  0b88ac: line 18211 define PMU_MISC0_OSC_XTALOK_EN_SHIFT (16U)
  0b88d4: line 18212 define PMU_MISC0_OSC_XTALOK_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_OSC_XTALOK_EN_SHIFT)) & PMU_MISC0_OSC_XTALOK_EN_MASK)
  0b8953: line 18213 define PMU_MISC0_CLKGATE_CTRL_MASK (0x2000000U)
  0b8980: line 18214 define PMU_MISC0_CLKGATE_CTRL_SHIFT (25U)
  0b89a7: line 18215 define PMU_MISC0_CLKGATE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLKGATE_CTRL_SHIFT)) & PMU_MISC0_CLKGATE_CTRL_MASK)
  0b8a23: line 18216 define PMU_MISC0_CLKGATE_DELAY_MASK (0x1C000000U)
  0b8a52: line 18217 define PMU_MISC0_CLKGATE_DELAY_SHIFT (26U)
  0b8a7a: line 18218 define PMU_MISC0_CLKGATE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLKGATE_DELAY_SHIFT)) & PMU_MISC0_CLKGATE_DELAY_MASK)
  0b8af9: line 18219 define PMU_MISC0_RTC_XTAL_SOURCE_MASK (0x20000000U)
  0b8b2a: line 18220 define PMU_MISC0_RTC_XTAL_SOURCE_SHIFT (29U)
  0b8b54: line 18221 define PMU_MISC0_RTC_XTAL_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_RTC_XTAL_SOURCE_SHIFT)) & PMU_MISC0_RTC_XTAL_SOURCE_MASK)
  0b8bd9: line 18222 define PMU_MISC0_XTAL_24M_PWD_MASK (0x40000000U)
  0b8c07: line 18223 define PMU_MISC0_XTAL_24M_PWD_SHIFT (30U)
  0b8c2e: line 18224 define PMU_MISC0_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_XTAL_24M_PWD_SHIFT)) & PMU_MISC0_XTAL_24M_PWD_MASK)
  0b8caa: line 18225 define PMU_MISC0_VID_PLL_PREDIV_MASK (0x80000000U)
  0b8cda: line 18226 define PMU_MISC0_VID_PLL_PREDIV_SHIFT (31U)
  0b8d03: line 18227 define PMU_MISC0_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_VID_PLL_PREDIV_SHIFT)) & PMU_MISC0_VID_PLL_PREDIV_MASK)
  0b8d85: line 18232 define PMU_MISC0_SET_REFTOP_PWD_MASK (0x1U)
  0b8dae: line 18233 define PMU_MISC0_SET_REFTOP_PWD_SHIFT (0U)
  0b8dd6: line 18234 define PMU_MISC0_SET_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_REFTOP_PWD_SHIFT)) & PMU_MISC0_SET_REFTOP_PWD_MASK)
  0b8e58: line 18235 define PMU_MISC0_SET_REFTOP_SELFBIASOFF_MASK (0x8U)
  0b8e89: line 18236 define PMU_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT (3U)
  0b8eb9: line 18237 define PMU_MISC0_SET_REFTOP_SELFBIASOFF(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT)) & PMU_MISC0_SET_REFTOP_SELFBIASOFF_MASK)
  0b8f53: line 18238 define PMU_MISC0_SET_REFTOP_VBGADJ_MASK (0x70U)
  0b8f80: line 18239 define PMU_MISC0_SET_REFTOP_VBGADJ_SHIFT (4U)
  0b8fab: line 18240 define PMU_MISC0_SET_REFTOP_VBGADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_REFTOP_VBGADJ_SHIFT)) & PMU_MISC0_SET_REFTOP_VBGADJ_MASK)
  0b9036: line 18241 define PMU_MISC0_SET_REFTOP_VBGUP_MASK (0x80U)
  0b9062: line 18242 define PMU_MISC0_SET_REFTOP_VBGUP_SHIFT (7U)
  0b908c: line 18243 define PMU_MISC0_SET_REFTOP_VBGUP(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_REFTOP_VBGUP_SHIFT)) & PMU_MISC0_SET_REFTOP_VBGUP_MASK)
  0b9114: line 18244 define PMU_MISC0_SET_STOP_MODE_CONFIG_MASK (0xC00U)
  0b9145: line 18245 define PMU_MISC0_SET_STOP_MODE_CONFIG_SHIFT (10U)
  0b9174: line 18246 define PMU_MISC0_SET_STOP_MODE_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_STOP_MODE_CONFIG_SHIFT)) & PMU_MISC0_SET_STOP_MODE_CONFIG_MASK)
  0b9208: line 18247 define PMU_MISC0_SET_DISCON_HIGH_SNVS_MASK (0x1000U)
  0b923a: line 18248 define PMU_MISC0_SET_DISCON_HIGH_SNVS_SHIFT (12U)
  0b9269: line 18249 define PMU_MISC0_SET_DISCON_HIGH_SNVS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_DISCON_HIGH_SNVS_SHIFT)) & PMU_MISC0_SET_DISCON_HIGH_SNVS_MASK)
  0b92fd: line 18250 define PMU_MISC0_SET_OSC_I_MASK (0x6000U)
  0b9324: line 18251 define PMU_MISC0_SET_OSC_I_SHIFT (13U)
  0b9348: line 18252 define PMU_MISC0_SET_OSC_I(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_OSC_I_SHIFT)) & PMU_MISC0_SET_OSC_I_MASK)
  0b93bb: line 18253 define PMU_MISC0_SET_OSC_XTALOK_MASK (0x8000U)
  0b93e7: line 18254 define PMU_MISC0_SET_OSC_XTALOK_SHIFT (15U)
  0b9410: line 18255 define PMU_MISC0_SET_OSC_XTALOK(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_OSC_XTALOK_SHIFT)) & PMU_MISC0_SET_OSC_XTALOK_MASK)
  0b9492: line 18256 define PMU_MISC0_SET_OSC_XTALOK_EN_MASK (0x10000U)
  0b94c2: line 18257 define PMU_MISC0_SET_OSC_XTALOK_EN_SHIFT (16U)
  0b94ee: line 18258 define PMU_MISC0_SET_OSC_XTALOK_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_OSC_XTALOK_EN_SHIFT)) & PMU_MISC0_SET_OSC_XTALOK_EN_MASK)
  0b9579: line 18259 define PMU_MISC0_SET_CLKGATE_CTRL_MASK (0x2000000U)
  0b95aa: line 18260 define PMU_MISC0_SET_CLKGATE_CTRL_SHIFT (25U)
  0b95d5: line 18261 define PMU_MISC0_SET_CLKGATE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_CLKGATE_CTRL_SHIFT)) & PMU_MISC0_SET_CLKGATE_CTRL_MASK)
  0b965d: line 18262 define PMU_MISC0_SET_CLKGATE_DELAY_MASK (0x1C000000U)
  0b9690: line 18263 define PMU_MISC0_SET_CLKGATE_DELAY_SHIFT (26U)
  0b96bc: line 18264 define PMU_MISC0_SET_CLKGATE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_CLKGATE_DELAY_SHIFT)) & PMU_MISC0_SET_CLKGATE_DELAY_MASK)
  0b9747: line 18265 define PMU_MISC0_SET_RTC_XTAL_SOURCE_MASK (0x20000000U)
  0b977c: line 18266 define PMU_MISC0_SET_RTC_XTAL_SOURCE_SHIFT (29U)
  0b97aa: line 18267 define PMU_MISC0_SET_RTC_XTAL_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_RTC_XTAL_SOURCE_SHIFT)) & PMU_MISC0_SET_RTC_XTAL_SOURCE_MASK)
  0b983b: line 18268 define PMU_MISC0_SET_XTAL_24M_PWD_MASK (0x40000000U)
  0b986d: line 18269 define PMU_MISC0_SET_XTAL_24M_PWD_SHIFT (30U)
  0b9898: line 18270 define PMU_MISC0_SET_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_XTAL_24M_PWD_SHIFT)) & PMU_MISC0_SET_XTAL_24M_PWD_MASK)
  0b9920: line 18271 define PMU_MISC0_SET_VID_PLL_PREDIV_MASK (0x80000000U)
  0b9954: line 18272 define PMU_MISC0_SET_VID_PLL_PREDIV_SHIFT (31U)
  0b9981: line 18273 define PMU_MISC0_SET_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_SET_VID_PLL_PREDIV_SHIFT)) & PMU_MISC0_SET_VID_PLL_PREDIV_MASK)
  0b9a0f: line 18278 define PMU_MISC0_CLR_REFTOP_PWD_MASK (0x1U)
  0b9a38: line 18279 define PMU_MISC0_CLR_REFTOP_PWD_SHIFT (0U)
  0b9a60: line 18280 define PMU_MISC0_CLR_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_REFTOP_PWD_SHIFT)) & PMU_MISC0_CLR_REFTOP_PWD_MASK)
  0b9ae2: line 18281 define PMU_MISC0_CLR_REFTOP_SELFBIASOFF_MASK (0x8U)
  0b9b13: line 18282 define PMU_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT (3U)
  0b9b43: line 18283 define PMU_MISC0_CLR_REFTOP_SELFBIASOFF(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT)) & PMU_MISC0_CLR_REFTOP_SELFBIASOFF_MASK)
  0b9bdd: line 18284 define PMU_MISC0_CLR_REFTOP_VBGADJ_MASK (0x70U)
  0b9c0a: line 18285 define PMU_MISC0_CLR_REFTOP_VBGADJ_SHIFT (4U)
  0b9c35: line 18286 define PMU_MISC0_CLR_REFTOP_VBGADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_REFTOP_VBGADJ_SHIFT)) & PMU_MISC0_CLR_REFTOP_VBGADJ_MASK)
  0b9cc0: line 18287 define PMU_MISC0_CLR_REFTOP_VBGUP_MASK (0x80U)
  0b9cec: line 18288 define PMU_MISC0_CLR_REFTOP_VBGUP_SHIFT (7U)
  0b9d16: line 18289 define PMU_MISC0_CLR_REFTOP_VBGUP(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_REFTOP_VBGUP_SHIFT)) & PMU_MISC0_CLR_REFTOP_VBGUP_MASK)
  0b9d9e: line 18290 define PMU_MISC0_CLR_STOP_MODE_CONFIG_MASK (0xC00U)
  0b9dcf: line 18291 define PMU_MISC0_CLR_STOP_MODE_CONFIG_SHIFT (10U)
  0b9dfe: line 18292 define PMU_MISC0_CLR_STOP_MODE_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_STOP_MODE_CONFIG_SHIFT)) & PMU_MISC0_CLR_STOP_MODE_CONFIG_MASK)
  0b9e92: line 18293 define PMU_MISC0_CLR_DISCON_HIGH_SNVS_MASK (0x1000U)
  0b9ec4: line 18294 define PMU_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT (12U)
  0b9ef3: line 18295 define PMU_MISC0_CLR_DISCON_HIGH_SNVS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT)) & PMU_MISC0_CLR_DISCON_HIGH_SNVS_MASK)
  0b9f87: line 18296 define PMU_MISC0_CLR_OSC_I_MASK (0x6000U)
  0b9fae: line 18297 define PMU_MISC0_CLR_OSC_I_SHIFT (13U)
  0b9fd2: line 18298 define PMU_MISC0_CLR_OSC_I(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_OSC_I_SHIFT)) & PMU_MISC0_CLR_OSC_I_MASK)
  0ba045: line 18299 define PMU_MISC0_CLR_OSC_XTALOK_MASK (0x8000U)
  0ba071: line 18300 define PMU_MISC0_CLR_OSC_XTALOK_SHIFT (15U)
  0ba09a: line 18301 define PMU_MISC0_CLR_OSC_XTALOK(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_OSC_XTALOK_SHIFT)) & PMU_MISC0_CLR_OSC_XTALOK_MASK)
  0ba11c: line 18302 define PMU_MISC0_CLR_OSC_XTALOK_EN_MASK (0x10000U)
  0ba14c: line 18303 define PMU_MISC0_CLR_OSC_XTALOK_EN_SHIFT (16U)
  0ba178: line 18304 define PMU_MISC0_CLR_OSC_XTALOK_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_OSC_XTALOK_EN_SHIFT)) & PMU_MISC0_CLR_OSC_XTALOK_EN_MASK)
  0ba203: line 18305 define PMU_MISC0_CLR_CLKGATE_CTRL_MASK (0x2000000U)
  0ba234: line 18306 define PMU_MISC0_CLR_CLKGATE_CTRL_SHIFT (25U)
  0ba25f: line 18307 define PMU_MISC0_CLR_CLKGATE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_CLKGATE_CTRL_SHIFT)) & PMU_MISC0_CLR_CLKGATE_CTRL_MASK)
  0ba2e7: line 18308 define PMU_MISC0_CLR_CLKGATE_DELAY_MASK (0x1C000000U)
  0ba31a: line 18309 define PMU_MISC0_CLR_CLKGATE_DELAY_SHIFT (26U)
  0ba346: line 18310 define PMU_MISC0_CLR_CLKGATE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_CLKGATE_DELAY_SHIFT)) & PMU_MISC0_CLR_CLKGATE_DELAY_MASK)
  0ba3d1: line 18311 define PMU_MISC0_CLR_RTC_XTAL_SOURCE_MASK (0x20000000U)
  0ba406: line 18312 define PMU_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT (29U)
  0ba434: line 18313 define PMU_MISC0_CLR_RTC_XTAL_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT)) & PMU_MISC0_CLR_RTC_XTAL_SOURCE_MASK)
  0ba4c5: line 18314 define PMU_MISC0_CLR_XTAL_24M_PWD_MASK (0x40000000U)
  0ba4f7: line 18315 define PMU_MISC0_CLR_XTAL_24M_PWD_SHIFT (30U)
  0ba522: line 18316 define PMU_MISC0_CLR_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_XTAL_24M_PWD_SHIFT)) & PMU_MISC0_CLR_XTAL_24M_PWD_MASK)
  0ba5aa: line 18317 define PMU_MISC0_CLR_VID_PLL_PREDIV_MASK (0x80000000U)
  0ba5de: line 18318 define PMU_MISC0_CLR_VID_PLL_PREDIV_SHIFT (31U)
  0ba60b: line 18319 define PMU_MISC0_CLR_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_CLR_VID_PLL_PREDIV_SHIFT)) & PMU_MISC0_CLR_VID_PLL_PREDIV_MASK)
  0ba699: line 18324 define PMU_MISC0_TOG_REFTOP_PWD_MASK (0x1U)
  0ba6c2: line 18325 define PMU_MISC0_TOG_REFTOP_PWD_SHIFT (0U)
  0ba6ea: line 18326 define PMU_MISC0_TOG_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_REFTOP_PWD_SHIFT)) & PMU_MISC0_TOG_REFTOP_PWD_MASK)
  0ba76c: line 18327 define PMU_MISC0_TOG_REFTOP_SELFBIASOFF_MASK (0x8U)
  0ba79d: line 18328 define PMU_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT (3U)
  0ba7cd: line 18329 define PMU_MISC0_TOG_REFTOP_SELFBIASOFF(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT)) & PMU_MISC0_TOG_REFTOP_SELFBIASOFF_MASK)
  0ba867: line 18330 define PMU_MISC0_TOG_REFTOP_VBGADJ_MASK (0x70U)
  0ba894: line 18331 define PMU_MISC0_TOG_REFTOP_VBGADJ_SHIFT (4U)
  0ba8bf: line 18332 define PMU_MISC0_TOG_REFTOP_VBGADJ(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_REFTOP_VBGADJ_SHIFT)) & PMU_MISC0_TOG_REFTOP_VBGADJ_MASK)
  0ba94a: line 18333 define PMU_MISC0_TOG_REFTOP_VBGUP_MASK (0x80U)
  0ba976: line 18334 define PMU_MISC0_TOG_REFTOP_VBGUP_SHIFT (7U)
  0ba9a0: line 18335 define PMU_MISC0_TOG_REFTOP_VBGUP(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_REFTOP_VBGUP_SHIFT)) & PMU_MISC0_TOG_REFTOP_VBGUP_MASK)
  0baa28: line 18336 define PMU_MISC0_TOG_STOP_MODE_CONFIG_MASK (0xC00U)
  0baa59: line 18337 define PMU_MISC0_TOG_STOP_MODE_CONFIG_SHIFT (10U)
  0baa88: line 18338 define PMU_MISC0_TOG_STOP_MODE_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_STOP_MODE_CONFIG_SHIFT)) & PMU_MISC0_TOG_STOP_MODE_CONFIG_MASK)
  0bab1c: line 18339 define PMU_MISC0_TOG_DISCON_HIGH_SNVS_MASK (0x1000U)
  0bab4e: line 18340 define PMU_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT (12U)
  0bab7d: line 18341 define PMU_MISC0_TOG_DISCON_HIGH_SNVS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT)) & PMU_MISC0_TOG_DISCON_HIGH_SNVS_MASK)
  0bac11: line 18342 define PMU_MISC0_TOG_OSC_I_MASK (0x6000U)
  0bac38: line 18343 define PMU_MISC0_TOG_OSC_I_SHIFT (13U)
  0bac5c: line 18344 define PMU_MISC0_TOG_OSC_I(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_OSC_I_SHIFT)) & PMU_MISC0_TOG_OSC_I_MASK)
  0baccf: line 18345 define PMU_MISC0_TOG_OSC_XTALOK_MASK (0x8000U)
  0bacfb: line 18346 define PMU_MISC0_TOG_OSC_XTALOK_SHIFT (15U)
  0bad24: line 18347 define PMU_MISC0_TOG_OSC_XTALOK(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_OSC_XTALOK_SHIFT)) & PMU_MISC0_TOG_OSC_XTALOK_MASK)
  0bada6: line 18348 define PMU_MISC0_TOG_OSC_XTALOK_EN_MASK (0x10000U)
  0badd6: line 18349 define PMU_MISC0_TOG_OSC_XTALOK_EN_SHIFT (16U)
  0bae02: line 18350 define PMU_MISC0_TOG_OSC_XTALOK_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_OSC_XTALOK_EN_SHIFT)) & PMU_MISC0_TOG_OSC_XTALOK_EN_MASK)
  0bae8d: line 18351 define PMU_MISC0_TOG_CLKGATE_CTRL_MASK (0x2000000U)
  0baebe: line 18352 define PMU_MISC0_TOG_CLKGATE_CTRL_SHIFT (25U)
  0baee9: line 18353 define PMU_MISC0_TOG_CLKGATE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_CLKGATE_CTRL_SHIFT)) & PMU_MISC0_TOG_CLKGATE_CTRL_MASK)
  0baf71: line 18354 define PMU_MISC0_TOG_CLKGATE_DELAY_MASK (0x1C000000U)
  0bafa4: line 18355 define PMU_MISC0_TOG_CLKGATE_DELAY_SHIFT (26U)
  0bafd0: line 18356 define PMU_MISC0_TOG_CLKGATE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_CLKGATE_DELAY_SHIFT)) & PMU_MISC0_TOG_CLKGATE_DELAY_MASK)
  0bb05b: line 18357 define PMU_MISC0_TOG_RTC_XTAL_SOURCE_MASK (0x20000000U)
  0bb090: line 18358 define PMU_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT (29U)
  0bb0be: line 18359 define PMU_MISC0_TOG_RTC_XTAL_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT)) & PMU_MISC0_TOG_RTC_XTAL_SOURCE_MASK)
  0bb14f: line 18360 define PMU_MISC0_TOG_XTAL_24M_PWD_MASK (0x40000000U)
  0bb181: line 18361 define PMU_MISC0_TOG_XTAL_24M_PWD_SHIFT (30U)
  0bb1ac: line 18362 define PMU_MISC0_TOG_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_XTAL_24M_PWD_SHIFT)) & PMU_MISC0_TOG_XTAL_24M_PWD_MASK)
  0bb234: line 18363 define PMU_MISC0_TOG_VID_PLL_PREDIV_MASK (0x80000000U)
  0bb268: line 18364 define PMU_MISC0_TOG_VID_PLL_PREDIV_SHIFT (31U)
  0bb295: line 18365 define PMU_MISC0_TOG_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC0_TOG_VID_PLL_PREDIV_SHIFT)) & PMU_MISC0_TOG_VID_PLL_PREDIV_MASK)
  0bb323: line 18370 define PMU_MISC1_LVDS1_CLK_SEL_MASK (0x1FU)
  0bb34c: line 18371 define PMU_MISC1_LVDS1_CLK_SEL_SHIFT (0U)
  0bb373: line 18372 define PMU_MISC1_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_LVDS1_CLK_SEL_MASK)
  0bb3f2: line 18373 define PMU_MISC1_LVDS2_CLK_SEL_MASK (0x3E0U)
  0bb41c: line 18374 define PMU_MISC1_LVDS2_CLK_SEL_SHIFT (5U)
  0bb443: line 18375 define PMU_MISC1_LVDS2_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_LVDS2_CLK_SEL_SHIFT)) & PMU_MISC1_LVDS2_CLK_SEL_MASK)
  0bb4c2: line 18376 define PMU_MISC1_LVDSCLK1_OBEN_MASK (0x400U)
  0bb4ec: line 18377 define PMU_MISC1_LVDSCLK1_OBEN_SHIFT (10U)
  0bb514: line 18378 define PMU_MISC1_LVDSCLK1_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_LVDSCLK1_OBEN_SHIFT)) & PMU_MISC1_LVDSCLK1_OBEN_MASK)
  0bb593: line 18379 define PMU_MISC1_LVDSCLK2_OBEN_MASK (0x800U)
  0bb5bd: line 18380 define PMU_MISC1_LVDSCLK2_OBEN_SHIFT (11U)
  0bb5e5: line 18381 define PMU_MISC1_LVDSCLK2_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_LVDSCLK2_OBEN_SHIFT)) & PMU_MISC1_LVDSCLK2_OBEN_MASK)
  0bb664: line 18382 define PMU_MISC1_LVDSCLK1_IBEN_MASK (0x1000U)
  0bb68f: line 18383 define PMU_MISC1_LVDSCLK1_IBEN_SHIFT (12U)
  0bb6b7: line 18384 define PMU_MISC1_LVDSCLK1_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_LVDSCLK1_IBEN_SHIFT)) & PMU_MISC1_LVDSCLK1_IBEN_MASK)
  0bb736: line 18385 define PMU_MISC1_LVDSCLK2_IBEN_MASK (0x2000U)
  0bb761: line 18386 define PMU_MISC1_LVDSCLK2_IBEN_SHIFT (13U)
  0bb789: line 18387 define PMU_MISC1_LVDSCLK2_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_LVDSCLK2_IBEN_SHIFT)) & PMU_MISC1_LVDSCLK2_IBEN_MASK)
  0bb808: line 18388 define PMU_MISC1_PFD_480_AUTOGATE_EN_MASK (0x10000U)
  0bb83a: line 18389 define PMU_MISC1_PFD_480_AUTOGATE_EN_SHIFT (16U)
  0bb868: line 18390 define PMU_MISC1_PFD_480_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_PFD_480_AUTOGATE_EN_SHIFT)) & PMU_MISC1_PFD_480_AUTOGATE_EN_MASK)
  0bb8f9: line 18391 define PMU_MISC1_PFD_528_AUTOGATE_EN_MASK (0x20000U)
  0bb92b: line 18392 define PMU_MISC1_PFD_528_AUTOGATE_EN_SHIFT (17U)
  0bb959: line 18393 define PMU_MISC1_PFD_528_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_PFD_528_AUTOGATE_EN_SHIFT)) & PMU_MISC1_PFD_528_AUTOGATE_EN_MASK)
  0bb9ea: line 18394 define PMU_MISC1_IRQ_TEMPPANIC_MASK (0x8000000U)
  0bba18: line 18395 define PMU_MISC1_IRQ_TEMPPANIC_SHIFT (27U)
  0bba40: line 18396 define PMU_MISC1_IRQ_TEMPPANIC(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_IRQ_TEMPPANIC_SHIFT)) & PMU_MISC1_IRQ_TEMPPANIC_MASK)
  0bbabf: line 18397 define PMU_MISC1_IRQ_TEMPLOW_MASK (0x10000000U)
  0bbaec: line 18398 define PMU_MISC1_IRQ_TEMPLOW_SHIFT (28U)
  0bbb12: line 18399 define PMU_MISC1_IRQ_TEMPLOW(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_IRQ_TEMPLOW_SHIFT)) & PMU_MISC1_IRQ_TEMPLOW_MASK)
  0bbb8b: line 18400 define PMU_MISC1_IRQ_TEMPHIGH_MASK (0x20000000U)
  0bbbb9: line 18401 define PMU_MISC1_IRQ_TEMPHIGH_SHIFT (29U)
  0bbbe0: line 18402 define PMU_MISC1_IRQ_TEMPHIGH(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_IRQ_TEMPHIGH_SHIFT)) & PMU_MISC1_IRQ_TEMPHIGH_MASK)
  0bbc5c: line 18403 define PMU_MISC1_IRQ_ANA_BO_MASK (0x40000000U)
  0bbc88: line 18404 define PMU_MISC1_IRQ_ANA_BO_SHIFT (30U)
  0bbcad: line 18405 define PMU_MISC1_IRQ_ANA_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_IRQ_ANA_BO_SHIFT)) & PMU_MISC1_IRQ_ANA_BO_MASK)
  0bbd23: line 18406 define PMU_MISC1_IRQ_DIG_BO_MASK (0x80000000U)
  0bbd4f: line 18407 define PMU_MISC1_IRQ_DIG_BO_SHIFT (31U)
  0bbd74: line 18408 define PMU_MISC1_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_IRQ_DIG_BO_SHIFT)) & PMU_MISC1_IRQ_DIG_BO_MASK)
  0bbdea: line 18413 define PMU_MISC1_SET_LVDS1_CLK_SEL_MASK (0x1FU)
  0bbe17: line 18414 define PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT (0U)
  0bbe42: line 18415 define PMU_MISC1_SET_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_SET_LVDS1_CLK_SEL_MASK)
  0bbecd: line 18416 define PMU_MISC1_SET_LVDS2_CLK_SEL_MASK (0x3E0U)
  0bbefb: line 18417 define PMU_MISC1_SET_LVDS2_CLK_SEL_SHIFT (5U)
  0bbf26: line 18418 define PMU_MISC1_SET_LVDS2_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDS2_CLK_SEL_SHIFT)) & PMU_MISC1_SET_LVDS2_CLK_SEL_MASK)
  0bbfb1: line 18419 define PMU_MISC1_SET_LVDSCLK1_OBEN_MASK (0x400U)
  0bbfdf: line 18420 define PMU_MISC1_SET_LVDSCLK1_OBEN_SHIFT (10U)
  0bc00b: line 18421 define PMU_MISC1_SET_LVDSCLK1_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDSCLK1_OBEN_SHIFT)) & PMU_MISC1_SET_LVDSCLK1_OBEN_MASK)
  0bc096: line 18422 define PMU_MISC1_SET_LVDSCLK2_OBEN_MASK (0x800U)
  0bc0c4: line 18423 define PMU_MISC1_SET_LVDSCLK2_OBEN_SHIFT (11U)
  0bc0f0: line 18424 define PMU_MISC1_SET_LVDSCLK2_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDSCLK2_OBEN_SHIFT)) & PMU_MISC1_SET_LVDSCLK2_OBEN_MASK)
  0bc17b: line 18425 define PMU_MISC1_SET_LVDSCLK1_IBEN_MASK (0x1000U)
  0bc1aa: line 18426 define PMU_MISC1_SET_LVDSCLK1_IBEN_SHIFT (12U)
  0bc1d6: line 18427 define PMU_MISC1_SET_LVDSCLK1_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDSCLK1_IBEN_SHIFT)) & PMU_MISC1_SET_LVDSCLK1_IBEN_MASK)
  0bc261: line 18428 define PMU_MISC1_SET_LVDSCLK2_IBEN_MASK (0x2000U)
  0bc290: line 18429 define PMU_MISC1_SET_LVDSCLK2_IBEN_SHIFT (13U)
  0bc2bc: line 18430 define PMU_MISC1_SET_LVDSCLK2_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_LVDSCLK2_IBEN_SHIFT)) & PMU_MISC1_SET_LVDSCLK2_IBEN_MASK)
  0bc347: line 18431 define PMU_MISC1_SET_PFD_480_AUTOGATE_EN_MASK (0x10000U)
  0bc37d: line 18432 define PMU_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT (16U)
  0bc3af: line 18433 define PMU_MISC1_SET_PFD_480_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT)) & PMU_MISC1_SET_PFD_480_AUTOGATE_EN_MASK)
  0bc44c: line 18434 define PMU_MISC1_SET_PFD_528_AUTOGATE_EN_MASK (0x20000U)
  0bc482: line 18435 define PMU_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT (17U)
  0bc4b4: line 18436 define PMU_MISC1_SET_PFD_528_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT)) & PMU_MISC1_SET_PFD_528_AUTOGATE_EN_MASK)
  0bc551: line 18437 define PMU_MISC1_SET_IRQ_TEMPPANIC_MASK (0x8000000U)
  0bc583: line 18438 define PMU_MISC1_SET_IRQ_TEMPPANIC_SHIFT (27U)
  0bc5af: line 18439 define PMU_MISC1_SET_IRQ_TEMPPANIC(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_IRQ_TEMPPANIC_SHIFT)) & PMU_MISC1_SET_IRQ_TEMPPANIC_MASK)
  0bc63a: line 18440 define PMU_MISC1_SET_IRQ_TEMPLOW_MASK (0x10000000U)
  0bc66b: line 18441 define PMU_MISC1_SET_IRQ_TEMPLOW_SHIFT (28U)
  0bc695: line 18442 define PMU_MISC1_SET_IRQ_TEMPLOW(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_IRQ_TEMPLOW_SHIFT)) & PMU_MISC1_SET_IRQ_TEMPLOW_MASK)
  0bc71a: line 18443 define PMU_MISC1_SET_IRQ_TEMPHIGH_MASK (0x20000000U)
  0bc74c: line 18444 define PMU_MISC1_SET_IRQ_TEMPHIGH_SHIFT (29U)
  0bc777: line 18445 define PMU_MISC1_SET_IRQ_TEMPHIGH(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_IRQ_TEMPHIGH_SHIFT)) & PMU_MISC1_SET_IRQ_TEMPHIGH_MASK)
  0bc7ff: line 18446 define PMU_MISC1_SET_IRQ_ANA_BO_MASK (0x40000000U)
  0bc82f: line 18447 define PMU_MISC1_SET_IRQ_ANA_BO_SHIFT (30U)
  0bc858: line 18448 define PMU_MISC1_SET_IRQ_ANA_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_IRQ_ANA_BO_SHIFT)) & PMU_MISC1_SET_IRQ_ANA_BO_MASK)
  0bc8da: line 18449 define PMU_MISC1_SET_IRQ_DIG_BO_MASK (0x80000000U)
  0bc90a: line 18450 define PMU_MISC1_SET_IRQ_DIG_BO_SHIFT (31U)
  0bc933: line 18451 define PMU_MISC1_SET_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_SET_IRQ_DIG_BO_SHIFT)) & PMU_MISC1_SET_IRQ_DIG_BO_MASK)
  0bc9b5: line 18456 define PMU_MISC1_CLR_LVDS1_CLK_SEL_MASK (0x1FU)
  0bc9e2: line 18457 define PMU_MISC1_CLR_LVDS1_CLK_SEL_SHIFT (0U)
  0bca0d: line 18458 define PMU_MISC1_CLR_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_CLR_LVDS1_CLK_SEL_MASK)
  0bca98: line 18459 define PMU_MISC1_CLR_LVDS2_CLK_SEL_MASK (0x3E0U)
  0bcac6: line 18460 define PMU_MISC1_CLR_LVDS2_CLK_SEL_SHIFT (5U)
  0bcaf1: line 18461 define PMU_MISC1_CLR_LVDS2_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_LVDS2_CLK_SEL_SHIFT)) & PMU_MISC1_CLR_LVDS2_CLK_SEL_MASK)
  0bcb7c: line 18462 define PMU_MISC1_CLR_LVDSCLK1_OBEN_MASK (0x400U)
  0bcbaa: line 18463 define PMU_MISC1_CLR_LVDSCLK1_OBEN_SHIFT (10U)
  0bcbd6: line 18464 define PMU_MISC1_CLR_LVDSCLK1_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_LVDSCLK1_OBEN_SHIFT)) & PMU_MISC1_CLR_LVDSCLK1_OBEN_MASK)
  0bcc61: line 18465 define PMU_MISC1_CLR_LVDSCLK2_OBEN_MASK (0x800U)
  0bcc8f: line 18466 define PMU_MISC1_CLR_LVDSCLK2_OBEN_SHIFT (11U)
  0bccbb: line 18467 define PMU_MISC1_CLR_LVDSCLK2_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_LVDSCLK2_OBEN_SHIFT)) & PMU_MISC1_CLR_LVDSCLK2_OBEN_MASK)
  0bcd46: line 18468 define PMU_MISC1_CLR_LVDSCLK1_IBEN_MASK (0x1000U)
  0bcd75: line 18469 define PMU_MISC1_CLR_LVDSCLK1_IBEN_SHIFT (12U)
  0bcda1: line 18470 define PMU_MISC1_CLR_LVDSCLK1_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_LVDSCLK1_IBEN_SHIFT)) & PMU_MISC1_CLR_LVDSCLK1_IBEN_MASK)
  0bce2c: line 18471 define PMU_MISC1_CLR_LVDSCLK2_IBEN_MASK (0x2000U)
  0bce5b: line 18472 define PMU_MISC1_CLR_LVDSCLK2_IBEN_SHIFT (13U)
  0bce87: line 18473 define PMU_MISC1_CLR_LVDSCLK2_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_LVDSCLK2_IBEN_SHIFT)) & PMU_MISC1_CLR_LVDSCLK2_IBEN_MASK)
  0bcf12: line 18474 define PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK (0x10000U)
  0bcf48: line 18475 define PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT (16U)
  0bcf7a: line 18476 define PMU_MISC1_CLR_PFD_480_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT)) & PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK)
  0bd017: line 18477 define PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK (0x20000U)
  0bd04d: line 18478 define PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT (17U)
  0bd07f: line 18479 define PMU_MISC1_CLR_PFD_528_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT)) & PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK)
  0bd11c: line 18480 define PMU_MISC1_CLR_IRQ_TEMPPANIC_MASK (0x8000000U)
  0bd14e: line 18481 define PMU_MISC1_CLR_IRQ_TEMPPANIC_SHIFT (27U)
  0bd17a: line 18482 define PMU_MISC1_CLR_IRQ_TEMPPANIC(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_IRQ_TEMPPANIC_SHIFT)) & PMU_MISC1_CLR_IRQ_TEMPPANIC_MASK)
  0bd205: line 18483 define PMU_MISC1_CLR_IRQ_TEMPLOW_MASK (0x10000000U)
  0bd236: line 18484 define PMU_MISC1_CLR_IRQ_TEMPLOW_SHIFT (28U)
  0bd260: line 18485 define PMU_MISC1_CLR_IRQ_TEMPLOW(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_IRQ_TEMPLOW_SHIFT)) & PMU_MISC1_CLR_IRQ_TEMPLOW_MASK)
  0bd2e5: line 18486 define PMU_MISC1_CLR_IRQ_TEMPHIGH_MASK (0x20000000U)
  0bd317: line 18487 define PMU_MISC1_CLR_IRQ_TEMPHIGH_SHIFT (29U)
  0bd342: line 18488 define PMU_MISC1_CLR_IRQ_TEMPHIGH(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_IRQ_TEMPHIGH_SHIFT)) & PMU_MISC1_CLR_IRQ_TEMPHIGH_MASK)
  0bd3ca: line 18489 define PMU_MISC1_CLR_IRQ_ANA_BO_MASK (0x40000000U)
  0bd3fa: line 18490 define PMU_MISC1_CLR_IRQ_ANA_BO_SHIFT (30U)
  0bd423: line 18491 define PMU_MISC1_CLR_IRQ_ANA_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_IRQ_ANA_BO_SHIFT)) & PMU_MISC1_CLR_IRQ_ANA_BO_MASK)
  0bd4a5: line 18492 define PMU_MISC1_CLR_IRQ_DIG_BO_MASK (0x80000000U)
  0bd4d5: line 18493 define PMU_MISC1_CLR_IRQ_DIG_BO_SHIFT (31U)
  0bd4fe: line 18494 define PMU_MISC1_CLR_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_CLR_IRQ_DIG_BO_SHIFT)) & PMU_MISC1_CLR_IRQ_DIG_BO_MASK)
  0bd580: line 18499 define PMU_MISC1_TOG_LVDS1_CLK_SEL_MASK (0x1FU)
  0bd5ad: line 18500 define PMU_MISC1_TOG_LVDS1_CLK_SEL_SHIFT (0U)
  0bd5d8: line 18501 define PMU_MISC1_TOG_LVDS1_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_LVDS1_CLK_SEL_SHIFT)) & PMU_MISC1_TOG_LVDS1_CLK_SEL_MASK)
  0bd663: line 18502 define PMU_MISC1_TOG_LVDS2_CLK_SEL_MASK (0x3E0U)
  0bd691: line 18503 define PMU_MISC1_TOG_LVDS2_CLK_SEL_SHIFT (5U)
  0bd6bc: line 18504 define PMU_MISC1_TOG_LVDS2_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_LVDS2_CLK_SEL_SHIFT)) & PMU_MISC1_TOG_LVDS2_CLK_SEL_MASK)
  0bd747: line 18505 define PMU_MISC1_TOG_LVDSCLK1_OBEN_MASK (0x400U)
  0bd775: line 18506 define PMU_MISC1_TOG_LVDSCLK1_OBEN_SHIFT (10U)
  0bd7a1: line 18507 define PMU_MISC1_TOG_LVDSCLK1_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_LVDSCLK1_OBEN_SHIFT)) & PMU_MISC1_TOG_LVDSCLK1_OBEN_MASK)
  0bd82c: line 18508 define PMU_MISC1_TOG_LVDSCLK2_OBEN_MASK (0x800U)
  0bd85a: line 18509 define PMU_MISC1_TOG_LVDSCLK2_OBEN_SHIFT (11U)
  0bd886: line 18510 define PMU_MISC1_TOG_LVDSCLK2_OBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_LVDSCLK2_OBEN_SHIFT)) & PMU_MISC1_TOG_LVDSCLK2_OBEN_MASK)
  0bd911: line 18511 define PMU_MISC1_TOG_LVDSCLK1_IBEN_MASK (0x1000U)
  0bd940: line 18512 define PMU_MISC1_TOG_LVDSCLK1_IBEN_SHIFT (12U)
  0bd96c: line 18513 define PMU_MISC1_TOG_LVDSCLK1_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_LVDSCLK1_IBEN_SHIFT)) & PMU_MISC1_TOG_LVDSCLK1_IBEN_MASK)
  0bd9f7: line 18514 define PMU_MISC1_TOG_LVDSCLK2_IBEN_MASK (0x2000U)
  0bda26: line 18515 define PMU_MISC1_TOG_LVDSCLK2_IBEN_SHIFT (13U)
  0bda52: line 18516 define PMU_MISC1_TOG_LVDSCLK2_IBEN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_LVDSCLK2_IBEN_SHIFT)) & PMU_MISC1_TOG_LVDSCLK2_IBEN_MASK)
  0bdadd: line 18517 define PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK (0x10000U)
  0bdb13: line 18518 define PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT (16U)
  0bdb45: line 18519 define PMU_MISC1_TOG_PFD_480_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT)) & PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK)
  0bdbe2: line 18520 define PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK (0x20000U)
  0bdc18: line 18521 define PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT (17U)
  0bdc4a: line 18522 define PMU_MISC1_TOG_PFD_528_AUTOGATE_EN(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT)) & PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK)
  0bdce7: line 18523 define PMU_MISC1_TOG_IRQ_TEMPPANIC_MASK (0x8000000U)
  0bdd19: line 18524 define PMU_MISC1_TOG_IRQ_TEMPPANIC_SHIFT (27U)
  0bdd45: line 18525 define PMU_MISC1_TOG_IRQ_TEMPPANIC(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_IRQ_TEMPPANIC_SHIFT)) & PMU_MISC1_TOG_IRQ_TEMPPANIC_MASK)
  0bddd0: line 18526 define PMU_MISC1_TOG_IRQ_TEMPLOW_MASK (0x10000000U)
  0bde01: line 18527 define PMU_MISC1_TOG_IRQ_TEMPLOW_SHIFT (28U)
  0bde2b: line 18528 define PMU_MISC1_TOG_IRQ_TEMPLOW(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_IRQ_TEMPLOW_SHIFT)) & PMU_MISC1_TOG_IRQ_TEMPLOW_MASK)
  0bdeb0: line 18529 define PMU_MISC1_TOG_IRQ_TEMPHIGH_MASK (0x20000000U)
  0bdee2: line 18530 define PMU_MISC1_TOG_IRQ_TEMPHIGH_SHIFT (29U)
  0bdf0d: line 18531 define PMU_MISC1_TOG_IRQ_TEMPHIGH(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_IRQ_TEMPHIGH_SHIFT)) & PMU_MISC1_TOG_IRQ_TEMPHIGH_MASK)
  0bdf95: line 18532 define PMU_MISC1_TOG_IRQ_ANA_BO_MASK (0x40000000U)
  0bdfc5: line 18533 define PMU_MISC1_TOG_IRQ_ANA_BO_SHIFT (30U)
  0bdfee: line 18534 define PMU_MISC1_TOG_IRQ_ANA_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_IRQ_ANA_BO_SHIFT)) & PMU_MISC1_TOG_IRQ_ANA_BO_MASK)
  0be070: line 18535 define PMU_MISC1_TOG_IRQ_DIG_BO_MASK (0x80000000U)
  0be0a0: line 18536 define PMU_MISC1_TOG_IRQ_DIG_BO_SHIFT (31U)
  0be0c9: line 18537 define PMU_MISC1_TOG_IRQ_DIG_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC1_TOG_IRQ_DIG_BO_SHIFT)) & PMU_MISC1_TOG_IRQ_DIG_BO_MASK)
  0be14b: line 18542 define PMU_MISC2_REG0_BO_OFFSET_MASK (0x7U)
  0be174: line 18543 define PMU_MISC2_REG0_BO_OFFSET_SHIFT (0U)
  0be19c: line 18544 define PMU_MISC2_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG0_BO_OFFSET_SHIFT)) & PMU_MISC2_REG0_BO_OFFSET_MASK)
  0be21e: line 18545 define PMU_MISC2_REG0_BO_STATUS_MASK (0x8U)
  0be247: line 18546 define PMU_MISC2_REG0_BO_STATUS_SHIFT (3U)
  0be26f: line 18547 define PMU_MISC2_REG0_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG0_BO_STATUS_SHIFT)) & PMU_MISC2_REG0_BO_STATUS_MASK)
  0be2f1: line 18548 define PMU_MISC2_REG0_ENABLE_BO_MASK (0x20U)
  0be31b: line 18549 define PMU_MISC2_REG0_ENABLE_BO_SHIFT (5U)
  0be343: line 18550 define PMU_MISC2_REG0_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG0_ENABLE_BO_SHIFT)) & PMU_MISC2_REG0_ENABLE_BO_MASK)
  0be3c5: line 18551 define PMU_MISC2_PLL3_disable_MASK (0x80U)
  0be3ed: line 18552 define PMU_MISC2_PLL3_disable_SHIFT (7U)
  0be413: line 18553 define PMU_MISC2_PLL3_disable(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_PLL3_disable_SHIFT)) & PMU_MISC2_PLL3_disable_MASK)
  0be48f: line 18554 define PMU_MISC2_REG1_BO_OFFSET_MASK (0x700U)
  0be4ba: line 18555 define PMU_MISC2_REG1_BO_OFFSET_SHIFT (8U)
  0be4e2: line 18556 define PMU_MISC2_REG1_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG1_BO_OFFSET_SHIFT)) & PMU_MISC2_REG1_BO_OFFSET_MASK)
  0be564: line 18557 define PMU_MISC2_REG1_BO_STATUS_MASK (0x800U)
  0be58f: line 18558 define PMU_MISC2_REG1_BO_STATUS_SHIFT (11U)
  0be5b8: line 18559 define PMU_MISC2_REG1_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG1_BO_STATUS_SHIFT)) & PMU_MISC2_REG1_BO_STATUS_MASK)
  0be63a: line 18560 define PMU_MISC2_REG1_ENABLE_BO_MASK (0x2000U)
  0be666: line 18561 define PMU_MISC2_REG1_ENABLE_BO_SHIFT (13U)
  0be68f: line 18562 define PMU_MISC2_REG1_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG1_ENABLE_BO_SHIFT)) & PMU_MISC2_REG1_ENABLE_BO_MASK)
  0be711: line 18563 define PMU_MISC2_AUDIO_DIV_LSB_MASK (0x8000U)
  0be73c: line 18564 define PMU_MISC2_AUDIO_DIV_LSB_SHIFT (15U)
  0be764: line 18565 define PMU_MISC2_AUDIO_DIV_LSB(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_AUDIO_DIV_LSB_SHIFT)) & PMU_MISC2_AUDIO_DIV_LSB_MASK)
  0be7e3: line 18566 define PMU_MISC2_REG2_BO_OFFSET_MASK (0x70000U)
  0be810: line 18567 define PMU_MISC2_REG2_BO_OFFSET_SHIFT (16U)
  0be839: line 18568 define PMU_MISC2_REG2_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG2_BO_OFFSET_SHIFT)) & PMU_MISC2_REG2_BO_OFFSET_MASK)
  0be8bb: line 18569 define PMU_MISC2_REG2_BO_STATUS_MASK (0x80000U)
  0be8e8: line 18570 define PMU_MISC2_REG2_BO_STATUS_SHIFT (19U)
  0be911: line 18571 define PMU_MISC2_REG2_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG2_BO_STATUS_SHIFT)) & PMU_MISC2_REG2_BO_STATUS_MASK)
  0be993: line 18572 define PMU_MISC2_REG2_ENABLE_BO_MASK (0x200000U)
  0be9c1: line 18573 define PMU_MISC2_REG2_ENABLE_BO_SHIFT (21U)
  0be9ea: line 18574 define PMU_MISC2_REG2_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG2_ENABLE_BO_SHIFT)) & PMU_MISC2_REG2_ENABLE_BO_MASK)
  0bea6c: line 18575 define PMU_MISC2_REG2_OK_MASK (0x400000U)
  0bea93: line 18576 define PMU_MISC2_REG2_OK_SHIFT (22U)
  0beab5: line 18577 define PMU_MISC2_REG2_OK(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG2_OK_SHIFT)) & PMU_MISC2_REG2_OK_MASK)
  0beb22: line 18578 define PMU_MISC2_AUDIO_DIV_MSB_MASK (0x800000U)
  0beb4f: line 18579 define PMU_MISC2_AUDIO_DIV_MSB_SHIFT (23U)
  0beb77: line 18580 define PMU_MISC2_AUDIO_DIV_MSB(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_AUDIO_DIV_MSB_SHIFT)) & PMU_MISC2_AUDIO_DIV_MSB_MASK)
  0bebf6: line 18581 define PMU_MISC2_REG0_STEP_TIME_MASK (0x3000000U)
  0bec25: line 18582 define PMU_MISC2_REG0_STEP_TIME_SHIFT (24U)
  0bec4e: line 18583 define PMU_MISC2_REG0_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG0_STEP_TIME_SHIFT)) & PMU_MISC2_REG0_STEP_TIME_MASK)
  0becd0: line 18584 define PMU_MISC2_REG1_STEP_TIME_MASK (0xC000000U)
  0becff: line 18585 define PMU_MISC2_REG1_STEP_TIME_SHIFT (26U)
  0bed28: line 18586 define PMU_MISC2_REG1_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG1_STEP_TIME_SHIFT)) & PMU_MISC2_REG1_STEP_TIME_MASK)
  0bedaa: line 18587 define PMU_MISC2_REG2_STEP_TIME_MASK (0x30000000U)
  0bedda: line 18588 define PMU_MISC2_REG2_STEP_TIME_SHIFT (28U)
  0bee03: line 18589 define PMU_MISC2_REG2_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_REG2_STEP_TIME_SHIFT)) & PMU_MISC2_REG2_STEP_TIME_MASK)
  0bee85: line 18590 define PMU_MISC2_VIDEO_DIV_MASK (0xC0000000U)
  0beeb0: line 18591 define PMU_MISC2_VIDEO_DIV_SHIFT (30U)
  0beed4: line 18592 define PMU_MISC2_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_VIDEO_DIV_SHIFT)) & PMU_MISC2_VIDEO_DIV_MASK)
  0bef47: line 18597 define PMU_MISC2_SET_REG0_BO_OFFSET_MASK (0x7U)
  0bef74: line 18598 define PMU_MISC2_SET_REG0_BO_OFFSET_SHIFT (0U)
  0befa0: line 18599 define PMU_MISC2_SET_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG0_BO_OFFSET_SHIFT)) & PMU_MISC2_SET_REG0_BO_OFFSET_MASK)
  0bf02e: line 18600 define PMU_MISC2_SET_REG0_BO_STATUS_MASK (0x8U)
  0bf05b: line 18601 define PMU_MISC2_SET_REG0_BO_STATUS_SHIFT (3U)
  0bf087: line 18602 define PMU_MISC2_SET_REG0_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG0_BO_STATUS_SHIFT)) & PMU_MISC2_SET_REG0_BO_STATUS_MASK)
  0bf115: line 18603 define PMU_MISC2_SET_REG0_ENABLE_BO_MASK (0x20U)
  0bf143: line 18604 define PMU_MISC2_SET_REG0_ENABLE_BO_SHIFT (5U)
  0bf16f: line 18605 define PMU_MISC2_SET_REG0_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG0_ENABLE_BO_SHIFT)) & PMU_MISC2_SET_REG0_ENABLE_BO_MASK)
  0bf1fd: line 18606 define PMU_MISC2_SET_PLL3_disable_MASK (0x80U)
  0bf229: line 18607 define PMU_MISC2_SET_PLL3_disable_SHIFT (7U)
  0bf253: line 18608 define PMU_MISC2_SET_PLL3_disable(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_PLL3_disable_SHIFT)) & PMU_MISC2_SET_PLL3_disable_MASK)
  0bf2db: line 18609 define PMU_MISC2_SET_REG1_BO_OFFSET_MASK (0x700U)
  0bf30a: line 18610 define PMU_MISC2_SET_REG1_BO_OFFSET_SHIFT (8U)
  0bf336: line 18611 define PMU_MISC2_SET_REG1_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG1_BO_OFFSET_SHIFT)) & PMU_MISC2_SET_REG1_BO_OFFSET_MASK)
  0bf3c4: line 18612 define PMU_MISC2_SET_REG1_BO_STATUS_MASK (0x800U)
  0bf3f3: line 18613 define PMU_MISC2_SET_REG1_BO_STATUS_SHIFT (11U)
  0bf420: line 18614 define PMU_MISC2_SET_REG1_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG1_BO_STATUS_SHIFT)) & PMU_MISC2_SET_REG1_BO_STATUS_MASK)
  0bf4ae: line 18615 define PMU_MISC2_SET_REG1_ENABLE_BO_MASK (0x2000U)
  0bf4de: line 18616 define PMU_MISC2_SET_REG1_ENABLE_BO_SHIFT (13U)
  0bf50b: line 18617 define PMU_MISC2_SET_REG1_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG1_ENABLE_BO_SHIFT)) & PMU_MISC2_SET_REG1_ENABLE_BO_MASK)
  0bf599: line 18618 define PMU_MISC2_SET_AUDIO_DIV_LSB_MASK (0x8000U)
  0bf5c8: line 18619 define PMU_MISC2_SET_AUDIO_DIV_LSB_SHIFT (15U)
  0bf5f4: line 18620 define PMU_MISC2_SET_AUDIO_DIV_LSB(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_AUDIO_DIV_LSB_SHIFT)) & PMU_MISC2_SET_AUDIO_DIV_LSB_MASK)
  0bf67f: line 18621 define PMU_MISC2_SET_REG2_BO_OFFSET_MASK (0x70000U)
  0bf6b0: line 18622 define PMU_MISC2_SET_REG2_BO_OFFSET_SHIFT (16U)
  0bf6dd: line 18623 define PMU_MISC2_SET_REG2_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG2_BO_OFFSET_SHIFT)) & PMU_MISC2_SET_REG2_BO_OFFSET_MASK)
  0bf76b: line 18624 define PMU_MISC2_SET_REG2_BO_STATUS_MASK (0x80000U)
  0bf79c: line 18625 define PMU_MISC2_SET_REG2_BO_STATUS_SHIFT (19U)
  0bf7c9: line 18626 define PMU_MISC2_SET_REG2_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG2_BO_STATUS_SHIFT)) & PMU_MISC2_SET_REG2_BO_STATUS_MASK)
  0bf857: line 18627 define PMU_MISC2_SET_REG2_ENABLE_BO_MASK (0x200000U)
  0bf889: line 18628 define PMU_MISC2_SET_REG2_ENABLE_BO_SHIFT (21U)
  0bf8b6: line 18629 define PMU_MISC2_SET_REG2_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG2_ENABLE_BO_SHIFT)) & PMU_MISC2_SET_REG2_ENABLE_BO_MASK)
  0bf944: line 18630 define PMU_MISC2_SET_REG2_OK_MASK (0x400000U)
  0bf96f: line 18631 define PMU_MISC2_SET_REG2_OK_SHIFT (22U)
  0bf995: line 18632 define PMU_MISC2_SET_REG2_OK(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG2_OK_SHIFT)) & PMU_MISC2_SET_REG2_OK_MASK)
  0bfa0e: line 18633 define PMU_MISC2_SET_AUDIO_DIV_MSB_MASK (0x800000U)
  0bfa3f: line 18634 define PMU_MISC2_SET_AUDIO_DIV_MSB_SHIFT (23U)
  0bfa6b: line 18635 define PMU_MISC2_SET_AUDIO_DIV_MSB(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_AUDIO_DIV_MSB_SHIFT)) & PMU_MISC2_SET_AUDIO_DIV_MSB_MASK)
  0bfaf6: line 18636 define PMU_MISC2_SET_REG0_STEP_TIME_MASK (0x3000000U)
  0bfb29: line 18637 define PMU_MISC2_SET_REG0_STEP_TIME_SHIFT (24U)
  0bfb56: line 18638 define PMU_MISC2_SET_REG0_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG0_STEP_TIME_SHIFT)) & PMU_MISC2_SET_REG0_STEP_TIME_MASK)
  0bfbe4: line 18639 define PMU_MISC2_SET_REG1_STEP_TIME_MASK (0xC000000U)
  0bfc17: line 18640 define PMU_MISC2_SET_REG1_STEP_TIME_SHIFT (26U)
  0bfc44: line 18641 define PMU_MISC2_SET_REG1_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG1_STEP_TIME_SHIFT)) & PMU_MISC2_SET_REG1_STEP_TIME_MASK)
  0bfcd2: line 18642 define PMU_MISC2_SET_REG2_STEP_TIME_MASK (0x30000000U)
  0bfd06: line 18643 define PMU_MISC2_SET_REG2_STEP_TIME_SHIFT (28U)
  0bfd33: line 18644 define PMU_MISC2_SET_REG2_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_REG2_STEP_TIME_SHIFT)) & PMU_MISC2_SET_REG2_STEP_TIME_MASK)
  0bfdc1: line 18645 define PMU_MISC2_SET_VIDEO_DIV_MASK (0xC0000000U)
  0bfdf0: line 18646 define PMU_MISC2_SET_VIDEO_DIV_SHIFT (30U)
  0bfe18: line 18647 define PMU_MISC2_SET_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_SET_VIDEO_DIV_SHIFT)) & PMU_MISC2_SET_VIDEO_DIV_MASK)
  0bfe97: line 18652 define PMU_MISC2_CLR_REG0_BO_OFFSET_MASK (0x7U)
  0bfec4: line 18653 define PMU_MISC2_CLR_REG0_BO_OFFSET_SHIFT (0U)
  0bfef0: line 18654 define PMU_MISC2_CLR_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG0_BO_OFFSET_SHIFT)) & PMU_MISC2_CLR_REG0_BO_OFFSET_MASK)
  0bff7e: line 18655 define PMU_MISC2_CLR_REG0_BO_STATUS_MASK (0x8U)
  0bffab: line 18656 define PMU_MISC2_CLR_REG0_BO_STATUS_SHIFT (3U)
  0bffd7: line 18657 define PMU_MISC2_CLR_REG0_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG0_BO_STATUS_SHIFT)) & PMU_MISC2_CLR_REG0_BO_STATUS_MASK)
  0c0065: line 18658 define PMU_MISC2_CLR_REG0_ENABLE_BO_MASK (0x20U)
  0c0093: line 18659 define PMU_MISC2_CLR_REG0_ENABLE_BO_SHIFT (5U)
  0c00bf: line 18660 define PMU_MISC2_CLR_REG0_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG0_ENABLE_BO_SHIFT)) & PMU_MISC2_CLR_REG0_ENABLE_BO_MASK)
  0c014d: line 18661 define PMU_MISC2_CLR_PLL3_disable_MASK (0x80U)
  0c0179: line 18662 define PMU_MISC2_CLR_PLL3_disable_SHIFT (7U)
  0c01a3: line 18663 define PMU_MISC2_CLR_PLL3_disable(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_PLL3_disable_SHIFT)) & PMU_MISC2_CLR_PLL3_disable_MASK)
  0c022b: line 18664 define PMU_MISC2_CLR_REG1_BO_OFFSET_MASK (0x700U)
  0c025a: line 18665 define PMU_MISC2_CLR_REG1_BO_OFFSET_SHIFT (8U)
  0c0286: line 18666 define PMU_MISC2_CLR_REG1_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG1_BO_OFFSET_SHIFT)) & PMU_MISC2_CLR_REG1_BO_OFFSET_MASK)
  0c0314: line 18667 define PMU_MISC2_CLR_REG1_BO_STATUS_MASK (0x800U)
  0c0343: line 18668 define PMU_MISC2_CLR_REG1_BO_STATUS_SHIFT (11U)
  0c0370: line 18669 define PMU_MISC2_CLR_REG1_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG1_BO_STATUS_SHIFT)) & PMU_MISC2_CLR_REG1_BO_STATUS_MASK)
  0c03fe: line 18670 define PMU_MISC2_CLR_REG1_ENABLE_BO_MASK (0x2000U)
  0c042e: line 18671 define PMU_MISC2_CLR_REG1_ENABLE_BO_SHIFT (13U)
  0c045b: line 18672 define PMU_MISC2_CLR_REG1_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG1_ENABLE_BO_SHIFT)) & PMU_MISC2_CLR_REG1_ENABLE_BO_MASK)
  0c04e9: line 18673 define PMU_MISC2_CLR_AUDIO_DIV_LSB_MASK (0x8000U)
  0c0518: line 18674 define PMU_MISC2_CLR_AUDIO_DIV_LSB_SHIFT (15U)
  0c0544: line 18675 define PMU_MISC2_CLR_AUDIO_DIV_LSB(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_AUDIO_DIV_LSB_SHIFT)) & PMU_MISC2_CLR_AUDIO_DIV_LSB_MASK)
  0c05cf: line 18676 define PMU_MISC2_CLR_REG2_BO_OFFSET_MASK (0x70000U)
  0c0600: line 18677 define PMU_MISC2_CLR_REG2_BO_OFFSET_SHIFT (16U)
  0c062d: line 18678 define PMU_MISC2_CLR_REG2_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG2_BO_OFFSET_SHIFT)) & PMU_MISC2_CLR_REG2_BO_OFFSET_MASK)
  0c06bb: line 18679 define PMU_MISC2_CLR_REG2_BO_STATUS_MASK (0x80000U)
  0c06ec: line 18680 define PMU_MISC2_CLR_REG2_BO_STATUS_SHIFT (19U)
  0c0719: line 18681 define PMU_MISC2_CLR_REG2_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG2_BO_STATUS_SHIFT)) & PMU_MISC2_CLR_REG2_BO_STATUS_MASK)
  0c07a7: line 18682 define PMU_MISC2_CLR_REG2_ENABLE_BO_MASK (0x200000U)
  0c07d9: line 18683 define PMU_MISC2_CLR_REG2_ENABLE_BO_SHIFT (21U)
  0c0806: line 18684 define PMU_MISC2_CLR_REG2_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG2_ENABLE_BO_SHIFT)) & PMU_MISC2_CLR_REG2_ENABLE_BO_MASK)
  0c0894: line 18685 define PMU_MISC2_CLR_REG2_OK_MASK (0x400000U)
  0c08bf: line 18686 define PMU_MISC2_CLR_REG2_OK_SHIFT (22U)
  0c08e5: line 18687 define PMU_MISC2_CLR_REG2_OK(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG2_OK_SHIFT)) & PMU_MISC2_CLR_REG2_OK_MASK)
  0c095e: line 18688 define PMU_MISC2_CLR_AUDIO_DIV_MSB_MASK (0x800000U)
  0c098f: line 18689 define PMU_MISC2_CLR_AUDIO_DIV_MSB_SHIFT (23U)
  0c09bb: line 18690 define PMU_MISC2_CLR_AUDIO_DIV_MSB(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_AUDIO_DIV_MSB_SHIFT)) & PMU_MISC2_CLR_AUDIO_DIV_MSB_MASK)
  0c0a46: line 18691 define PMU_MISC2_CLR_REG0_STEP_TIME_MASK (0x3000000U)
  0c0a79: line 18692 define PMU_MISC2_CLR_REG0_STEP_TIME_SHIFT (24U)
  0c0aa6: line 18693 define PMU_MISC2_CLR_REG0_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG0_STEP_TIME_SHIFT)) & PMU_MISC2_CLR_REG0_STEP_TIME_MASK)
  0c0b34: line 18694 define PMU_MISC2_CLR_REG1_STEP_TIME_MASK (0xC000000U)
  0c0b67: line 18695 define PMU_MISC2_CLR_REG1_STEP_TIME_SHIFT (26U)
  0c0b94: line 18696 define PMU_MISC2_CLR_REG1_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG1_STEP_TIME_SHIFT)) & PMU_MISC2_CLR_REG1_STEP_TIME_MASK)
  0c0c22: line 18697 define PMU_MISC2_CLR_REG2_STEP_TIME_MASK (0x30000000U)
  0c0c56: line 18698 define PMU_MISC2_CLR_REG2_STEP_TIME_SHIFT (28U)
  0c0c83: line 18699 define PMU_MISC2_CLR_REG2_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_REG2_STEP_TIME_SHIFT)) & PMU_MISC2_CLR_REG2_STEP_TIME_MASK)
  0c0d11: line 18700 define PMU_MISC2_CLR_VIDEO_DIV_MASK (0xC0000000U)
  0c0d40: line 18701 define PMU_MISC2_CLR_VIDEO_DIV_SHIFT (30U)
  0c0d68: line 18702 define PMU_MISC2_CLR_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_CLR_VIDEO_DIV_SHIFT)) & PMU_MISC2_CLR_VIDEO_DIV_MASK)
  0c0de7: line 18707 define PMU_MISC2_TOG_REG0_BO_OFFSET_MASK (0x7U)
  0c0e14: line 18708 define PMU_MISC2_TOG_REG0_BO_OFFSET_SHIFT (0U)
  0c0e40: line 18709 define PMU_MISC2_TOG_REG0_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG0_BO_OFFSET_SHIFT)) & PMU_MISC2_TOG_REG0_BO_OFFSET_MASK)
  0c0ece: line 18710 define PMU_MISC2_TOG_REG0_BO_STATUS_MASK (0x8U)
  0c0efb: line 18711 define PMU_MISC2_TOG_REG0_BO_STATUS_SHIFT (3U)
  0c0f27: line 18712 define PMU_MISC2_TOG_REG0_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG0_BO_STATUS_SHIFT)) & PMU_MISC2_TOG_REG0_BO_STATUS_MASK)
  0c0fb5: line 18713 define PMU_MISC2_TOG_REG0_ENABLE_BO_MASK (0x20U)
  0c0fe3: line 18714 define PMU_MISC2_TOG_REG0_ENABLE_BO_SHIFT (5U)
  0c100f: line 18715 define PMU_MISC2_TOG_REG0_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG0_ENABLE_BO_SHIFT)) & PMU_MISC2_TOG_REG0_ENABLE_BO_MASK)
  0c109d: line 18716 define PMU_MISC2_TOG_PLL3_disable_MASK (0x80U)
  0c10c9: line 18717 define PMU_MISC2_TOG_PLL3_disable_SHIFT (7U)
  0c10f3: line 18718 define PMU_MISC2_TOG_PLL3_disable(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_PLL3_disable_SHIFT)) & PMU_MISC2_TOG_PLL3_disable_MASK)
  0c117b: line 18719 define PMU_MISC2_TOG_REG1_BO_OFFSET_MASK (0x700U)
  0c11aa: line 18720 define PMU_MISC2_TOG_REG1_BO_OFFSET_SHIFT (8U)
  0c11d6: line 18721 define PMU_MISC2_TOG_REG1_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG1_BO_OFFSET_SHIFT)) & PMU_MISC2_TOG_REG1_BO_OFFSET_MASK)
  0c1264: line 18722 define PMU_MISC2_TOG_REG1_BO_STATUS_MASK (0x800U)
  0c1293: line 18723 define PMU_MISC2_TOG_REG1_BO_STATUS_SHIFT (11U)
  0c12c0: line 18724 define PMU_MISC2_TOG_REG1_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG1_BO_STATUS_SHIFT)) & PMU_MISC2_TOG_REG1_BO_STATUS_MASK)
  0c134e: line 18725 define PMU_MISC2_TOG_REG1_ENABLE_BO_MASK (0x2000U)
  0c137e: line 18726 define PMU_MISC2_TOG_REG1_ENABLE_BO_SHIFT (13U)
  0c13ab: line 18727 define PMU_MISC2_TOG_REG1_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG1_ENABLE_BO_SHIFT)) & PMU_MISC2_TOG_REG1_ENABLE_BO_MASK)
  0c1439: line 18728 define PMU_MISC2_TOG_AUDIO_DIV_LSB_MASK (0x8000U)
  0c1468: line 18729 define PMU_MISC2_TOG_AUDIO_DIV_LSB_SHIFT (15U)
  0c1494: line 18730 define PMU_MISC2_TOG_AUDIO_DIV_LSB(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_AUDIO_DIV_LSB_SHIFT)) & PMU_MISC2_TOG_AUDIO_DIV_LSB_MASK)
  0c151f: line 18731 define PMU_MISC2_TOG_REG2_BO_OFFSET_MASK (0x70000U)
  0c1550: line 18732 define PMU_MISC2_TOG_REG2_BO_OFFSET_SHIFT (16U)
  0c157d: line 18733 define PMU_MISC2_TOG_REG2_BO_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG2_BO_OFFSET_SHIFT)) & PMU_MISC2_TOG_REG2_BO_OFFSET_MASK)
  0c160b: line 18734 define PMU_MISC2_TOG_REG2_BO_STATUS_MASK (0x80000U)
  0c163c: line 18735 define PMU_MISC2_TOG_REG2_BO_STATUS_SHIFT (19U)
  0c1669: line 18736 define PMU_MISC2_TOG_REG2_BO_STATUS(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG2_BO_STATUS_SHIFT)) & PMU_MISC2_TOG_REG2_BO_STATUS_MASK)
  0c16f7: line 18737 define PMU_MISC2_TOG_REG2_ENABLE_BO_MASK (0x200000U)
  0c1729: line 18738 define PMU_MISC2_TOG_REG2_ENABLE_BO_SHIFT (21U)
  0c1756: line 18739 define PMU_MISC2_TOG_REG2_ENABLE_BO(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG2_ENABLE_BO_SHIFT)) & PMU_MISC2_TOG_REG2_ENABLE_BO_MASK)
  0c17e4: line 18740 define PMU_MISC2_TOG_REG2_OK_MASK (0x400000U)
  0c180f: line 18741 define PMU_MISC2_TOG_REG2_OK_SHIFT (22U)
  0c1835: line 18742 define PMU_MISC2_TOG_REG2_OK(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG2_OK_SHIFT)) & PMU_MISC2_TOG_REG2_OK_MASK)
  0c18ae: line 18743 define PMU_MISC2_TOG_AUDIO_DIV_MSB_MASK (0x800000U)
  0c18df: line 18744 define PMU_MISC2_TOG_AUDIO_DIV_MSB_SHIFT (23U)
  0c190b: line 18745 define PMU_MISC2_TOG_AUDIO_DIV_MSB(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_AUDIO_DIV_MSB_SHIFT)) & PMU_MISC2_TOG_AUDIO_DIV_MSB_MASK)
  0c1996: line 18746 define PMU_MISC2_TOG_REG0_STEP_TIME_MASK (0x3000000U)
  0c19c9: line 18747 define PMU_MISC2_TOG_REG0_STEP_TIME_SHIFT (24U)
  0c19f6: line 18748 define PMU_MISC2_TOG_REG0_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG0_STEP_TIME_SHIFT)) & PMU_MISC2_TOG_REG0_STEP_TIME_MASK)
  0c1a84: line 18749 define PMU_MISC2_TOG_REG1_STEP_TIME_MASK (0xC000000U)
  0c1ab7: line 18750 define PMU_MISC2_TOG_REG1_STEP_TIME_SHIFT (26U)
  0c1ae4: line 18751 define PMU_MISC2_TOG_REG1_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG1_STEP_TIME_SHIFT)) & PMU_MISC2_TOG_REG1_STEP_TIME_MASK)
  0c1b72: line 18752 define PMU_MISC2_TOG_REG2_STEP_TIME_MASK (0x30000000U)
  0c1ba6: line 18753 define PMU_MISC2_TOG_REG2_STEP_TIME_SHIFT (28U)
  0c1bd3: line 18754 define PMU_MISC2_TOG_REG2_STEP_TIME(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_REG2_STEP_TIME_SHIFT)) & PMU_MISC2_TOG_REG2_STEP_TIME_MASK)
  0c1c61: line 18755 define PMU_MISC2_TOG_VIDEO_DIV_MASK (0xC0000000U)
  0c1c90: line 18756 define PMU_MISC2_TOG_VIDEO_DIV_SHIFT (30U)
  0c1cb8: line 18757 define PMU_MISC2_TOG_VIDEO_DIV(x) (((uint32_t)(((uint32_t)(x)) << PMU_MISC2_TOG_VIDEO_DIV_SHIFT)) & PMU_MISC2_TOG_VIDEO_DIV_MASK)
  0c1d37: line 18768 define PMU_BASE (0x400D8000u)
  0c1d52: line 18770 define PMU ((PMU_Type *)PMU_BASE)
  0c1d71: line 18772 define PMU_BASE_ADDRS { PMU_BASE }
  0c1d91: line 18774 define PMU_BASE_PTRS { PMU }
  0c1dab: line 18862 define PWM_CNT_CNT_MASK (0xFFFFU)
  0c1dca: line 18863 define PWM_CNT_CNT_SHIFT (0U)
  0c1de5: line 18864 define PWM_CNT_CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CNT_CNT_SHIFT)) & PWM_CNT_CNT_MASK)
  0c1e40: line 18868 define PWM_CNT_COUNT (4U)
  0c1e57: line 18872 define PWM_INIT_INIT_MASK (0xFFFFU)
  0c1e78: line 18873 define PWM_INIT_INIT_SHIFT (0U)
  0c1e95: line 18874 define PWM_INIT_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_INIT_INIT_SHIFT)) & PWM_INIT_INIT_MASK)
  0c1ef6: line 18878 define PWM_INIT_COUNT (4U)
  0c1f0e: line 18882 define PWM_CTRL2_CLK_SEL_MASK (0x3U)
  0c1f30: line 18883 define PWM_CTRL2_CLK_SEL_SHIFT (0U)
  0c1f51: line 18884 define PWM_CTRL2_CLK_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_CLK_SEL_SHIFT)) & PWM_CTRL2_CLK_SEL_MASK)
  0c1fbe: line 18885 define PWM_CTRL2_RELOAD_SEL_MASK (0x4U)
  0c1fe3: line 18886 define PWM_CTRL2_RELOAD_SEL_SHIFT (2U)
  0c2007: line 18887 define PWM_CTRL2_RELOAD_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_RELOAD_SEL_SHIFT)) & PWM_CTRL2_RELOAD_SEL_MASK)
  0c207d: line 18888 define PWM_CTRL2_FORCE_SEL_MASK (0x38U)
  0c20a2: line 18889 define PWM_CTRL2_FORCE_SEL_SHIFT (3U)
  0c20c5: line 18890 define PWM_CTRL2_FORCE_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SEL_SHIFT)) & PWM_CTRL2_FORCE_SEL_MASK)
  0c2138: line 18891 define PWM_CTRL2_FORCE_MASK (0x40U)
  0c2159: line 18892 define PWM_CTRL2_FORCE_SHIFT (6U)
  0c2178: line 18893 define PWM_CTRL2_FORCE(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FORCE_SHIFT)) & PWM_CTRL2_FORCE_MASK)
  0c21df: line 18894 define PWM_CTRL2_FRCEN_MASK (0x80U)
  0c2200: line 18895 define PWM_CTRL2_FRCEN_SHIFT (7U)
  0c221f: line 18896 define PWM_CTRL2_FRCEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_FRCEN_SHIFT)) & PWM_CTRL2_FRCEN_MASK)
  0c2286: line 18897 define PWM_CTRL2_INIT_SEL_MASK (0x300U)
  0c22ab: line 18898 define PWM_CTRL2_INIT_SEL_SHIFT (8U)
  0c22cd: line 18899 define PWM_CTRL2_INIT_SEL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INIT_SEL_SHIFT)) & PWM_CTRL2_INIT_SEL_MASK)
  0c233d: line 18900 define PWM_CTRL2_PWMX_INIT_MASK (0x400U)
  0c2363: line 18901 define PWM_CTRL2_PWMX_INIT_SHIFT (10U)
  0c2387: line 18902 define PWM_CTRL2_PWMX_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWMX_INIT_SHIFT)) & PWM_CTRL2_PWMX_INIT_MASK)
  0c23fa: line 18903 define PWM_CTRL2_PWM45_INIT_MASK (0x800U)
  0c2421: line 18904 define PWM_CTRL2_PWM45_INIT_SHIFT (11U)
  0c2446: line 18905 define PWM_CTRL2_PWM45_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM45_INIT_SHIFT)) & PWM_CTRL2_PWM45_INIT_MASK)
  0c24bc: line 18906 define PWM_CTRL2_PWM23_INIT_MASK (0x1000U)
  0c24e4: line 18907 define PWM_CTRL2_PWM23_INIT_SHIFT (12U)
  0c2509: line 18908 define PWM_CTRL2_PWM23_INIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_PWM23_INIT_SHIFT)) & PWM_CTRL2_PWM23_INIT_MASK)
  0c257f: line 18909 define PWM_CTRL2_INDEP_MASK (0x2000U)
  0c25a2: line 18910 define PWM_CTRL2_INDEP_SHIFT (13U)
  0c25c2: line 18911 define PWM_CTRL2_INDEP(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_INDEP_SHIFT)) & PWM_CTRL2_INDEP_MASK)
  0c2629: line 18912 define PWM_CTRL2_WAITEN_MASK (0x4000U)
  0c264d: line 18913 define PWM_CTRL2_WAITEN_SHIFT (14U)
  0c266e: line 18914 define PWM_CTRL2_WAITEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_WAITEN_SHIFT)) & PWM_CTRL2_WAITEN_MASK)
  0c26d8: line 18915 define PWM_CTRL2_DBGEN_MASK (0x8000U)
  0c26fb: line 18916 define PWM_CTRL2_DBGEN_SHIFT (15U)
  0c271b: line 18917 define PWM_CTRL2_DBGEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL2_DBGEN_SHIFT)) & PWM_CTRL2_DBGEN_MASK)
  0c2782: line 18921 define PWM_CTRL2_COUNT (4U)
  0c279b: line 18925 define PWM_CTRL_DBLEN_MASK (0x1U)
  0c27ba: line 18926 define PWM_CTRL_DBLEN_SHIFT (0U)
  0c27d8: line 18927 define PWM_CTRL_DBLEN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLEN_SHIFT)) & PWM_CTRL_DBLEN_MASK)
  0c283c: line 18928 define PWM_CTRL_DBLX_MASK (0x2U)
  0c285a: line 18929 define PWM_CTRL_DBLX_SHIFT (1U)
  0c2877: line 18930 define PWM_CTRL_DBLX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DBLX_SHIFT)) & PWM_CTRL_DBLX_MASK)
  0c28d8: line 18931 define PWM_CTRL_LDMOD_MASK (0x4U)
  0c28f7: line 18932 define PWM_CTRL_LDMOD_SHIFT (2U)
  0c2915: line 18933 define PWM_CTRL_LDMOD(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDMOD_SHIFT)) & PWM_CTRL_LDMOD_MASK)
  0c2979: line 18934 define PWM_CTRL_SPLIT_MASK (0x8U)
  0c2998: line 18935 define PWM_CTRL_SPLIT_SHIFT (3U)
  0c29b6: line 18936 define PWM_CTRL_SPLIT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_SPLIT_SHIFT)) & PWM_CTRL_SPLIT_MASK)
  0c2a1a: line 18937 define PWM_CTRL_PRSC_MASK (0x70U)
  0c2a39: line 18938 define PWM_CTRL_PRSC_SHIFT (4U)
  0c2a56: line 18939 define PWM_CTRL_PRSC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_PRSC_SHIFT)) & PWM_CTRL_PRSC_MASK)
  0c2ab7: line 18940 define PWM_CTRL_COMPMODE_MASK (0x80U)
  0c2ada: line 18941 define PWM_CTRL_COMPMODE_SHIFT (7U)
  0c2afb: line 18942 define PWM_CTRL_COMPMODE(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_COMPMODE_SHIFT)) & PWM_CTRL_COMPMODE_MASK)
  0c2b68: line 18943 define PWM_CTRL_DT_MASK (0x300U)
  0c2b86: line 18944 define PWM_CTRL_DT_SHIFT (8U)
  0c2ba1: line 18945 define PWM_CTRL_DT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_DT_SHIFT)) & PWM_CTRL_DT_MASK)
  0c2bfc: line 18946 define PWM_CTRL_FULL_MASK (0x400U)
  0c2c1c: line 18947 define PWM_CTRL_FULL_SHIFT (10U)
  0c2c3a: line 18948 define PWM_CTRL_FULL(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_FULL_SHIFT)) & PWM_CTRL_FULL_MASK)
  0c2c9b: line 18949 define PWM_CTRL_HALF_MASK (0x800U)
  0c2cbb: line 18950 define PWM_CTRL_HALF_SHIFT (11U)
  0c2cd9: line 18951 define PWM_CTRL_HALF(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_HALF_SHIFT)) & PWM_CTRL_HALF_MASK)
  0c2d3a: line 18952 define PWM_CTRL_LDFQ_MASK (0xF000U)
  0c2d5b: line 18953 define PWM_CTRL_LDFQ_SHIFT (12U)
  0c2d79: line 18954 define PWM_CTRL_LDFQ(x) (((uint16_t)(((uint16_t)(x)) << PWM_CTRL_LDFQ_SHIFT)) & PWM_CTRL_LDFQ_MASK)
  0c2dda: line 18958 define PWM_CTRL_COUNT (4U)
  0c2df2: line 18962 define PWM_VAL0_VAL0_MASK (0xFFFFU)
  0c2e13: line 18963 define PWM_VAL0_VAL0_SHIFT (0U)
  0c2e30: line 18964 define PWM_VAL0_VAL0(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL0_VAL0_SHIFT)) & PWM_VAL0_VAL0_MASK)
  0c2e91: line 18968 define PWM_VAL0_COUNT (4U)
  0c2ea9: line 18972 define PWM_FRACVAL1_FRACVAL1_MASK (0xF800U)
  0c2ed2: line 18973 define PWM_FRACVAL1_FRACVAL1_SHIFT (11U)
  0c2ef8: line 18974 define PWM_FRACVAL1_FRACVAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL1_FRACVAL1_SHIFT)) & PWM_FRACVAL1_FRACVAL1_MASK)
  0c2f71: line 18978 define PWM_FRACVAL1_COUNT (4U)
  0c2f8d: line 18982 define PWM_VAL1_VAL1_MASK (0xFFFFU)
  0c2fae: line 18983 define PWM_VAL1_VAL1_SHIFT (0U)
  0c2fcb: line 18984 define PWM_VAL1_VAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL1_VAL1_SHIFT)) & PWM_VAL1_VAL1_MASK)
  0c302c: line 18988 define PWM_VAL1_COUNT (4U)
  0c3044: line 18992 define PWM_FRACVAL2_FRACVAL2_MASK (0xF800U)
  0c306d: line 18993 define PWM_FRACVAL2_FRACVAL2_SHIFT (11U)
  0c3093: line 18994 define PWM_FRACVAL2_FRACVAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL2_FRACVAL2_SHIFT)) & PWM_FRACVAL2_FRACVAL2_MASK)
  0c310c: line 18998 define PWM_FRACVAL2_COUNT (4U)
  0c3128: line 19002 define PWM_VAL2_VAL2_MASK (0xFFFFU)
  0c3149: line 19003 define PWM_VAL2_VAL2_SHIFT (0U)
  0c3166: line 19004 define PWM_VAL2_VAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL2_VAL2_SHIFT)) & PWM_VAL2_VAL2_MASK)
  0c31c7: line 19008 define PWM_VAL2_COUNT (4U)
  0c31df: line 19012 define PWM_FRACVAL3_FRACVAL3_MASK (0xF800U)
  0c3208: line 19013 define PWM_FRACVAL3_FRACVAL3_SHIFT (11U)
  0c322e: line 19014 define PWM_FRACVAL3_FRACVAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL3_FRACVAL3_SHIFT)) & PWM_FRACVAL3_FRACVAL3_MASK)
  0c32a7: line 19018 define PWM_FRACVAL3_COUNT (4U)
  0c32c3: line 19022 define PWM_VAL3_VAL3_MASK (0xFFFFU)
  0c32e4: line 19023 define PWM_VAL3_VAL3_SHIFT (0U)
  0c3301: line 19024 define PWM_VAL3_VAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL3_VAL3_SHIFT)) & PWM_VAL3_VAL3_MASK)
  0c3362: line 19028 define PWM_VAL3_COUNT (4U)
  0c337a: line 19032 define PWM_FRACVAL4_FRACVAL4_MASK (0xF800U)
  0c33a3: line 19033 define PWM_FRACVAL4_FRACVAL4_SHIFT (11U)
  0c33c9: line 19034 define PWM_FRACVAL4_FRACVAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL4_FRACVAL4_SHIFT)) & PWM_FRACVAL4_FRACVAL4_MASK)
  0c3442: line 19038 define PWM_FRACVAL4_COUNT (4U)
  0c345e: line 19042 define PWM_VAL4_VAL4_MASK (0xFFFFU)
  0c347f: line 19043 define PWM_VAL4_VAL4_SHIFT (0U)
  0c349c: line 19044 define PWM_VAL4_VAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL4_VAL4_SHIFT)) & PWM_VAL4_VAL4_MASK)
  0c34fd: line 19048 define PWM_VAL4_COUNT (4U)
  0c3515: line 19052 define PWM_FRACVAL5_FRACVAL5_MASK (0xF800U)
  0c353e: line 19053 define PWM_FRACVAL5_FRACVAL5_SHIFT (11U)
  0c3564: line 19054 define PWM_FRACVAL5_FRACVAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRACVAL5_FRACVAL5_SHIFT)) & PWM_FRACVAL5_FRACVAL5_MASK)
  0c35dd: line 19058 define PWM_FRACVAL5_COUNT (4U)
  0c35f9: line 19062 define PWM_VAL5_VAL5_MASK (0xFFFFU)
  0c361a: line 19063 define PWM_VAL5_VAL5_SHIFT (0U)
  0c3637: line 19064 define PWM_VAL5_VAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_VAL5_VAL5_SHIFT)) & PWM_VAL5_VAL5_MASK)
  0c3698: line 19068 define PWM_VAL5_COUNT (4U)
  0c36b0: line 19072 define PWM_FRCTRL_FRAC1_EN_MASK (0x2U)
  0c36d4: line 19073 define PWM_FRCTRL_FRAC1_EN_SHIFT (1U)
  0c36f7: line 19074 define PWM_FRCTRL_FRAC1_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC1_EN_SHIFT)) & PWM_FRCTRL_FRAC1_EN_MASK)
  0c376a: line 19075 define PWM_FRCTRL_FRAC23_EN_MASK (0x4U)
  0c378f: line 19076 define PWM_FRCTRL_FRAC23_EN_SHIFT (2U)
  0c37b3: line 19077 define PWM_FRCTRL_FRAC23_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC23_EN_SHIFT)) & PWM_FRCTRL_FRAC23_EN_MASK)
  0c3829: line 19078 define PWM_FRCTRL_FRAC45_EN_MASK (0x10U)
  0c384f: line 19079 define PWM_FRCTRL_FRAC45_EN_SHIFT (4U)
  0c3873: line 19080 define PWM_FRCTRL_FRAC45_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC45_EN_SHIFT)) & PWM_FRCTRL_FRAC45_EN_MASK)
  0c38e9: line 19081 define PWM_FRCTRL_FRAC_PU_MASK (0x100U)
  0c390e: line 19082 define PWM_FRCTRL_FRAC_PU_SHIFT (8U)
  0c3930: line 19083 define PWM_FRCTRL_FRAC_PU(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_FRAC_PU_SHIFT)) & PWM_FRCTRL_FRAC_PU_MASK)
  0c39a0: line 19084 define PWM_FRCTRL_TEST_MASK (0x8000U)
  0c39c3: line 19085 define PWM_FRCTRL_TEST_SHIFT (15U)
  0c39e3: line 19086 define PWM_FRCTRL_TEST(x) (((uint16_t)(((uint16_t)(x)) << PWM_FRCTRL_TEST_SHIFT)) & PWM_FRCTRL_TEST_MASK)
  0c3a4a: line 19090 define PWM_FRCTRL_COUNT (4U)
  0c3a64: line 19094 define PWM_OCTRL_PWMXFS_MASK (0x3U)
  0c3a85: line 19095 define PWM_OCTRL_PWMXFS_SHIFT (0U)
  0c3aa5: line 19096 define PWM_OCTRL_PWMXFS(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMXFS_SHIFT)) & PWM_OCTRL_PWMXFS_MASK)
  0c3b0f: line 19097 define PWM_OCTRL_PWMBFS_MASK (0xCU)
  0c3b30: line 19098 define PWM_OCTRL_PWMBFS_SHIFT (2U)
  0c3b50: line 19099 define PWM_OCTRL_PWMBFS(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMBFS_SHIFT)) & PWM_OCTRL_PWMBFS_MASK)
  0c3bba: line 19100 define PWM_OCTRL_PWMAFS_MASK (0x30U)
  0c3bdc: line 19101 define PWM_OCTRL_PWMAFS_SHIFT (4U)
  0c3bfc: line 19102 define PWM_OCTRL_PWMAFS(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMAFS_SHIFT)) & PWM_OCTRL_PWMAFS_MASK)
  0c3c66: line 19103 define PWM_OCTRL_POLX_MASK (0x100U)
  0c3c87: line 19104 define PWM_OCTRL_POLX_SHIFT (8U)
  0c3ca5: line 19105 define PWM_OCTRL_POLX(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLX_SHIFT)) & PWM_OCTRL_POLX_MASK)
  0c3d09: line 19106 define PWM_OCTRL_POLB_MASK (0x200U)
  0c3d2a: line 19107 define PWM_OCTRL_POLB_SHIFT (9U)
  0c3d48: line 19108 define PWM_OCTRL_POLB(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLB_SHIFT)) & PWM_OCTRL_POLB_MASK)
  0c3dac: line 19109 define PWM_OCTRL_POLA_MASK (0x400U)
  0c3dcd: line 19110 define PWM_OCTRL_POLA_SHIFT (10U)
  0c3dec: line 19111 define PWM_OCTRL_POLA(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_POLA_SHIFT)) & PWM_OCTRL_POLA_MASK)
  0c3e50: line 19112 define PWM_OCTRL_PWMX_IN_MASK (0x2000U)
  0c3e75: line 19113 define PWM_OCTRL_PWMX_IN_SHIFT (13U)
  0c3e97: line 19114 define PWM_OCTRL_PWMX_IN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMX_IN_SHIFT)) & PWM_OCTRL_PWMX_IN_MASK)
  0c3f04: line 19115 define PWM_OCTRL_PWMB_IN_MASK (0x4000U)
  0c3f29: line 19116 define PWM_OCTRL_PWMB_IN_SHIFT (14U)
  0c3f4b: line 19117 define PWM_OCTRL_PWMB_IN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMB_IN_SHIFT)) & PWM_OCTRL_PWMB_IN_MASK)
  0c3fb8: line 19118 define PWM_OCTRL_PWMA_IN_MASK (0x8000U)
  0c3fdd: line 19119 define PWM_OCTRL_PWMA_IN_SHIFT (15U)
  0c3fff: line 19120 define PWM_OCTRL_PWMA_IN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OCTRL_PWMA_IN_SHIFT)) & PWM_OCTRL_PWMA_IN_MASK)
  0c406c: line 19124 define PWM_OCTRL_COUNT (4U)
  0c4085: line 19128 define PWM_STS_CMPF_MASK (0x3FU)
  0c40a3: line 19129 define PWM_STS_CMPF_SHIFT (0U)
  0c40bf: line 19130 define PWM_STS_CMPF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CMPF_SHIFT)) & PWM_STS_CMPF_MASK)
  0c411d: line 19131 define PWM_STS_CFX0_MASK (0x40U)
  0c413b: line 19132 define PWM_STS_CFX0_SHIFT (6U)
  0c4157: line 19133 define PWM_STS_CFX0(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX0_SHIFT)) & PWM_STS_CFX0_MASK)
  0c41b5: line 19134 define PWM_STS_CFX1_MASK (0x80U)
  0c41d3: line 19135 define PWM_STS_CFX1_SHIFT (7U)
  0c41ef: line 19136 define PWM_STS_CFX1(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFX1_SHIFT)) & PWM_STS_CFX1_MASK)
  0c424d: line 19137 define PWM_STS_CFB0_MASK (0x100U)
  0c426c: line 19138 define PWM_STS_CFB0_SHIFT (8U)
  0c4288: line 19139 define PWM_STS_CFB0(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB0_SHIFT)) & PWM_STS_CFB0_MASK)
  0c42e6: line 19140 define PWM_STS_CFB1_MASK (0x200U)
  0c4305: line 19141 define PWM_STS_CFB1_SHIFT (9U)
  0c4321: line 19142 define PWM_STS_CFB1(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFB1_SHIFT)) & PWM_STS_CFB1_MASK)
  0c437f: line 19143 define PWM_STS_CFA0_MASK (0x400U)
  0c439e: line 19144 define PWM_STS_CFA0_SHIFT (10U)
  0c43bb: line 19145 define PWM_STS_CFA0(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA0_SHIFT)) & PWM_STS_CFA0_MASK)
  0c4419: line 19146 define PWM_STS_CFA1_MASK (0x800U)
  0c4438: line 19147 define PWM_STS_CFA1_SHIFT (11U)
  0c4455: line 19148 define PWM_STS_CFA1(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_CFA1_SHIFT)) & PWM_STS_CFA1_MASK)
  0c44b3: line 19149 define PWM_STS_RF_MASK (0x1000U)
  0c44d1: line 19150 define PWM_STS_RF_SHIFT (12U)
  0c44ec: line 19151 define PWM_STS_RF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RF_SHIFT)) & PWM_STS_RF_MASK)
  0c4544: line 19152 define PWM_STS_REF_MASK (0x2000U)
  0c4563: line 19153 define PWM_STS_REF_SHIFT (13U)
  0c457f: line 19154 define PWM_STS_REF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_REF_SHIFT)) & PWM_STS_REF_MASK)
  0c45da: line 19155 define PWM_STS_RUF_MASK (0x4000U)
  0c45f9: line 19156 define PWM_STS_RUF_SHIFT (14U)
  0c4615: line 19157 define PWM_STS_RUF(x) (((uint16_t)(((uint16_t)(x)) << PWM_STS_RUF_SHIFT)) & PWM_STS_RUF_MASK)
  0c4670: line 19161 define PWM_STS_COUNT (4U)
  0c4687: line 19165 define PWM_INTEN_CMPIE_MASK (0x3FU)
  0c46a8: line 19166 define PWM_INTEN_CMPIE_SHIFT (0U)
  0c46c7: line 19167 define PWM_INTEN_CMPIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CMPIE_SHIFT)) & PWM_INTEN_CMPIE_MASK)
  0c472e: line 19168 define PWM_INTEN_CX0IE_MASK (0x40U)
  0c474f: line 19169 define PWM_INTEN_CX0IE_SHIFT (6U)
  0c476e: line 19170 define PWM_INTEN_CX0IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX0IE_SHIFT)) & PWM_INTEN_CX0IE_MASK)
  0c47d5: line 19171 define PWM_INTEN_CX1IE_MASK (0x80U)
  0c47f6: line 19172 define PWM_INTEN_CX1IE_SHIFT (7U)
  0c4815: line 19173 define PWM_INTEN_CX1IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CX1IE_SHIFT)) & PWM_INTEN_CX1IE_MASK)
  0c487c: line 19174 define PWM_INTEN_CB0IE_MASK (0x100U)
  0c489e: line 19175 define PWM_INTEN_CB0IE_SHIFT (8U)
  0c48bd: line 19176 define PWM_INTEN_CB0IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB0IE_SHIFT)) & PWM_INTEN_CB0IE_MASK)
  0c4924: line 19177 define PWM_INTEN_CB1IE_MASK (0x200U)
  0c4946: line 19178 define PWM_INTEN_CB1IE_SHIFT (9U)
  0c4965: line 19179 define PWM_INTEN_CB1IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CB1IE_SHIFT)) & PWM_INTEN_CB1IE_MASK)
  0c49cc: line 19180 define PWM_INTEN_CA0IE_MASK (0x400U)
  0c49ee: line 19181 define PWM_INTEN_CA0IE_SHIFT (10U)
  0c4a0e: line 19182 define PWM_INTEN_CA0IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA0IE_SHIFT)) & PWM_INTEN_CA0IE_MASK)
  0c4a75: line 19183 define PWM_INTEN_CA1IE_MASK (0x800U)
  0c4a97: line 19184 define PWM_INTEN_CA1IE_SHIFT (11U)
  0c4ab7: line 19185 define PWM_INTEN_CA1IE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_CA1IE_SHIFT)) & PWM_INTEN_CA1IE_MASK)
  0c4b1e: line 19186 define PWM_INTEN_RIE_MASK (0x1000U)
  0c4b3f: line 19187 define PWM_INTEN_RIE_SHIFT (12U)
  0c4b5d: line 19188 define PWM_INTEN_RIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_RIE_SHIFT)) & PWM_INTEN_RIE_MASK)
  0c4bbe: line 19189 define PWM_INTEN_REIE_MASK (0x2000U)
  0c4be0: line 19190 define PWM_INTEN_REIE_SHIFT (13U)
  0c4bff: line 19191 define PWM_INTEN_REIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_INTEN_REIE_SHIFT)) & PWM_INTEN_REIE_MASK)
  0c4c63: line 19195 define PWM_INTEN_COUNT (4U)
  0c4c7c: line 19199 define PWM_DMAEN_CX0DE_MASK (0x1U)
  0c4c9c: line 19200 define PWM_DMAEN_CX0DE_SHIFT (0U)
  0c4cbb: line 19201 define PWM_DMAEN_CX0DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX0DE_SHIFT)) & PWM_DMAEN_CX0DE_MASK)
  0c4d22: line 19202 define PWM_DMAEN_CX1DE_MASK (0x2U)
  0c4d42: line 19203 define PWM_DMAEN_CX1DE_SHIFT (1U)
  0c4d61: line 19204 define PWM_DMAEN_CX1DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CX1DE_SHIFT)) & PWM_DMAEN_CX1DE_MASK)
  0c4dc8: line 19205 define PWM_DMAEN_CB0DE_MASK (0x4U)
  0c4de8: line 19206 define PWM_DMAEN_CB0DE_SHIFT (2U)
  0c4e07: line 19207 define PWM_DMAEN_CB0DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB0DE_SHIFT)) & PWM_DMAEN_CB0DE_MASK)
  0c4e6e: line 19208 define PWM_DMAEN_CB1DE_MASK (0x8U)
  0c4e8e: line 19209 define PWM_DMAEN_CB1DE_SHIFT (3U)
  0c4ead: line 19210 define PWM_DMAEN_CB1DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CB1DE_SHIFT)) & PWM_DMAEN_CB1DE_MASK)
  0c4f14: line 19211 define PWM_DMAEN_CA0DE_MASK (0x10U)
  0c4f35: line 19212 define PWM_DMAEN_CA0DE_SHIFT (4U)
  0c4f54: line 19213 define PWM_DMAEN_CA0DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA0DE_SHIFT)) & PWM_DMAEN_CA0DE_MASK)
  0c4fbb: line 19214 define PWM_DMAEN_CA1DE_MASK (0x20U)
  0c4fdc: line 19215 define PWM_DMAEN_CA1DE_SHIFT (5U)
  0c4ffb: line 19216 define PWM_DMAEN_CA1DE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CA1DE_SHIFT)) & PWM_DMAEN_CA1DE_MASK)
  0c5062: line 19217 define PWM_DMAEN_CAPTDE_MASK (0xC0U)
  0c5084: line 19218 define PWM_DMAEN_CAPTDE_SHIFT (6U)
  0c50a4: line 19219 define PWM_DMAEN_CAPTDE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_CAPTDE_SHIFT)) & PWM_DMAEN_CAPTDE_MASK)
  0c510e: line 19220 define PWM_DMAEN_FAND_MASK (0x100U)
  0c512f: line 19221 define PWM_DMAEN_FAND_SHIFT (8U)
  0c514d: line 19222 define PWM_DMAEN_FAND(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_FAND_SHIFT)) & PWM_DMAEN_FAND_MASK)
  0c51b1: line 19223 define PWM_DMAEN_VALDE_MASK (0x200U)
  0c51d3: line 19224 define PWM_DMAEN_VALDE_SHIFT (9U)
  0c51f2: line 19225 define PWM_DMAEN_VALDE(x) (((uint16_t)(((uint16_t)(x)) << PWM_DMAEN_VALDE_SHIFT)) & PWM_DMAEN_VALDE_MASK)
  0c5259: line 19229 define PWM_DMAEN_COUNT (4U)
  0c5272: line 19233 define PWM_TCTRL_OUT_TRIG_EN_MASK (0x3FU)
  0c5299: line 19234 define PWM_TCTRL_OUT_TRIG_EN_SHIFT (0U)
  0c52be: line 19235 define PWM_TCTRL_OUT_TRIG_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_OUT_TRIG_EN_SHIFT)) & PWM_TCTRL_OUT_TRIG_EN_MASK)
  0c5337: line 19236 define PWM_TCTRL_TRGFRQ_MASK (0x1000U)
  0c535b: line 19237 define PWM_TCTRL_TRGFRQ_SHIFT (12U)
  0c537c: line 19238 define PWM_TCTRL_TRGFRQ(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_TRGFRQ_SHIFT)) & PWM_TCTRL_TRGFRQ_MASK)
  0c53e6: line 19239 define PWM_TCTRL_PWBOT1_MASK (0x4000U)
  0c540a: line 19240 define PWM_TCTRL_PWBOT1_SHIFT (14U)
  0c542b: line 19241 define PWM_TCTRL_PWBOT1(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWBOT1_SHIFT)) & PWM_TCTRL_PWBOT1_MASK)
  0c5495: line 19242 define PWM_TCTRL_PWAOT0_MASK (0x8000U)
  0c54b9: line 19243 define PWM_TCTRL_PWAOT0_SHIFT (15U)
  0c54da: line 19244 define PWM_TCTRL_PWAOT0(x) (((uint16_t)(((uint16_t)(x)) << PWM_TCTRL_PWAOT0_SHIFT)) & PWM_TCTRL_PWAOT0_MASK)
  0c5544: line 19248 define PWM_TCTRL_COUNT (4U)
  0c555d: line 19252 define PWM_DISMAP_DIS0A_MASK (0xFU)
  0c557e: line 19253 define PWM_DISMAP_DIS0A_SHIFT (0U)
  0c559e: line 19254 define PWM_DISMAP_DIS0A(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0A_SHIFT)) & PWM_DISMAP_DIS0A_MASK)
  0c5608: line 19255 define PWM_DISMAP_DIS1A_MASK (0xFU)
  0c5629: line 19256 define PWM_DISMAP_DIS1A_SHIFT (0U)
  0c5649: line 19257 define PWM_DISMAP_DIS1A(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS1A_SHIFT)) & PWM_DISMAP_DIS1A_MASK)
  0c56b3: line 19258 define PWM_DISMAP_DIS0B_MASK (0xF0U)
  0c56d5: line 19259 define PWM_DISMAP_DIS0B_SHIFT (4U)
  0c56f5: line 19260 define PWM_DISMAP_DIS0B(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0B_SHIFT)) & PWM_DISMAP_DIS0B_MASK)
  0c575f: line 19261 define PWM_DISMAP_DIS1B_MASK (0xF0U)
  0c5781: line 19262 define PWM_DISMAP_DIS1B_SHIFT (4U)
  0c57a1: line 19263 define PWM_DISMAP_DIS1B(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS1B_SHIFT)) & PWM_DISMAP_DIS1B_MASK)
  0c580b: line 19264 define PWM_DISMAP_DIS0X_MASK (0xF00U)
  0c582e: line 19265 define PWM_DISMAP_DIS0X_SHIFT (8U)
  0c584e: line 19266 define PWM_DISMAP_DIS0X(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS0X_SHIFT)) & PWM_DISMAP_DIS0X_MASK)
  0c58b8: line 19267 define PWM_DISMAP_DIS1X_MASK (0xF00U)
  0c58db: line 19268 define PWM_DISMAP_DIS1X_SHIFT (8U)
  0c58fb: line 19269 define PWM_DISMAP_DIS1X(x) (((uint16_t)(((uint16_t)(x)) << PWM_DISMAP_DIS1X_SHIFT)) & PWM_DISMAP_DIS1X_MASK)
  0c5965: line 19273 define PWM_DISMAP_COUNT (4U)
  0c597f: line 19276 define PWM_DISMAP_COUNT2 (2U)
  0c599a: line 19280 define PWM_DTCNT0_DTCNT0_MASK (0xFFFFU)
  0c59bf: line 19281 define PWM_DTCNT0_DTCNT0_SHIFT (0U)
  0c59e0: line 19282 define PWM_DTCNT0_DTCNT0(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT0_DTCNT0_SHIFT)) & PWM_DTCNT0_DTCNT0_MASK)
  0c5a4d: line 19286 define PWM_DTCNT0_COUNT (4U)
  0c5a67: line 19290 define PWM_DTCNT1_DTCNT1_MASK (0xFFFFU)
  0c5a8c: line 19291 define PWM_DTCNT1_DTCNT1_SHIFT (0U)
  0c5aad: line 19292 define PWM_DTCNT1_DTCNT1(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTCNT1_DTCNT1_SHIFT)) & PWM_DTCNT1_DTCNT1_MASK)
  0c5b1a: line 19296 define PWM_DTCNT1_COUNT (4U)
  0c5b34: line 19300 define PWM_CAPTCTRLA_ARMA_MASK (0x1U)
  0c5b57: line 19301 define PWM_CAPTCTRLA_ARMA_SHIFT (0U)
  0c5b79: line 19302 define PWM_CAPTCTRLA_ARMA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ARMA_SHIFT)) & PWM_CAPTCTRLA_ARMA_MASK)
  0c5be9: line 19303 define PWM_CAPTCTRLA_ONESHOTA_MASK (0x2U)
  0c5c10: line 19304 define PWM_CAPTCTRLA_ONESHOTA_SHIFT (1U)
  0c5c36: line 19305 define PWM_CAPTCTRLA_ONESHOTA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_ONESHOTA_SHIFT)) & PWM_CAPTCTRLA_ONESHOTA_MASK)
  0c5cb2: line 19306 define PWM_CAPTCTRLA_EDGA0_MASK (0xCU)
  0c5cd6: line 19307 define PWM_CAPTCTRLA_EDGA0_SHIFT (2U)
  0c5cf9: line 19308 define PWM_CAPTCTRLA_EDGA0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA0_SHIFT)) & PWM_CAPTCTRLA_EDGA0_MASK)
  0c5d6c: line 19309 define PWM_CAPTCTRLA_EDGA1_MASK (0x30U)
  0c5d91: line 19310 define PWM_CAPTCTRLA_EDGA1_SHIFT (4U)
  0c5db4: line 19311 define PWM_CAPTCTRLA_EDGA1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGA1_SHIFT)) & PWM_CAPTCTRLA_EDGA1_MASK)
  0c5e27: line 19312 define PWM_CAPTCTRLA_INP_SELA_MASK (0x40U)
  0c5e4f: line 19313 define PWM_CAPTCTRLA_INP_SELA_SHIFT (6U)
  0c5e75: line 19314 define PWM_CAPTCTRLA_INP_SELA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_INP_SELA_SHIFT)) & PWM_CAPTCTRLA_INP_SELA_MASK)
  0c5ef1: line 19315 define PWM_CAPTCTRLA_EDGCNTA_EN_MASK (0x80U)
  0c5f1b: line 19316 define PWM_CAPTCTRLA_EDGCNTA_EN_SHIFT (7U)
  0c5f43: line 19317 define PWM_CAPTCTRLA_EDGCNTA_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_EDGCNTA_EN_SHIFT)) & PWM_CAPTCTRLA_EDGCNTA_EN_MASK)
  0c5fc5: line 19318 define PWM_CAPTCTRLA_CFAWM_MASK (0x300U)
  0c5feb: line 19319 define PWM_CAPTCTRLA_CFAWM_SHIFT (8U)
  0c600e: line 19320 define PWM_CAPTCTRLA_CFAWM(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CFAWM_SHIFT)) & PWM_CAPTCTRLA_CFAWM_MASK)
  0c6081: line 19321 define PWM_CAPTCTRLA_CA0CNT_MASK (0x1C00U)
  0c60a9: line 19322 define PWM_CAPTCTRLA_CA0CNT_SHIFT (10U)
  0c60ce: line 19323 define PWM_CAPTCTRLA_CA0CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA0CNT_SHIFT)) & PWM_CAPTCTRLA_CA0CNT_MASK)
  0c6144: line 19324 define PWM_CAPTCTRLA_CA1CNT_MASK (0xE000U)
  0c616c: line 19325 define PWM_CAPTCTRLA_CA1CNT_SHIFT (13U)
  0c6191: line 19326 define PWM_CAPTCTRLA_CA1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLA_CA1CNT_SHIFT)) & PWM_CAPTCTRLA_CA1CNT_MASK)
  0c6207: line 19330 define PWM_CAPTCTRLA_COUNT (4U)
  0c6224: line 19334 define PWM_CAPTCOMPA_EDGCMPA_MASK (0xFFU)
  0c624b: line 19335 define PWM_CAPTCOMPA_EDGCMPA_SHIFT (0U)
  0c6270: line 19336 define PWM_CAPTCOMPA_EDGCMPA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCMPA_SHIFT)) & PWM_CAPTCOMPA_EDGCMPA_MASK)
  0c62e9: line 19337 define PWM_CAPTCOMPA_EDGCNTA_MASK (0xFF00U)
  0c6312: line 19338 define PWM_CAPTCOMPA_EDGCNTA_SHIFT (8U)
  0c6337: line 19339 define PWM_CAPTCOMPA_EDGCNTA(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPA_EDGCNTA_SHIFT)) & PWM_CAPTCOMPA_EDGCNTA_MASK)
  0c63b0: line 19343 define PWM_CAPTCOMPA_COUNT (4U)
  0c63cd: line 19347 define PWM_CAPTCTRLB_ARMB_MASK (0x1U)
  0c63f0: line 19348 define PWM_CAPTCTRLB_ARMB_SHIFT (0U)
  0c6412: line 19349 define PWM_CAPTCTRLB_ARMB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ARMB_SHIFT)) & PWM_CAPTCTRLB_ARMB_MASK)
  0c6482: line 19350 define PWM_CAPTCTRLB_ONESHOTB_MASK (0x2U)
  0c64a9: line 19351 define PWM_CAPTCTRLB_ONESHOTB_SHIFT (1U)
  0c64cf: line 19352 define PWM_CAPTCTRLB_ONESHOTB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_ONESHOTB_SHIFT)) & PWM_CAPTCTRLB_ONESHOTB_MASK)
  0c654b: line 19353 define PWM_CAPTCTRLB_EDGB0_MASK (0xCU)
  0c656f: line 19354 define PWM_CAPTCTRLB_EDGB0_SHIFT (2U)
  0c6592: line 19355 define PWM_CAPTCTRLB_EDGB0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB0_SHIFT)) & PWM_CAPTCTRLB_EDGB0_MASK)
  0c6605: line 19356 define PWM_CAPTCTRLB_EDGB1_MASK (0x30U)
  0c662a: line 19357 define PWM_CAPTCTRLB_EDGB1_SHIFT (4U)
  0c664d: line 19358 define PWM_CAPTCTRLB_EDGB1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGB1_SHIFT)) & PWM_CAPTCTRLB_EDGB1_MASK)
  0c66c0: line 19359 define PWM_CAPTCTRLB_INP_SELB_MASK (0x40U)
  0c66e8: line 19360 define PWM_CAPTCTRLB_INP_SELB_SHIFT (6U)
  0c670e: line 19361 define PWM_CAPTCTRLB_INP_SELB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_INP_SELB_SHIFT)) & PWM_CAPTCTRLB_INP_SELB_MASK)
  0c678a: line 19362 define PWM_CAPTCTRLB_EDGCNTB_EN_MASK (0x80U)
  0c67b4: line 19363 define PWM_CAPTCTRLB_EDGCNTB_EN_SHIFT (7U)
  0c67dc: line 19364 define PWM_CAPTCTRLB_EDGCNTB_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_EDGCNTB_EN_SHIFT)) & PWM_CAPTCTRLB_EDGCNTB_EN_MASK)
  0c685e: line 19365 define PWM_CAPTCTRLB_CFBWM_MASK (0x300U)
  0c6884: line 19366 define PWM_CAPTCTRLB_CFBWM_SHIFT (8U)
  0c68a7: line 19367 define PWM_CAPTCTRLB_CFBWM(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CFBWM_SHIFT)) & PWM_CAPTCTRLB_CFBWM_MASK)
  0c691a: line 19368 define PWM_CAPTCTRLB_CB0CNT_MASK (0x1C00U)
  0c6942: line 19369 define PWM_CAPTCTRLB_CB0CNT_SHIFT (10U)
  0c6967: line 19370 define PWM_CAPTCTRLB_CB0CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB0CNT_SHIFT)) & PWM_CAPTCTRLB_CB0CNT_MASK)
  0c69dd: line 19371 define PWM_CAPTCTRLB_CB1CNT_MASK (0xE000U)
  0c6a05: line 19372 define PWM_CAPTCTRLB_CB1CNT_SHIFT (13U)
  0c6a2a: line 19373 define PWM_CAPTCTRLB_CB1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLB_CB1CNT_SHIFT)) & PWM_CAPTCTRLB_CB1CNT_MASK)
  0c6aa0: line 19377 define PWM_CAPTCTRLB_COUNT (4U)
  0c6abd: line 19381 define PWM_CAPTCOMPB_EDGCMPB_MASK (0xFFU)
  0c6ae4: line 19382 define PWM_CAPTCOMPB_EDGCMPB_SHIFT (0U)
  0c6b09: line 19383 define PWM_CAPTCOMPB_EDGCMPB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCMPB_SHIFT)) & PWM_CAPTCOMPB_EDGCMPB_MASK)
  0c6b82: line 19384 define PWM_CAPTCOMPB_EDGCNTB_MASK (0xFF00U)
  0c6bab: line 19385 define PWM_CAPTCOMPB_EDGCNTB_SHIFT (8U)
  0c6bd0: line 19386 define PWM_CAPTCOMPB_EDGCNTB(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPB_EDGCNTB_SHIFT)) & PWM_CAPTCOMPB_EDGCNTB_MASK)
  0c6c49: line 19390 define PWM_CAPTCOMPB_COUNT (4U)
  0c6c66: line 19394 define PWM_CAPTCTRLX_ARMX_MASK (0x1U)
  0c6c89: line 19395 define PWM_CAPTCTRLX_ARMX_SHIFT (0U)
  0c6cab: line 19396 define PWM_CAPTCTRLX_ARMX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ARMX_SHIFT)) & PWM_CAPTCTRLX_ARMX_MASK)
  0c6d1b: line 19397 define PWM_CAPTCTRLX_ONESHOTX_MASK (0x2U)
  0c6d42: line 19398 define PWM_CAPTCTRLX_ONESHOTX_SHIFT (1U)
  0c6d68: line 19399 define PWM_CAPTCTRLX_ONESHOTX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_ONESHOTX_SHIFT)) & PWM_CAPTCTRLX_ONESHOTX_MASK)
  0c6de4: line 19400 define PWM_CAPTCTRLX_EDGX0_MASK (0xCU)
  0c6e08: line 19401 define PWM_CAPTCTRLX_EDGX0_SHIFT (2U)
  0c6e2b: line 19402 define PWM_CAPTCTRLX_EDGX0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX0_SHIFT)) & PWM_CAPTCTRLX_EDGX0_MASK)
  0c6e9e: line 19403 define PWM_CAPTCTRLX_EDGX1_MASK (0x30U)
  0c6ec3: line 19404 define PWM_CAPTCTRLX_EDGX1_SHIFT (4U)
  0c6ee6: line 19405 define PWM_CAPTCTRLX_EDGX1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGX1_SHIFT)) & PWM_CAPTCTRLX_EDGX1_MASK)
  0c6f59: line 19406 define PWM_CAPTCTRLX_INP_SELX_MASK (0x40U)
  0c6f81: line 19407 define PWM_CAPTCTRLX_INP_SELX_SHIFT (6U)
  0c6fa7: line 19408 define PWM_CAPTCTRLX_INP_SELX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_INP_SELX_SHIFT)) & PWM_CAPTCTRLX_INP_SELX_MASK)
  0c7023: line 19409 define PWM_CAPTCTRLX_EDGCNTX_EN_MASK (0x80U)
  0c704d: line 19410 define PWM_CAPTCTRLX_EDGCNTX_EN_SHIFT (7U)
  0c7075: line 19411 define PWM_CAPTCTRLX_EDGCNTX_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_EDGCNTX_EN_SHIFT)) & PWM_CAPTCTRLX_EDGCNTX_EN_MASK)
  0c70f7: line 19412 define PWM_CAPTCTRLX_CFXWM_MASK (0x300U)
  0c711d: line 19413 define PWM_CAPTCTRLX_CFXWM_SHIFT (8U)
  0c7140: line 19414 define PWM_CAPTCTRLX_CFXWM(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CFXWM_SHIFT)) & PWM_CAPTCTRLX_CFXWM_MASK)
  0c71b3: line 19415 define PWM_CAPTCTRLX_CX0CNT_MASK (0x1C00U)
  0c71db: line 19416 define PWM_CAPTCTRLX_CX0CNT_SHIFT (10U)
  0c7200: line 19417 define PWM_CAPTCTRLX_CX0CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX0CNT_SHIFT)) & PWM_CAPTCTRLX_CX0CNT_MASK)
  0c7276: line 19418 define PWM_CAPTCTRLX_CX1CNT_MASK (0xE000U)
  0c729e: line 19419 define PWM_CAPTCTRLX_CX1CNT_SHIFT (13U)
  0c72c3: line 19420 define PWM_CAPTCTRLX_CX1CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCTRLX_CX1CNT_SHIFT)) & PWM_CAPTCTRLX_CX1CNT_MASK)
  0c7339: line 19424 define PWM_CAPTCTRLX_COUNT (4U)
  0c7356: line 19428 define PWM_CAPTCOMPX_EDGCMPX_MASK (0xFFU)
  0c737d: line 19429 define PWM_CAPTCOMPX_EDGCMPX_SHIFT (0U)
  0c73a2: line 19430 define PWM_CAPTCOMPX_EDGCMPX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCMPX_SHIFT)) & PWM_CAPTCOMPX_EDGCMPX_MASK)
  0c741b: line 19431 define PWM_CAPTCOMPX_EDGCNTX_MASK (0xFF00U)
  0c7444: line 19432 define PWM_CAPTCOMPX_EDGCNTX_SHIFT (8U)
  0c7469: line 19433 define PWM_CAPTCOMPX_EDGCNTX(x) (((uint16_t)(((uint16_t)(x)) << PWM_CAPTCOMPX_EDGCNTX_SHIFT)) & PWM_CAPTCOMPX_EDGCNTX_MASK)
  0c74e2: line 19437 define PWM_CAPTCOMPX_COUNT (4U)
  0c74ff: line 19441 define PWM_CVAL0_CAPTVAL0_MASK (0xFFFFU)
  0c7525: line 19442 define PWM_CVAL0_CAPTVAL0_SHIFT (0U)
  0c7547: line 19443 define PWM_CVAL0_CAPTVAL0(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0_CAPTVAL0_SHIFT)) & PWM_CVAL0_CAPTVAL0_MASK)
  0c75b7: line 19447 define PWM_CVAL0_COUNT (4U)
  0c75d0: line 19451 define PWM_CVAL0CYC_CVAL0CYC_MASK (0xFU)
  0c75f6: line 19452 define PWM_CVAL0CYC_CVAL0CYC_SHIFT (0U)
  0c761b: line 19453 define PWM_CVAL0CYC_CVAL0CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL0CYC_CVAL0CYC_SHIFT)) & PWM_CVAL0CYC_CVAL0CYC_MASK)
  0c7694: line 19457 define PWM_CVAL0CYC_COUNT (4U)
  0c76b0: line 19461 define PWM_CVAL1_CAPTVAL1_MASK (0xFFFFU)
  0c76d6: line 19462 define PWM_CVAL1_CAPTVAL1_SHIFT (0U)
  0c76f8: line 19463 define PWM_CVAL1_CAPTVAL1(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1_CAPTVAL1_SHIFT)) & PWM_CVAL1_CAPTVAL1_MASK)
  0c7768: line 19467 define PWM_CVAL1_COUNT (4U)
  0c7781: line 19471 define PWM_CVAL1CYC_CVAL1CYC_MASK (0xFU)
  0c77a7: line 19472 define PWM_CVAL1CYC_CVAL1CYC_SHIFT (0U)
  0c77cc: line 19473 define PWM_CVAL1CYC_CVAL1CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL1CYC_CVAL1CYC_SHIFT)) & PWM_CVAL1CYC_CVAL1CYC_MASK)
  0c7845: line 19477 define PWM_CVAL1CYC_COUNT (4U)
  0c7861: line 19481 define PWM_CVAL2_CAPTVAL2_MASK (0xFFFFU)
  0c7887: line 19482 define PWM_CVAL2_CAPTVAL2_SHIFT (0U)
  0c78a9: line 19483 define PWM_CVAL2_CAPTVAL2(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2_CAPTVAL2_SHIFT)) & PWM_CVAL2_CAPTVAL2_MASK)
  0c7919: line 19487 define PWM_CVAL2_COUNT (4U)
  0c7932: line 19491 define PWM_CVAL2CYC_CVAL2CYC_MASK (0xFU)
  0c7958: line 19492 define PWM_CVAL2CYC_CVAL2CYC_SHIFT (0U)
  0c797d: line 19493 define PWM_CVAL2CYC_CVAL2CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL2CYC_CVAL2CYC_SHIFT)) & PWM_CVAL2CYC_CVAL2CYC_MASK)
  0c79f6: line 19497 define PWM_CVAL2CYC_COUNT (4U)
  0c7a12: line 19501 define PWM_CVAL3_CAPTVAL3_MASK (0xFFFFU)
  0c7a38: line 19502 define PWM_CVAL3_CAPTVAL3_SHIFT (0U)
  0c7a5a: line 19503 define PWM_CVAL3_CAPTVAL3(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3_CAPTVAL3_SHIFT)) & PWM_CVAL3_CAPTVAL3_MASK)
  0c7aca: line 19507 define PWM_CVAL3_COUNT (4U)
  0c7ae3: line 19511 define PWM_CVAL3CYC_CVAL3CYC_MASK (0xFU)
  0c7b09: line 19512 define PWM_CVAL3CYC_CVAL3CYC_SHIFT (0U)
  0c7b2e: line 19513 define PWM_CVAL3CYC_CVAL3CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL3CYC_CVAL3CYC_SHIFT)) & PWM_CVAL3CYC_CVAL3CYC_MASK)
  0c7ba7: line 19517 define PWM_CVAL3CYC_COUNT (4U)
  0c7bc3: line 19521 define PWM_CVAL4_CAPTVAL4_MASK (0xFFFFU)
  0c7be9: line 19522 define PWM_CVAL4_CAPTVAL4_SHIFT (0U)
  0c7c0b: line 19523 define PWM_CVAL4_CAPTVAL4(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4_CAPTVAL4_SHIFT)) & PWM_CVAL4_CAPTVAL4_MASK)
  0c7c7b: line 19527 define PWM_CVAL4_COUNT (4U)
  0c7c94: line 19531 define PWM_CVAL4CYC_CVAL4CYC_MASK (0xFU)
  0c7cba: line 19532 define PWM_CVAL4CYC_CVAL4CYC_SHIFT (0U)
  0c7cdf: line 19533 define PWM_CVAL4CYC_CVAL4CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL4CYC_CVAL4CYC_SHIFT)) & PWM_CVAL4CYC_CVAL4CYC_MASK)
  0c7d58: line 19537 define PWM_CVAL4CYC_COUNT (4U)
  0c7d74: line 19541 define PWM_CVAL5_CAPTVAL5_MASK (0xFFFFU)
  0c7d9a: line 19542 define PWM_CVAL5_CAPTVAL5_SHIFT (0U)
  0c7dbc: line 19543 define PWM_CVAL5_CAPTVAL5(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5_CAPTVAL5_SHIFT)) & PWM_CVAL5_CAPTVAL5_MASK)
  0c7e2c: line 19547 define PWM_CVAL5_COUNT (4U)
  0c7e45: line 19551 define PWM_CVAL5CYC_CVAL5CYC_MASK (0xFU)
  0c7e6b: line 19552 define PWM_CVAL5CYC_CVAL5CYC_SHIFT (0U)
  0c7e90: line 19553 define PWM_CVAL5CYC_CVAL5CYC(x) (((uint16_t)(((uint16_t)(x)) << PWM_CVAL5CYC_CVAL5CYC_SHIFT)) & PWM_CVAL5CYC_CVAL5CYC_MASK)
  0c7f09: line 19557 define PWM_CVAL5CYC_COUNT (4U)
  0c7f25: line 19561 define PWM_OUTEN_PWMX_EN_MASK (0xFU)
  0c7f47: line 19562 define PWM_OUTEN_PWMX_EN_SHIFT (0U)
  0c7f68: line 19563 define PWM_OUTEN_PWMX_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMX_EN_SHIFT)) & PWM_OUTEN_PWMX_EN_MASK)
  0c7fd5: line 19564 define PWM_OUTEN_PWMB_EN_MASK (0xF0U)
  0c7ff8: line 19565 define PWM_OUTEN_PWMB_EN_SHIFT (4U)
  0c8019: line 19566 define PWM_OUTEN_PWMB_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMB_EN_SHIFT)) & PWM_OUTEN_PWMB_EN_MASK)
  0c8086: line 19567 define PWM_OUTEN_PWMA_EN_MASK (0xF00U)
  0c80aa: line 19568 define PWM_OUTEN_PWMA_EN_SHIFT (8U)
  0c80cb: line 19569 define PWM_OUTEN_PWMA_EN(x) (((uint16_t)(((uint16_t)(x)) << PWM_OUTEN_PWMA_EN_SHIFT)) & PWM_OUTEN_PWMA_EN_MASK)
  0c8138: line 19574 define PWM_MASK_MASKX_MASK (0xFU)
  0c8157: line 19575 define PWM_MASK_MASKX_SHIFT (0U)
  0c8175: line 19576 define PWM_MASK_MASKX(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKX_SHIFT)) & PWM_MASK_MASKX_MASK)
  0c81d9: line 19577 define PWM_MASK_MASKB_MASK (0xF0U)
  0c81f9: line 19578 define PWM_MASK_MASKB_SHIFT (4U)
  0c8217: line 19579 define PWM_MASK_MASKB(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKB_SHIFT)) & PWM_MASK_MASKB_MASK)
  0c827b: line 19580 define PWM_MASK_MASKA_MASK (0xF00U)
  0c829c: line 19581 define PWM_MASK_MASKA_SHIFT (8U)
  0c82ba: line 19582 define PWM_MASK_MASKA(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_MASKA_SHIFT)) & PWM_MASK_MASKA_MASK)
  0c831e: line 19583 define PWM_MASK_UPDATE_MASK_MASK (0xF000U)
  0c8346: line 19584 define PWM_MASK_UPDATE_MASK_SHIFT (12U)
  0c836b: line 19585 define PWM_MASK_UPDATE_MASK(x) (((uint16_t)(((uint16_t)(x)) << PWM_MASK_UPDATE_MASK_SHIFT)) & PWM_MASK_UPDATE_MASK_MASK)
  0c83e1: line 19590 define PWM_SWCOUT_SM0OUT45_MASK (0x1U)
  0c8405: line 19591 define PWM_SWCOUT_SM0OUT45_SHIFT (0U)
  0c8428: line 19592 define PWM_SWCOUT_SM0OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT45_SHIFT)) & PWM_SWCOUT_SM0OUT45_MASK)
  0c849b: line 19593 define PWM_SWCOUT_SM0OUT23_MASK (0x2U)
  0c84bf: line 19594 define PWM_SWCOUT_SM0OUT23_SHIFT (1U)
  0c84e2: line 19595 define PWM_SWCOUT_SM0OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM0OUT23_SHIFT)) & PWM_SWCOUT_SM0OUT23_MASK)
  0c8555: line 19596 define PWM_SWCOUT_SM1OUT45_MASK (0x4U)
  0c8579: line 19597 define PWM_SWCOUT_SM1OUT45_SHIFT (2U)
  0c859c: line 19598 define PWM_SWCOUT_SM1OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT45_SHIFT)) & PWM_SWCOUT_SM1OUT45_MASK)
  0c860f: line 19599 define PWM_SWCOUT_SM1OUT23_MASK (0x8U)
  0c8633: line 19600 define PWM_SWCOUT_SM1OUT23_SHIFT (3U)
  0c8656: line 19601 define PWM_SWCOUT_SM1OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM1OUT23_SHIFT)) & PWM_SWCOUT_SM1OUT23_MASK)
  0c86c9: line 19602 define PWM_SWCOUT_SM2OUT45_MASK (0x10U)
  0c86ee: line 19603 define PWM_SWCOUT_SM2OUT45_SHIFT (4U)
  0c8711: line 19604 define PWM_SWCOUT_SM2OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT45_SHIFT)) & PWM_SWCOUT_SM2OUT45_MASK)
  0c8784: line 19605 define PWM_SWCOUT_SM2OUT23_MASK (0x20U)
  0c87a9: line 19606 define PWM_SWCOUT_SM2OUT23_SHIFT (5U)
  0c87cc: line 19607 define PWM_SWCOUT_SM2OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM2OUT23_SHIFT)) & PWM_SWCOUT_SM2OUT23_MASK)
  0c883f: line 19608 define PWM_SWCOUT_SM3OUT45_MASK (0x40U)
  0c8864: line 19609 define PWM_SWCOUT_SM3OUT45_SHIFT (6U)
  0c8887: line 19610 define PWM_SWCOUT_SM3OUT45(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT45_SHIFT)) & PWM_SWCOUT_SM3OUT45_MASK)
  0c88fa: line 19611 define PWM_SWCOUT_SM3OUT23_MASK (0x80U)
  0c891f: line 19612 define PWM_SWCOUT_SM3OUT23_SHIFT (7U)
  0c8942: line 19613 define PWM_SWCOUT_SM3OUT23(x) (((uint16_t)(((uint16_t)(x)) << PWM_SWCOUT_SM3OUT23_SHIFT)) & PWM_SWCOUT_SM3OUT23_MASK)
  0c89b5: line 19618 define PWM_DTSRCSEL_SM0SEL45_MASK (0x3U)
  0c89db: line 19619 define PWM_DTSRCSEL_SM0SEL45_SHIFT (0U)
  0c8a00: line 19620 define PWM_DTSRCSEL_SM0SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL45_SHIFT)) & PWM_DTSRCSEL_SM0SEL45_MASK)
  0c8a79: line 19621 define PWM_DTSRCSEL_SM0SEL23_MASK (0xCU)
  0c8a9f: line 19622 define PWM_DTSRCSEL_SM0SEL23_SHIFT (2U)
  0c8ac4: line 19623 define PWM_DTSRCSEL_SM0SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM0SEL23_SHIFT)) & PWM_DTSRCSEL_SM0SEL23_MASK)
  0c8b3d: line 19624 define PWM_DTSRCSEL_SM1SEL45_MASK (0x30U)
  0c8b64: line 19625 define PWM_DTSRCSEL_SM1SEL45_SHIFT (4U)
  0c8b89: line 19626 define PWM_DTSRCSEL_SM1SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL45_SHIFT)) & PWM_DTSRCSEL_SM1SEL45_MASK)
  0c8c02: line 19627 define PWM_DTSRCSEL_SM1SEL23_MASK (0xC0U)
  0c8c29: line 19628 define PWM_DTSRCSEL_SM1SEL23_SHIFT (6U)
  0c8c4e: line 19629 define PWM_DTSRCSEL_SM1SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM1SEL23_SHIFT)) & PWM_DTSRCSEL_SM1SEL23_MASK)
  0c8cc7: line 19630 define PWM_DTSRCSEL_SM2SEL45_MASK (0x300U)
  0c8cef: line 19631 define PWM_DTSRCSEL_SM2SEL45_SHIFT (8U)
  0c8d14: line 19632 define PWM_DTSRCSEL_SM2SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL45_SHIFT)) & PWM_DTSRCSEL_SM2SEL45_MASK)
  0c8d8d: line 19633 define PWM_DTSRCSEL_SM2SEL23_MASK (0xC00U)
  0c8db5: line 19634 define PWM_DTSRCSEL_SM2SEL23_SHIFT (10U)
  0c8ddb: line 19635 define PWM_DTSRCSEL_SM2SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM2SEL23_SHIFT)) & PWM_DTSRCSEL_SM2SEL23_MASK)
  0c8e54: line 19636 define PWM_DTSRCSEL_SM3SEL45_MASK (0x3000U)
  0c8e7d: line 19637 define PWM_DTSRCSEL_SM3SEL45_SHIFT (12U)
  0c8ea3: line 19638 define PWM_DTSRCSEL_SM3SEL45(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL45_SHIFT)) & PWM_DTSRCSEL_SM3SEL45_MASK)
  0c8f1c: line 19639 define PWM_DTSRCSEL_SM3SEL23_MASK (0xC000U)
  0c8f45: line 19640 define PWM_DTSRCSEL_SM3SEL23_SHIFT (14U)
  0c8f6b: line 19641 define PWM_DTSRCSEL_SM3SEL23(x) (((uint16_t)(((uint16_t)(x)) << PWM_DTSRCSEL_SM3SEL23_SHIFT)) & PWM_DTSRCSEL_SM3SEL23_MASK)
  0c8fe4: line 19646 define PWM_MCTRL_LDOK_MASK (0xFU)
  0c9003: line 19647 define PWM_MCTRL_LDOK_SHIFT (0U)
  0c9021: line 19648 define PWM_MCTRL_LDOK(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_LDOK_SHIFT)) & PWM_MCTRL_LDOK_MASK)
  0c9085: line 19649 define PWM_MCTRL_CLDOK_MASK (0xF0U)
  0c90a6: line 19650 define PWM_MCTRL_CLDOK_SHIFT (4U)
  0c90c5: line 19651 define PWM_MCTRL_CLDOK(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_CLDOK_SHIFT)) & PWM_MCTRL_CLDOK_MASK)
  0c912c: line 19652 define PWM_MCTRL_RUN_MASK (0xF00U)
  0c914c: line 19653 define PWM_MCTRL_RUN_SHIFT (8U)
  0c9169: line 19654 define PWM_MCTRL_RUN(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_RUN_SHIFT)) & PWM_MCTRL_RUN_MASK)
  0c91ca: line 19655 define PWM_MCTRL_IPOL_MASK (0xF000U)
  0c91ec: line 19656 define PWM_MCTRL_IPOL_SHIFT (12U)
  0c920b: line 19657 define PWM_MCTRL_IPOL(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL_IPOL_SHIFT)) & PWM_MCTRL_IPOL_MASK)
  0c926f: line 19662 define PWM_MCTRL2_MONPLL_MASK (0x3U)
  0c9291: line 19663 define PWM_MCTRL2_MONPLL_SHIFT (0U)
  0c92b2: line 19664 define PWM_MCTRL2_MONPLL(x) (((uint16_t)(((uint16_t)(x)) << PWM_MCTRL2_MONPLL_SHIFT)) & PWM_MCTRL2_MONPLL_MASK)
  0c931f: line 19669 define PWM_FCTRL_FIE_MASK (0xFU)
  0c933d: line 19670 define PWM_FCTRL_FIE_SHIFT (0U)
  0c935a: line 19671 define PWM_FCTRL_FIE(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FIE_SHIFT)) & PWM_FCTRL_FIE_MASK)
  0c93bb: line 19672 define PWM_FCTRL_FSAFE_MASK (0xF0U)
  0c93dc: line 19673 define PWM_FCTRL_FSAFE_SHIFT (4U)
  0c93fb: line 19674 define PWM_FCTRL_FSAFE(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FSAFE_SHIFT)) & PWM_FCTRL_FSAFE_MASK)
  0c9462: line 19675 define PWM_FCTRL_FAUTO_MASK (0xF00U)
  0c9484: line 19676 define PWM_FCTRL_FAUTO_SHIFT (8U)
  0c94a3: line 19677 define PWM_FCTRL_FAUTO(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FAUTO_SHIFT)) & PWM_FCTRL_FAUTO_MASK)
  0c950a: line 19678 define PWM_FCTRL_FLVL_MASK (0xF000U)
  0c952c: line 19679 define PWM_FCTRL_FLVL_SHIFT (12U)
  0c954b: line 19680 define PWM_FCTRL_FLVL(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL_FLVL_SHIFT)) & PWM_FCTRL_FLVL_MASK)
  0c95af: line 19685 define PWM_FSTS_FFLAG_MASK (0xFU)
  0c95ce: line 19686 define PWM_FSTS_FFLAG_SHIFT (0U)
  0c95ec: line 19687 define PWM_FSTS_FFLAG(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFLAG_SHIFT)) & PWM_FSTS_FFLAG_MASK)
  0c9650: line 19688 define PWM_FSTS_FFULL_MASK (0xF0U)
  0c9670: line 19689 define PWM_FSTS_FFULL_SHIFT (4U)
  0c968e: line 19690 define PWM_FSTS_FFULL(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFULL_SHIFT)) & PWM_FSTS_FFULL_MASK)
  0c96f2: line 19691 define PWM_FSTS_FFPIN_MASK (0xF00U)
  0c9713: line 19692 define PWM_FSTS_FFPIN_SHIFT (8U)
  0c9731: line 19693 define PWM_FSTS_FFPIN(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FFPIN_SHIFT)) & PWM_FSTS_FFPIN_MASK)
  0c9795: line 19694 define PWM_FSTS_FHALF_MASK (0xF000U)
  0c97b7: line 19695 define PWM_FSTS_FHALF_SHIFT (12U)
  0c97d6: line 19696 define PWM_FSTS_FHALF(x) (((uint16_t)(((uint16_t)(x)) << PWM_FSTS_FHALF_SHIFT)) & PWM_FSTS_FHALF_MASK)
  0c983a: line 19701 define PWM_FFILT_FILT_PER_MASK (0xFFU)
  0c985e: line 19702 define PWM_FFILT_FILT_PER_SHIFT (0U)
  0c9880: line 19703 define PWM_FFILT_FILT_PER(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_PER_SHIFT)) & PWM_FFILT_FILT_PER_MASK)
  0c98f0: line 19704 define PWM_FFILT_FILT_CNT_MASK (0x700U)
  0c9915: line 19705 define PWM_FFILT_FILT_CNT_SHIFT (8U)
  0c9937: line 19706 define PWM_FFILT_FILT_CNT(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_FILT_CNT_SHIFT)) & PWM_FFILT_FILT_CNT_MASK)
  0c99a7: line 19707 define PWM_FFILT_GSTR_MASK (0x8000U)
  0c99c9: line 19708 define PWM_FFILT_GSTR_SHIFT (15U)
  0c99e8: line 19709 define PWM_FFILT_GSTR(x) (((uint16_t)(((uint16_t)(x)) << PWM_FFILT_GSTR_SHIFT)) & PWM_FFILT_GSTR_MASK)
  0c9a4c: line 19714 define PWM_FTST_FTEST_MASK (0x1U)
  0c9a6b: line 19715 define PWM_FTST_FTEST_SHIFT (0U)
  0c9a89: line 19716 define PWM_FTST_FTEST(x) (((uint16_t)(((uint16_t)(x)) << PWM_FTST_FTEST_SHIFT)) & PWM_FTST_FTEST_MASK)
  0c9aed: line 19721 define PWM_FCTRL2_NOCOMB_MASK (0xFU)
  0c9b0f: line 19722 define PWM_FCTRL2_NOCOMB_SHIFT (0U)
  0c9b30: line 19723 define PWM_FCTRL2_NOCOMB(x) (((uint16_t)(((uint16_t)(x)) << PWM_FCTRL2_NOCOMB_SHIFT)) & PWM_FCTRL2_NOCOMB_MASK)
  0c9b9d: line 19734 define PWM1_BASE (0x403DC000u)
  0c9bb9: line 19736 define PWM1 ((PWM_Type *)PWM1_BASE)
  0c9bda: line 19738 define PWM2_BASE (0x403E0000u)
  0c9bf6: line 19740 define PWM2 ((PWM_Type *)PWM2_BASE)
  0c9c17: line 19742 define PWM3_BASE (0x403E4000u)
  0c9c33: line 19744 define PWM3 ((PWM_Type *)PWM3_BASE)
  0c9c54: line 19746 define PWM4_BASE (0x403E8000u)
  0c9c70: line 19748 define PWM4 ((PWM_Type *)PWM4_BASE)
  0c9c91: line 19750 define PWM_BASE_ADDRS { 0u, PWM1_BASE, PWM2_BASE, PWM3_BASE, PWM4_BASE }
  0c9cd7: line 19752 define PWM_BASE_PTRS { (PWM_Type *)0u, PWM1, PWM2, PWM3, PWM4 }
  0c9d14: line 19754 define PWM_CMP_IRQS { { NotAvail_IRQn, NotAvail_IRQn, NotAvail_IRQn, NotAvail_IRQn }, { PWM1_0_IRQn, PWM1_1_IRQn, PWM1_2_IRQn, PWM1_3_IRQn }, { PWM2_0_IRQn, PWM2_1_IRQn, PWM2_2_IRQn, PWM2_3_IRQn }, { PWM3_0_IRQn, PWM3_1_IRQn, PWM3_2_IRQn, PWM3_3_IRQn }, { PWM4_0_IRQn, PWM4_1_IRQn, PWM4_2_IRQn, PWM4_3_IRQn } }
  0c9e48: line 19755 define PWM_RELOAD_IRQS { { NotAvail_IRQn, NotAvail_IRQn, NotAvail_IRQn, NotAvail_IRQn }, { PWM1_0_IRQn, PWM1_1_IRQn, PWM1_2_IRQn, PWM1_3_IRQn }, { PWM2_0_IRQn, PWM2_1_IRQn, PWM2_2_IRQn, PWM2_3_IRQn }, { PWM3_0_IRQn, PWM3_1_IRQn, PWM3_2_IRQn, PWM3_3_IRQn }, { PWM4_0_IRQn, PWM4_1_IRQn, PWM4_2_IRQn, PWM4_3_IRQn } }
  0c9f7f: line 19756 define PWM_CAPTURE_IRQS { { NotAvail_IRQn, NotAvail_IRQn, NotAvail_IRQn, NotAvail_IRQn }, { PWM1_0_IRQn, PWM1_1_IRQn, PWM1_2_IRQn, PWM1_3_IRQn }, { PWM2_0_IRQn, PWM2_1_IRQn, PWM2_2_IRQn, PWM2_3_IRQn }, { PWM3_0_IRQn, PWM3_1_IRQn, PWM3_2_IRQn, PWM3_3_IRQn }, { PWM4_0_IRQn, PWM4_1_IRQn, PWM4_2_IRQn, PWM4_3_IRQn } }
  0ca0b7: line 19757 define PWM_FAULT_IRQS { NotAvail_IRQn, PWM1_FAULT_IRQn, PWM2_FAULT_IRQn, PWM3_FAULT_IRQn, PWM4_FAULT_IRQn }
  0ca120: line 19758 define PWM_RELOAD_ERROR_IRQS { NotAvail_IRQn, PWM1_FAULT_IRQn, PWM2_FAULT_IRQn, PWM3_FAULT_IRQn, PWM4_FAULT_IRQn }
  0ca190: line 19860 define PXP_CTRL_ENABLE_MASK (0x1U)
  0ca1b0: line 19861 define PXP_CTRL_ENABLE_SHIFT (0U)
  0ca1cf: line 19862 define PXP_CTRL_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_ENABLE_SHIFT)) & PXP_CTRL_ENABLE_MASK)
  0ca236: line 19863 define PXP_CTRL_IRQ_ENABLE_MASK (0x2U)
  0ca25a: line 19864 define PXP_CTRL_IRQ_ENABLE_SHIFT (1U)
  0ca27d: line 19865 define PXP_CTRL_IRQ_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_IRQ_ENABLE_SHIFT)) & PXP_CTRL_IRQ_ENABLE_MASK)
  0ca2f0: line 19866 define PXP_CTRL_NEXT_IRQ_ENABLE_MASK (0x4U)
  0ca319: line 19867 define PXP_CTRL_NEXT_IRQ_ENABLE_SHIFT (2U)
  0ca341: line 19868 define PXP_CTRL_NEXT_IRQ_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_NEXT_IRQ_ENABLE_SHIFT)) & PXP_CTRL_NEXT_IRQ_ENABLE_MASK)
  0ca3c3: line 19869 define PXP_CTRL_ENABLE_LCD_HANDSHAKE_MASK (0x10U)
  0ca3f2: line 19870 define PXP_CTRL_ENABLE_LCD_HANDSHAKE_SHIFT (4U)
  0ca41f: line 19871 define PXP_CTRL_ENABLE_LCD_HANDSHAKE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_ENABLE_LCD_HANDSHAKE_SHIFT)) & PXP_CTRL_ENABLE_LCD_HANDSHAKE_MASK)
  0ca4b0: line 19872 define PXP_CTRL_RSVD0_MASK (0xE0U)
  0ca4d0: line 19873 define PXP_CTRL_RSVD0_SHIFT (5U)
  0ca4ee: line 19874 define PXP_CTRL_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_RSVD0_SHIFT)) & PXP_CTRL_RSVD0_MASK)
  0ca552: line 19875 define PXP_CTRL_ROTATE_MASK (0x300U)
  0ca574: line 19876 define PXP_CTRL_ROTATE_SHIFT (8U)
  0ca593: line 19877 define PXP_CTRL_ROTATE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_ROTATE_SHIFT)) & PXP_CTRL_ROTATE_MASK)
  0ca5fa: line 19878 define PXP_CTRL_HFLIP_MASK (0x400U)
  0ca61b: line 19879 define PXP_CTRL_HFLIP_SHIFT (10U)
  0ca63a: line 19880 define PXP_CTRL_HFLIP(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_HFLIP_SHIFT)) & PXP_CTRL_HFLIP_MASK)
  0ca69e: line 19881 define PXP_CTRL_VFLIP_MASK (0x800U)
  0ca6bf: line 19882 define PXP_CTRL_VFLIP_SHIFT (11U)
  0ca6de: line 19883 define PXP_CTRL_VFLIP(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_VFLIP_SHIFT)) & PXP_CTRL_VFLIP_MASK)
  0ca742: line 19884 define PXP_CTRL_RSVD1_MASK (0x3FF000U)
  0ca766: line 19885 define PXP_CTRL_RSVD1_SHIFT (12U)
  0ca785: line 19886 define PXP_CTRL_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_RSVD1_SHIFT)) & PXP_CTRL_RSVD1_MASK)
  0ca7e9: line 19887 define PXP_CTRL_ROT_POS_MASK (0x400000U)
  0ca80f: line 19888 define PXP_CTRL_ROT_POS_SHIFT (22U)
  0ca830: line 19889 define PXP_CTRL_ROT_POS(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_ROT_POS_SHIFT)) & PXP_CTRL_ROT_POS_MASK)
  0ca89a: line 19890 define PXP_CTRL_BLOCK_SIZE_MASK (0x800000U)
  0ca8c3: line 19891 define PXP_CTRL_BLOCK_SIZE_SHIFT (23U)
  0ca8e7: line 19892 define PXP_CTRL_BLOCK_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_BLOCK_SIZE_SHIFT)) & PXP_CTRL_BLOCK_SIZE_MASK)
  0ca95a: line 19893 define PXP_CTRL_RSVD3_MASK (0xF000000U)
  0ca97f: line 19894 define PXP_CTRL_RSVD3_SHIFT (24U)
  0ca99e: line 19895 define PXP_CTRL_RSVD3(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_RSVD3_SHIFT)) & PXP_CTRL_RSVD3_MASK)
  0caa02: line 19896 define PXP_CTRL_EN_REPEAT_MASK (0x10000000U)
  0caa2c: line 19897 define PXP_CTRL_EN_REPEAT_SHIFT (28U)
  0caa4f: line 19898 define PXP_CTRL_EN_REPEAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_EN_REPEAT_SHIFT)) & PXP_CTRL_EN_REPEAT_MASK)
  0caabf: line 19899 define PXP_CTRL_RSVD4_MASK (0x20000000U)
  0caae5: line 19900 define PXP_CTRL_RSVD4_SHIFT (29U)
  0cab04: line 19901 define PXP_CTRL_RSVD4(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_RSVD4_SHIFT)) & PXP_CTRL_RSVD4_MASK)
  0cab68: line 19902 define PXP_CTRL_CLKGATE_MASK (0x40000000U)
  0cab90: line 19903 define PXP_CTRL_CLKGATE_SHIFT (30U)
  0cabb1: line 19904 define PXP_CTRL_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLKGATE_SHIFT)) & PXP_CTRL_CLKGATE_MASK)
  0cac1b: line 19905 define PXP_CTRL_SFTRST_MASK (0x80000000U)
  0cac42: line 19906 define PXP_CTRL_SFTRST_SHIFT (31U)
  0cac62: line 19907 define PXP_CTRL_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SFTRST_SHIFT)) & PXP_CTRL_SFTRST_MASK)
  0cacc9: line 19912 define PXP_CTRL_SET_ENABLE_MASK (0x1U)
  0caced: line 19913 define PXP_CTRL_SET_ENABLE_SHIFT (0U)
  0cad10: line 19914 define PXP_CTRL_SET_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_ENABLE_SHIFT)) & PXP_CTRL_SET_ENABLE_MASK)
  0cad83: line 19915 define PXP_CTRL_SET_IRQ_ENABLE_MASK (0x2U)
  0cadab: line 19916 define PXP_CTRL_SET_IRQ_ENABLE_SHIFT (1U)
  0cadd2: line 19917 define PXP_CTRL_SET_IRQ_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_IRQ_ENABLE_SHIFT)) & PXP_CTRL_SET_IRQ_ENABLE_MASK)
  0cae51: line 19918 define PXP_CTRL_SET_NEXT_IRQ_ENABLE_MASK (0x4U)
  0cae7e: line 19919 define PXP_CTRL_SET_NEXT_IRQ_ENABLE_SHIFT (2U)
  0caeaa: line 19920 define PXP_CTRL_SET_NEXT_IRQ_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_NEXT_IRQ_ENABLE_SHIFT)) & PXP_CTRL_SET_NEXT_IRQ_ENABLE_MASK)
  0caf38: line 19921 define PXP_CTRL_SET_ENABLE_LCD_HANDSHAKE_MASK (0x10U)
  0caf6b: line 19922 define PXP_CTRL_SET_ENABLE_LCD_HANDSHAKE_SHIFT (4U)
  0caf9c: line 19923 define PXP_CTRL_SET_ENABLE_LCD_HANDSHAKE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_ENABLE_LCD_HANDSHAKE_SHIFT)) & PXP_CTRL_SET_ENABLE_LCD_HANDSHAKE_MASK)
  0cb039: line 19924 define PXP_CTRL_SET_RSVD0_MASK (0xE0U)
  0cb05d: line 19925 define PXP_CTRL_SET_RSVD0_SHIFT (5U)
  0cb07f: line 19926 define PXP_CTRL_SET_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_RSVD0_SHIFT)) & PXP_CTRL_SET_RSVD0_MASK)
  0cb0ef: line 19927 define PXP_CTRL_SET_ROTATE_MASK (0x300U)
  0cb115: line 19928 define PXP_CTRL_SET_ROTATE_SHIFT (8U)
  0cb138: line 19929 define PXP_CTRL_SET_ROTATE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_ROTATE_SHIFT)) & PXP_CTRL_SET_ROTATE_MASK)
  0cb1ab: line 19930 define PXP_CTRL_SET_HFLIP_MASK (0x400U)
  0cb1d0: line 19931 define PXP_CTRL_SET_HFLIP_SHIFT (10U)
  0cb1f3: line 19932 define PXP_CTRL_SET_HFLIP(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_HFLIP_SHIFT)) & PXP_CTRL_SET_HFLIP_MASK)
  0cb263: line 19933 define PXP_CTRL_SET_VFLIP_MASK (0x800U)
  0cb288: line 19934 define PXP_CTRL_SET_VFLIP_SHIFT (11U)
  0cb2ab: line 19935 define PXP_CTRL_SET_VFLIP(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_VFLIP_SHIFT)) & PXP_CTRL_SET_VFLIP_MASK)
  0cb31b: line 19936 define PXP_CTRL_SET_RSVD1_MASK (0x3FF000U)
  0cb343: line 19937 define PXP_CTRL_SET_RSVD1_SHIFT (12U)
  0cb366: line 19938 define PXP_CTRL_SET_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_RSVD1_SHIFT)) & PXP_CTRL_SET_RSVD1_MASK)
  0cb3d6: line 19939 define PXP_CTRL_SET_ROT_POS_MASK (0x400000U)
  0cb400: line 19940 define PXP_CTRL_SET_ROT_POS_SHIFT (22U)
  0cb425: line 19941 define PXP_CTRL_SET_ROT_POS(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_ROT_POS_SHIFT)) & PXP_CTRL_SET_ROT_POS_MASK)
  0cb49b: line 19942 define PXP_CTRL_SET_BLOCK_SIZE_MASK (0x800000U)
  0cb4c8: line 19943 define PXP_CTRL_SET_BLOCK_SIZE_SHIFT (23U)
  0cb4f0: line 19944 define PXP_CTRL_SET_BLOCK_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_BLOCK_SIZE_SHIFT)) & PXP_CTRL_SET_BLOCK_SIZE_MASK)
  0cb56f: line 19945 define PXP_CTRL_SET_RSVD3_MASK (0xF000000U)
  0cb598: line 19946 define PXP_CTRL_SET_RSVD3_SHIFT (24U)
  0cb5bb: line 19947 define PXP_CTRL_SET_RSVD3(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_RSVD3_SHIFT)) & PXP_CTRL_SET_RSVD3_MASK)
  0cb62b: line 19948 define PXP_CTRL_SET_EN_REPEAT_MASK (0x10000000U)
  0cb659: line 19949 define PXP_CTRL_SET_EN_REPEAT_SHIFT (28U)
  0cb680: line 19950 define PXP_CTRL_SET_EN_REPEAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_EN_REPEAT_SHIFT)) & PXP_CTRL_SET_EN_REPEAT_MASK)
  0cb6fc: line 19951 define PXP_CTRL_SET_RSVD4_MASK (0x20000000U)
  0cb726: line 19952 define PXP_CTRL_SET_RSVD4_SHIFT (29U)
  0cb749: line 19953 define PXP_CTRL_SET_RSVD4(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_RSVD4_SHIFT)) & PXP_CTRL_SET_RSVD4_MASK)
  0cb7b9: line 19954 define PXP_CTRL_SET_CLKGATE_MASK (0x40000000U)
  0cb7e5: line 19955 define PXP_CTRL_SET_CLKGATE_SHIFT (30U)
  0cb80a: line 19956 define PXP_CTRL_SET_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_CLKGATE_SHIFT)) & PXP_CTRL_SET_CLKGATE_MASK)
  0cb880: line 19957 define PXP_CTRL_SET_SFTRST_MASK (0x80000000U)
  0cb8ab: line 19958 define PXP_CTRL_SET_SFTRST_SHIFT (31U)
  0cb8cf: line 19959 define PXP_CTRL_SET_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_SET_SFTRST_SHIFT)) & PXP_CTRL_SET_SFTRST_MASK)
  0cb942: line 19964 define PXP_CTRL_CLR_ENABLE_MASK (0x1U)
  0cb966: line 19965 define PXP_CTRL_CLR_ENABLE_SHIFT (0U)
  0cb989: line 19966 define PXP_CTRL_CLR_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_ENABLE_SHIFT)) & PXP_CTRL_CLR_ENABLE_MASK)
  0cb9fc: line 19967 define PXP_CTRL_CLR_IRQ_ENABLE_MASK (0x2U)
  0cba24: line 19968 define PXP_CTRL_CLR_IRQ_ENABLE_SHIFT (1U)
  0cba4b: line 19969 define PXP_CTRL_CLR_IRQ_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_IRQ_ENABLE_SHIFT)) & PXP_CTRL_CLR_IRQ_ENABLE_MASK)
  0cbaca: line 19970 define PXP_CTRL_CLR_NEXT_IRQ_ENABLE_MASK (0x4U)
  0cbaf7: line 19971 define PXP_CTRL_CLR_NEXT_IRQ_ENABLE_SHIFT (2U)
  0cbb23: line 19972 define PXP_CTRL_CLR_NEXT_IRQ_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_NEXT_IRQ_ENABLE_SHIFT)) & PXP_CTRL_CLR_NEXT_IRQ_ENABLE_MASK)
  0cbbb1: line 19973 define PXP_CTRL_CLR_ENABLE_LCD_HANDSHAKE_MASK (0x10U)
  0cbbe4: line 19974 define PXP_CTRL_CLR_ENABLE_LCD_HANDSHAKE_SHIFT (4U)
  0cbc15: line 19975 define PXP_CTRL_CLR_ENABLE_LCD_HANDSHAKE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_ENABLE_LCD_HANDSHAKE_SHIFT)) & PXP_CTRL_CLR_ENABLE_LCD_HANDSHAKE_MASK)
  0cbcb2: line 19976 define PXP_CTRL_CLR_RSVD0_MASK (0xE0U)
  0cbcd6: line 19977 define PXP_CTRL_CLR_RSVD0_SHIFT (5U)
  0cbcf8: line 19978 define PXP_CTRL_CLR_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_RSVD0_SHIFT)) & PXP_CTRL_CLR_RSVD0_MASK)
  0cbd68: line 19979 define PXP_CTRL_CLR_ROTATE_MASK (0x300U)
  0cbd8e: line 19980 define PXP_CTRL_CLR_ROTATE_SHIFT (8U)
  0cbdb1: line 19981 define PXP_CTRL_CLR_ROTATE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_ROTATE_SHIFT)) & PXP_CTRL_CLR_ROTATE_MASK)
  0cbe24: line 19982 define PXP_CTRL_CLR_HFLIP_MASK (0x400U)
  0cbe49: line 19983 define PXP_CTRL_CLR_HFLIP_SHIFT (10U)
  0cbe6c: line 19984 define PXP_CTRL_CLR_HFLIP(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_HFLIP_SHIFT)) & PXP_CTRL_CLR_HFLIP_MASK)
  0cbedc: line 19985 define PXP_CTRL_CLR_VFLIP_MASK (0x800U)
  0cbf01: line 19986 define PXP_CTRL_CLR_VFLIP_SHIFT (11U)
  0cbf24: line 19987 define PXP_CTRL_CLR_VFLIP(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_VFLIP_SHIFT)) & PXP_CTRL_CLR_VFLIP_MASK)
  0cbf94: line 19988 define PXP_CTRL_CLR_RSVD1_MASK (0x3FF000U)
  0cbfbc: line 19989 define PXP_CTRL_CLR_RSVD1_SHIFT (12U)
  0cbfdf: line 19990 define PXP_CTRL_CLR_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_RSVD1_SHIFT)) & PXP_CTRL_CLR_RSVD1_MASK)
  0cc04f: line 19991 define PXP_CTRL_CLR_ROT_POS_MASK (0x400000U)
  0cc079: line 19992 define PXP_CTRL_CLR_ROT_POS_SHIFT (22U)
  0cc09e: line 19993 define PXP_CTRL_CLR_ROT_POS(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_ROT_POS_SHIFT)) & PXP_CTRL_CLR_ROT_POS_MASK)
  0cc114: line 19994 define PXP_CTRL_CLR_BLOCK_SIZE_MASK (0x800000U)
  0cc141: line 19995 define PXP_CTRL_CLR_BLOCK_SIZE_SHIFT (23U)
  0cc169: line 19996 define PXP_CTRL_CLR_BLOCK_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_BLOCK_SIZE_SHIFT)) & PXP_CTRL_CLR_BLOCK_SIZE_MASK)
  0cc1e8: line 19997 define PXP_CTRL_CLR_RSVD3_MASK (0xF000000U)
  0cc211: line 19998 define PXP_CTRL_CLR_RSVD3_SHIFT (24U)
  0cc234: line 19999 define PXP_CTRL_CLR_RSVD3(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_RSVD3_SHIFT)) & PXP_CTRL_CLR_RSVD3_MASK)
  0cc2a4: line 20000 define PXP_CTRL_CLR_EN_REPEAT_MASK (0x10000000U)
  0cc2d2: line 20001 define PXP_CTRL_CLR_EN_REPEAT_SHIFT (28U)
  0cc2f9: line 20002 define PXP_CTRL_CLR_EN_REPEAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_EN_REPEAT_SHIFT)) & PXP_CTRL_CLR_EN_REPEAT_MASK)
  0cc375: line 20003 define PXP_CTRL_CLR_RSVD4_MASK (0x20000000U)
  0cc39f: line 20004 define PXP_CTRL_CLR_RSVD4_SHIFT (29U)
  0cc3c2: line 20005 define PXP_CTRL_CLR_RSVD4(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_RSVD4_SHIFT)) & PXP_CTRL_CLR_RSVD4_MASK)
  0cc432: line 20006 define PXP_CTRL_CLR_CLKGATE_MASK (0x40000000U)
  0cc45e: line 20007 define PXP_CTRL_CLR_CLKGATE_SHIFT (30U)
  0cc483: line 20008 define PXP_CTRL_CLR_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_CLKGATE_SHIFT)) & PXP_CTRL_CLR_CLKGATE_MASK)
  0cc4f9: line 20009 define PXP_CTRL_CLR_SFTRST_MASK (0x80000000U)
  0cc524: line 20010 define PXP_CTRL_CLR_SFTRST_SHIFT (31U)
  0cc548: line 20011 define PXP_CTRL_CLR_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_CLR_SFTRST_SHIFT)) & PXP_CTRL_CLR_SFTRST_MASK)
  0cc5bb: line 20016 define PXP_CTRL_TOG_ENABLE_MASK (0x1U)
  0cc5df: line 20017 define PXP_CTRL_TOG_ENABLE_SHIFT (0U)
  0cc602: line 20018 define PXP_CTRL_TOG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_ENABLE_SHIFT)) & PXP_CTRL_TOG_ENABLE_MASK)
  0cc675: line 20019 define PXP_CTRL_TOG_IRQ_ENABLE_MASK (0x2U)
  0cc69d: line 20020 define PXP_CTRL_TOG_IRQ_ENABLE_SHIFT (1U)
  0cc6c4: line 20021 define PXP_CTRL_TOG_IRQ_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_IRQ_ENABLE_SHIFT)) & PXP_CTRL_TOG_IRQ_ENABLE_MASK)
  0cc743: line 20022 define PXP_CTRL_TOG_NEXT_IRQ_ENABLE_MASK (0x4U)
  0cc770: line 20023 define PXP_CTRL_TOG_NEXT_IRQ_ENABLE_SHIFT (2U)
  0cc79c: line 20024 define PXP_CTRL_TOG_NEXT_IRQ_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_NEXT_IRQ_ENABLE_SHIFT)) & PXP_CTRL_TOG_NEXT_IRQ_ENABLE_MASK)
  0cc82a: line 20025 define PXP_CTRL_TOG_ENABLE_LCD_HANDSHAKE_MASK (0x10U)
  0cc85d: line 20026 define PXP_CTRL_TOG_ENABLE_LCD_HANDSHAKE_SHIFT (4U)
  0cc88e: line 20027 define PXP_CTRL_TOG_ENABLE_LCD_HANDSHAKE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_ENABLE_LCD_HANDSHAKE_SHIFT)) & PXP_CTRL_TOG_ENABLE_LCD_HANDSHAKE_MASK)
  0cc92b: line 20028 define PXP_CTRL_TOG_RSVD0_MASK (0xE0U)
  0cc94f: line 20029 define PXP_CTRL_TOG_RSVD0_SHIFT (5U)
  0cc971: line 20030 define PXP_CTRL_TOG_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_RSVD0_SHIFT)) & PXP_CTRL_TOG_RSVD0_MASK)
  0cc9e1: line 20031 define PXP_CTRL_TOG_ROTATE_MASK (0x300U)
  0cca07: line 20032 define PXP_CTRL_TOG_ROTATE_SHIFT (8U)
  0cca2a: line 20033 define PXP_CTRL_TOG_ROTATE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_ROTATE_SHIFT)) & PXP_CTRL_TOG_ROTATE_MASK)
  0cca9d: line 20034 define PXP_CTRL_TOG_HFLIP_MASK (0x400U)
  0ccac2: line 20035 define PXP_CTRL_TOG_HFLIP_SHIFT (10U)
  0ccae5: line 20036 define PXP_CTRL_TOG_HFLIP(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_HFLIP_SHIFT)) & PXP_CTRL_TOG_HFLIP_MASK)
  0ccb55: line 20037 define PXP_CTRL_TOG_VFLIP_MASK (0x800U)
  0ccb7a: line 20038 define PXP_CTRL_TOG_VFLIP_SHIFT (11U)
  0ccb9d: line 20039 define PXP_CTRL_TOG_VFLIP(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_VFLIP_SHIFT)) & PXP_CTRL_TOG_VFLIP_MASK)
  0ccc0d: line 20040 define PXP_CTRL_TOG_RSVD1_MASK (0x3FF000U)
  0ccc35: line 20041 define PXP_CTRL_TOG_RSVD1_SHIFT (12U)
  0ccc58: line 20042 define PXP_CTRL_TOG_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_RSVD1_SHIFT)) & PXP_CTRL_TOG_RSVD1_MASK)
  0cccc8: line 20043 define PXP_CTRL_TOG_ROT_POS_MASK (0x400000U)
  0cccf2: line 20044 define PXP_CTRL_TOG_ROT_POS_SHIFT (22U)
  0ccd17: line 20045 define PXP_CTRL_TOG_ROT_POS(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_ROT_POS_SHIFT)) & PXP_CTRL_TOG_ROT_POS_MASK)
  0ccd8d: line 20046 define PXP_CTRL_TOG_BLOCK_SIZE_MASK (0x800000U)
  0ccdba: line 20047 define PXP_CTRL_TOG_BLOCK_SIZE_SHIFT (23U)
  0ccde2: line 20048 define PXP_CTRL_TOG_BLOCK_SIZE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_BLOCK_SIZE_SHIFT)) & PXP_CTRL_TOG_BLOCK_SIZE_MASK)
  0cce61: line 20049 define PXP_CTRL_TOG_RSVD3_MASK (0xF000000U)
  0cce8a: line 20050 define PXP_CTRL_TOG_RSVD3_SHIFT (24U)
  0ccead: line 20051 define PXP_CTRL_TOG_RSVD3(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_RSVD3_SHIFT)) & PXP_CTRL_TOG_RSVD3_MASK)
  0ccf1d: line 20052 define PXP_CTRL_TOG_EN_REPEAT_MASK (0x10000000U)
  0ccf4b: line 20053 define PXP_CTRL_TOG_EN_REPEAT_SHIFT (28U)
  0ccf72: line 20054 define PXP_CTRL_TOG_EN_REPEAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_EN_REPEAT_SHIFT)) & PXP_CTRL_TOG_EN_REPEAT_MASK)
  0ccfee: line 20055 define PXP_CTRL_TOG_RSVD4_MASK (0x20000000U)
  0cd018: line 20056 define PXP_CTRL_TOG_RSVD4_SHIFT (29U)
  0cd03b: line 20057 define PXP_CTRL_TOG_RSVD4(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_RSVD4_SHIFT)) & PXP_CTRL_TOG_RSVD4_MASK)
  0cd0ab: line 20058 define PXP_CTRL_TOG_CLKGATE_MASK (0x40000000U)
  0cd0d7: line 20059 define PXP_CTRL_TOG_CLKGATE_SHIFT (30U)
  0cd0fc: line 20060 define PXP_CTRL_TOG_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_CLKGATE_SHIFT)) & PXP_CTRL_TOG_CLKGATE_MASK)
  0cd172: line 20061 define PXP_CTRL_TOG_SFTRST_MASK (0x80000000U)
  0cd19d: line 20062 define PXP_CTRL_TOG_SFTRST_SHIFT (31U)
  0cd1c1: line 20063 define PXP_CTRL_TOG_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << PXP_CTRL_TOG_SFTRST_SHIFT)) & PXP_CTRL_TOG_SFTRST_MASK)
  0cd234: line 20068 define PXP_STAT_IRQ_MASK (0x1U)
  0cd251: line 20069 define PXP_STAT_IRQ_SHIFT (0U)
  0cd26d: line 20070 define PXP_STAT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_IRQ_SHIFT)) & PXP_STAT_IRQ_MASK)
  0cd2cb: line 20071 define PXP_STAT_AXI_WRITE_ERROR_MASK (0x2U)
  0cd2f4: line 20072 define PXP_STAT_AXI_WRITE_ERROR_SHIFT (1U)
  0cd31c: line 20073 define PXP_STAT_AXI_WRITE_ERROR(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_AXI_WRITE_ERROR_SHIFT)) & PXP_STAT_AXI_WRITE_ERROR_MASK)
  0cd39e: line 20074 define PXP_STAT_AXI_READ_ERROR_MASK (0x4U)
  0cd3c6: line 20075 define PXP_STAT_AXI_READ_ERROR_SHIFT (2U)
  0cd3ed: line 20076 define PXP_STAT_AXI_READ_ERROR(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_AXI_READ_ERROR_SHIFT)) & PXP_STAT_AXI_READ_ERROR_MASK)
  0cd46c: line 20077 define PXP_STAT_NEXT_IRQ_MASK (0x8U)
  0cd48e: line 20078 define PXP_STAT_NEXT_IRQ_SHIFT (3U)
  0cd4af: line 20079 define PXP_STAT_NEXT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_NEXT_IRQ_SHIFT)) & PXP_STAT_NEXT_IRQ_MASK)
  0cd51c: line 20080 define PXP_STAT_AXI_ERROR_ID_MASK (0xF0U)
  0cd543: line 20081 define PXP_STAT_AXI_ERROR_ID_SHIFT (4U)
  0cd568: line 20082 define PXP_STAT_AXI_ERROR_ID(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_AXI_ERROR_ID_SHIFT)) & PXP_STAT_AXI_ERROR_ID_MASK)
  0cd5e1: line 20083 define PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_MASK (0x100U)
  0cd612: line 20084 define PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_SHIFT (8U)
  0cd640: line 20085 define PXP_STAT_LUT_DMA_LOAD_DONE_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_SHIFT)) & PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_MASK)
  0cd6d4: line 20086 define PXP_STAT_RSVD2_MASK (0xFE00U)
  0cd6f6: line 20087 define PXP_STAT_RSVD2_SHIFT (9U)
  0cd714: line 20088 define PXP_STAT_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_RSVD2_SHIFT)) & PXP_STAT_RSVD2_MASK)
  0cd778: line 20089 define PXP_STAT_BLOCKY_MASK (0xFF0000U)
  0cd79d: line 20090 define PXP_STAT_BLOCKY_SHIFT (16U)
  0cd7bd: line 20091 define PXP_STAT_BLOCKY(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_BLOCKY_SHIFT)) & PXP_STAT_BLOCKY_MASK)
  0cd824: line 20092 define PXP_STAT_BLOCKX_MASK (0xFF000000U)
  0cd84b: line 20093 define PXP_STAT_BLOCKX_SHIFT (24U)
  0cd86b: line 20094 define PXP_STAT_BLOCKX(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_BLOCKX_SHIFT)) & PXP_STAT_BLOCKX_MASK)
  0cd8d2: line 20099 define PXP_STAT_SET_IRQ_MASK (0x1U)
  0cd8f3: line 20100 define PXP_STAT_SET_IRQ_SHIFT (0U)
  0cd913: line 20101 define PXP_STAT_SET_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_SET_IRQ_SHIFT)) & PXP_STAT_SET_IRQ_MASK)
  0cd97d: line 20102 define PXP_STAT_SET_AXI_WRITE_ERROR_MASK (0x2U)
  0cd9aa: line 20103 define PXP_STAT_SET_AXI_WRITE_ERROR_SHIFT (1U)
  0cd9d6: line 20104 define PXP_STAT_SET_AXI_WRITE_ERROR(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_SET_AXI_WRITE_ERROR_SHIFT)) & PXP_STAT_SET_AXI_WRITE_ERROR_MASK)
  0cda64: line 20105 define PXP_STAT_SET_AXI_READ_ERROR_MASK (0x4U)
  0cda90: line 20106 define PXP_STAT_SET_AXI_READ_ERROR_SHIFT (2U)
  0cdabb: line 20107 define PXP_STAT_SET_AXI_READ_ERROR(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_SET_AXI_READ_ERROR_SHIFT)) & PXP_STAT_SET_AXI_READ_ERROR_MASK)
  0cdb46: line 20108 define PXP_STAT_SET_NEXT_IRQ_MASK (0x8U)
  0cdb6c: line 20109 define PXP_STAT_SET_NEXT_IRQ_SHIFT (3U)
  0cdb91: line 20110 define PXP_STAT_SET_NEXT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_SET_NEXT_IRQ_SHIFT)) & PXP_STAT_SET_NEXT_IRQ_MASK)
  0cdc0a: line 20111 define PXP_STAT_SET_AXI_ERROR_ID_MASK (0xF0U)
  0cdc35: line 20112 define PXP_STAT_SET_AXI_ERROR_ID_SHIFT (4U)
  0cdc5e: line 20113 define PXP_STAT_SET_AXI_ERROR_ID(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_SET_AXI_ERROR_ID_SHIFT)) & PXP_STAT_SET_AXI_ERROR_ID_MASK)
  0cdce3: line 20114 define PXP_STAT_SET_LUT_DMA_LOAD_DONE_IRQ_MASK (0x100U)
  0cdd18: line 20115 define PXP_STAT_SET_LUT_DMA_LOAD_DONE_IRQ_SHIFT (8U)
  0cdd4a: line 20116 define PXP_STAT_SET_LUT_DMA_LOAD_DONE_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_SET_LUT_DMA_LOAD_DONE_IRQ_SHIFT)) & PXP_STAT_SET_LUT_DMA_LOAD_DONE_IRQ_MASK)
  0cddea: line 20117 define PXP_STAT_SET_RSVD2_MASK (0xFE00U)
  0cde10: line 20118 define PXP_STAT_SET_RSVD2_SHIFT (9U)
  0cde32: line 20119 define PXP_STAT_SET_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_SET_RSVD2_SHIFT)) & PXP_STAT_SET_RSVD2_MASK)
  0cdea2: line 20120 define PXP_STAT_SET_BLOCKY_MASK (0xFF0000U)
  0cdecb: line 20121 define PXP_STAT_SET_BLOCKY_SHIFT (16U)
  0cdeef: line 20122 define PXP_STAT_SET_BLOCKY(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_SET_BLOCKY_SHIFT)) & PXP_STAT_SET_BLOCKY_MASK)
  0cdf62: line 20123 define PXP_STAT_SET_BLOCKX_MASK (0xFF000000U)
  0cdf8d: line 20124 define PXP_STAT_SET_BLOCKX_SHIFT (24U)
  0cdfb1: line 20125 define PXP_STAT_SET_BLOCKX(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_SET_BLOCKX_SHIFT)) & PXP_STAT_SET_BLOCKX_MASK)
  0ce024: line 20130 define PXP_STAT_CLR_IRQ_MASK (0x1U)
  0ce045: line 20131 define PXP_STAT_CLR_IRQ_SHIFT (0U)
  0ce065: line 20132 define PXP_STAT_CLR_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_CLR_IRQ_SHIFT)) & PXP_STAT_CLR_IRQ_MASK)
  0ce0cf: line 20133 define PXP_STAT_CLR_AXI_WRITE_ERROR_MASK (0x2U)
  0ce0fc: line 20134 define PXP_STAT_CLR_AXI_WRITE_ERROR_SHIFT (1U)
  0ce128: line 20135 define PXP_STAT_CLR_AXI_WRITE_ERROR(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_CLR_AXI_WRITE_ERROR_SHIFT)) & PXP_STAT_CLR_AXI_WRITE_ERROR_MASK)
  0ce1b6: line 20136 define PXP_STAT_CLR_AXI_READ_ERROR_MASK (0x4U)
  0ce1e2: line 20137 define PXP_STAT_CLR_AXI_READ_ERROR_SHIFT (2U)
  0ce20d: line 20138 define PXP_STAT_CLR_AXI_READ_ERROR(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_CLR_AXI_READ_ERROR_SHIFT)) & PXP_STAT_CLR_AXI_READ_ERROR_MASK)
  0ce298: line 20139 define PXP_STAT_CLR_NEXT_IRQ_MASK (0x8U)
  0ce2be: line 20140 define PXP_STAT_CLR_NEXT_IRQ_SHIFT (3U)
  0ce2e3: line 20141 define PXP_STAT_CLR_NEXT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_CLR_NEXT_IRQ_SHIFT)) & PXP_STAT_CLR_NEXT_IRQ_MASK)
  0ce35c: line 20142 define PXP_STAT_CLR_AXI_ERROR_ID_MASK (0xF0U)
  0ce387: line 20143 define PXP_STAT_CLR_AXI_ERROR_ID_SHIFT (4U)
  0ce3b0: line 20144 define PXP_STAT_CLR_AXI_ERROR_ID(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_CLR_AXI_ERROR_ID_SHIFT)) & PXP_STAT_CLR_AXI_ERROR_ID_MASK)
  0ce435: line 20145 define PXP_STAT_CLR_LUT_DMA_LOAD_DONE_IRQ_MASK (0x100U)
  0ce46a: line 20146 define PXP_STAT_CLR_LUT_DMA_LOAD_DONE_IRQ_SHIFT (8U)
  0ce49c: line 20147 define PXP_STAT_CLR_LUT_DMA_LOAD_DONE_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_CLR_LUT_DMA_LOAD_DONE_IRQ_SHIFT)) & PXP_STAT_CLR_LUT_DMA_LOAD_DONE_IRQ_MASK)
  0ce53c: line 20148 define PXP_STAT_CLR_RSVD2_MASK (0xFE00U)
  0ce562: line 20149 define PXP_STAT_CLR_RSVD2_SHIFT (9U)
  0ce584: line 20150 define PXP_STAT_CLR_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_CLR_RSVD2_SHIFT)) & PXP_STAT_CLR_RSVD2_MASK)
  0ce5f4: line 20151 define PXP_STAT_CLR_BLOCKY_MASK (0xFF0000U)
  0ce61d: line 20152 define PXP_STAT_CLR_BLOCKY_SHIFT (16U)
  0ce641: line 20153 define PXP_STAT_CLR_BLOCKY(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_CLR_BLOCKY_SHIFT)) & PXP_STAT_CLR_BLOCKY_MASK)
  0ce6b4: line 20154 define PXP_STAT_CLR_BLOCKX_MASK (0xFF000000U)
  0ce6df: line 20155 define PXP_STAT_CLR_BLOCKX_SHIFT (24U)
  0ce703: line 20156 define PXP_STAT_CLR_BLOCKX(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_CLR_BLOCKX_SHIFT)) & PXP_STAT_CLR_BLOCKX_MASK)
  0ce776: line 20161 define PXP_STAT_TOG_IRQ_MASK (0x1U)
  0ce797: line 20162 define PXP_STAT_TOG_IRQ_SHIFT (0U)
  0ce7b7: line 20163 define PXP_STAT_TOG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_TOG_IRQ_SHIFT)) & PXP_STAT_TOG_IRQ_MASK)
  0ce821: line 20164 define PXP_STAT_TOG_AXI_WRITE_ERROR_MASK (0x2U)
  0ce84e: line 20165 define PXP_STAT_TOG_AXI_WRITE_ERROR_SHIFT (1U)
  0ce87a: line 20166 define PXP_STAT_TOG_AXI_WRITE_ERROR(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_TOG_AXI_WRITE_ERROR_SHIFT)) & PXP_STAT_TOG_AXI_WRITE_ERROR_MASK)
  0ce908: line 20167 define PXP_STAT_TOG_AXI_READ_ERROR_MASK (0x4U)
  0ce934: line 20168 define PXP_STAT_TOG_AXI_READ_ERROR_SHIFT (2U)
  0ce95f: line 20169 define PXP_STAT_TOG_AXI_READ_ERROR(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_TOG_AXI_READ_ERROR_SHIFT)) & PXP_STAT_TOG_AXI_READ_ERROR_MASK)
  0ce9ea: line 20170 define PXP_STAT_TOG_NEXT_IRQ_MASK (0x8U)
  0cea10: line 20171 define PXP_STAT_TOG_NEXT_IRQ_SHIFT (3U)
  0cea35: line 20172 define PXP_STAT_TOG_NEXT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_TOG_NEXT_IRQ_SHIFT)) & PXP_STAT_TOG_NEXT_IRQ_MASK)
  0ceaae: line 20173 define PXP_STAT_TOG_AXI_ERROR_ID_MASK (0xF0U)
  0cead9: line 20174 define PXP_STAT_TOG_AXI_ERROR_ID_SHIFT (4U)
  0ceb02: line 20175 define PXP_STAT_TOG_AXI_ERROR_ID(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_TOG_AXI_ERROR_ID_SHIFT)) & PXP_STAT_TOG_AXI_ERROR_ID_MASK)
  0ceb87: line 20176 define PXP_STAT_TOG_LUT_DMA_LOAD_DONE_IRQ_MASK (0x100U)
  0cebbc: line 20177 define PXP_STAT_TOG_LUT_DMA_LOAD_DONE_IRQ_SHIFT (8U)
  0cebee: line 20178 define PXP_STAT_TOG_LUT_DMA_LOAD_DONE_IRQ(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_TOG_LUT_DMA_LOAD_DONE_IRQ_SHIFT)) & PXP_STAT_TOG_LUT_DMA_LOAD_DONE_IRQ_MASK)
  0cec8e: line 20179 define PXP_STAT_TOG_RSVD2_MASK (0xFE00U)
  0cecb4: line 20180 define PXP_STAT_TOG_RSVD2_SHIFT (9U)
  0cecd6: line 20181 define PXP_STAT_TOG_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_TOG_RSVD2_SHIFT)) & PXP_STAT_TOG_RSVD2_MASK)
  0ced46: line 20182 define PXP_STAT_TOG_BLOCKY_MASK (0xFF0000U)
  0ced6f: line 20183 define PXP_STAT_TOG_BLOCKY_SHIFT (16U)
  0ced93: line 20184 define PXP_STAT_TOG_BLOCKY(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_TOG_BLOCKY_SHIFT)) & PXP_STAT_TOG_BLOCKY_MASK)
  0cee06: line 20185 define PXP_STAT_TOG_BLOCKX_MASK (0xFF000000U)
  0cee31: line 20186 define PXP_STAT_TOG_BLOCKX_SHIFT (24U)
  0cee55: line 20187 define PXP_STAT_TOG_BLOCKX(x) (((uint32_t)(((uint32_t)(x)) << PXP_STAT_TOG_BLOCKX_SHIFT)) & PXP_STAT_TOG_BLOCKX_MASK)
  0ceec8: line 20192 define PXP_OUT_CTRL_FORMAT_MASK (0x1FU)
  0ceeed: line 20193 define PXP_OUT_CTRL_FORMAT_SHIFT (0U)
  0cef10: line 20194 define PXP_OUT_CTRL_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_FORMAT_SHIFT)) & PXP_OUT_CTRL_FORMAT_MASK)
  0cef83: line 20195 define PXP_OUT_CTRL_RSVD0_MASK (0xE0U)
  0cefa7: line 20196 define PXP_OUT_CTRL_RSVD0_SHIFT (5U)
  0cefc9: line 20197 define PXP_OUT_CTRL_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_RSVD0_SHIFT)) & PXP_OUT_CTRL_RSVD0_MASK)
  0cf039: line 20198 define PXP_OUT_CTRL_INTERLACED_OUTPUT_MASK (0x300U)
  0cf06a: line 20199 define PXP_OUT_CTRL_INTERLACED_OUTPUT_SHIFT (8U)
  0cf098: line 20200 define PXP_OUT_CTRL_INTERLACED_OUTPUT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_INTERLACED_OUTPUT_SHIFT)) & PXP_OUT_CTRL_INTERLACED_OUTPUT_MASK)
  0cf12c: line 20201 define PXP_OUT_CTRL_RSVD1_MASK (0x7FFC00U)
  0cf154: line 20202 define PXP_OUT_CTRL_RSVD1_SHIFT (10U)
  0cf177: line 20203 define PXP_OUT_CTRL_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_RSVD1_SHIFT)) & PXP_OUT_CTRL_RSVD1_MASK)
  0cf1e7: line 20204 define PXP_OUT_CTRL_ALPHA_OUTPUT_MASK (0x800000U)
  0cf216: line 20205 define PXP_OUT_CTRL_ALPHA_OUTPUT_SHIFT (23U)
  0cf240: line 20206 define PXP_OUT_CTRL_ALPHA_OUTPUT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_ALPHA_OUTPUT_SHIFT)) & PXP_OUT_CTRL_ALPHA_OUTPUT_MASK)
  0cf2c5: line 20207 define PXP_OUT_CTRL_ALPHA_MASK (0xFF000000U)
  0cf2ef: line 20208 define PXP_OUT_CTRL_ALPHA_SHIFT (24U)
  0cf312: line 20209 define PXP_OUT_CTRL_ALPHA(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_ALPHA_SHIFT)) & PXP_OUT_CTRL_ALPHA_MASK)
  0cf382: line 20214 define PXP_OUT_CTRL_SET_FORMAT_MASK (0x1FU)
  0cf3ab: line 20215 define PXP_OUT_CTRL_SET_FORMAT_SHIFT (0U)
  0cf3d2: line 20216 define PXP_OUT_CTRL_SET_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_SET_FORMAT_SHIFT)) & PXP_OUT_CTRL_SET_FORMAT_MASK)
  0cf451: line 20217 define PXP_OUT_CTRL_SET_RSVD0_MASK (0xE0U)
  0cf479: line 20218 define PXP_OUT_CTRL_SET_RSVD0_SHIFT (5U)
  0cf49f: line 20219 define PXP_OUT_CTRL_SET_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_SET_RSVD0_SHIFT)) & PXP_OUT_CTRL_SET_RSVD0_MASK)
  0cf51b: line 20220 define PXP_OUT_CTRL_SET_INTERLACED_OUTPUT_MASK (0x300U)
  0cf550: line 20221 define PXP_OUT_CTRL_SET_INTERLACED_OUTPUT_SHIFT (8U)
  0cf582: line 20222 define PXP_OUT_CTRL_SET_INTERLACED_OUTPUT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_SET_INTERLACED_OUTPUT_SHIFT)) & PXP_OUT_CTRL_SET_INTERLACED_OUTPUT_MASK)
  0cf622: line 20223 define PXP_OUT_CTRL_SET_RSVD1_MASK (0x7FFC00U)
  0cf64e: line 20224 define PXP_OUT_CTRL_SET_RSVD1_SHIFT (10U)
  0cf675: line 20225 define PXP_OUT_CTRL_SET_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_SET_RSVD1_SHIFT)) & PXP_OUT_CTRL_SET_RSVD1_MASK)
  0cf6f1: line 20226 define PXP_OUT_CTRL_SET_ALPHA_OUTPUT_MASK (0x800000U)
  0cf724: line 20227 define PXP_OUT_CTRL_SET_ALPHA_OUTPUT_SHIFT (23U)
  0cf752: line 20228 define PXP_OUT_CTRL_SET_ALPHA_OUTPUT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_SET_ALPHA_OUTPUT_SHIFT)) & PXP_OUT_CTRL_SET_ALPHA_OUTPUT_MASK)
  0cf7e3: line 20229 define PXP_OUT_CTRL_SET_ALPHA_MASK (0xFF000000U)
  0cf811: line 20230 define PXP_OUT_CTRL_SET_ALPHA_SHIFT (24U)
  0cf838: line 20231 define PXP_OUT_CTRL_SET_ALPHA(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_SET_ALPHA_SHIFT)) & PXP_OUT_CTRL_SET_ALPHA_MASK)
  0cf8b4: line 20236 define PXP_OUT_CTRL_CLR_FORMAT_MASK (0x1FU)
  0cf8dd: line 20237 define PXP_OUT_CTRL_CLR_FORMAT_SHIFT (0U)
  0cf904: line 20238 define PXP_OUT_CTRL_CLR_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_CLR_FORMAT_SHIFT)) & PXP_OUT_CTRL_CLR_FORMAT_MASK)
  0cf983: line 20239 define PXP_OUT_CTRL_CLR_RSVD0_MASK (0xE0U)
  0cf9ab: line 20240 define PXP_OUT_CTRL_CLR_RSVD0_SHIFT (5U)
  0cf9d1: line 20241 define PXP_OUT_CTRL_CLR_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_CLR_RSVD0_SHIFT)) & PXP_OUT_CTRL_CLR_RSVD0_MASK)
  0cfa4d: line 20242 define PXP_OUT_CTRL_CLR_INTERLACED_OUTPUT_MASK (0x300U)
  0cfa82: line 20243 define PXP_OUT_CTRL_CLR_INTERLACED_OUTPUT_SHIFT (8U)
  0cfab4: line 20244 define PXP_OUT_CTRL_CLR_INTERLACED_OUTPUT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_CLR_INTERLACED_OUTPUT_SHIFT)) & PXP_OUT_CTRL_CLR_INTERLACED_OUTPUT_MASK)
  0cfb54: line 20245 define PXP_OUT_CTRL_CLR_RSVD1_MASK (0x7FFC00U)
  0cfb80: line 20246 define PXP_OUT_CTRL_CLR_RSVD1_SHIFT (10U)
  0cfba7: line 20247 define PXP_OUT_CTRL_CLR_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_CLR_RSVD1_SHIFT)) & PXP_OUT_CTRL_CLR_RSVD1_MASK)
  0cfc23: line 20248 define PXP_OUT_CTRL_CLR_ALPHA_OUTPUT_MASK (0x800000U)
  0cfc56: line 20249 define PXP_OUT_CTRL_CLR_ALPHA_OUTPUT_SHIFT (23U)
  0cfc84: line 20250 define PXP_OUT_CTRL_CLR_ALPHA_OUTPUT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_CLR_ALPHA_OUTPUT_SHIFT)) & PXP_OUT_CTRL_CLR_ALPHA_OUTPUT_MASK)
  0cfd15: line 20251 define PXP_OUT_CTRL_CLR_ALPHA_MASK (0xFF000000U)
  0cfd43: line 20252 define PXP_OUT_CTRL_CLR_ALPHA_SHIFT (24U)
  0cfd6a: line 20253 define PXP_OUT_CTRL_CLR_ALPHA(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_CLR_ALPHA_SHIFT)) & PXP_OUT_CTRL_CLR_ALPHA_MASK)
  0cfde6: line 20258 define PXP_OUT_CTRL_TOG_FORMAT_MASK (0x1FU)
  0cfe0f: line 20259 define PXP_OUT_CTRL_TOG_FORMAT_SHIFT (0U)
  0cfe36: line 20260 define PXP_OUT_CTRL_TOG_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_TOG_FORMAT_SHIFT)) & PXP_OUT_CTRL_TOG_FORMAT_MASK)
  0cfeb5: line 20261 define PXP_OUT_CTRL_TOG_RSVD0_MASK (0xE0U)
  0cfedd: line 20262 define PXP_OUT_CTRL_TOG_RSVD0_SHIFT (5U)
  0cff03: line 20263 define PXP_OUT_CTRL_TOG_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_TOG_RSVD0_SHIFT)) & PXP_OUT_CTRL_TOG_RSVD0_MASK)
  0cff7f: line 20264 define PXP_OUT_CTRL_TOG_INTERLACED_OUTPUT_MASK (0x300U)
  0cffb4: line 20265 define PXP_OUT_CTRL_TOG_INTERLACED_OUTPUT_SHIFT (8U)
  0cffe6: line 20266 define PXP_OUT_CTRL_TOG_INTERLACED_OUTPUT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_TOG_INTERLACED_OUTPUT_SHIFT)) & PXP_OUT_CTRL_TOG_INTERLACED_OUTPUT_MASK)
  0d0086: line 20267 define PXP_OUT_CTRL_TOG_RSVD1_MASK (0x7FFC00U)
  0d00b2: line 20268 define PXP_OUT_CTRL_TOG_RSVD1_SHIFT (10U)
  0d00d9: line 20269 define PXP_OUT_CTRL_TOG_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_TOG_RSVD1_SHIFT)) & PXP_OUT_CTRL_TOG_RSVD1_MASK)
  0d0155: line 20270 define PXP_OUT_CTRL_TOG_ALPHA_OUTPUT_MASK (0x800000U)
  0d0188: line 20271 define PXP_OUT_CTRL_TOG_ALPHA_OUTPUT_SHIFT (23U)
  0d01b6: line 20272 define PXP_OUT_CTRL_TOG_ALPHA_OUTPUT(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_TOG_ALPHA_OUTPUT_SHIFT)) & PXP_OUT_CTRL_TOG_ALPHA_OUTPUT_MASK)
  0d0247: line 20273 define PXP_OUT_CTRL_TOG_ALPHA_MASK (0xFF000000U)
  0d0275: line 20274 define PXP_OUT_CTRL_TOG_ALPHA_SHIFT (24U)
  0d029c: line 20275 define PXP_OUT_CTRL_TOG_ALPHA(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_CTRL_TOG_ALPHA_SHIFT)) & PXP_OUT_CTRL_TOG_ALPHA_MASK)
  0d0318: line 20280 define PXP_OUT_BUF_ADDR_MASK (0xFFFFFFFFU)
  0d0340: line 20281 define PXP_OUT_BUF_ADDR_SHIFT (0U)
  0d0360: line 20282 define PXP_OUT_BUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_BUF_ADDR_SHIFT)) & PXP_OUT_BUF_ADDR_MASK)
  0d03ca: line 20287 define PXP_OUT_BUF2_ADDR_MASK (0xFFFFFFFFU)
  0d03f3: line 20288 define PXP_OUT_BUF2_ADDR_SHIFT (0U)
  0d0414: line 20289 define PXP_OUT_BUF2_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_BUF2_ADDR_SHIFT)) & PXP_OUT_BUF2_ADDR_MASK)
  0d0481: line 20294 define PXP_OUT_PITCH_PITCH_MASK (0xFFFFU)
  0d04a8: line 20295 define PXP_OUT_PITCH_PITCH_SHIFT (0U)
  0d04cb: line 20296 define PXP_OUT_PITCH_PITCH(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PITCH_PITCH_SHIFT)) & PXP_OUT_PITCH_PITCH_MASK)
  0d053e: line 20297 define PXP_OUT_PITCH_RSVD_MASK (0xFFFF0000U)
  0d0568: line 20298 define PXP_OUT_PITCH_RSVD_SHIFT (16U)
  0d058b: line 20299 define PXP_OUT_PITCH_RSVD(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PITCH_RSVD_SHIFT)) & PXP_OUT_PITCH_RSVD_MASK)
  0d05fb: line 20304 define PXP_OUT_LRC_Y_MASK (0x3FFFU)
  0d061c: line 20305 define PXP_OUT_LRC_Y_SHIFT (0U)
  0d0639: line 20306 define PXP_OUT_LRC_Y(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_LRC_Y_SHIFT)) & PXP_OUT_LRC_Y_MASK)
  0d069a: line 20307 define PXP_OUT_LRC_RSVD0_MASK (0xC000U)
  0d06bf: line 20308 define PXP_OUT_LRC_RSVD0_SHIFT (14U)
  0d06e1: line 20309 define PXP_OUT_LRC_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_LRC_RSVD0_SHIFT)) & PXP_OUT_LRC_RSVD0_MASK)
  0d074e: line 20310 define PXP_OUT_LRC_X_MASK (0x3FFF0000U)
  0d0773: line 20311 define PXP_OUT_LRC_X_SHIFT (16U)
  0d0791: line 20312 define PXP_OUT_LRC_X(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_LRC_X_SHIFT)) & PXP_OUT_LRC_X_MASK)
  0d07f2: line 20313 define PXP_OUT_LRC_RSVD1_MASK (0xC0000000U)
  0d081b: line 20314 define PXP_OUT_LRC_RSVD1_SHIFT (30U)
  0d083d: line 20315 define PXP_OUT_LRC_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_LRC_RSVD1_SHIFT)) & PXP_OUT_LRC_RSVD1_MASK)
  0d08aa: line 20320 define PXP_OUT_PS_ULC_Y_MASK (0x3FFFU)
  0d08ce: line 20321 define PXP_OUT_PS_ULC_Y_SHIFT (0U)
  0d08ee: line 20322 define PXP_OUT_PS_ULC_Y(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PS_ULC_Y_SHIFT)) & PXP_OUT_PS_ULC_Y_MASK)
  0d0958: line 20323 define PXP_OUT_PS_ULC_RSVD0_MASK (0xC000U)
  0d0980: line 20324 define PXP_OUT_PS_ULC_RSVD0_SHIFT (14U)
  0d09a5: line 20325 define PXP_OUT_PS_ULC_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PS_ULC_RSVD0_SHIFT)) & PXP_OUT_PS_ULC_RSVD0_MASK)
  0d0a1b: line 20326 define PXP_OUT_PS_ULC_X_MASK (0x3FFF0000U)
  0d0a43: line 20327 define PXP_OUT_PS_ULC_X_SHIFT (16U)
  0d0a64: line 20328 define PXP_OUT_PS_ULC_X(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PS_ULC_X_SHIFT)) & PXP_OUT_PS_ULC_X_MASK)
  0d0ace: line 20329 define PXP_OUT_PS_ULC_RSVD1_MASK (0xC0000000U)
  0d0afa: line 20330 define PXP_OUT_PS_ULC_RSVD1_SHIFT (30U)
  0d0b1f: line 20331 define PXP_OUT_PS_ULC_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PS_ULC_RSVD1_SHIFT)) & PXP_OUT_PS_ULC_RSVD1_MASK)
  0d0b95: line 20336 define PXP_OUT_PS_LRC_Y_MASK (0x3FFFU)
  0d0bb9: line 20337 define PXP_OUT_PS_LRC_Y_SHIFT (0U)
  0d0bd9: line 20338 define PXP_OUT_PS_LRC_Y(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PS_LRC_Y_SHIFT)) & PXP_OUT_PS_LRC_Y_MASK)
  0d0c43: line 20339 define PXP_OUT_PS_LRC_RSVD0_MASK (0xC000U)
  0d0c6b: line 20340 define PXP_OUT_PS_LRC_RSVD0_SHIFT (14U)
  0d0c90: line 20341 define PXP_OUT_PS_LRC_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PS_LRC_RSVD0_SHIFT)) & PXP_OUT_PS_LRC_RSVD0_MASK)
  0d0d06: line 20342 define PXP_OUT_PS_LRC_X_MASK (0x3FFF0000U)
  0d0d2e: line 20343 define PXP_OUT_PS_LRC_X_SHIFT (16U)
  0d0d4f: line 20344 define PXP_OUT_PS_LRC_X(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PS_LRC_X_SHIFT)) & PXP_OUT_PS_LRC_X_MASK)
  0d0db9: line 20345 define PXP_OUT_PS_LRC_RSVD1_MASK (0xC0000000U)
  0d0de5: line 20346 define PXP_OUT_PS_LRC_RSVD1_SHIFT (30U)
  0d0e0a: line 20347 define PXP_OUT_PS_LRC_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_PS_LRC_RSVD1_SHIFT)) & PXP_OUT_PS_LRC_RSVD1_MASK)
  0d0e80: line 20352 define PXP_OUT_AS_ULC_Y_MASK (0x3FFFU)
  0d0ea4: line 20353 define PXP_OUT_AS_ULC_Y_SHIFT (0U)
  0d0ec4: line 20354 define PXP_OUT_AS_ULC_Y(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_AS_ULC_Y_SHIFT)) & PXP_OUT_AS_ULC_Y_MASK)
  0d0f2e: line 20355 define PXP_OUT_AS_ULC_RSVD0_MASK (0xC000U)
  0d0f56: line 20356 define PXP_OUT_AS_ULC_RSVD0_SHIFT (14U)
  0d0f7b: line 20357 define PXP_OUT_AS_ULC_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_AS_ULC_RSVD0_SHIFT)) & PXP_OUT_AS_ULC_RSVD0_MASK)
  0d0ff1: line 20358 define PXP_OUT_AS_ULC_X_MASK (0x3FFF0000U)
  0d1019: line 20359 define PXP_OUT_AS_ULC_X_SHIFT (16U)
  0d103a: line 20360 define PXP_OUT_AS_ULC_X(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_AS_ULC_X_SHIFT)) & PXP_OUT_AS_ULC_X_MASK)
  0d10a4: line 20361 define PXP_OUT_AS_ULC_RSVD1_MASK (0xC0000000U)
  0d10d0: line 20362 define PXP_OUT_AS_ULC_RSVD1_SHIFT (30U)
  0d10f5: line 20363 define PXP_OUT_AS_ULC_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_AS_ULC_RSVD1_SHIFT)) & PXP_OUT_AS_ULC_RSVD1_MASK)
  0d116b: line 20368 define PXP_OUT_AS_LRC_Y_MASK (0x3FFFU)
  0d118f: line 20369 define PXP_OUT_AS_LRC_Y_SHIFT (0U)
  0d11af: line 20370 define PXP_OUT_AS_LRC_Y(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_AS_LRC_Y_SHIFT)) & PXP_OUT_AS_LRC_Y_MASK)
  0d1219: line 20371 define PXP_OUT_AS_LRC_RSVD0_MASK (0xC000U)
  0d1241: line 20372 define PXP_OUT_AS_LRC_RSVD0_SHIFT (14U)
  0d1266: line 20373 define PXP_OUT_AS_LRC_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_AS_LRC_RSVD0_SHIFT)) & PXP_OUT_AS_LRC_RSVD0_MASK)
  0d12dc: line 20374 define PXP_OUT_AS_LRC_X_MASK (0x3FFF0000U)
  0d1304: line 20375 define PXP_OUT_AS_LRC_X_SHIFT (16U)
  0d1325: line 20376 define PXP_OUT_AS_LRC_X(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_AS_LRC_X_SHIFT)) & PXP_OUT_AS_LRC_X_MASK)
  0d138f: line 20377 define PXP_OUT_AS_LRC_RSVD1_MASK (0xC0000000U)
  0d13bb: line 20378 define PXP_OUT_AS_LRC_RSVD1_SHIFT (30U)
  0d13e0: line 20379 define PXP_OUT_AS_LRC_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_OUT_AS_LRC_RSVD1_SHIFT)) & PXP_OUT_AS_LRC_RSVD1_MASK)
  0d1456: line 20384 define PXP_PS_CTRL_FORMAT_MASK (0x1FU)
  0d147a: line 20385 define PXP_PS_CTRL_FORMAT_SHIFT (0U)
  0d149c: line 20386 define PXP_PS_CTRL_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_FORMAT_SHIFT)) & PXP_PS_CTRL_FORMAT_MASK)
  0d150c: line 20387 define PXP_PS_CTRL_WB_SWAP_MASK (0x20U)
  0d1531: line 20388 define PXP_PS_CTRL_WB_SWAP_SHIFT (5U)
  0d1554: line 20389 define PXP_PS_CTRL_WB_SWAP(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_WB_SWAP_SHIFT)) & PXP_PS_CTRL_WB_SWAP_MASK)
  0d15c7: line 20390 define PXP_PS_CTRL_RSVD0_MASK (0xC0U)
  0d15ea: line 20391 define PXP_PS_CTRL_RSVD0_SHIFT (6U)
  0d160b: line 20392 define PXP_PS_CTRL_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_RSVD0_SHIFT)) & PXP_PS_CTRL_RSVD0_MASK)
  0d1678: line 20393 define PXP_PS_CTRL_DECY_MASK (0x300U)
  0d169b: line 20394 define PXP_PS_CTRL_DECY_SHIFT (8U)
  0d16bb: line 20395 define PXP_PS_CTRL_DECY(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_DECY_SHIFT)) & PXP_PS_CTRL_DECY_MASK)
  0d1725: line 20396 define PXP_PS_CTRL_DECX_MASK (0xC00U)
  0d1748: line 20397 define PXP_PS_CTRL_DECX_SHIFT (10U)
  0d1769: line 20398 define PXP_PS_CTRL_DECX(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_DECX_SHIFT)) & PXP_PS_CTRL_DECX_MASK)
  0d17d3: line 20399 define PXP_PS_CTRL_RSVD1_MASK (0xFFFFF000U)
  0d17fc: line 20400 define PXP_PS_CTRL_RSVD1_SHIFT (12U)
  0d181e: line 20401 define PXP_PS_CTRL_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_RSVD1_SHIFT)) & PXP_PS_CTRL_RSVD1_MASK)
  0d188b: line 20406 define PXP_PS_CTRL_SET_FORMAT_MASK (0x1FU)
  0d18b3: line 20407 define PXP_PS_CTRL_SET_FORMAT_SHIFT (0U)
  0d18d9: line 20408 define PXP_PS_CTRL_SET_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_SET_FORMAT_SHIFT)) & PXP_PS_CTRL_SET_FORMAT_MASK)
  0d1955: line 20409 define PXP_PS_CTRL_SET_WB_SWAP_MASK (0x20U)
  0d197e: line 20410 define PXP_PS_CTRL_SET_WB_SWAP_SHIFT (5U)
  0d19a5: line 20411 define PXP_PS_CTRL_SET_WB_SWAP(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_SET_WB_SWAP_SHIFT)) & PXP_PS_CTRL_SET_WB_SWAP_MASK)
  0d1a24: line 20412 define PXP_PS_CTRL_SET_RSVD0_MASK (0xC0U)
  0d1a4b: line 20413 define PXP_PS_CTRL_SET_RSVD0_SHIFT (6U)
  0d1a70: line 20414 define PXP_PS_CTRL_SET_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_SET_RSVD0_SHIFT)) & PXP_PS_CTRL_SET_RSVD0_MASK)
  0d1ae9: line 20415 define PXP_PS_CTRL_SET_DECY_MASK (0x300U)
  0d1b10: line 20416 define PXP_PS_CTRL_SET_DECY_SHIFT (8U)
  0d1b34: line 20417 define PXP_PS_CTRL_SET_DECY(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_SET_DECY_SHIFT)) & PXP_PS_CTRL_SET_DECY_MASK)
  0d1baa: line 20418 define PXP_PS_CTRL_SET_DECX_MASK (0xC00U)
  0d1bd1: line 20419 define PXP_PS_CTRL_SET_DECX_SHIFT (10U)
  0d1bf6: line 20420 define PXP_PS_CTRL_SET_DECX(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_SET_DECX_SHIFT)) & PXP_PS_CTRL_SET_DECX_MASK)
  0d1c6c: line 20421 define PXP_PS_CTRL_SET_RSVD1_MASK (0xFFFFF000U)
  0d1c99: line 20422 define PXP_PS_CTRL_SET_RSVD1_SHIFT (12U)
  0d1cbf: line 20423 define PXP_PS_CTRL_SET_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_SET_RSVD1_SHIFT)) & PXP_PS_CTRL_SET_RSVD1_MASK)
  0d1d38: line 20428 define PXP_PS_CTRL_CLR_FORMAT_MASK (0x1FU)
  0d1d60: line 20429 define PXP_PS_CTRL_CLR_FORMAT_SHIFT (0U)
  0d1d86: line 20430 define PXP_PS_CTRL_CLR_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_CLR_FORMAT_SHIFT)) & PXP_PS_CTRL_CLR_FORMAT_MASK)
  0d1e02: line 20431 define PXP_PS_CTRL_CLR_WB_SWAP_MASK (0x20U)
  0d1e2b: line 20432 define PXP_PS_CTRL_CLR_WB_SWAP_SHIFT (5U)
  0d1e52: line 20433 define PXP_PS_CTRL_CLR_WB_SWAP(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_CLR_WB_SWAP_SHIFT)) & PXP_PS_CTRL_CLR_WB_SWAP_MASK)
  0d1ed1: line 20434 define PXP_PS_CTRL_CLR_RSVD0_MASK (0xC0U)
  0d1ef8: line 20435 define PXP_PS_CTRL_CLR_RSVD0_SHIFT (6U)
  0d1f1d: line 20436 define PXP_PS_CTRL_CLR_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_CLR_RSVD0_SHIFT)) & PXP_PS_CTRL_CLR_RSVD0_MASK)
  0d1f96: line 20437 define PXP_PS_CTRL_CLR_DECY_MASK (0x300U)
  0d1fbd: line 20438 define PXP_PS_CTRL_CLR_DECY_SHIFT (8U)
  0d1fe1: line 20439 define PXP_PS_CTRL_CLR_DECY(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_CLR_DECY_SHIFT)) & PXP_PS_CTRL_CLR_DECY_MASK)
  0d2057: line 20440 define PXP_PS_CTRL_CLR_DECX_MASK (0xC00U)
  0d207e: line 20441 define PXP_PS_CTRL_CLR_DECX_SHIFT (10U)
  0d20a3: line 20442 define PXP_PS_CTRL_CLR_DECX(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_CLR_DECX_SHIFT)) & PXP_PS_CTRL_CLR_DECX_MASK)
  0d2119: line 20443 define PXP_PS_CTRL_CLR_RSVD1_MASK (0xFFFFF000U)
  0d2146: line 20444 define PXP_PS_CTRL_CLR_RSVD1_SHIFT (12U)
  0d216c: line 20445 define PXP_PS_CTRL_CLR_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_CLR_RSVD1_SHIFT)) & PXP_PS_CTRL_CLR_RSVD1_MASK)
  0d21e5: line 20450 define PXP_PS_CTRL_TOG_FORMAT_MASK (0x1FU)
  0d220d: line 20451 define PXP_PS_CTRL_TOG_FORMAT_SHIFT (0U)
  0d2233: line 20452 define PXP_PS_CTRL_TOG_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_TOG_FORMAT_SHIFT)) & PXP_PS_CTRL_TOG_FORMAT_MASK)
  0d22af: line 20453 define PXP_PS_CTRL_TOG_WB_SWAP_MASK (0x20U)
  0d22d8: line 20454 define PXP_PS_CTRL_TOG_WB_SWAP_SHIFT (5U)
  0d22ff: line 20455 define PXP_PS_CTRL_TOG_WB_SWAP(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_TOG_WB_SWAP_SHIFT)) & PXP_PS_CTRL_TOG_WB_SWAP_MASK)
  0d237e: line 20456 define PXP_PS_CTRL_TOG_RSVD0_MASK (0xC0U)
  0d23a5: line 20457 define PXP_PS_CTRL_TOG_RSVD0_SHIFT (6U)
  0d23ca: line 20458 define PXP_PS_CTRL_TOG_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_TOG_RSVD0_SHIFT)) & PXP_PS_CTRL_TOG_RSVD0_MASK)
  0d2443: line 20459 define PXP_PS_CTRL_TOG_DECY_MASK (0x300U)
  0d246a: line 20460 define PXP_PS_CTRL_TOG_DECY_SHIFT (8U)
  0d248e: line 20461 define PXP_PS_CTRL_TOG_DECY(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_TOG_DECY_SHIFT)) & PXP_PS_CTRL_TOG_DECY_MASK)
  0d2504: line 20462 define PXP_PS_CTRL_TOG_DECX_MASK (0xC00U)
  0d252b: line 20463 define PXP_PS_CTRL_TOG_DECX_SHIFT (10U)
  0d2550: line 20464 define PXP_PS_CTRL_TOG_DECX(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_TOG_DECX_SHIFT)) & PXP_PS_CTRL_TOG_DECX_MASK)
  0d25c6: line 20465 define PXP_PS_CTRL_TOG_RSVD1_MASK (0xFFFFF000U)
  0d25f3: line 20466 define PXP_PS_CTRL_TOG_RSVD1_SHIFT (12U)
  0d2619: line 20467 define PXP_PS_CTRL_TOG_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CTRL_TOG_RSVD1_SHIFT)) & PXP_PS_CTRL_TOG_RSVD1_MASK)
  0d2692: line 20472 define PXP_PS_BUF_ADDR_MASK (0xFFFFFFFFU)
  0d26b9: line 20473 define PXP_PS_BUF_ADDR_SHIFT (0U)
  0d26d8: line 20474 define PXP_PS_BUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_BUF_ADDR_SHIFT)) & PXP_PS_BUF_ADDR_MASK)
  0d273f: line 20479 define PXP_PS_UBUF_ADDR_MASK (0xFFFFFFFFU)
  0d2767: line 20480 define PXP_PS_UBUF_ADDR_SHIFT (0U)
  0d2787: line 20481 define PXP_PS_UBUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_UBUF_ADDR_SHIFT)) & PXP_PS_UBUF_ADDR_MASK)
  0d27f1: line 20486 define PXP_PS_VBUF_ADDR_MASK (0xFFFFFFFFU)
  0d2819: line 20487 define PXP_PS_VBUF_ADDR_SHIFT (0U)
  0d2839: line 20488 define PXP_PS_VBUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_VBUF_ADDR_SHIFT)) & PXP_PS_VBUF_ADDR_MASK)
  0d28a3: line 20493 define PXP_PS_PITCH_PITCH_MASK (0xFFFFU)
  0d28c9: line 20494 define PXP_PS_PITCH_PITCH_SHIFT (0U)
  0d28eb: line 20495 define PXP_PS_PITCH_PITCH(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_PITCH_PITCH_SHIFT)) & PXP_PS_PITCH_PITCH_MASK)
  0d295b: line 20496 define PXP_PS_PITCH_RSVD_MASK (0xFFFF0000U)
  0d2984: line 20497 define PXP_PS_PITCH_RSVD_SHIFT (16U)
  0d29a6: line 20498 define PXP_PS_PITCH_RSVD(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_PITCH_RSVD_SHIFT)) & PXP_PS_PITCH_RSVD_MASK)
  0d2a13: line 20503 define PXP_PS_BACKGROUND_COLOR_MASK (0xFFFFFFU)
  0d2a40: line 20504 define PXP_PS_BACKGROUND_COLOR_SHIFT (0U)
  0d2a67: line 20505 define PXP_PS_BACKGROUND_COLOR(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_BACKGROUND_COLOR_SHIFT)) & PXP_PS_BACKGROUND_COLOR_MASK)
  0d2ae6: line 20506 define PXP_PS_BACKGROUND_RSVD_MASK (0xFF000000U)
  0d2b14: line 20507 define PXP_PS_BACKGROUND_RSVD_SHIFT (24U)
  0d2b3b: line 20508 define PXP_PS_BACKGROUND_RSVD(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_BACKGROUND_RSVD_SHIFT)) & PXP_PS_BACKGROUND_RSVD_MASK)
  0d2bb7: line 20513 define PXP_PS_SCALE_XSCALE_MASK (0x7FFFU)
  0d2bde: line 20514 define PXP_PS_SCALE_XSCALE_SHIFT (0U)
  0d2c01: line 20515 define PXP_PS_SCALE_XSCALE(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_SCALE_XSCALE_SHIFT)) & PXP_PS_SCALE_XSCALE_MASK)
  0d2c74: line 20516 define PXP_PS_SCALE_RSVD1_MASK (0x8000U)
  0d2c9a: line 20517 define PXP_PS_SCALE_RSVD1_SHIFT (15U)
  0d2cbd: line 20518 define PXP_PS_SCALE_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_SCALE_RSVD1_SHIFT)) & PXP_PS_SCALE_RSVD1_MASK)
  0d2d2d: line 20519 define PXP_PS_SCALE_YSCALE_MASK (0x7FFF0000U)
  0d2d58: line 20520 define PXP_PS_SCALE_YSCALE_SHIFT (16U)
  0d2d7c: line 20521 define PXP_PS_SCALE_YSCALE(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_SCALE_YSCALE_SHIFT)) & PXP_PS_SCALE_YSCALE_MASK)
  0d2def: line 20522 define PXP_PS_SCALE_RSVD2_MASK (0x80000000U)
  0d2e19: line 20523 define PXP_PS_SCALE_RSVD2_SHIFT (31U)
  0d2e3c: line 20524 define PXP_PS_SCALE_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_SCALE_RSVD2_SHIFT)) & PXP_PS_SCALE_RSVD2_MASK)
  0d2eac: line 20529 define PXP_PS_OFFSET_XOFFSET_MASK (0xFFFU)
  0d2ed4: line 20530 define PXP_PS_OFFSET_XOFFSET_SHIFT (0U)
  0d2ef9: line 20531 define PXP_PS_OFFSET_XOFFSET(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_OFFSET_XOFFSET_SHIFT)) & PXP_PS_OFFSET_XOFFSET_MASK)
  0d2f72: line 20532 define PXP_PS_OFFSET_RSVD1_MASK (0xF000U)
  0d2f99: line 20533 define PXP_PS_OFFSET_RSVD1_SHIFT (12U)
  0d2fbd: line 20534 define PXP_PS_OFFSET_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_OFFSET_RSVD1_SHIFT)) & PXP_PS_OFFSET_RSVD1_MASK)
  0d3030: line 20535 define PXP_PS_OFFSET_YOFFSET_MASK (0xFFF0000U)
  0d305c: line 20536 define PXP_PS_OFFSET_YOFFSET_SHIFT (16U)
  0d3082: line 20537 define PXP_PS_OFFSET_YOFFSET(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_OFFSET_YOFFSET_SHIFT)) & PXP_PS_OFFSET_YOFFSET_MASK)
  0d30fb: line 20538 define PXP_PS_OFFSET_RSVD2_MASK (0xF0000000U)
  0d3126: line 20539 define PXP_PS_OFFSET_RSVD2_SHIFT (28U)
  0d314a: line 20540 define PXP_PS_OFFSET_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_OFFSET_RSVD2_SHIFT)) & PXP_PS_OFFSET_RSVD2_MASK)
  0d31bd: line 20545 define PXP_PS_CLRKEYLOW_PIXEL_MASK (0xFFFFFFU)
  0d31e9: line 20546 define PXP_PS_CLRKEYLOW_PIXEL_SHIFT (0U)
  0d320f: line 20547 define PXP_PS_CLRKEYLOW_PIXEL(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CLRKEYLOW_PIXEL_SHIFT)) & PXP_PS_CLRKEYLOW_PIXEL_MASK)
  0d328b: line 20548 define PXP_PS_CLRKEYLOW_RSVD1_MASK (0xFF000000U)
  0d32b9: line 20549 define PXP_PS_CLRKEYLOW_RSVD1_SHIFT (24U)
  0d32e0: line 20550 define PXP_PS_CLRKEYLOW_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CLRKEYLOW_RSVD1_SHIFT)) & PXP_PS_CLRKEYLOW_RSVD1_MASK)
  0d335c: line 20555 define PXP_PS_CLRKEYHIGH_PIXEL_MASK (0xFFFFFFU)
  0d3389: line 20556 define PXP_PS_CLRKEYHIGH_PIXEL_SHIFT (0U)
  0d33b0: line 20557 define PXP_PS_CLRKEYHIGH_PIXEL(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CLRKEYHIGH_PIXEL_SHIFT)) & PXP_PS_CLRKEYHIGH_PIXEL_MASK)
  0d342f: line 20558 define PXP_PS_CLRKEYHIGH_RSVD1_MASK (0xFF000000U)
  0d345e: line 20559 define PXP_PS_CLRKEYHIGH_RSVD1_SHIFT (24U)
  0d3486: line 20560 define PXP_PS_CLRKEYHIGH_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_PS_CLRKEYHIGH_RSVD1_SHIFT)) & PXP_PS_CLRKEYHIGH_RSVD1_MASK)
  0d3505: line 20565 define PXP_AS_CTRL_RSVD0_MASK (0x1U)
  0d3527: line 20566 define PXP_AS_CTRL_RSVD0_SHIFT (0U)
  0d3548: line 20567 define PXP_AS_CTRL_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CTRL_RSVD0_SHIFT)) & PXP_AS_CTRL_RSVD0_MASK)
  0d35b5: line 20568 define PXP_AS_CTRL_ALPHA_CTRL_MASK (0x6U)
  0d35dc: line 20569 define PXP_AS_CTRL_ALPHA_CTRL_SHIFT (1U)
  0d3602: line 20570 define PXP_AS_CTRL_ALPHA_CTRL(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CTRL_ALPHA_CTRL_SHIFT)) & PXP_AS_CTRL_ALPHA_CTRL_MASK)
  0d367e: line 20571 define PXP_AS_CTRL_ENABLE_COLORKEY_MASK (0x8U)
  0d36aa: line 20572 define PXP_AS_CTRL_ENABLE_COLORKEY_SHIFT (3U)
  0d36d5: line 20573 define PXP_AS_CTRL_ENABLE_COLORKEY(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CTRL_ENABLE_COLORKEY_SHIFT)) & PXP_AS_CTRL_ENABLE_COLORKEY_MASK)
  0d3760: line 20574 define PXP_AS_CTRL_FORMAT_MASK (0xF0U)
  0d3784: line 20575 define PXP_AS_CTRL_FORMAT_SHIFT (4U)
  0d37a6: line 20576 define PXP_AS_CTRL_FORMAT(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CTRL_FORMAT_SHIFT)) & PXP_AS_CTRL_FORMAT_MASK)
  0d3816: line 20577 define PXP_AS_CTRL_ALPHA_MASK (0xFF00U)
  0d383b: line 20578 define PXP_AS_CTRL_ALPHA_SHIFT (8U)
  0d385c: line 20579 define PXP_AS_CTRL_ALPHA(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CTRL_ALPHA_SHIFT)) & PXP_AS_CTRL_ALPHA_MASK)
  0d38c9: line 20580 define PXP_AS_CTRL_ROP_MASK (0xF0000U)
  0d38ed: line 20581 define PXP_AS_CTRL_ROP_SHIFT (16U)
  0d390d: line 20582 define PXP_AS_CTRL_ROP(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CTRL_ROP_SHIFT)) & PXP_AS_CTRL_ROP_MASK)
  0d3974: line 20583 define PXP_AS_CTRL_ALPHA_INVERT_MASK (0x100000U)
  0d39a2: line 20584 define PXP_AS_CTRL_ALPHA_INVERT_SHIFT (20U)
  0d39cb: line 20585 define PXP_AS_CTRL_ALPHA_INVERT(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CTRL_ALPHA_INVERT_SHIFT)) & PXP_AS_CTRL_ALPHA_INVERT_MASK)
  0d3a4d: line 20586 define PXP_AS_CTRL_RSVD1_MASK (0xFFE00000U)
  0d3a76: line 20587 define PXP_AS_CTRL_RSVD1_SHIFT (21U)
  0d3a98: line 20588 define PXP_AS_CTRL_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CTRL_RSVD1_SHIFT)) & PXP_AS_CTRL_RSVD1_MASK)
  0d3b05: line 20593 define PXP_AS_BUF_ADDR_MASK (0xFFFFFFFFU)
  0d3b2c: line 20594 define PXP_AS_BUF_ADDR_SHIFT (0U)
  0d3b4b: line 20595 define PXP_AS_BUF_ADDR(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_BUF_ADDR_SHIFT)) & PXP_AS_BUF_ADDR_MASK)
  0d3bb2: line 20600 define PXP_AS_PITCH_PITCH_MASK (0xFFFFU)
  0d3bd8: line 20601 define PXP_AS_PITCH_PITCH_SHIFT (0U)
  0d3bfa: line 20602 define PXP_AS_PITCH_PITCH(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_PITCH_PITCH_SHIFT)) & PXP_AS_PITCH_PITCH_MASK)
  0d3c6a: line 20603 define PXP_AS_PITCH_RSVD_MASK (0xFFFF0000U)
  0d3c93: line 20604 define PXP_AS_PITCH_RSVD_SHIFT (16U)
  0d3cb5: line 20605 define PXP_AS_PITCH_RSVD(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_PITCH_RSVD_SHIFT)) & PXP_AS_PITCH_RSVD_MASK)
  0d3d22: line 20610 define PXP_AS_CLRKEYLOW_PIXEL_MASK (0xFFFFFFU)
  0d3d4e: line 20611 define PXP_AS_CLRKEYLOW_PIXEL_SHIFT (0U)
  0d3d74: line 20612 define PXP_AS_CLRKEYLOW_PIXEL(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CLRKEYLOW_PIXEL_SHIFT)) & PXP_AS_CLRKEYLOW_PIXEL_MASK)
  0d3df0: line 20613 define PXP_AS_CLRKEYLOW_RSVD1_MASK (0xFF000000U)
  0d3e1e: line 20614 define PXP_AS_CLRKEYLOW_RSVD1_SHIFT (24U)
  0d3e45: line 20615 define PXP_AS_CLRKEYLOW_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CLRKEYLOW_RSVD1_SHIFT)) & PXP_AS_CLRKEYLOW_RSVD1_MASK)
  0d3ec1: line 20620 define PXP_AS_CLRKEYHIGH_PIXEL_MASK (0xFFFFFFU)
  0d3eee: line 20621 define PXP_AS_CLRKEYHIGH_PIXEL_SHIFT (0U)
  0d3f15: line 20622 define PXP_AS_CLRKEYHIGH_PIXEL(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CLRKEYHIGH_PIXEL_SHIFT)) & PXP_AS_CLRKEYHIGH_PIXEL_MASK)
  0d3f94: line 20623 define PXP_AS_CLRKEYHIGH_RSVD1_MASK (0xFF000000U)
  0d3fc3: line 20624 define PXP_AS_CLRKEYHIGH_RSVD1_SHIFT (24U)
  0d3feb: line 20625 define PXP_AS_CLRKEYHIGH_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_AS_CLRKEYHIGH_RSVD1_SHIFT)) & PXP_AS_CLRKEYHIGH_RSVD1_MASK)
  0d406a: line 20630 define PXP_CSC1_COEF0_Y_OFFSET_MASK (0x1FFU)
  0d4094: line 20631 define PXP_CSC1_COEF0_Y_OFFSET_SHIFT (0U)
  0d40bb: line 20632 define PXP_CSC1_COEF0_Y_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF0_Y_OFFSET_SHIFT)) & PXP_CSC1_COEF0_Y_OFFSET_MASK)
  0d413a: line 20633 define PXP_CSC1_COEF0_UV_OFFSET_MASK (0x3FE00U)
  0d4167: line 20634 define PXP_CSC1_COEF0_UV_OFFSET_SHIFT (9U)
  0d418f: line 20635 define PXP_CSC1_COEF0_UV_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF0_UV_OFFSET_SHIFT)) & PXP_CSC1_COEF0_UV_OFFSET_MASK)
  0d4211: line 20636 define PXP_CSC1_COEF0_C0_MASK (0x1FFC0000U)
  0d423a: line 20637 define PXP_CSC1_COEF0_C0_SHIFT (18U)
  0d425c: line 20638 define PXP_CSC1_COEF0_C0(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF0_C0_SHIFT)) & PXP_CSC1_COEF0_C0_MASK)
  0d42c9: line 20639 define PXP_CSC1_COEF0_RSVD1_MASK (0x20000000U)
  0d42f5: line 20640 define PXP_CSC1_COEF0_RSVD1_SHIFT (29U)
  0d431a: line 20641 define PXP_CSC1_COEF0_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF0_RSVD1_SHIFT)) & PXP_CSC1_COEF0_RSVD1_MASK)
  0d4390: line 20642 define PXP_CSC1_COEF0_BYPASS_MASK (0x40000000U)
  0d43bd: line 20643 define PXP_CSC1_COEF0_BYPASS_SHIFT (30U)
  0d43e3: line 20644 define PXP_CSC1_COEF0_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF0_BYPASS_SHIFT)) & PXP_CSC1_COEF0_BYPASS_MASK)
  0d445c: line 20645 define PXP_CSC1_COEF0_YCBCR_MODE_MASK (0x80000000U)
  0d448d: line 20646 define PXP_CSC1_COEF0_YCBCR_MODE_SHIFT (31U)
  0d44b7: line 20647 define PXP_CSC1_COEF0_YCBCR_MODE(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF0_YCBCR_MODE_SHIFT)) & PXP_CSC1_COEF0_YCBCR_MODE_MASK)
  0d453c: line 20652 define PXP_CSC1_COEF1_C4_MASK (0x7FFU)
  0d4560: line 20653 define PXP_CSC1_COEF1_C4_SHIFT (0U)
  0d4581: line 20654 define PXP_CSC1_COEF1_C4(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF1_C4_SHIFT)) & PXP_CSC1_COEF1_C4_MASK)
  0d45ee: line 20655 define PXP_CSC1_COEF1_RSVD0_MASK (0xF800U)
  0d4616: line 20656 define PXP_CSC1_COEF1_RSVD0_SHIFT (11U)
  0d463b: line 20657 define PXP_CSC1_COEF1_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF1_RSVD0_SHIFT)) & PXP_CSC1_COEF1_RSVD0_MASK)
  0d46b1: line 20658 define PXP_CSC1_COEF1_C1_MASK (0x7FF0000U)
  0d46d9: line 20659 define PXP_CSC1_COEF1_C1_SHIFT (16U)
  0d46fb: line 20660 define PXP_CSC1_COEF1_C1(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF1_C1_SHIFT)) & PXP_CSC1_COEF1_C1_MASK)
  0d4768: line 20661 define PXP_CSC1_COEF1_RSVD1_MASK (0xF8000000U)
  0d4794: line 20662 define PXP_CSC1_COEF1_RSVD1_SHIFT (27U)
  0d47b9: line 20663 define PXP_CSC1_COEF1_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF1_RSVD1_SHIFT)) & PXP_CSC1_COEF1_RSVD1_MASK)
  0d482f: line 20668 define PXP_CSC1_COEF2_C3_MASK (0x7FFU)
  0d4853: line 20669 define PXP_CSC1_COEF2_C3_SHIFT (0U)
  0d4874: line 20670 define PXP_CSC1_COEF2_C3(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF2_C3_SHIFT)) & PXP_CSC1_COEF2_C3_MASK)
  0d48e1: line 20671 define PXP_CSC1_COEF2_RSVD0_MASK (0xF800U)
  0d4909: line 20672 define PXP_CSC1_COEF2_RSVD0_SHIFT (11U)
  0d492e: line 20673 define PXP_CSC1_COEF2_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF2_RSVD0_SHIFT)) & PXP_CSC1_COEF2_RSVD0_MASK)
  0d49a4: line 20674 define PXP_CSC1_COEF2_C2_MASK (0x7FF0000U)
  0d49cc: line 20675 define PXP_CSC1_COEF2_C2_SHIFT (16U)
  0d49ee: line 20676 define PXP_CSC1_COEF2_C2(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF2_C2_SHIFT)) & PXP_CSC1_COEF2_C2_MASK)
  0d4a5b: line 20677 define PXP_CSC1_COEF2_RSVD1_MASK (0xF8000000U)
  0d4a87: line 20678 define PXP_CSC1_COEF2_RSVD1_SHIFT (27U)
  0d4aac: line 20679 define PXP_CSC1_COEF2_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << PXP_CSC1_COEF2_RSVD1_SHIFT)) & PXP_CSC1_COEF2_RSVD1_MASK)
  0d4b22: line 20684 define PXP_POWER_ROT_MEM_LP_STATE_MASK (0xE00U)
  0d4b4f: line 20685 define PXP_POWER_ROT_MEM_LP_STATE_SHIFT (9U)
  0d4b79: line 20686 define PXP_POWER_ROT_MEM_LP_STATE(x) (((uint32_t)(((uint32_t)(x)) << PXP_POWER_ROT_MEM_LP_STATE_SHIFT)) & PXP_POWER_ROT_MEM_LP_STATE_MASK)
  0d4c01: line 20687 define PXP_POWER_CTRL_MASK (0xFFFFF000U)
  0d4c27: line 20688 define PXP_POWER_CTRL_SHIFT (12U)
  0d4c46: line 20689 define PXP_POWER_CTRL(x) (((uint32_t)(((uint32_t)(x)) << PXP_POWER_CTRL_SHIFT)) & PXP_POWER_CTRL_MASK)
  0d4caa: line 20694 define PXP_NEXT_ENABLED_MASK (0x1U)
  0d4ccb: line 20695 define PXP_NEXT_ENABLED_SHIFT (0U)
  0d4ceb: line 20696 define PXP_NEXT_ENABLED(x) (((uint32_t)(((uint32_t)(x)) << PXP_NEXT_ENABLED_SHIFT)) & PXP_NEXT_ENABLED_MASK)
  0d4d55: line 20697 define PXP_NEXT_RSVD_MASK (0x2U)
  0d4d73: line 20698 define PXP_NEXT_RSVD_SHIFT (1U)
  0d4d90: line 20699 define PXP_NEXT_RSVD(x) (((uint32_t)(((uint32_t)(x)) << PXP_NEXT_RSVD_SHIFT)) & PXP_NEXT_RSVD_MASK)
  0d4df1: line 20700 define PXP_NEXT_POINTER_MASK (0xFFFFFFFCU)
  0d4e19: line 20701 define PXP_NEXT_POINTER_SHIFT (2U)
  0d4e39: line 20702 define PXP_NEXT_POINTER(x) (((uint32_t)(((uint32_t)(x)) << PXP_NEXT_POINTER_SHIFT)) & PXP_NEXT_POINTER_MASK)
  0d4ea3: line 20707 define PXP_PORTER_DUFF_CTRL_POTER_DUFF_ENABLE_MASK (0x1U)
  0d4eda: line 20708 define PXP_PORTER_DUFF_CTRL_POTER_DUFF_ENABLE_SHIFT (0U)
  0d4f10: line 20709 define PXP_PORTER_DUFF_CTRL_POTER_DUFF_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << PXP_PORTER_DUFF_CTRL_POTER_DUFF_ENABLE_SHIFT)) & PXP_PORTER_DUFF_CTRL_POTER_DUFF_ENABLE_MASK)
  0d4fbc: line 20710 define PXP_PORTER_DUFF_CTRL_S0_S1_FACTOR_MODE_MASK (0x6U)
  0d4ff3: line 20711 define PXP_PORTER_DUFF_CTRL_S0_S1_FACTOR_MODE_SHIFT (1U)
  0d5029: line 20712 define PXP_PORTER_DUFF_CTRL_S0_S1_FACTOR_MODE(x) (((uint32_t)(((uint32_t)(x)) << PXP_PORTER_DUFF_CTRL_S0_S1_FACTOR_MODE_SHIFT)) & PXP_PORTER_DUFF_CTRL_S0_S1_FACTOR_MODE_MASK)
  0d50d5: line 20713 define PXP_PORTER_DUFF_CTRL_S0_GLOBAL_ALPHA_MODE_MASK (0x18U)
  0d5110: line 20714 define PXP_PORTER_DUFF_CTRL_S0_GLOBAL_ALPHA_MODE_SHIFT (3U)
  0d5149: line 20715 define PXP_PORTER_DUFF_CTRL_S0_GLOBAL_ALPHA_MODE(x) (((uint32_t)(((uint32_t)(x)) << PXP_PORTER_DUFF_CTRL_S0_GLOBAL_ALPHA_MODE_SHIFT)) & PXP_PORTER_DUFF_CTRL_S0_GLOBAL_ALPHA_MODE_MASK)
  0d51fe: line 20716 define PXP_PORTER_DUFF_CTRL_S0_ALPHA_MODE_MASK (0x20U)
  0d5232: line 20717 define PXP_PORTER_DUFF_CTRL_S0_ALPHA_MODE_SHIFT (5U)
  0d5264: line 20718 define PXP_PORTER_DUFF_CTRL_S0_ALPHA_MODE(x) (((uint32_t)(((uint32_t)(x)) << PXP_PORTER_DUFF_CTRL_S0_ALPHA_MODE_SHIFT)) & PXP_PORTER_DUFF_CTRL_S0_ALPHA_MODE_MASK)
  0d5304: line 20719 define PXP_PORTER_DUFF_CTRL_S0_COLOR_MODE_MASK (0x40U)
  0d5338: line 20720 define PXP_PORTER_DUFF_CTRL_S0_COLOR_MODE_SHIFT (6U)
  0d536a: line 20721 define PXP_PORTER_DUFF_CTRL_S0_COLOR_MODE(x) (((uint32_t)(((uint32_t)(x)) << PXP_PORTER_DUFF_CTRL_S0_COLOR_MODE_SHIFT)) & PXP_PORTER_DUFF_CTRL_S0_COLOR_MODE_MASK)
  0d540a: line 20722 define PXP_PORTER_DUFF_CTRL_S1_S0_FACTOR_MODE_MASK (0x300U)
  0d5443: line 20723 define PXP_PORTER_DUFF_CTRL_S1_S0_FACTOR_MODE_SHIFT (8U)
  0d5479: line 20724 define PXP_PORTER_DUFF_CTRL_S1_S0_FACTOR_MODE(x) (((uint32_t)(((uint32_t)(x)) << PXP_PORTER_DUFF_CTRL_S1_S0_FACTOR_MODE_SHIFT)) & PXP_PORTER_DUFF_CTRL_S1_S0_FACTOR_MODE_MASK)
  0d5525: line 20725 define PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA_MODE_MASK (0xC00U)
  0d5561: line 20726 define PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA_MODE_SHIFT (10U)
  0d559b: line 20727 define PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA_MODE(x) (((uint32_t)(((uint32_t)(x)) << PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA_MODE_SHIFT)) & PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA_MODE_MASK)
  0d5650: line 20728 define PXP_PORTER_DUFF_CTRL_S1_ALPHA_MODE_MASK (0x1000U)
  0d5686: line 20729 define PXP_PORTER_DUFF_CTRL_S1_ALPHA_MODE_SHIFT (12U)
  0d56b9: line 20730 define PXP_PORTER_DUFF_CTRL_S1_ALPHA_MODE(x) (((uint32_t)(((uint32_t)(x)) << PXP_PORTER_DUFF_CTRL_S1_ALPHA_MODE_SHIFT)) & PXP_PORTER_DUFF_CTRL_S1_ALPHA_MODE_MASK)
  0d5759: line 20731 define PXP_PORTER_DUFF_CTRL_S1_COLOR_MODE_MASK (0x2000U)
  0d578f: line 20732 define PXP_PORTER_DUFF_CTRL_S1_COLOR_MODE_SHIFT (13U)
  0d57c2: line 20733 define PXP_PORTER_DUFF_CTRL_S1_COLOR_MODE(x) (((uint32_t)(((uint32_t)(x)) << PXP_PORTER_DUFF_CTRL_S1_COLOR_MODE_SHIFT)) & PXP_PORTER_DUFF_CTRL_S1_COLOR_MODE_MASK)
  0d5862: line 20734 define PXP_PORTER_DUFF_CTRL_S0_GLOBAL_ALPHA_MASK (0xFF0000U)
  0d589c: line 20735 define PXP_PORTER_DUFF_CTRL_S0_GLOBAL_ALPHA_SHIFT (16U)
  0d58d1: line 20736 define PXP_PORTER_DUFF_CTRL_S0_GLOBAL_ALPHA(x) (((uint32_t)(((uint32_t)(x)) << PXP_PORTER_DUFF_CTRL_S0_GLOBAL_ALPHA_SHIFT)) & PXP_PORTER_DUFF_CTRL_S0_GLOBAL_ALPHA_MASK)
  0d5977: line 20737 define PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA_MASK (0xFF000000U)
  0d59b3: line 20738 define PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA_SHIFT (24U)
  0d59e8: line 20739 define PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA(x) (((uint32_t)(((uint32_t)(x)) << PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA_SHIFT)) & PXP_PORTER_DUFF_CTRL_S1_GLOBAL_ALPHA_MASK)
  0d5a8e: line 20750 define PXP_BASE (0x402B4000u)
  0d5aa9: line 20752 define PXP ((PXP_Type *)PXP_BASE)
  0d5ac8: line 20754 define PXP_BASE_ADDRS { PXP_BASE }
  0d5ae8: line 20756 define PXP_BASE_PTRS { PXP }
  0d5b02: line 20758 define PXP_IRQ0_IRQS { PXP_IRQn }
  0d5b21: line 20797 define ROMC_ROMPATCHD_DATAX_MASK (0xFFFFFFFFU)
  0d5b4d: line 20798 define ROMC_ROMPATCHD_DATAX_SHIFT (0U)
  0d5b71: line 20799 define ROMC_ROMPATCHD_DATAX(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHD_DATAX_SHIFT)) & ROMC_ROMPATCHD_DATAX_MASK)
  0d5be7: line 20803 define ROMC_ROMPATCHD_COUNT (8U)
  0d5c05: line 20807 define ROMC_ROMPATCHCNTL_DATAFIX_MASK (0xFFU)
  0d5c30: line 20808 define ROMC_ROMPATCHCNTL_DATAFIX_SHIFT (0U)
  0d5c59: line 20809 define ROMC_ROMPATCHCNTL_DATAFIX(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHCNTL_DATAFIX_SHIFT)) & ROMC_ROMPATCHCNTL_DATAFIX_MASK)
  0d5cde: line 20810 define ROMC_ROMPATCHCNTL_DIS_MASK (0x20000000U)
  0d5d0b: line 20811 define ROMC_ROMPATCHCNTL_DIS_SHIFT (29U)
  0d5d31: line 20812 define ROMC_ROMPATCHCNTL_DIS(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHCNTL_DIS_SHIFT)) & ROMC_ROMPATCHCNTL_DIS_MASK)
  0d5daa: line 20817 define ROMC_ROMPATCHENL_ENABLE_MASK (0xFFFFU)
  0d5dd5: line 20818 define ROMC_ROMPATCHENL_ENABLE_SHIFT (0U)
  0d5dfc: line 20819 define ROMC_ROMPATCHENL_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHENL_ENABLE_SHIFT)) & ROMC_ROMPATCHENL_ENABLE_MASK)
  0d5e7b: line 20824 define ROMC_ROMPATCHA_THUMBX_MASK (0x1U)
  0d5ea1: line 20825 define ROMC_ROMPATCHA_THUMBX_SHIFT (0U)
  0d5ec6: line 20826 define ROMC_ROMPATCHA_THUMBX(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHA_THUMBX_SHIFT)) & ROMC_ROMPATCHA_THUMBX_MASK)
  0d5f3f: line 20827 define ROMC_ROMPATCHA_ADDRX_MASK (0x7FFFFEU)
  0d5f69: line 20828 define ROMC_ROMPATCHA_ADDRX_SHIFT (1U)
  0d5f8d: line 20829 define ROMC_ROMPATCHA_ADDRX(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHA_ADDRX_SHIFT)) & ROMC_ROMPATCHA_ADDRX_MASK)
  0d6003: line 20833 define ROMC_ROMPATCHA_COUNT (16U)
  0d6022: line 20837 define ROMC_ROMPATCHSR_SOURCE_MASK (0x3FU)
  0d604a: line 20838 define ROMC_ROMPATCHSR_SOURCE_SHIFT (0U)
  0d6070: line 20839 define ROMC_ROMPATCHSR_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHSR_SOURCE_SHIFT)) & ROMC_ROMPATCHSR_SOURCE_MASK)
  0d60ec: line 20840 define ROMC_ROMPATCHSR_SW_MASK (0x20000U)
  0d6113: line 20841 define ROMC_ROMPATCHSR_SW_SHIFT (17U)
  0d6136: line 20842 define ROMC_ROMPATCHSR_SW(x) (((uint32_t)(((uint32_t)(x)) << ROMC_ROMPATCHSR_SW_SHIFT)) & ROMC_ROMPATCHSR_SW_MASK)
  0d61a6: line 20853 define ROMC_BASE (0x40180000u)
  0d61c2: line 20855 define ROMC ((ROMC_Type *)ROMC_BASE)
  0d61e4: line 20857 define ROMC_BASE_ADDRS { ROMC_BASE }
  0d6206: line 20859 define ROMC_BASE_PTRS { ROMC }
  0d6222: line 20894 define RTWDOG_CS_STOP_MASK (0x1U)
  0d6241: line 20895 define RTWDOG_CS_STOP_SHIFT (0U)
  0d625f: line 20896 define RTWDOG_CS_STOP(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_STOP_SHIFT)) & RTWDOG_CS_STOP_MASK)
  0d62c3: line 20897 define RTWDOG_CS_WAIT_MASK (0x2U)
  0d62e2: line 20898 define RTWDOG_CS_WAIT_SHIFT (1U)
  0d6300: line 20899 define RTWDOG_CS_WAIT(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_WAIT_SHIFT)) & RTWDOG_CS_WAIT_MASK)
  0d6364: line 20900 define RTWDOG_CS_DBG_MASK (0x4U)
  0d6382: line 20901 define RTWDOG_CS_DBG_SHIFT (2U)
  0d639f: line 20902 define RTWDOG_CS_DBG(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_DBG_SHIFT)) & RTWDOG_CS_DBG_MASK)
  0d6400: line 20903 define RTWDOG_CS_TST_MASK (0x18U)
  0d641f: line 20904 define RTWDOG_CS_TST_SHIFT (3U)
  0d643c: line 20905 define RTWDOG_CS_TST(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_TST_SHIFT)) & RTWDOG_CS_TST_MASK)
  0d649d: line 20906 define RTWDOG_CS_UPDATE_MASK (0x20U)
  0d64bf: line 20907 define RTWDOG_CS_UPDATE_SHIFT (5U)
  0d64df: line 20908 define RTWDOG_CS_UPDATE(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_UPDATE_SHIFT)) & RTWDOG_CS_UPDATE_MASK)
  0d6549: line 20909 define RTWDOG_CS_INT_MASK (0x40U)
  0d6568: line 20910 define RTWDOG_CS_INT_SHIFT (6U)
  0d6585: line 20911 define RTWDOG_CS_INT(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_INT_SHIFT)) & RTWDOG_CS_INT_MASK)
  0d65e6: line 20912 define RTWDOG_CS_EN_MASK (0x80U)
  0d6604: line 20913 define RTWDOG_CS_EN_SHIFT (7U)
  0d6620: line 20914 define RTWDOG_CS_EN(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_EN_SHIFT)) & RTWDOG_CS_EN_MASK)
  0d667e: line 20915 define RTWDOG_CS_CLK_MASK (0x300U)
  0d669e: line 20916 define RTWDOG_CS_CLK_SHIFT (8U)
  0d66bb: line 20917 define RTWDOG_CS_CLK(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_CLK_SHIFT)) & RTWDOG_CS_CLK_MASK)
  0d671c: line 20918 define RTWDOG_CS_RCS_MASK (0x400U)
  0d673c: line 20919 define RTWDOG_CS_RCS_SHIFT (10U)
  0d675a: line 20920 define RTWDOG_CS_RCS(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_RCS_SHIFT)) & RTWDOG_CS_RCS_MASK)
  0d67bb: line 20921 define RTWDOG_CS_ULK_MASK (0x800U)
  0d67db: line 20922 define RTWDOG_CS_ULK_SHIFT (11U)
  0d67f9: line 20923 define RTWDOG_CS_ULK(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_ULK_SHIFT)) & RTWDOG_CS_ULK_MASK)
  0d685a: line 20924 define RTWDOG_CS_PRES_MASK (0x1000U)
  0d687c: line 20925 define RTWDOG_CS_PRES_SHIFT (12U)
  0d689b: line 20926 define RTWDOG_CS_PRES(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_PRES_SHIFT)) & RTWDOG_CS_PRES_MASK)
  0d68ff: line 20927 define RTWDOG_CS_CMD32EN_MASK (0x2000U)
  0d6924: line 20928 define RTWDOG_CS_CMD32EN_SHIFT (13U)
  0d6946: line 20929 define RTWDOG_CS_CMD32EN(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_CMD32EN_SHIFT)) & RTWDOG_CS_CMD32EN_MASK)
  0d69b3: line 20930 define RTWDOG_CS_FLG_MASK (0x4000U)
  0d69d4: line 20931 define RTWDOG_CS_FLG_SHIFT (14U)
  0d69f2: line 20932 define RTWDOG_CS_FLG(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_FLG_SHIFT)) & RTWDOG_CS_FLG_MASK)
  0d6a53: line 20933 define RTWDOG_CS_WIN_MASK (0x8000U)
  0d6a74: line 20934 define RTWDOG_CS_WIN_SHIFT (15U)
  0d6a92: line 20935 define RTWDOG_CS_WIN(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CS_WIN_SHIFT)) & RTWDOG_CS_WIN_MASK)
  0d6af3: line 20940 define RTWDOG_CNT_CNTLOW_MASK (0xFFU)
  0d6b16: line 20941 define RTWDOG_CNT_CNTLOW_SHIFT (0U)
  0d6b37: line 20942 define RTWDOG_CNT_CNTLOW(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CNT_CNTLOW_SHIFT)) & RTWDOG_CNT_CNTLOW_MASK)
  0d6ba4: line 20943 define RTWDOG_CNT_CNTHIGH_MASK (0xFF00U)
  0d6bca: line 20944 define RTWDOG_CNT_CNTHIGH_SHIFT (8U)
  0d6bec: line 20945 define RTWDOG_CNT_CNTHIGH(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_CNT_CNTHIGH_SHIFT)) & RTWDOG_CNT_CNTHIGH_MASK)
  0d6c5c: line 20950 define RTWDOG_TOVAL_TOVALLOW_MASK (0xFFU)
  0d6c83: line 20951 define RTWDOG_TOVAL_TOVALLOW_SHIFT (0U)
  0d6ca8: line 20952 define RTWDOG_TOVAL_TOVALLOW(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_TOVAL_TOVALLOW_SHIFT)) & RTWDOG_TOVAL_TOVALLOW_MASK)
  0d6d21: line 20953 define RTWDOG_TOVAL_TOVALHIGH_MASK (0xFF00U)
  0d6d4b: line 20954 define RTWDOG_TOVAL_TOVALHIGH_SHIFT (8U)
  0d6d71: line 20955 define RTWDOG_TOVAL_TOVALHIGH(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_TOVAL_TOVALHIGH_SHIFT)) & RTWDOG_TOVAL_TOVALHIGH_MASK)
  0d6ded: line 20960 define RTWDOG_WIN_WINLOW_MASK (0xFFU)
  0d6e10: line 20961 define RTWDOG_WIN_WINLOW_SHIFT (0U)
  0d6e31: line 20962 define RTWDOG_WIN_WINLOW(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_WIN_WINLOW_SHIFT)) & RTWDOG_WIN_WINLOW_MASK)
  0d6e9e: line 20963 define RTWDOG_WIN_WINHIGH_MASK (0xFF00U)
  0d6ec4: line 20964 define RTWDOG_WIN_WINHIGH_SHIFT (8U)
  0d6ee6: line 20965 define RTWDOG_WIN_WINHIGH(x) (((uint32_t)(((uint32_t)(x)) << RTWDOG_WIN_WINHIGH_SHIFT)) & RTWDOG_WIN_WINHIGH_MASK)
  0d6f56: line 20976 define RTWDOG_BASE (0x400BC000u)
  0d6f74: line 20978 define RTWDOG ((RTWDOG_Type *)RTWDOG_BASE)
  0d6f9c: line 20980 define RTWDOG_BASE_ADDRS { RTWDOG_BASE }
  0d6fc2: line 20982 define RTWDOG_BASE_PTRS { RTWDOG }
  0d6fe2: line 20984 define RTWDOG_IRQS { RTWDOG_IRQn }
  0d7002: line 20986 define RTWDOG_UPDATE_KEY (0xD928C520U)
  0d7026: line 20987 define RTWDOG_REFRESH_KEY (0xB480A602U)
  0d704b: line 21070 define SEMC_MCR_SWRST_MASK (0x1U)
  0d706a: line 21071 define SEMC_MCR_SWRST_SHIFT (0U)
  0d7088: line 21072 define SEMC_MCR_SWRST(x) (((uint32_t)(((uint32_t)(x)) << SEMC_MCR_SWRST_SHIFT)) & SEMC_MCR_SWRST_MASK)
  0d70ec: line 21073 define SEMC_MCR_MDIS_MASK (0x2U)
  0d710a: line 21074 define SEMC_MCR_MDIS_SHIFT (1U)
  0d7127: line 21075 define SEMC_MCR_MDIS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_MCR_MDIS_SHIFT)) & SEMC_MCR_MDIS_MASK)
  0d7188: line 21076 define SEMC_MCR_DQSMD_MASK (0x4U)
  0d71a7: line 21077 define SEMC_MCR_DQSMD_SHIFT (2U)
  0d71c5: line 21078 define SEMC_MCR_DQSMD(x) (((uint32_t)(((uint32_t)(x)) << SEMC_MCR_DQSMD_SHIFT)) & SEMC_MCR_DQSMD_MASK)
  0d7229: line 21079 define SEMC_MCR_WPOL0_MASK (0x40U)
  0d7249: line 21080 define SEMC_MCR_WPOL0_SHIFT (6U)
  0d7267: line 21081 define SEMC_MCR_WPOL0(x) (((uint32_t)(((uint32_t)(x)) << SEMC_MCR_WPOL0_SHIFT)) & SEMC_MCR_WPOL0_MASK)
  0d72cb: line 21082 define SEMC_MCR_WPOL1_MASK (0x80U)
  0d72eb: line 21083 define SEMC_MCR_WPOL1_SHIFT (7U)
  0d7309: line 21084 define SEMC_MCR_WPOL1(x) (((uint32_t)(((uint32_t)(x)) << SEMC_MCR_WPOL1_SHIFT)) & SEMC_MCR_WPOL1_MASK)
  0d736d: line 21085 define SEMC_MCR_CTO_MASK (0xFF0000U)
  0d738f: line 21086 define SEMC_MCR_CTO_SHIFT (16U)
  0d73ac: line 21087 define SEMC_MCR_CTO(x) (((uint32_t)(((uint32_t)(x)) << SEMC_MCR_CTO_SHIFT)) & SEMC_MCR_CTO_MASK)
  0d740a: line 21088 define SEMC_MCR_BTO_MASK (0x1F000000U)
  0d742e: line 21089 define SEMC_MCR_BTO_SHIFT (24U)
  0d744b: line 21090 define SEMC_MCR_BTO(x) (((uint32_t)(((uint32_t)(x)) << SEMC_MCR_BTO_SHIFT)) & SEMC_MCR_BTO_MASK)
  0d74a9: line 21095 define SEMC_IOCR_MUX_A8_MASK (0x7U)
  0d74ca: line 21096 define SEMC_IOCR_MUX_A8_SHIFT (0U)
  0d74ea: line 21097 define SEMC_IOCR_MUX_A8(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IOCR_MUX_A8_SHIFT)) & SEMC_IOCR_MUX_A8_MASK)
  0d7554: line 21098 define SEMC_IOCR_MUX_CSX0_MASK (0x38U)
  0d7578: line 21099 define SEMC_IOCR_MUX_CSX0_SHIFT (3U)
  0d759a: line 21100 define SEMC_IOCR_MUX_CSX0(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IOCR_MUX_CSX0_SHIFT)) & SEMC_IOCR_MUX_CSX0_MASK)
  0d760a: line 21101 define SEMC_IOCR_MUX_CSX1_MASK (0x1C0U)
  0d762f: line 21102 define SEMC_IOCR_MUX_CSX1_SHIFT (6U)
  0d7651: line 21103 define SEMC_IOCR_MUX_CSX1(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IOCR_MUX_CSX1_SHIFT)) & SEMC_IOCR_MUX_CSX1_MASK)
  0d76c1: line 21104 define SEMC_IOCR_MUX_CSX2_MASK (0xE00U)
  0d76e6: line 21105 define SEMC_IOCR_MUX_CSX2_SHIFT (9U)
  0d7708: line 21106 define SEMC_IOCR_MUX_CSX2(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IOCR_MUX_CSX2_SHIFT)) & SEMC_IOCR_MUX_CSX2_MASK)
  0d7778: line 21107 define SEMC_IOCR_MUX_CSX3_MASK (0x7000U)
  0d779e: line 21108 define SEMC_IOCR_MUX_CSX3_SHIFT (12U)
  0d77c1: line 21109 define SEMC_IOCR_MUX_CSX3(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IOCR_MUX_CSX3_SHIFT)) & SEMC_IOCR_MUX_CSX3_MASK)
  0d7831: line 21110 define SEMC_IOCR_MUX_RDY_MASK (0x38000U)
  0d7857: line 21111 define SEMC_IOCR_MUX_RDY_SHIFT (15U)
  0d7879: line 21112 define SEMC_IOCR_MUX_RDY(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IOCR_MUX_RDY_SHIFT)) & SEMC_IOCR_MUX_RDY_MASK)
  0d78e6: line 21117 define SEMC_BMCR0_WQOS_MASK (0xFU)
  0d7906: line 21118 define SEMC_BMCR0_WQOS_SHIFT (0U)
  0d7925: line 21119 define SEMC_BMCR0_WQOS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BMCR0_WQOS_SHIFT)) & SEMC_BMCR0_WQOS_MASK)
  0d798c: line 21120 define SEMC_BMCR0_WAGE_MASK (0xF0U)
  0d79ad: line 21121 define SEMC_BMCR0_WAGE_SHIFT (4U)
  0d79cc: line 21122 define SEMC_BMCR0_WAGE(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BMCR0_WAGE_SHIFT)) & SEMC_BMCR0_WAGE_MASK)
  0d7a33: line 21123 define SEMC_BMCR0_WSH_MASK (0xFF00U)
  0d7a55: line 21124 define SEMC_BMCR0_WSH_SHIFT (8U)
  0d7a73: line 21125 define SEMC_BMCR0_WSH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BMCR0_WSH_SHIFT)) & SEMC_BMCR0_WSH_MASK)
  0d7ad7: line 21126 define SEMC_BMCR0_WRWS_MASK (0xFF0000U)
  0d7afc: line 21127 define SEMC_BMCR0_WRWS_SHIFT (16U)
  0d7b1c: line 21128 define SEMC_BMCR0_WRWS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BMCR0_WRWS_SHIFT)) & SEMC_BMCR0_WRWS_MASK)
  0d7b83: line 21133 define SEMC_BMCR1_WQOS_MASK (0xFU)
  0d7ba3: line 21134 define SEMC_BMCR1_WQOS_SHIFT (0U)
  0d7bc2: line 21135 define SEMC_BMCR1_WQOS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BMCR1_WQOS_SHIFT)) & SEMC_BMCR1_WQOS_MASK)
  0d7c29: line 21136 define SEMC_BMCR1_WAGE_MASK (0xF0U)
  0d7c4a: line 21137 define SEMC_BMCR1_WAGE_SHIFT (4U)
  0d7c69: line 21138 define SEMC_BMCR1_WAGE(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BMCR1_WAGE_SHIFT)) & SEMC_BMCR1_WAGE_MASK)
  0d7cd0: line 21139 define SEMC_BMCR1_WPH_MASK (0xFF00U)
  0d7cf2: line 21140 define SEMC_BMCR1_WPH_SHIFT (8U)
  0d7d10: line 21141 define SEMC_BMCR1_WPH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BMCR1_WPH_SHIFT)) & SEMC_BMCR1_WPH_MASK)
  0d7d74: line 21142 define SEMC_BMCR1_WRWS_MASK (0xFF0000U)
  0d7d99: line 21143 define SEMC_BMCR1_WRWS_SHIFT (16U)
  0d7db9: line 21144 define SEMC_BMCR1_WRWS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BMCR1_WRWS_SHIFT)) & SEMC_BMCR1_WRWS_MASK)
  0d7e20: line 21145 define SEMC_BMCR1_WBR_MASK (0xFF000000U)
  0d7e46: line 21146 define SEMC_BMCR1_WBR_SHIFT (24U)
  0d7e65: line 21147 define SEMC_BMCR1_WBR(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BMCR1_WBR_SHIFT)) & SEMC_BMCR1_WBR_MASK)
  0d7ec9: line 21152 define SEMC_BR_VLD_MASK (0x1U)
  0d7ee5: line 21153 define SEMC_BR_VLD_SHIFT (0U)
  0d7f00: line 21154 define SEMC_BR_VLD(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BR_VLD_SHIFT)) & SEMC_BR_VLD_MASK)
  0d7f5b: line 21155 define SEMC_BR_MS_MASK (0x3EU)
  0d7f77: line 21156 define SEMC_BR_MS_SHIFT (1U)
  0d7f91: line 21157 define SEMC_BR_MS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BR_MS_SHIFT)) & SEMC_BR_MS_MASK)
  0d7fe9: line 21158 define SEMC_BR_BA_MASK (0xFFFFF000U)
  0d800b: line 21159 define SEMC_BR_BA_SHIFT (12U)
  0d8026: line 21160 define SEMC_BR_BA(x) (((uint32_t)(((uint32_t)(x)) << SEMC_BR_BA_SHIFT)) & SEMC_BR_BA_MASK)
  0d807e: line 21164 define SEMC_BR_COUNT (9U)
  0d8095: line 21168 define SEMC_INTEN_IPCMDDONEEN_MASK (0x1U)
  0d80bc: line 21169 define SEMC_INTEN_IPCMDDONEEN_SHIFT (0U)
  0d80e2: line 21170 define SEMC_INTEN_IPCMDDONEEN(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTEN_IPCMDDONEEN_SHIFT)) & SEMC_INTEN_IPCMDDONEEN_MASK)
  0d815e: line 21171 define SEMC_INTEN_IPCMDERREN_MASK (0x2U)
  0d8184: line 21172 define SEMC_INTEN_IPCMDERREN_SHIFT (1U)
  0d81a9: line 21173 define SEMC_INTEN_IPCMDERREN(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTEN_IPCMDERREN_SHIFT)) & SEMC_INTEN_IPCMDERREN_MASK)
  0d8222: line 21174 define SEMC_INTEN_AXICMDERREN_MASK (0x4U)
  0d8249: line 21175 define SEMC_INTEN_AXICMDERREN_SHIFT (2U)
  0d826f: line 21176 define SEMC_INTEN_AXICMDERREN(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTEN_AXICMDERREN_SHIFT)) & SEMC_INTEN_AXICMDERREN_MASK)
  0d82eb: line 21177 define SEMC_INTEN_AXIBUSERREN_MASK (0x8U)
  0d8312: line 21178 define SEMC_INTEN_AXIBUSERREN_SHIFT (3U)
  0d8338: line 21179 define SEMC_INTEN_AXIBUSERREN(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTEN_AXIBUSERREN_SHIFT)) & SEMC_INTEN_AXIBUSERREN_MASK)
  0d83b4: line 21180 define SEMC_INTEN_NDPAGEENDEN_MASK (0x10U)
  0d83dc: line 21181 define SEMC_INTEN_NDPAGEENDEN_SHIFT (4U)
  0d8402: line 21182 define SEMC_INTEN_NDPAGEENDEN(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTEN_NDPAGEENDEN_SHIFT)) & SEMC_INTEN_NDPAGEENDEN_MASK)
  0d847e: line 21183 define SEMC_INTEN_NDNOPENDEN_MASK (0x20U)
  0d84a5: line 21184 define SEMC_INTEN_NDNOPENDEN_SHIFT (5U)
  0d84ca: line 21185 define SEMC_INTEN_NDNOPENDEN(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTEN_NDNOPENDEN_SHIFT)) & SEMC_INTEN_NDNOPENDEN_MASK)
  0d8543: line 21190 define SEMC_INTR_IPCMDDONE_MASK (0x1U)
  0d8567: line 21191 define SEMC_INTR_IPCMDDONE_SHIFT (0U)
  0d858a: line 21192 define SEMC_INTR_IPCMDDONE(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTR_IPCMDDONE_SHIFT)) & SEMC_INTR_IPCMDDONE_MASK)
  0d85fd: line 21193 define SEMC_INTR_IPCMDERR_MASK (0x2U)
  0d8620: line 21194 define SEMC_INTR_IPCMDERR_SHIFT (1U)
  0d8642: line 21195 define SEMC_INTR_IPCMDERR(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTR_IPCMDERR_SHIFT)) & SEMC_INTR_IPCMDERR_MASK)
  0d86b2: line 21196 define SEMC_INTR_AXICMDERR_MASK (0x4U)
  0d86d6: line 21197 define SEMC_INTR_AXICMDERR_SHIFT (2U)
  0d86f9: line 21198 define SEMC_INTR_AXICMDERR(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTR_AXICMDERR_SHIFT)) & SEMC_INTR_AXICMDERR_MASK)
  0d876c: line 21199 define SEMC_INTR_AXIBUSERR_MASK (0x8U)
  0d8790: line 21200 define SEMC_INTR_AXIBUSERR_SHIFT (3U)
  0d87b3: line 21201 define SEMC_INTR_AXIBUSERR(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTR_AXIBUSERR_SHIFT)) & SEMC_INTR_AXIBUSERR_MASK)
  0d8826: line 21202 define SEMC_INTR_NDPAGEEND_MASK (0x10U)
  0d884b: line 21203 define SEMC_INTR_NDPAGEEND_SHIFT (4U)
  0d886e: line 21204 define SEMC_INTR_NDPAGEEND(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTR_NDPAGEEND_SHIFT)) & SEMC_INTR_NDPAGEEND_MASK)
  0d88e1: line 21205 define SEMC_INTR_NDNOPEND_MASK (0x20U)
  0d8905: line 21206 define SEMC_INTR_NDNOPEND_SHIFT (5U)
  0d8927: line 21207 define SEMC_INTR_NDNOPEND(x) (((uint32_t)(((uint32_t)(x)) << SEMC_INTR_NDNOPEND_SHIFT)) & SEMC_INTR_NDNOPEND_MASK)
  0d8997: line 21212 define SEMC_SDRAMCR0_PS_MASK (0x1U)
  0d89b8: line 21213 define SEMC_SDRAMCR0_PS_SHIFT (0U)
  0d89d8: line 21214 define SEMC_SDRAMCR0_PS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR0_PS_SHIFT)) & SEMC_SDRAMCR0_PS_MASK)
  0d8a42: line 21215 define SEMC_SDRAMCR0_BL_MASK (0x70U)
  0d8a64: line 21216 define SEMC_SDRAMCR0_BL_SHIFT (4U)
  0d8a84: line 21217 define SEMC_SDRAMCR0_BL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR0_BL_SHIFT)) & SEMC_SDRAMCR0_BL_MASK)
  0d8aee: line 21218 define SEMC_SDRAMCR0_COL_MASK (0x300U)
  0d8b12: line 21219 define SEMC_SDRAMCR0_COL_SHIFT (8U)
  0d8b33: line 21220 define SEMC_SDRAMCR0_COL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR0_COL_SHIFT)) & SEMC_SDRAMCR0_COL_MASK)
  0d8ba0: line 21221 define SEMC_SDRAMCR0_CL_MASK (0xC00U)
  0d8bc3: line 21222 define SEMC_SDRAMCR0_CL_SHIFT (10U)
  0d8be4: line 21223 define SEMC_SDRAMCR0_CL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR0_CL_SHIFT)) & SEMC_SDRAMCR0_CL_MASK)
  0d8c4e: line 21228 define SEMC_SDRAMCR1_PRE2ACT_MASK (0xFU)
  0d8c74: line 21229 define SEMC_SDRAMCR1_PRE2ACT_SHIFT (0U)
  0d8c99: line 21230 define SEMC_SDRAMCR1_PRE2ACT(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR1_PRE2ACT_SHIFT)) & SEMC_SDRAMCR1_PRE2ACT_MASK)
  0d8d12: line 21231 define SEMC_SDRAMCR1_ACT2RW_MASK (0xF0U)
  0d8d38: line 21232 define SEMC_SDRAMCR1_ACT2RW_SHIFT (4U)
  0d8d5c: line 21233 define SEMC_SDRAMCR1_ACT2RW(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR1_ACT2RW_SHIFT)) & SEMC_SDRAMCR1_ACT2RW_MASK)
  0d8dd2: line 21234 define SEMC_SDRAMCR1_RFRC_MASK (0x1F00U)
  0d8df8: line 21235 define SEMC_SDRAMCR1_RFRC_SHIFT (8U)
  0d8e1a: line 21236 define SEMC_SDRAMCR1_RFRC(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR1_RFRC_SHIFT)) & SEMC_SDRAMCR1_RFRC_MASK)
  0d8e8a: line 21237 define SEMC_SDRAMCR1_WRC_MASK (0xE000U)
  0d8eaf: line 21238 define SEMC_SDRAMCR1_WRC_SHIFT (13U)
  0d8ed1: line 21239 define SEMC_SDRAMCR1_WRC(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR1_WRC_SHIFT)) & SEMC_SDRAMCR1_WRC_MASK)
  0d8f3e: line 21240 define SEMC_SDRAMCR1_CKEOFF_MASK (0xF0000U)
  0d8f67: line 21241 define SEMC_SDRAMCR1_CKEOFF_SHIFT (16U)
  0d8f8c: line 21242 define SEMC_SDRAMCR1_CKEOFF(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR1_CKEOFF_SHIFT)) & SEMC_SDRAMCR1_CKEOFF_MASK)
  0d9002: line 21243 define SEMC_SDRAMCR1_ACT2PRE_MASK (0xF00000U)
  0d902d: line 21244 define SEMC_SDRAMCR1_ACT2PRE_SHIFT (20U)
  0d9053: line 21245 define SEMC_SDRAMCR1_ACT2PRE(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR1_ACT2PRE_SHIFT)) & SEMC_SDRAMCR1_ACT2PRE_MASK)
  0d90cc: line 21250 define SEMC_SDRAMCR2_SRRC_MASK (0xFFU)
  0d90f0: line 21251 define SEMC_SDRAMCR2_SRRC_SHIFT (0U)
  0d9112: line 21252 define SEMC_SDRAMCR2_SRRC(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR2_SRRC_SHIFT)) & SEMC_SDRAMCR2_SRRC_MASK)
  0d9182: line 21253 define SEMC_SDRAMCR2_REF2REF_MASK (0xFF00U)
  0d91ab: line 21254 define SEMC_SDRAMCR2_REF2REF_SHIFT (8U)
  0d91d0: line 21255 define SEMC_SDRAMCR2_REF2REF(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR2_REF2REF_SHIFT)) & SEMC_SDRAMCR2_REF2REF_MASK)
  0d9249: line 21256 define SEMC_SDRAMCR2_ACT2ACT_MASK (0xFF0000U)
  0d9274: line 21257 define SEMC_SDRAMCR2_ACT2ACT_SHIFT (16U)
  0d929a: line 21258 define SEMC_SDRAMCR2_ACT2ACT(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR2_ACT2ACT_SHIFT)) & SEMC_SDRAMCR2_ACT2ACT_MASK)
  0d9313: line 21259 define SEMC_SDRAMCR2_ITO_MASK (0xFF000000U)
  0d933c: line 21260 define SEMC_SDRAMCR2_ITO_SHIFT (24U)
  0d935e: line 21261 define SEMC_SDRAMCR2_ITO(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR2_ITO_SHIFT)) & SEMC_SDRAMCR2_ITO_MASK)
  0d93cb: line 21266 define SEMC_SDRAMCR3_REN_MASK (0x1U)
  0d93ed: line 21267 define SEMC_SDRAMCR3_REN_SHIFT (0U)
  0d940e: line 21268 define SEMC_SDRAMCR3_REN(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR3_REN_SHIFT)) & SEMC_SDRAMCR3_REN_MASK)
  0d947b: line 21269 define SEMC_SDRAMCR3_REBL_MASK (0xEU)
  0d949e: line 21270 define SEMC_SDRAMCR3_REBL_SHIFT (1U)
  0d94c0: line 21271 define SEMC_SDRAMCR3_REBL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR3_REBL_SHIFT)) & SEMC_SDRAMCR3_REBL_MASK)
  0d9530: line 21272 define SEMC_SDRAMCR3_PRESCALE_MASK (0xFF00U)
  0d955a: line 21273 define SEMC_SDRAMCR3_PRESCALE_SHIFT (8U)
  0d9580: line 21274 define SEMC_SDRAMCR3_PRESCALE(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR3_PRESCALE_SHIFT)) & SEMC_SDRAMCR3_PRESCALE_MASK)
  0d95fc: line 21275 define SEMC_SDRAMCR3_RT_MASK (0xFF0000U)
  0d9622: line 21276 define SEMC_SDRAMCR3_RT_SHIFT (16U)
  0d9643: line 21277 define SEMC_SDRAMCR3_RT(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR3_RT_SHIFT)) & SEMC_SDRAMCR3_RT_MASK)
  0d96ad: line 21278 define SEMC_SDRAMCR3_UT_MASK (0xFF000000U)
  0d96d5: line 21279 define SEMC_SDRAMCR3_UT_SHIFT (24U)
  0d96f6: line 21280 define SEMC_SDRAMCR3_UT(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SDRAMCR3_UT_SHIFT)) & SEMC_SDRAMCR3_UT_MASK)
  0d9760: line 21285 define SEMC_NANDCR0_PS_MASK (0x1U)
  0d9780: line 21286 define SEMC_NANDCR0_PS_SHIFT (0U)
  0d979f: line 21287 define SEMC_NANDCR0_PS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR0_PS_SHIFT)) & SEMC_NANDCR0_PS_MASK)
  0d9806: line 21288 define SEMC_NANDCR0_BL_MASK (0x70U)
  0d9827: line 21289 define SEMC_NANDCR0_BL_SHIFT (4U)
  0d9846: line 21290 define SEMC_NANDCR0_BL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR0_BL_SHIFT)) & SEMC_NANDCR0_BL_MASK)
  0d98ad: line 21291 define SEMC_NANDCR0_EDO_MASK (0x80U)
  0d98cf: line 21292 define SEMC_NANDCR0_EDO_SHIFT (7U)
  0d98ef: line 21293 define SEMC_NANDCR0_EDO(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR0_EDO_SHIFT)) & SEMC_NANDCR0_EDO_MASK)
  0d9959: line 21294 define SEMC_NANDCR0_COL_MASK (0x700U)
  0d997c: line 21295 define SEMC_NANDCR0_COL_SHIFT (8U)
  0d999c: line 21296 define SEMC_NANDCR0_COL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR0_COL_SHIFT)) & SEMC_NANDCR0_COL_MASK)
  0d9a06: line 21301 define SEMC_NANDCR1_CES_MASK (0xFU)
  0d9a27: line 21302 define SEMC_NANDCR1_CES_SHIFT (0U)
  0d9a47: line 21303 define SEMC_NANDCR1_CES(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR1_CES_SHIFT)) & SEMC_NANDCR1_CES_MASK)
  0d9ab1: line 21304 define SEMC_NANDCR1_CEH_MASK (0xF0U)
  0d9ad3: line 21305 define SEMC_NANDCR1_CEH_SHIFT (4U)
  0d9af3: line 21306 define SEMC_NANDCR1_CEH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR1_CEH_SHIFT)) & SEMC_NANDCR1_CEH_MASK)
  0d9b5d: line 21307 define SEMC_NANDCR1_WEL_MASK (0xF00U)
  0d9b80: line 21308 define SEMC_NANDCR1_WEL_SHIFT (8U)
  0d9ba0: line 21309 define SEMC_NANDCR1_WEL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR1_WEL_SHIFT)) & SEMC_NANDCR1_WEL_MASK)
  0d9c0a: line 21310 define SEMC_NANDCR1_WEH_MASK (0xF000U)
  0d9c2e: line 21311 define SEMC_NANDCR1_WEH_SHIFT (12U)
  0d9c4f: line 21312 define SEMC_NANDCR1_WEH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR1_WEH_SHIFT)) & SEMC_NANDCR1_WEH_MASK)
  0d9cb9: line 21313 define SEMC_NANDCR1_REL_MASK (0xF0000U)
  0d9cde: line 21314 define SEMC_NANDCR1_REL_SHIFT (16U)
  0d9cff: line 21315 define SEMC_NANDCR1_REL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR1_REL_SHIFT)) & SEMC_NANDCR1_REL_MASK)
  0d9d69: line 21316 define SEMC_NANDCR1_REH_MASK (0xF00000U)
  0d9d8f: line 21317 define SEMC_NANDCR1_REH_SHIFT (20U)
  0d9db0: line 21318 define SEMC_NANDCR1_REH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR1_REH_SHIFT)) & SEMC_NANDCR1_REH_MASK)
  0d9e1a: line 21319 define SEMC_NANDCR1_TA_MASK (0xF000000U)
  0d9e40: line 21320 define SEMC_NANDCR1_TA_SHIFT (24U)
  0d9e60: line 21321 define SEMC_NANDCR1_TA(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR1_TA_SHIFT)) & SEMC_NANDCR1_TA_MASK)
  0d9ec7: line 21322 define SEMC_NANDCR1_CEITV_MASK (0xF0000000U)
  0d9ef1: line 21323 define SEMC_NANDCR1_CEITV_SHIFT (28U)
  0d9f14: line 21324 define SEMC_NANDCR1_CEITV(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR1_CEITV_SHIFT)) & SEMC_NANDCR1_CEITV_MASK)
  0d9f84: line 21329 define SEMC_NANDCR2_TWHR_MASK (0x3FU)
  0d9fa7: line 21330 define SEMC_NANDCR2_TWHR_SHIFT (0U)
  0d9fc8: line 21331 define SEMC_NANDCR2_TWHR(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR2_TWHR_SHIFT)) & SEMC_NANDCR2_TWHR_MASK)
  0da035: line 21332 define SEMC_NANDCR2_TRHW_MASK (0xFC0U)
  0da059: line 21333 define SEMC_NANDCR2_TRHW_SHIFT (6U)
  0da07a: line 21334 define SEMC_NANDCR2_TRHW(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR2_TRHW_SHIFT)) & SEMC_NANDCR2_TRHW_MASK)
  0da0e7: line 21335 define SEMC_NANDCR2_TADL_MASK (0x3F000U)
  0da10d: line 21336 define SEMC_NANDCR2_TADL_SHIFT (12U)
  0da12f: line 21337 define SEMC_NANDCR2_TADL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR2_TADL_SHIFT)) & SEMC_NANDCR2_TADL_MASK)
  0da19c: line 21338 define SEMC_NANDCR2_TRR_MASK (0xFC0000U)
  0da1c2: line 21339 define SEMC_NANDCR2_TRR_SHIFT (18U)
  0da1e3: line 21340 define SEMC_NANDCR2_TRR(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR2_TRR_SHIFT)) & SEMC_NANDCR2_TRR_MASK)
  0da24d: line 21341 define SEMC_NANDCR2_TWB_MASK (0x3F000000U)
  0da275: line 21342 define SEMC_NANDCR2_TWB_SHIFT (24U)
  0da296: line 21343 define SEMC_NANDCR2_TWB(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR2_TWB_SHIFT)) & SEMC_NANDCR2_TWB_MASK)
  0da300: line 21348 define SEMC_NANDCR3_NDOPT1_MASK (0x1U)
  0da324: line 21349 define SEMC_NANDCR3_NDOPT1_SHIFT (0U)
  0da347: line 21350 define SEMC_NANDCR3_NDOPT1(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR3_NDOPT1_SHIFT)) & SEMC_NANDCR3_NDOPT1_MASK)
  0da3ba: line 21351 define SEMC_NANDCR3_NDOPT2_MASK (0x2U)
  0da3de: line 21352 define SEMC_NANDCR3_NDOPT2_SHIFT (1U)
  0da401: line 21353 define SEMC_NANDCR3_NDOPT2(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR3_NDOPT2_SHIFT)) & SEMC_NANDCR3_NDOPT2_MASK)
  0da474: line 21354 define SEMC_NANDCR3_NDOPT3_MASK (0x4U)
  0da498: line 21355 define SEMC_NANDCR3_NDOPT3_SHIFT (2U)
  0da4bb: line 21356 define SEMC_NANDCR3_NDOPT3(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NANDCR3_NDOPT3_SHIFT)) & SEMC_NANDCR3_NDOPT3_MASK)
  0da52e: line 21361 define SEMC_NORCR0_PS_MASK (0x1U)
  0da54d: line 21362 define SEMC_NORCR0_PS_SHIFT (0U)
  0da56b: line 21363 define SEMC_NORCR0_PS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_PS_SHIFT)) & SEMC_NORCR0_PS_MASK)
  0da5cf: line 21364 define SEMC_NORCR0_BL_MASK (0x70U)
  0da5ef: line 21365 define SEMC_NORCR0_BL_SHIFT (4U)
  0da60d: line 21366 define SEMC_NORCR0_BL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_BL_SHIFT)) & SEMC_NORCR0_BL_MASK)
  0da671: line 21367 define SEMC_NORCR0_AM_MASK (0x300U)
  0da692: line 21368 define SEMC_NORCR0_AM_SHIFT (8U)
  0da6b0: line 21369 define SEMC_NORCR0_AM(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_AM_SHIFT)) & SEMC_NORCR0_AM_MASK)
  0da714: line 21370 define SEMC_NORCR0_ADVP_MASK (0x400U)
  0da737: line 21371 define SEMC_NORCR0_ADVP_SHIFT (10U)
  0da758: line 21372 define SEMC_NORCR0_ADVP(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_ADVP_SHIFT)) & SEMC_NORCR0_ADVP_MASK)
  0da7c2: line 21373 define SEMC_NORCR0_COL_MASK (0xF000U)
  0da7e5: line 21374 define SEMC_NORCR0_COL_SHIFT (12U)
  0da805: line 21375 define SEMC_NORCR0_COL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR0_COL_SHIFT)) & SEMC_NORCR0_COL_MASK)
  0da86c: line 21380 define SEMC_NORCR1_CES_MASK (0xFU)
  0da88c: line 21381 define SEMC_NORCR1_CES_SHIFT (0U)
  0da8ab: line 21382 define SEMC_NORCR1_CES(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR1_CES_SHIFT)) & SEMC_NORCR1_CES_MASK)
  0da912: line 21383 define SEMC_NORCR1_CEH_MASK (0xF0U)
  0da933: line 21384 define SEMC_NORCR1_CEH_SHIFT (4U)
  0da952: line 21385 define SEMC_NORCR1_CEH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR1_CEH_SHIFT)) & SEMC_NORCR1_CEH_MASK)
  0da9b9: line 21386 define SEMC_NORCR1_AS_MASK (0xF00U)
  0da9da: line 21387 define SEMC_NORCR1_AS_SHIFT (8U)
  0da9f8: line 21388 define SEMC_NORCR1_AS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR1_AS_SHIFT)) & SEMC_NORCR1_AS_MASK)
  0daa5c: line 21389 define SEMC_NORCR1_AH_MASK (0xF000U)
  0daa7e: line 21390 define SEMC_NORCR1_AH_SHIFT (12U)
  0daa9d: line 21391 define SEMC_NORCR1_AH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR1_AH_SHIFT)) & SEMC_NORCR1_AH_MASK)
  0dab01: line 21392 define SEMC_NORCR1_WEL_MASK (0xF0000U)
  0dab25: line 21393 define SEMC_NORCR1_WEL_SHIFT (16U)
  0dab45: line 21394 define SEMC_NORCR1_WEL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR1_WEL_SHIFT)) & SEMC_NORCR1_WEL_MASK)
  0dabac: line 21395 define SEMC_NORCR1_WEH_MASK (0xF00000U)
  0dabd1: line 21396 define SEMC_NORCR1_WEH_SHIFT (20U)
  0dabf1: line 21397 define SEMC_NORCR1_WEH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR1_WEH_SHIFT)) & SEMC_NORCR1_WEH_MASK)
  0dac58: line 21398 define SEMC_NORCR1_REL_MASK (0xF000000U)
  0dac7e: line 21399 define SEMC_NORCR1_REL_SHIFT (24U)
  0dac9e: line 21400 define SEMC_NORCR1_REL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR1_REL_SHIFT)) & SEMC_NORCR1_REL_MASK)
  0dad05: line 21401 define SEMC_NORCR1_REH_MASK (0xF0000000U)
  0dad2c: line 21402 define SEMC_NORCR1_REH_SHIFT (28U)
  0dad4c: line 21403 define SEMC_NORCR1_REH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR1_REH_SHIFT)) & SEMC_NORCR1_REH_MASK)
  0dadb3: line 21408 define SEMC_NORCR2_WDS_MASK (0xFU)
  0dadd3: line 21409 define SEMC_NORCR2_WDS_SHIFT (0U)
  0dadf2: line 21410 define SEMC_NORCR2_WDS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR2_WDS_SHIFT)) & SEMC_NORCR2_WDS_MASK)
  0dae59: line 21411 define SEMC_NORCR2_WDH_MASK (0xF0U)
  0dae7a: line 21412 define SEMC_NORCR2_WDH_SHIFT (4U)
  0dae99: line 21413 define SEMC_NORCR2_WDH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR2_WDH_SHIFT)) & SEMC_NORCR2_WDH_MASK)
  0daf00: line 21414 define SEMC_NORCR2_TA_MASK (0xF00U)
  0daf21: line 21415 define SEMC_NORCR2_TA_SHIFT (8U)
  0daf3f: line 21416 define SEMC_NORCR2_TA(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR2_TA_SHIFT)) & SEMC_NORCR2_TA_MASK)
  0dafa3: line 21417 define SEMC_NORCR2_AWDH_MASK (0xF000U)
  0dafc7: line 21418 define SEMC_NORCR2_AWDH_SHIFT (12U)
  0dafe8: line 21419 define SEMC_NORCR2_AWDH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR2_AWDH_SHIFT)) & SEMC_NORCR2_AWDH_MASK)
  0db052: line 21420 define SEMC_NORCR2_LC_MASK (0xF0000U)
  0db075: line 21421 define SEMC_NORCR2_LC_SHIFT (16U)
  0db094: line 21422 define SEMC_NORCR2_LC(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR2_LC_SHIFT)) & SEMC_NORCR2_LC_MASK)
  0db0f8: line 21423 define SEMC_NORCR2_RD_MASK (0xF00000U)
  0db11c: line 21424 define SEMC_NORCR2_RD_SHIFT (20U)
  0db13b: line 21425 define SEMC_NORCR2_RD(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR2_RD_SHIFT)) & SEMC_NORCR2_RD_MASK)
  0db19f: line 21426 define SEMC_NORCR2_CEITV_MASK (0xF000000U)
  0db1c7: line 21427 define SEMC_NORCR2_CEITV_SHIFT (24U)
  0db1e9: line 21428 define SEMC_NORCR2_CEITV(x) (((uint32_t)(((uint32_t)(x)) << SEMC_NORCR2_CEITV_SHIFT)) & SEMC_NORCR2_CEITV_MASK)
  0db256: line 21433 define SEMC_SRAMCR0_PS_MASK (0x1U)
  0db276: line 21434 define SEMC_SRAMCR0_PS_SHIFT (0U)
  0db295: line 21435 define SEMC_SRAMCR0_PS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR0_PS_SHIFT)) & SEMC_SRAMCR0_PS_MASK)
  0db2fc: line 21436 define SEMC_SRAMCR0_BL_MASK (0x70U)
  0db31d: line 21437 define SEMC_SRAMCR0_BL_SHIFT (4U)
  0db33c: line 21438 define SEMC_SRAMCR0_BL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR0_BL_SHIFT)) & SEMC_SRAMCR0_BL_MASK)
  0db3a3: line 21439 define SEMC_SRAMCR0_AM_MASK (0x300U)
  0db3c5: line 21440 define SEMC_SRAMCR0_AM_SHIFT (8U)
  0db3e4: line 21441 define SEMC_SRAMCR0_AM(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR0_AM_SHIFT)) & SEMC_SRAMCR0_AM_MASK)
  0db44b: line 21442 define SEMC_SRAMCR0_ADVP_MASK (0x400U)
  0db46f: line 21443 define SEMC_SRAMCR0_ADVP_SHIFT (10U)
  0db491: line 21444 define SEMC_SRAMCR0_ADVP(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR0_ADVP_SHIFT)) & SEMC_SRAMCR0_ADVP_MASK)
  0db4fe: line 21445 define SEMC_SRAMCR0_COL_MASK (0xF000U)
  0db522: line 21446 define SEMC_SRAMCR0_COL_SHIFT (12U)
  0db543: line 21447 define SEMC_SRAMCR0_COL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR0_COL_SHIFT)) & SEMC_SRAMCR0_COL_MASK)
  0db5ad: line 21452 define SEMC_SRAMCR1_CES_MASK (0xFU)
  0db5ce: line 21453 define SEMC_SRAMCR1_CES_SHIFT (0U)
  0db5ee: line 21454 define SEMC_SRAMCR1_CES(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR1_CES_SHIFT)) & SEMC_SRAMCR1_CES_MASK)
  0db658: line 21455 define SEMC_SRAMCR1_CEH_MASK (0xF0U)
  0db67a: line 21456 define SEMC_SRAMCR1_CEH_SHIFT (4U)
  0db69a: line 21457 define SEMC_SRAMCR1_CEH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR1_CEH_SHIFT)) & SEMC_SRAMCR1_CEH_MASK)
  0db704: line 21458 define SEMC_SRAMCR1_AS_MASK (0xF00U)
  0db726: line 21459 define SEMC_SRAMCR1_AS_SHIFT (8U)
  0db745: line 21460 define SEMC_SRAMCR1_AS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR1_AS_SHIFT)) & SEMC_SRAMCR1_AS_MASK)
  0db7ac: line 21461 define SEMC_SRAMCR1_AH_MASK (0xF000U)
  0db7cf: line 21462 define SEMC_SRAMCR1_AH_SHIFT (12U)
  0db7ef: line 21463 define SEMC_SRAMCR1_AH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR1_AH_SHIFT)) & SEMC_SRAMCR1_AH_MASK)
  0db856: line 21464 define SEMC_SRAMCR1_WEL_MASK (0xF0000U)
  0db87b: line 21465 define SEMC_SRAMCR1_WEL_SHIFT (16U)
  0db89c: line 21466 define SEMC_SRAMCR1_WEL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR1_WEL_SHIFT)) & SEMC_SRAMCR1_WEL_MASK)
  0db906: line 21467 define SEMC_SRAMCR1_WEH_MASK (0xF00000U)
  0db92c: line 21468 define SEMC_SRAMCR1_WEH_SHIFT (20U)
  0db94d: line 21469 define SEMC_SRAMCR1_WEH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR1_WEH_SHIFT)) & SEMC_SRAMCR1_WEH_MASK)
  0db9b7: line 21470 define SEMC_SRAMCR1_REL_MASK (0xF000000U)
  0db9de: line 21471 define SEMC_SRAMCR1_REL_SHIFT (24U)
  0db9ff: line 21472 define SEMC_SRAMCR1_REL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR1_REL_SHIFT)) & SEMC_SRAMCR1_REL_MASK)
  0dba69: line 21473 define SEMC_SRAMCR1_REH_MASK (0xF0000000U)
  0dba91: line 21474 define SEMC_SRAMCR1_REH_SHIFT (28U)
  0dbab2: line 21475 define SEMC_SRAMCR1_REH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR1_REH_SHIFT)) & SEMC_SRAMCR1_REH_MASK)
  0dbb1c: line 21480 define SEMC_SRAMCR2_WDS_MASK (0xFU)
  0dbb3d: line 21481 define SEMC_SRAMCR2_WDS_SHIFT (0U)
  0dbb5d: line 21482 define SEMC_SRAMCR2_WDS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR2_WDS_SHIFT)) & SEMC_SRAMCR2_WDS_MASK)
  0dbbc7: line 21483 define SEMC_SRAMCR2_WDH_MASK (0xF0U)
  0dbbe9: line 21484 define SEMC_SRAMCR2_WDH_SHIFT (4U)
  0dbc09: line 21485 define SEMC_SRAMCR2_WDH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR2_WDH_SHIFT)) & SEMC_SRAMCR2_WDH_MASK)
  0dbc73: line 21486 define SEMC_SRAMCR2_TA_MASK (0xF00U)
  0dbc95: line 21487 define SEMC_SRAMCR2_TA_SHIFT (8U)
  0dbcb4: line 21488 define SEMC_SRAMCR2_TA(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR2_TA_SHIFT)) & SEMC_SRAMCR2_TA_MASK)
  0dbd1b: line 21489 define SEMC_SRAMCR2_AWDH_MASK (0xF000U)
  0dbd40: line 21490 define SEMC_SRAMCR2_AWDH_SHIFT (12U)
  0dbd62: line 21491 define SEMC_SRAMCR2_AWDH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR2_AWDH_SHIFT)) & SEMC_SRAMCR2_AWDH_MASK)
  0dbdcf: line 21492 define SEMC_SRAMCR2_LC_MASK (0xF0000U)
  0dbdf3: line 21493 define SEMC_SRAMCR2_LC_SHIFT (16U)
  0dbe13: line 21494 define SEMC_SRAMCR2_LC(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR2_LC_SHIFT)) & SEMC_SRAMCR2_LC_MASK)
  0dbe7a: line 21495 define SEMC_SRAMCR2_RD_MASK (0xF00000U)
  0dbe9f: line 21496 define SEMC_SRAMCR2_RD_SHIFT (20U)
  0dbebf: line 21497 define SEMC_SRAMCR2_RD(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR2_RD_SHIFT)) & SEMC_SRAMCR2_RD_MASK)
  0dbf26: line 21498 define SEMC_SRAMCR2_CEITV_MASK (0xF000000U)
  0dbf4f: line 21499 define SEMC_SRAMCR2_CEITV_SHIFT (24U)
  0dbf72: line 21500 define SEMC_SRAMCR2_CEITV(x) (((uint32_t)(((uint32_t)(x)) << SEMC_SRAMCR2_CEITV_SHIFT)) & SEMC_SRAMCR2_CEITV_MASK)
  0dbfe2: line 21505 define SEMC_DBICR0_PS_MASK (0x1U)
  0dc001: line 21506 define SEMC_DBICR0_PS_SHIFT (0U)
  0dc01f: line 21507 define SEMC_DBICR0_PS(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR0_PS_SHIFT)) & SEMC_DBICR0_PS_MASK)
  0dc083: line 21508 define SEMC_DBICR0_BL_MASK (0x70U)
  0dc0a3: line 21509 define SEMC_DBICR0_BL_SHIFT (4U)
  0dc0c1: line 21510 define SEMC_DBICR0_BL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR0_BL_SHIFT)) & SEMC_DBICR0_BL_MASK)
  0dc125: line 21511 define SEMC_DBICR0_COL_MASK (0xF000U)
  0dc148: line 21512 define SEMC_DBICR0_COL_SHIFT (12U)
  0dc168: line 21513 define SEMC_DBICR0_COL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR0_COL_SHIFT)) & SEMC_DBICR0_COL_MASK)
  0dc1cf: line 21518 define SEMC_DBICR1_CES_MASK (0xFU)
  0dc1ef: line 21519 define SEMC_DBICR1_CES_SHIFT (0U)
  0dc20e: line 21520 define SEMC_DBICR1_CES(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR1_CES_SHIFT)) & SEMC_DBICR1_CES_MASK)
  0dc275: line 21521 define SEMC_DBICR1_CEH_MASK (0xF0U)
  0dc296: line 21522 define SEMC_DBICR1_CEH_SHIFT (4U)
  0dc2b5: line 21523 define SEMC_DBICR1_CEH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR1_CEH_SHIFT)) & SEMC_DBICR1_CEH_MASK)
  0dc31c: line 21524 define SEMC_DBICR1_WEL_MASK (0xF00U)
  0dc33e: line 21525 define SEMC_DBICR1_WEL_SHIFT (8U)
  0dc35d: line 21526 define SEMC_DBICR1_WEL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR1_WEL_SHIFT)) & SEMC_DBICR1_WEL_MASK)
  0dc3c4: line 21527 define SEMC_DBICR1_WEH_MASK (0xF000U)
  0dc3e7: line 21528 define SEMC_DBICR1_WEH_SHIFT (12U)
  0dc407: line 21529 define SEMC_DBICR1_WEH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR1_WEH_SHIFT)) & SEMC_DBICR1_WEH_MASK)
  0dc46e: line 21530 define SEMC_DBICR1_REL_MASK (0xF0000U)
  0dc492: line 21531 define SEMC_DBICR1_REL_SHIFT (16U)
  0dc4b2: line 21532 define SEMC_DBICR1_REL(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR1_REL_SHIFT)) & SEMC_DBICR1_REL_MASK)
  0dc519: line 21533 define SEMC_DBICR1_REH_MASK (0xF00000U)
  0dc53e: line 21534 define SEMC_DBICR1_REH_SHIFT (20U)
  0dc55e: line 21535 define SEMC_DBICR1_REH(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR1_REH_SHIFT)) & SEMC_DBICR1_REH_MASK)
  0dc5c5: line 21536 define SEMC_DBICR1_CEITV_MASK (0xF000000U)
  0dc5ed: line 21537 define SEMC_DBICR1_CEITV_SHIFT (24U)
  0dc60f: line 21538 define SEMC_DBICR1_CEITV(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR1_CEITV_SHIFT)) & SEMC_DBICR1_CEITV_MASK)
  0dc67c: line 21539 define SEMC_DBICR1_REL2_MASK (0x30000000U)
  0dc6a4: line 21540 define SEMC_DBICR1_REL2_SHIFT (28U)
  0dc6c5: line 21541 define SEMC_DBICR1_REL2(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR1_REL2_SHIFT)) & SEMC_DBICR1_REL2_MASK)
  0dc72f: line 21542 define SEMC_DBICR1_REH2_MASK (0xC0000000U)
  0dc757: line 21543 define SEMC_DBICR1_REH2_SHIFT (30U)
  0dc778: line 21544 define SEMC_DBICR1_REH2(x) (((uint32_t)(((uint32_t)(x)) << SEMC_DBICR1_REH2_SHIFT)) & SEMC_DBICR1_REH2_MASK)
  0dc7e2: line 21549 define SEMC_IPCR0_SA_MASK (0xFFFFFFFFU)
  0dc807: line 21550 define SEMC_IPCR0_SA_SHIFT (0U)
  0dc824: line 21551 define SEMC_IPCR0_SA(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCR0_SA_SHIFT)) & SEMC_IPCR0_SA_MASK)
  0dc885: line 21556 define SEMC_IPCR1_DATSZ_MASK (0x7U)
  0dc8a6: line 21557 define SEMC_IPCR1_DATSZ_SHIFT (0U)
  0dc8c6: line 21558 define SEMC_IPCR1_DATSZ(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCR1_DATSZ_SHIFT)) & SEMC_IPCR1_DATSZ_MASK)
  0dc930: line 21563 define SEMC_IPCR2_BM0_MASK (0x1U)
  0dc94f: line 21564 define SEMC_IPCR2_BM0_SHIFT (0U)
  0dc96d: line 21565 define SEMC_IPCR2_BM0(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCR2_BM0_SHIFT)) & SEMC_IPCR2_BM0_MASK)
  0dc9d1: line 21566 define SEMC_IPCR2_BM1_MASK (0x2U)
  0dc9f0: line 21567 define SEMC_IPCR2_BM1_SHIFT (1U)
  0dca0e: line 21568 define SEMC_IPCR2_BM1(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCR2_BM1_SHIFT)) & SEMC_IPCR2_BM1_MASK)
  0dca72: line 21569 define SEMC_IPCR2_BM2_MASK (0x4U)
  0dca91: line 21570 define SEMC_IPCR2_BM2_SHIFT (2U)
  0dcaaf: line 21571 define SEMC_IPCR2_BM2(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCR2_BM2_SHIFT)) & SEMC_IPCR2_BM2_MASK)
  0dcb13: line 21572 define SEMC_IPCR2_BM3_MASK (0x8U)
  0dcb32: line 21573 define SEMC_IPCR2_BM3_SHIFT (3U)
  0dcb50: line 21574 define SEMC_IPCR2_BM3(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCR2_BM3_SHIFT)) & SEMC_IPCR2_BM3_MASK)
  0dcbb4: line 21579 define SEMC_IPCMD_CMD_MASK (0xFFFFU)
  0dcbd6: line 21580 define SEMC_IPCMD_CMD_SHIFT (0U)
  0dcbf4: line 21581 define SEMC_IPCMD_CMD(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCMD_CMD_SHIFT)) & SEMC_IPCMD_CMD_MASK)
  0dcc58: line 21582 define SEMC_IPCMD_KEY_MASK (0xFFFF0000U)
  0dcc7e: line 21583 define SEMC_IPCMD_KEY_SHIFT (16U)
  0dcc9d: line 21584 define SEMC_IPCMD_KEY(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPCMD_KEY_SHIFT)) & SEMC_IPCMD_KEY_MASK)
  0dcd01: line 21589 define SEMC_IPTXDAT_DAT_MASK (0xFFFFFFFFU)
  0dcd29: line 21590 define SEMC_IPTXDAT_DAT_SHIFT (0U)
  0dcd49: line 21591 define SEMC_IPTXDAT_DAT(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPTXDAT_DAT_SHIFT)) & SEMC_IPTXDAT_DAT_MASK)
  0dcdb3: line 21596 define SEMC_IPRXDAT_DAT_MASK (0xFFFFFFFFU)
  0dcddb: line 21597 define SEMC_IPRXDAT_DAT_SHIFT (0U)
  0dcdfb: line 21598 define SEMC_IPRXDAT_DAT(x) (((uint32_t)(((uint32_t)(x)) << SEMC_IPRXDAT_DAT_SHIFT)) & SEMC_IPRXDAT_DAT_MASK)
  0dce65: line 21603 define SEMC_STS0_IDLE_MASK (0x1U)
  0dce84: line 21604 define SEMC_STS0_IDLE_SHIFT (0U)
  0dcea2: line 21605 define SEMC_STS0_IDLE(x) (((uint32_t)(((uint32_t)(x)) << SEMC_STS0_IDLE_SHIFT)) & SEMC_STS0_IDLE_MASK)
  0dcf06: line 21606 define SEMC_STS0_NARDY_MASK (0x2U)
  0dcf26: line 21607 define SEMC_STS0_NARDY_SHIFT (1U)
  0dcf45: line 21608 define SEMC_STS0_NARDY(x) (((uint32_t)(((uint32_t)(x)) << SEMC_STS0_NARDY_SHIFT)) & SEMC_STS0_NARDY_MASK)
  0dcfac: line 21613 define SEMC_STS2_NDWRPEND_MASK (0x8U)
  0dcfcf: line 21614 define SEMC_STS2_NDWRPEND_SHIFT (3U)
  0dcff1: line 21615 define SEMC_STS2_NDWRPEND(x) (((uint32_t)(((uint32_t)(x)) << SEMC_STS2_NDWRPEND_SHIFT)) & SEMC_STS2_NDWRPEND_MASK)
  0dd061: line 21620 define SEMC_STS12_NDADDR_MASK (0xFFFFFFFFU)
  0dd08a: line 21621 define SEMC_STS12_NDADDR_SHIFT (0U)
  0dd0ab: line 21622 define SEMC_STS12_NDADDR(x) (((uint32_t)(((uint32_t)(x)) << SEMC_STS12_NDADDR_SHIFT)) & SEMC_STS12_NDADDR_MASK)
  0dd118: line 21633 define SEMC_BASE (0x402F0000u)
  0dd134: line 21635 define SEMC ((SEMC_Type *)SEMC_BASE)
  0dd156: line 21637 define SEMC_BASE_ADDRS { SEMC_BASE }
  0dd178: line 21639 define SEMC_BASE_PTRS { SEMC }
  0dd194: line 21641 define SEMC_IRQS { SEMC_IRQn }
  0dd1b0: line 21707 define SNVS_HPLR_ZMK_WSL_MASK (0x1U)
  0dd1d2: line 21708 define SNVS_HPLR_ZMK_WSL_SHIFT (0U)
  0dd1f3: line 21709 define SNVS_HPLR_ZMK_WSL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_ZMK_WSL_SHIFT)) & SNVS_HPLR_ZMK_WSL_MASK)
  0dd260: line 21710 define SNVS_HPLR_ZMK_RSL_MASK (0x2U)
  0dd282: line 21711 define SNVS_HPLR_ZMK_RSL_SHIFT (1U)
  0dd2a3: line 21712 define SNVS_HPLR_ZMK_RSL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_ZMK_RSL_SHIFT)) & SNVS_HPLR_ZMK_RSL_MASK)
  0dd310: line 21713 define SNVS_HPLR_SRTC_SL_MASK (0x4U)
  0dd332: line 21714 define SNVS_HPLR_SRTC_SL_SHIFT (2U)
  0dd353: line 21715 define SNVS_HPLR_SRTC_SL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_SRTC_SL_SHIFT)) & SNVS_HPLR_SRTC_SL_MASK)
  0dd3c0: line 21716 define SNVS_HPLR_LPCALB_SL_MASK (0x8U)
  0dd3e4: line 21717 define SNVS_HPLR_LPCALB_SL_SHIFT (3U)
  0dd407: line 21718 define SNVS_HPLR_LPCALB_SL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_LPCALB_SL_SHIFT)) & SNVS_HPLR_LPCALB_SL_MASK)
  0dd47a: line 21719 define SNVS_HPLR_MC_SL_MASK (0x10U)
  0dd49b: line 21720 define SNVS_HPLR_MC_SL_SHIFT (4U)
  0dd4ba: line 21721 define SNVS_HPLR_MC_SL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_MC_SL_SHIFT)) & SNVS_HPLR_MC_SL_MASK)
  0dd521: line 21722 define SNVS_HPLR_GPR_SL_MASK (0x20U)
  0dd543: line 21723 define SNVS_HPLR_GPR_SL_SHIFT (5U)
  0dd563: line 21724 define SNVS_HPLR_GPR_SL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_GPR_SL_SHIFT)) & SNVS_HPLR_GPR_SL_MASK)
  0dd5cd: line 21725 define SNVS_HPLR_LPSVCR_SL_MASK (0x40U)
  0dd5f2: line 21726 define SNVS_HPLR_LPSVCR_SL_SHIFT (6U)
  0dd615: line 21727 define SNVS_HPLR_LPSVCR_SL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_LPSVCR_SL_SHIFT)) & SNVS_HPLR_LPSVCR_SL_MASK)
  0dd688: line 21728 define SNVS_HPLR_LPTDCR_SL_MASK (0x100U)
  0dd6ae: line 21729 define SNVS_HPLR_LPTDCR_SL_SHIFT (8U)
  0dd6d1: line 21730 define SNVS_HPLR_LPTDCR_SL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_LPTDCR_SL_SHIFT)) & SNVS_HPLR_LPTDCR_SL_MASK)
  0dd744: line 21731 define SNVS_HPLR_MKS_SL_MASK (0x200U)
  0dd767: line 21732 define SNVS_HPLR_MKS_SL_SHIFT (9U)
  0dd787: line 21733 define SNVS_HPLR_MKS_SL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_MKS_SL_SHIFT)) & SNVS_HPLR_MKS_SL_MASK)
  0dd7f1: line 21734 define SNVS_HPLR_HPSVCR_L_MASK (0x10000U)
  0dd818: line 21735 define SNVS_HPLR_HPSVCR_L_SHIFT (16U)
  0dd83b: line 21736 define SNVS_HPLR_HPSVCR_L(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_HPSVCR_L_SHIFT)) & SNVS_HPLR_HPSVCR_L_MASK)
  0dd8ab: line 21737 define SNVS_HPLR_HPSICR_L_MASK (0x20000U)
  0dd8d2: line 21738 define SNVS_HPLR_HPSICR_L_SHIFT (17U)
  0dd8f5: line 21739 define SNVS_HPLR_HPSICR_L(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_HPSICR_L_SHIFT)) & SNVS_HPLR_HPSICR_L_MASK)
  0dd965: line 21740 define SNVS_HPLR_HAC_L_MASK (0x40000U)
  0dd989: line 21741 define SNVS_HPLR_HAC_L_SHIFT (18U)
  0dd9a9: line 21742 define SNVS_HPLR_HAC_L(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPLR_HAC_L_SHIFT)) & SNVS_HPLR_HAC_L_MASK)
  0dda10: line 21747 define SNVS_HPCOMR_SSM_ST_MASK (0x1U)
  0dda33: line 21748 define SNVS_HPCOMR_SSM_ST_SHIFT (0U)
  0dda55: line 21749 define SNVS_HPCOMR_SSM_ST(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_SSM_ST_SHIFT)) & SNVS_HPCOMR_SSM_ST_MASK)
  0ddac5: line 21750 define SNVS_HPCOMR_SSM_ST_DIS_MASK (0x2U)
  0ddaec: line 21751 define SNVS_HPCOMR_SSM_ST_DIS_SHIFT (1U)
  0ddb12: line 21752 define SNVS_HPCOMR_SSM_ST_DIS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_SSM_ST_DIS_SHIFT)) & SNVS_HPCOMR_SSM_ST_DIS_MASK)
  0ddb8e: line 21753 define SNVS_HPCOMR_SSM_SFNS_DIS_MASK (0x4U)
  0ddbb7: line 21754 define SNVS_HPCOMR_SSM_SFNS_DIS_SHIFT (2U)
  0ddbdf: line 21755 define SNVS_HPCOMR_SSM_SFNS_DIS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_SSM_SFNS_DIS_SHIFT)) & SNVS_HPCOMR_SSM_SFNS_DIS_MASK)
  0ddc61: line 21756 define SNVS_HPCOMR_LP_SWR_MASK (0x10U)
  0ddc85: line 21757 define SNVS_HPCOMR_LP_SWR_SHIFT (4U)
  0ddca7: line 21758 define SNVS_HPCOMR_LP_SWR(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_LP_SWR_SHIFT)) & SNVS_HPCOMR_LP_SWR_MASK)
  0ddd17: line 21759 define SNVS_HPCOMR_LP_SWR_DIS_MASK (0x20U)
  0ddd3f: line 21760 define SNVS_HPCOMR_LP_SWR_DIS_SHIFT (5U)
  0ddd65: line 21761 define SNVS_HPCOMR_LP_SWR_DIS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_LP_SWR_DIS_SHIFT)) & SNVS_HPCOMR_LP_SWR_DIS_MASK)
  0ddde1: line 21762 define SNVS_HPCOMR_SW_SV_MASK (0x100U)
  0dde05: line 21763 define SNVS_HPCOMR_SW_SV_SHIFT (8U)
  0dde26: line 21764 define SNVS_HPCOMR_SW_SV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_SW_SV_SHIFT)) & SNVS_HPCOMR_SW_SV_MASK)
  0dde93: line 21765 define SNVS_HPCOMR_SW_FSV_MASK (0x200U)
  0ddeb8: line 21766 define SNVS_HPCOMR_SW_FSV_SHIFT (9U)
  0ddeda: line 21767 define SNVS_HPCOMR_SW_FSV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_SW_FSV_SHIFT)) & SNVS_HPCOMR_SW_FSV_MASK)
  0ddf4a: line 21768 define SNVS_HPCOMR_SW_LPSV_MASK (0x400U)
  0ddf70: line 21769 define SNVS_HPCOMR_SW_LPSV_SHIFT (10U)
  0ddf94: line 21770 define SNVS_HPCOMR_SW_LPSV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_SW_LPSV_SHIFT)) & SNVS_HPCOMR_SW_LPSV_MASK)
  0de007: line 21771 define SNVS_HPCOMR_PROG_ZMK_MASK (0x1000U)
  0de02f: line 21772 define SNVS_HPCOMR_PROG_ZMK_SHIFT (12U)
  0de054: line 21773 define SNVS_HPCOMR_PROG_ZMK(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_PROG_ZMK_SHIFT)) & SNVS_HPCOMR_PROG_ZMK_MASK)
  0de0ca: line 21774 define SNVS_HPCOMR_MKS_EN_MASK (0x2000U)
  0de0f0: line 21775 define SNVS_HPCOMR_MKS_EN_SHIFT (13U)
  0de113: line 21776 define SNVS_HPCOMR_MKS_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_MKS_EN_SHIFT)) & SNVS_HPCOMR_MKS_EN_MASK)
  0de183: line 21777 define SNVS_HPCOMR_HAC_EN_MASK (0x10000U)
  0de1aa: line 21778 define SNVS_HPCOMR_HAC_EN_SHIFT (16U)
  0de1cd: line 21779 define SNVS_HPCOMR_HAC_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_HAC_EN_SHIFT)) & SNVS_HPCOMR_HAC_EN_MASK)
  0de23d: line 21780 define SNVS_HPCOMR_HAC_LOAD_MASK (0x20000U)
  0de266: line 21781 define SNVS_HPCOMR_HAC_LOAD_SHIFT (17U)
  0de28b: line 21782 define SNVS_HPCOMR_HAC_LOAD(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_HAC_LOAD_SHIFT)) & SNVS_HPCOMR_HAC_LOAD_MASK)
  0de301: line 21783 define SNVS_HPCOMR_HAC_CLEAR_MASK (0x40000U)
  0de32b: line 21784 define SNVS_HPCOMR_HAC_CLEAR_SHIFT (18U)
  0de351: line 21785 define SNVS_HPCOMR_HAC_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_HAC_CLEAR_SHIFT)) & SNVS_HPCOMR_HAC_CLEAR_MASK)
  0de3ca: line 21786 define SNVS_HPCOMR_HAC_STOP_MASK (0x80000U)
  0de3f3: line 21787 define SNVS_HPCOMR_HAC_STOP_SHIFT (19U)
  0de418: line 21788 define SNVS_HPCOMR_HAC_STOP(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_HAC_STOP_SHIFT)) & SNVS_HPCOMR_HAC_STOP_MASK)
  0de48e: line 21789 define SNVS_HPCOMR_NPSWA_EN_MASK (0x80000000U)
  0de4ba: line 21790 define SNVS_HPCOMR_NPSWA_EN_SHIFT (31U)
  0de4df: line 21791 define SNVS_HPCOMR_NPSWA_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCOMR_NPSWA_EN_SHIFT)) & SNVS_HPCOMR_NPSWA_EN_MASK)
  0de555: line 21796 define SNVS_HPCR_RTC_EN_MASK (0x1U)
  0de576: line 21797 define SNVS_HPCR_RTC_EN_SHIFT (0U)
  0de596: line 21798 define SNVS_HPCR_RTC_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_RTC_EN_SHIFT)) & SNVS_HPCR_RTC_EN_MASK)
  0de600: line 21799 define SNVS_HPCR_HPTA_EN_MASK (0x2U)
  0de622: line 21800 define SNVS_HPCR_HPTA_EN_SHIFT (1U)
  0de643: line 21801 define SNVS_HPCR_HPTA_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_HPTA_EN_SHIFT)) & SNVS_HPCR_HPTA_EN_MASK)
  0de6b0: line 21802 define SNVS_HPCR_DIS_PI_MASK (0x4U)
  0de6d1: line 21803 define SNVS_HPCR_DIS_PI_SHIFT (2U)
  0de6f1: line 21804 define SNVS_HPCR_DIS_PI(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_DIS_PI_SHIFT)) & SNVS_HPCR_DIS_PI_MASK)
  0de75b: line 21805 define SNVS_HPCR_PI_EN_MASK (0x8U)
  0de77b: line 21806 define SNVS_HPCR_PI_EN_SHIFT (3U)
  0de79a: line 21807 define SNVS_HPCR_PI_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_PI_EN_SHIFT)) & SNVS_HPCR_PI_EN_MASK)
  0de801: line 21808 define SNVS_HPCR_PI_FREQ_MASK (0xF0U)
  0de824: line 21809 define SNVS_HPCR_PI_FREQ_SHIFT (4U)
  0de845: line 21810 define SNVS_HPCR_PI_FREQ(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_PI_FREQ_SHIFT)) & SNVS_HPCR_PI_FREQ_MASK)
  0de8b2: line 21811 define SNVS_HPCR_HPCALB_EN_MASK (0x100U)
  0de8d8: line 21812 define SNVS_HPCR_HPCALB_EN_SHIFT (8U)
  0de8fb: line 21813 define SNVS_HPCR_HPCALB_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_HPCALB_EN_SHIFT)) & SNVS_HPCR_HPCALB_EN_MASK)
  0de96e: line 21814 define SNVS_HPCR_HPCALB_VAL_MASK (0x7C00U)
  0de996: line 21815 define SNVS_HPCR_HPCALB_VAL_SHIFT (10U)
  0de9bb: line 21816 define SNVS_HPCR_HPCALB_VAL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_HPCALB_VAL_SHIFT)) & SNVS_HPCR_HPCALB_VAL_MASK)
  0dea31: line 21817 define SNVS_HPCR_HP_TS_MASK (0x10000U)
  0dea55: line 21818 define SNVS_HPCR_HP_TS_SHIFT (16U)
  0dea75: line 21819 define SNVS_HPCR_HP_TS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_HP_TS_SHIFT)) & SNVS_HPCR_HP_TS_MASK)
  0deadc: line 21820 define SNVS_HPCR_BTN_CONFIG_MASK (0x7000000U)
  0deb07: line 21821 define SNVS_HPCR_BTN_CONFIG_SHIFT (24U)
  0deb2c: line 21822 define SNVS_HPCR_BTN_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_BTN_CONFIG_SHIFT)) & SNVS_HPCR_BTN_CONFIG_MASK)
  0deba2: line 21823 define SNVS_HPCR_BTN_MASK_MASK (0x8000000U)
  0debcb: line 21824 define SNVS_HPCR_BTN_MASK_SHIFT (27U)
  0debee: line 21825 define SNVS_HPCR_BTN_MASK(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPCR_BTN_MASK_SHIFT)) & SNVS_HPCR_BTN_MASK_MASK)
  0dec5e: line 21830 define SNVS_HPSICR_SV0_EN_MASK (0x1U)
  0dec81: line 21831 define SNVS_HPSICR_SV0_EN_SHIFT (0U)
  0deca3: line 21832 define SNVS_HPSICR_SV0_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSICR_SV0_EN_SHIFT)) & SNVS_HPSICR_SV0_EN_MASK)
  0ded13: line 21833 define SNVS_HPSICR_SV1_EN_MASK (0x2U)
  0ded36: line 21834 define SNVS_HPSICR_SV1_EN_SHIFT (1U)
  0ded58: line 21835 define SNVS_HPSICR_SV1_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSICR_SV1_EN_SHIFT)) & SNVS_HPSICR_SV1_EN_MASK)
  0dedc8: line 21836 define SNVS_HPSICR_SV2_EN_MASK (0x4U)
  0dedeb: line 21837 define SNVS_HPSICR_SV2_EN_SHIFT (2U)
  0dee0d: line 21838 define SNVS_HPSICR_SV2_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSICR_SV2_EN_SHIFT)) & SNVS_HPSICR_SV2_EN_MASK)
  0dee7d: line 21839 define SNVS_HPSICR_SV3_EN_MASK (0x8U)
  0deea0: line 21840 define SNVS_HPSICR_SV3_EN_SHIFT (3U)
  0deec2: line 21841 define SNVS_HPSICR_SV3_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSICR_SV3_EN_SHIFT)) & SNVS_HPSICR_SV3_EN_MASK)
  0def32: line 21842 define SNVS_HPSICR_SV4_EN_MASK (0x10U)
  0def56: line 21843 define SNVS_HPSICR_SV4_EN_SHIFT (4U)
  0def78: line 21844 define SNVS_HPSICR_SV4_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSICR_SV4_EN_SHIFT)) & SNVS_HPSICR_SV4_EN_MASK)
  0defe8: line 21845 define SNVS_HPSICR_SV5_EN_MASK (0x20U)
  0df00c: line 21846 define SNVS_HPSICR_SV5_EN_SHIFT (5U)
  0df02e: line 21847 define SNVS_HPSICR_SV5_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSICR_SV5_EN_SHIFT)) & SNVS_HPSICR_SV5_EN_MASK)
  0df09e: line 21848 define SNVS_HPSICR_LPSVI_EN_MASK (0x80000000U)
  0df0ca: line 21849 define SNVS_HPSICR_LPSVI_EN_SHIFT (31U)
  0df0ef: line 21850 define SNVS_HPSICR_LPSVI_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSICR_LPSVI_EN_SHIFT)) & SNVS_HPSICR_LPSVI_EN_MASK)
  0df165: line 21855 define SNVS_HPSVCR_SV0_CFG_MASK (0x1U)
  0df189: line 21856 define SNVS_HPSVCR_SV0_CFG_SHIFT (0U)
  0df1ac: line 21857 define SNVS_HPSVCR_SV0_CFG(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVCR_SV0_CFG_SHIFT)) & SNVS_HPSVCR_SV0_CFG_MASK)
  0df21f: line 21858 define SNVS_HPSVCR_SV1_CFG_MASK (0x2U)
  0df243: line 21859 define SNVS_HPSVCR_SV1_CFG_SHIFT (1U)
  0df266: line 21860 define SNVS_HPSVCR_SV1_CFG(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVCR_SV1_CFG_SHIFT)) & SNVS_HPSVCR_SV1_CFG_MASK)
  0df2d9: line 21861 define SNVS_HPSVCR_SV2_CFG_MASK (0x4U)
  0df2fd: line 21862 define SNVS_HPSVCR_SV2_CFG_SHIFT (2U)
  0df320: line 21863 define SNVS_HPSVCR_SV2_CFG(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVCR_SV2_CFG_SHIFT)) & SNVS_HPSVCR_SV2_CFG_MASK)
  0df393: line 21864 define SNVS_HPSVCR_SV3_CFG_MASK (0x8U)
  0df3b7: line 21865 define SNVS_HPSVCR_SV3_CFG_SHIFT (3U)
  0df3da: line 21866 define SNVS_HPSVCR_SV3_CFG(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVCR_SV3_CFG_SHIFT)) & SNVS_HPSVCR_SV3_CFG_MASK)
  0df44d: line 21867 define SNVS_HPSVCR_SV4_CFG_MASK (0x10U)
  0df472: line 21868 define SNVS_HPSVCR_SV4_CFG_SHIFT (4U)
  0df495: line 21869 define SNVS_HPSVCR_SV4_CFG(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVCR_SV4_CFG_SHIFT)) & SNVS_HPSVCR_SV4_CFG_MASK)
  0df508: line 21870 define SNVS_HPSVCR_SV5_CFG_MASK (0x60U)
  0df52d: line 21871 define SNVS_HPSVCR_SV5_CFG_SHIFT (5U)
  0df550: line 21872 define SNVS_HPSVCR_SV5_CFG(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVCR_SV5_CFG_SHIFT)) & SNVS_HPSVCR_SV5_CFG_MASK)
  0df5c3: line 21873 define SNVS_HPSVCR_LPSV_CFG_MASK (0xC0000000U)
  0df5ef: line 21874 define SNVS_HPSVCR_LPSV_CFG_SHIFT (30U)
  0df614: line 21875 define SNVS_HPSVCR_LPSV_CFG(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVCR_LPSV_CFG_SHIFT)) & SNVS_HPSVCR_LPSV_CFG_MASK)
  0df68a: line 21880 define SNVS_HPSR_HPTA_MASK (0x1U)
  0df6a9: line 21881 define SNVS_HPSR_HPTA_SHIFT (0U)
  0df6c7: line 21882 define SNVS_HPSR_HPTA(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_HPTA_SHIFT)) & SNVS_HPSR_HPTA_MASK)
  0df72b: line 21883 define SNVS_HPSR_PI_MASK (0x2U)
  0df748: line 21884 define SNVS_HPSR_PI_SHIFT (1U)
  0df764: line 21885 define SNVS_HPSR_PI(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_PI_SHIFT)) & SNVS_HPSR_PI_MASK)
  0df7c2: line 21886 define SNVS_HPSR_LPDIS_MASK (0x10U)
  0df7e3: line 21887 define SNVS_HPSR_LPDIS_SHIFT (4U)
  0df802: line 21888 define SNVS_HPSR_LPDIS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_LPDIS_SHIFT)) & SNVS_HPSR_LPDIS_MASK)
  0df869: line 21889 define SNVS_HPSR_BTN_MASK (0x40U)
  0df888: line 21890 define SNVS_HPSR_BTN_SHIFT (6U)
  0df8a5: line 21891 define SNVS_HPSR_BTN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_BTN_SHIFT)) & SNVS_HPSR_BTN_MASK)
  0df906: line 21892 define SNVS_HPSR_BI_MASK (0x80U)
  0df924: line 21893 define SNVS_HPSR_BI_SHIFT (7U)
  0df940: line 21894 define SNVS_HPSR_BI(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_BI_SHIFT)) & SNVS_HPSR_BI_MASK)
  0df99e: line 21895 define SNVS_HPSR_SSM_STATE_MASK (0xF00U)
  0df9c4: line 21896 define SNVS_HPSR_SSM_STATE_SHIFT (8U)
  0df9e7: line 21897 define SNVS_HPSR_SSM_STATE(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_SSM_STATE_SHIFT)) & SNVS_HPSR_SSM_STATE_MASK)
  0dfa5a: line 21898 define SNVS_HPSR_SECURITY_CONFIG_MASK (0xF000U)
  0dfa87: line 21899 define SNVS_HPSR_SECURITY_CONFIG_SHIFT (12U)
  0dfab1: line 21900 define SNVS_HPSR_SECURITY_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_SECURITY_CONFIG_SHIFT)) & SNVS_HPSR_SECURITY_CONFIG_MASK)
  0dfb36: line 21901 define SNVS_HPSR_OTPMK_SYNDROME_MASK (0x1FF0000U)
  0dfb65: line 21902 define SNVS_HPSR_OTPMK_SYNDROME_SHIFT (16U)
  0dfb8e: line 21903 define SNVS_HPSR_OTPMK_SYNDROME(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_OTPMK_SYNDROME_SHIFT)) & SNVS_HPSR_OTPMK_SYNDROME_MASK)
  0dfc10: line 21904 define SNVS_HPSR_OTPMK_ZERO_MASK (0x8000000U)
  0dfc3b: line 21905 define SNVS_HPSR_OTPMK_ZERO_SHIFT (27U)
  0dfc60: line 21906 define SNVS_HPSR_OTPMK_ZERO(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_OTPMK_ZERO_SHIFT)) & SNVS_HPSR_OTPMK_ZERO_MASK)
  0dfcd6: line 21907 define SNVS_HPSR_ZMK_ZERO_MASK (0x80000000U)
  0dfd00: line 21908 define SNVS_HPSR_ZMK_ZERO_SHIFT (31U)
  0dfd23: line 21909 define SNVS_HPSR_ZMK_ZERO(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSR_ZMK_ZERO_SHIFT)) & SNVS_HPSR_ZMK_ZERO_MASK)
  0dfd93: line 21914 define SNVS_HPSVSR_SV0_MASK (0x1U)
  0dfdb3: line 21915 define SNVS_HPSVSR_SV0_SHIFT (0U)
  0dfdd2: line 21916 define SNVS_HPSVSR_SV0(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_SV0_SHIFT)) & SNVS_HPSVSR_SV0_MASK)
  0dfe39: line 21917 define SNVS_HPSVSR_SV1_MASK (0x2U)
  0dfe59: line 21918 define SNVS_HPSVSR_SV1_SHIFT (1U)
  0dfe78: line 21919 define SNVS_HPSVSR_SV1(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_SV1_SHIFT)) & SNVS_HPSVSR_SV1_MASK)
  0dfedf: line 21920 define SNVS_HPSVSR_SV2_MASK (0x4U)
  0dfeff: line 21921 define SNVS_HPSVSR_SV2_SHIFT (2U)
  0dff1e: line 21922 define SNVS_HPSVSR_SV2(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_SV2_SHIFT)) & SNVS_HPSVSR_SV2_MASK)
  0dff85: line 21923 define SNVS_HPSVSR_SV3_MASK (0x8U)
  0dffa5: line 21924 define SNVS_HPSVSR_SV3_SHIFT (3U)
  0dffc4: line 21925 define SNVS_HPSVSR_SV3(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_SV3_SHIFT)) & SNVS_HPSVSR_SV3_MASK)
  0e002b: line 21926 define SNVS_HPSVSR_SV4_MASK (0x10U)
  0e004c: line 21927 define SNVS_HPSVSR_SV4_SHIFT (4U)
  0e006b: line 21928 define SNVS_HPSVSR_SV4(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_SV4_SHIFT)) & SNVS_HPSVSR_SV4_MASK)
  0e00d2: line 21929 define SNVS_HPSVSR_SV5_MASK (0x20U)
  0e00f3: line 21930 define SNVS_HPSVSR_SV5_SHIFT (5U)
  0e0112: line 21931 define SNVS_HPSVSR_SV5(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_SV5_SHIFT)) & SNVS_HPSVSR_SV5_MASK)
  0e0179: line 21932 define SNVS_HPSVSR_SW_SV_MASK (0x2000U)
  0e019e: line 21933 define SNVS_HPSVSR_SW_SV_SHIFT (13U)
  0e01c0: line 21934 define SNVS_HPSVSR_SW_SV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_SW_SV_SHIFT)) & SNVS_HPSVSR_SW_SV_MASK)
  0e022d: line 21935 define SNVS_HPSVSR_SW_FSV_MASK (0x4000U)
  0e0253: line 21936 define SNVS_HPSVSR_SW_FSV_SHIFT (14U)
  0e0276: line 21937 define SNVS_HPSVSR_SW_FSV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_SW_FSV_SHIFT)) & SNVS_HPSVSR_SW_FSV_MASK)
  0e02e6: line 21938 define SNVS_HPSVSR_SW_LPSV_MASK (0x8000U)
  0e030d: line 21939 define SNVS_HPSVSR_SW_LPSV_SHIFT (15U)
  0e0331: line 21940 define SNVS_HPSVSR_SW_LPSV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_SW_LPSV_SHIFT)) & SNVS_HPSVSR_SW_LPSV_MASK)
  0e03a4: line 21941 define SNVS_HPSVSR_ZMK_SYNDROME_MASK (0x1FF0000U)
  0e03d3: line 21942 define SNVS_HPSVSR_ZMK_SYNDROME_SHIFT (16U)
  0e03fc: line 21943 define SNVS_HPSVSR_ZMK_SYNDROME(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_ZMK_SYNDROME_SHIFT)) & SNVS_HPSVSR_ZMK_SYNDROME_MASK)
  0e047e: line 21944 define SNVS_HPSVSR_ZMK_ECC_FAIL_MASK (0x8000000U)
  0e04ad: line 21945 define SNVS_HPSVSR_ZMK_ECC_FAIL_SHIFT (27U)
  0e04d6: line 21946 define SNVS_HPSVSR_ZMK_ECC_FAIL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_ZMK_ECC_FAIL_SHIFT)) & SNVS_HPSVSR_ZMK_ECC_FAIL_MASK)
  0e0558: line 21947 define SNVS_HPSVSR_LP_SEC_VIO_MASK (0x80000000U)
  0e0586: line 21948 define SNVS_HPSVSR_LP_SEC_VIO_SHIFT (31U)
  0e05ad: line 21949 define SNVS_HPSVSR_LP_SEC_VIO(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPSVSR_LP_SEC_VIO_SHIFT)) & SNVS_HPSVSR_LP_SEC_VIO_MASK)
  0e0629: line 21954 define SNVS_HPHACIVR_HAC_COUNTER_IV_MASK (0xFFFFFFFFU)
  0e065d: line 21955 define SNVS_HPHACIVR_HAC_COUNTER_IV_SHIFT (0U)
  0e0689: line 21956 define SNVS_HPHACIVR_HAC_COUNTER_IV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPHACIVR_HAC_COUNTER_IV_SHIFT)) & SNVS_HPHACIVR_HAC_COUNTER_IV_MASK)
  0e0717: line 21961 define SNVS_HPHACR_HAC_COUNTER_MASK (0xFFFFFFFFU)
  0e0746: line 21962 define SNVS_HPHACR_HAC_COUNTER_SHIFT (0U)
  0e076d: line 21963 define SNVS_HPHACR_HAC_COUNTER(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPHACR_HAC_COUNTER_SHIFT)) & SNVS_HPHACR_HAC_COUNTER_MASK)
  0e07ec: line 21968 define SNVS_HPRTCMR_RTC_MASK (0x7FFFU)
  0e0810: line 21969 define SNVS_HPRTCMR_RTC_SHIFT (0U)
  0e0830: line 21970 define SNVS_HPRTCMR_RTC(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPRTCMR_RTC_SHIFT)) & SNVS_HPRTCMR_RTC_MASK)
  0e089a: line 21975 define SNVS_HPRTCLR_RTC_MASK (0xFFFFFFFFU)
  0e08c2: line 21976 define SNVS_HPRTCLR_RTC_SHIFT (0U)
  0e08e2: line 21977 define SNVS_HPRTCLR_RTC(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPRTCLR_RTC_SHIFT)) & SNVS_HPRTCLR_RTC_MASK)
  0e094c: line 21982 define SNVS_HPTAMR_HPTA_MS_MASK (0x7FFFU)
  0e0973: line 21983 define SNVS_HPTAMR_HPTA_MS_SHIFT (0U)
  0e0996: line 21984 define SNVS_HPTAMR_HPTA_MS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPTAMR_HPTA_MS_SHIFT)) & SNVS_HPTAMR_HPTA_MS_MASK)
  0e0a09: line 21989 define SNVS_HPTALR_HPTA_LS_MASK (0xFFFFFFFFU)
  0e0a34: line 21990 define SNVS_HPTALR_HPTA_LS_SHIFT (0U)
  0e0a57: line 21991 define SNVS_HPTALR_HPTA_LS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPTALR_HPTA_LS_SHIFT)) & SNVS_HPTALR_HPTA_LS_MASK)
  0e0aca: line 21996 define SNVS_LPLR_ZMK_WHL_MASK (0x1U)
  0e0aec: line 21997 define SNVS_LPLR_ZMK_WHL_SHIFT (0U)
  0e0b0d: line 21998 define SNVS_LPLR_ZMK_WHL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPLR_ZMK_WHL_SHIFT)) & SNVS_LPLR_ZMK_WHL_MASK)
  0e0b7a: line 21999 define SNVS_LPLR_ZMK_RHL_MASK (0x2U)
  0e0b9c: line 22000 define SNVS_LPLR_ZMK_RHL_SHIFT (1U)
  0e0bbd: line 22001 define SNVS_LPLR_ZMK_RHL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPLR_ZMK_RHL_SHIFT)) & SNVS_LPLR_ZMK_RHL_MASK)
  0e0c2a: line 22002 define SNVS_LPLR_SRTC_HL_MASK (0x4U)
  0e0c4c: line 22003 define SNVS_LPLR_SRTC_HL_SHIFT (2U)
  0e0c6d: line 22004 define SNVS_LPLR_SRTC_HL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPLR_SRTC_HL_SHIFT)) & SNVS_LPLR_SRTC_HL_MASK)
  0e0cda: line 22005 define SNVS_LPLR_LPCALB_HL_MASK (0x8U)
  0e0cfe: line 22006 define SNVS_LPLR_LPCALB_HL_SHIFT (3U)
  0e0d21: line 22007 define SNVS_LPLR_LPCALB_HL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPLR_LPCALB_HL_SHIFT)) & SNVS_LPLR_LPCALB_HL_MASK)
  0e0d94: line 22008 define SNVS_LPLR_MC_HL_MASK (0x10U)
  0e0db5: line 22009 define SNVS_LPLR_MC_HL_SHIFT (4U)
  0e0dd4: line 22010 define SNVS_LPLR_MC_HL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPLR_MC_HL_SHIFT)) & SNVS_LPLR_MC_HL_MASK)
  0e0e3b: line 22011 define SNVS_LPLR_GPR_HL_MASK (0x20U)
  0e0e5d: line 22012 define SNVS_LPLR_GPR_HL_SHIFT (5U)
  0e0e7d: line 22013 define SNVS_LPLR_GPR_HL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPLR_GPR_HL_SHIFT)) & SNVS_LPLR_GPR_HL_MASK)
  0e0ee7: line 22014 define SNVS_LPLR_LPSVCR_HL_MASK (0x40U)
  0e0f0c: line 22015 define SNVS_LPLR_LPSVCR_HL_SHIFT (6U)
  0e0f2f: line 22016 define SNVS_LPLR_LPSVCR_HL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPLR_LPSVCR_HL_SHIFT)) & SNVS_LPLR_LPSVCR_HL_MASK)
  0e0fa2: line 22017 define SNVS_LPLR_LPTDCR_HL_MASK (0x100U)
  0e0fc8: line 22018 define SNVS_LPLR_LPTDCR_HL_SHIFT (8U)
  0e0feb: line 22019 define SNVS_LPLR_LPTDCR_HL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPLR_LPTDCR_HL_SHIFT)) & SNVS_LPLR_LPTDCR_HL_MASK)
  0e105e: line 22020 define SNVS_LPLR_MKS_HL_MASK (0x200U)
  0e1081: line 22021 define SNVS_LPLR_MKS_HL_SHIFT (9U)
  0e10a1: line 22022 define SNVS_LPLR_MKS_HL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPLR_MKS_HL_SHIFT)) & SNVS_LPLR_MKS_HL_MASK)
  0e110b: line 22027 define SNVS_LPCR_SRTC_ENV_MASK (0x1U)
  0e112e: line 22028 define SNVS_LPCR_SRTC_ENV_SHIFT (0U)
  0e1150: line 22029 define SNVS_LPCR_SRTC_ENV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_SRTC_ENV_SHIFT)) & SNVS_LPCR_SRTC_ENV_MASK)
  0e11c0: line 22030 define SNVS_LPCR_LPTA_EN_MASK (0x2U)
  0e11e2: line 22031 define SNVS_LPCR_LPTA_EN_SHIFT (1U)
  0e1203: line 22032 define SNVS_LPCR_LPTA_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_LPTA_EN_SHIFT)) & SNVS_LPCR_LPTA_EN_MASK)
  0e1270: line 22033 define SNVS_LPCR_MC_ENV_MASK (0x4U)
  0e1291: line 22034 define SNVS_LPCR_MC_ENV_SHIFT (2U)
  0e12b1: line 22035 define SNVS_LPCR_MC_ENV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_MC_ENV_SHIFT)) & SNVS_LPCR_MC_ENV_MASK)
  0e131b: line 22036 define SNVS_LPCR_LPWUI_EN_MASK (0x8U)
  0e133e: line 22037 define SNVS_LPCR_LPWUI_EN_SHIFT (3U)
  0e1360: line 22038 define SNVS_LPCR_LPWUI_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_LPWUI_EN_SHIFT)) & SNVS_LPCR_LPWUI_EN_MASK)
  0e13d0: line 22039 define SNVS_LPCR_SRTC_INV_EN_MASK (0x10U)
  0e13f7: line 22040 define SNVS_LPCR_SRTC_INV_EN_SHIFT (4U)
  0e141c: line 22041 define SNVS_LPCR_SRTC_INV_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_SRTC_INV_EN_SHIFT)) & SNVS_LPCR_SRTC_INV_EN_MASK)
  0e1495: line 22042 define SNVS_LPCR_DP_EN_MASK (0x20U)
  0e14b6: line 22043 define SNVS_LPCR_DP_EN_SHIFT (5U)
  0e14d5: line 22044 define SNVS_LPCR_DP_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_DP_EN_SHIFT)) & SNVS_LPCR_DP_EN_MASK)
  0e153c: line 22045 define SNVS_LPCR_TOP_MASK (0x40U)
  0e155b: line 22046 define SNVS_LPCR_TOP_SHIFT (6U)
  0e1578: line 22047 define SNVS_LPCR_TOP(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_TOP_SHIFT)) & SNVS_LPCR_TOP_MASK)
  0e15d9: line 22048 define SNVS_LPCR_PWR_GLITCH_EN_MASK (0x80U)
  0e1602: line 22049 define SNVS_LPCR_PWR_GLITCH_EN_SHIFT (7U)
  0e1629: line 22050 define SNVS_LPCR_PWR_GLITCH_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_PWR_GLITCH_EN_SHIFT)) & SNVS_LPCR_PWR_GLITCH_EN_MASK)
  0e16a8: line 22051 define SNVS_LPCR_LPCALB_EN_MASK (0x100U)
  0e16ce: line 22052 define SNVS_LPCR_LPCALB_EN_SHIFT (8U)
  0e16f1: line 22053 define SNVS_LPCR_LPCALB_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_LPCALB_EN_SHIFT)) & SNVS_LPCR_LPCALB_EN_MASK)
  0e1764: line 22054 define SNVS_LPCR_LPCALB_VAL_MASK (0x7C00U)
  0e178c: line 22055 define SNVS_LPCR_LPCALB_VAL_SHIFT (10U)
  0e17b1: line 22056 define SNVS_LPCR_LPCALB_VAL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_LPCALB_VAL_SHIFT)) & SNVS_LPCR_LPCALB_VAL_MASK)
  0e1827: line 22057 define SNVS_LPCR_BTN_PRESS_TIME_MASK (0x30000U)
  0e1854: line 22058 define SNVS_LPCR_BTN_PRESS_TIME_SHIFT (16U)
  0e187d: line 22059 define SNVS_LPCR_BTN_PRESS_TIME(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_BTN_PRESS_TIME_SHIFT)) & SNVS_LPCR_BTN_PRESS_TIME_MASK)
  0e18ff: line 22060 define SNVS_LPCR_DEBOUNCE_MASK (0xC0000U)
  0e1926: line 22061 define SNVS_LPCR_DEBOUNCE_SHIFT (18U)
  0e1949: line 22062 define SNVS_LPCR_DEBOUNCE(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_DEBOUNCE_SHIFT)) & SNVS_LPCR_DEBOUNCE_MASK)
  0e19b9: line 22063 define SNVS_LPCR_ON_TIME_MASK (0x300000U)
  0e19e0: line 22064 define SNVS_LPCR_ON_TIME_SHIFT (20U)
  0e1a02: line 22065 define SNVS_LPCR_ON_TIME(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_ON_TIME_SHIFT)) & SNVS_LPCR_ON_TIME_MASK)
  0e1a6f: line 22066 define SNVS_LPCR_PK_EN_MASK (0x400000U)
  0e1a94: line 22067 define SNVS_LPCR_PK_EN_SHIFT (22U)
  0e1ab4: line 22068 define SNVS_LPCR_PK_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_PK_EN_SHIFT)) & SNVS_LPCR_PK_EN_MASK)
  0e1b1b: line 22069 define SNVS_LPCR_PK_OVERRIDE_MASK (0x800000U)
  0e1b46: line 22070 define SNVS_LPCR_PK_OVERRIDE_SHIFT (23U)
  0e1b6c: line 22071 define SNVS_LPCR_PK_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_PK_OVERRIDE_SHIFT)) & SNVS_LPCR_PK_OVERRIDE_MASK)
  0e1be5: line 22072 define SNVS_LPCR_GPR_Z_DIS_MASK (0x1000000U)
  0e1c0f: line 22073 define SNVS_LPCR_GPR_Z_DIS_SHIFT (24U)
  0e1c33: line 22074 define SNVS_LPCR_GPR_Z_DIS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPCR_GPR_Z_DIS_SHIFT)) & SNVS_LPCR_GPR_Z_DIS_MASK)
  0e1ca6: line 22079 define SNVS_LPMKCR_MASTER_KEY_SEL_MASK (0x3U)
  0e1cd1: line 22080 define SNVS_LPMKCR_MASTER_KEY_SEL_SHIFT (0U)
  0e1cfb: line 22081 define SNVS_LPMKCR_MASTER_KEY_SEL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPMKCR_MASTER_KEY_SEL_SHIFT)) & SNVS_LPMKCR_MASTER_KEY_SEL_MASK)
  0e1d83: line 22082 define SNVS_LPMKCR_ZMK_HWP_MASK (0x4U)
  0e1da7: line 22083 define SNVS_LPMKCR_ZMK_HWP_SHIFT (2U)
  0e1dca: line 22084 define SNVS_LPMKCR_ZMK_HWP(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPMKCR_ZMK_HWP_SHIFT)) & SNVS_LPMKCR_ZMK_HWP_MASK)
  0e1e3d: line 22085 define SNVS_LPMKCR_ZMK_VAL_MASK (0x8U)
  0e1e61: line 22086 define SNVS_LPMKCR_ZMK_VAL_SHIFT (3U)
  0e1e84: line 22087 define SNVS_LPMKCR_ZMK_VAL(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPMKCR_ZMK_VAL_SHIFT)) & SNVS_LPMKCR_ZMK_VAL_MASK)
  0e1ef7: line 22088 define SNVS_LPMKCR_ZMK_ECC_EN_MASK (0x10U)
  0e1f1f: line 22089 define SNVS_LPMKCR_ZMK_ECC_EN_SHIFT (4U)
  0e1f45: line 22090 define SNVS_LPMKCR_ZMK_ECC_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPMKCR_ZMK_ECC_EN_SHIFT)) & SNVS_LPMKCR_ZMK_ECC_EN_MASK)
  0e1fc1: line 22091 define SNVS_LPMKCR_ZMK_ECC_VALUE_MASK (0xFF80U)
  0e1fee: line 22092 define SNVS_LPMKCR_ZMK_ECC_VALUE_SHIFT (7U)
  0e2017: line 22093 define SNVS_LPMKCR_ZMK_ECC_VALUE(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPMKCR_ZMK_ECC_VALUE_SHIFT)) & SNVS_LPMKCR_ZMK_ECC_VALUE_MASK)
  0e209c: line 22098 define SNVS_LPSVCR_SV0_EN_MASK (0x1U)
  0e20bf: line 22099 define SNVS_LPSVCR_SV0_EN_SHIFT (0U)
  0e20e1: line 22100 define SNVS_LPSVCR_SV0_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSVCR_SV0_EN_SHIFT)) & SNVS_LPSVCR_SV0_EN_MASK)
  0e2151: line 22101 define SNVS_LPSVCR_SV1_EN_MASK (0x2U)
  0e2174: line 22102 define SNVS_LPSVCR_SV1_EN_SHIFT (1U)
  0e2196: line 22103 define SNVS_LPSVCR_SV1_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSVCR_SV1_EN_SHIFT)) & SNVS_LPSVCR_SV1_EN_MASK)
  0e2206: line 22104 define SNVS_LPSVCR_SV2_EN_MASK (0x4U)
  0e2229: line 22105 define SNVS_LPSVCR_SV2_EN_SHIFT (2U)
  0e224b: line 22106 define SNVS_LPSVCR_SV2_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSVCR_SV2_EN_SHIFT)) & SNVS_LPSVCR_SV2_EN_MASK)
  0e22bb: line 22107 define SNVS_LPSVCR_SV3_EN_MASK (0x8U)
  0e22de: line 22108 define SNVS_LPSVCR_SV3_EN_SHIFT (3U)
  0e2300: line 22109 define SNVS_LPSVCR_SV3_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSVCR_SV3_EN_SHIFT)) & SNVS_LPSVCR_SV3_EN_MASK)
  0e2370: line 22110 define SNVS_LPSVCR_SV4_EN_MASK (0x10U)
  0e2394: line 22111 define SNVS_LPSVCR_SV4_EN_SHIFT (4U)
  0e23b6: line 22112 define SNVS_LPSVCR_SV4_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSVCR_SV4_EN_SHIFT)) & SNVS_LPSVCR_SV4_EN_MASK)
  0e2426: line 22113 define SNVS_LPSVCR_SV5_EN_MASK (0x20U)
  0e244a: line 22114 define SNVS_LPSVCR_SV5_EN_SHIFT (5U)
  0e246c: line 22115 define SNVS_LPSVCR_SV5_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSVCR_SV5_EN_SHIFT)) & SNVS_LPSVCR_SV5_EN_MASK)
  0e24dc: line 22120 define SNVS_LPTDCR_SRTCR_EN_MASK (0x2U)
  0e2501: line 22121 define SNVS_LPTDCR_SRTCR_EN_SHIFT (1U)
  0e2525: line 22122 define SNVS_LPTDCR_SRTCR_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPTDCR_SRTCR_EN_SHIFT)) & SNVS_LPTDCR_SRTCR_EN_MASK)
  0e259b: line 22123 define SNVS_LPTDCR_MCR_EN_MASK (0x4U)
  0e25be: line 22124 define SNVS_LPTDCR_MCR_EN_SHIFT (2U)
  0e25e0: line 22125 define SNVS_LPTDCR_MCR_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPTDCR_MCR_EN_SHIFT)) & SNVS_LPTDCR_MCR_EN_MASK)
  0e2650: line 22126 define SNVS_LPTDCR_ET1_EN_MASK (0x200U)
  0e2675: line 22127 define SNVS_LPTDCR_ET1_EN_SHIFT (9U)
  0e2697: line 22128 define SNVS_LPTDCR_ET1_EN(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPTDCR_ET1_EN_SHIFT)) & SNVS_LPTDCR_ET1_EN_MASK)
  0e2707: line 22129 define SNVS_LPTDCR_ET1P_MASK (0x800U)
  0e272a: line 22130 define SNVS_LPTDCR_ET1P_SHIFT (11U)
  0e274b: line 22131 define SNVS_LPTDCR_ET1P(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPTDCR_ET1P_SHIFT)) & SNVS_LPTDCR_ET1P_MASK)
  0e27b5: line 22132 define SNVS_LPTDCR_PFD_OBSERV_MASK (0x4000U)
  0e27df: line 22133 define SNVS_LPTDCR_PFD_OBSERV_SHIFT (14U)
  0e2806: line 22134 define SNVS_LPTDCR_PFD_OBSERV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPTDCR_PFD_OBSERV_SHIFT)) & SNVS_LPTDCR_PFD_OBSERV_MASK)
  0e2882: line 22135 define SNVS_LPTDCR_POR_OBSERV_MASK (0x8000U)
  0e28ac: line 22136 define SNVS_LPTDCR_POR_OBSERV_SHIFT (15U)
  0e28d3: line 22137 define SNVS_LPTDCR_POR_OBSERV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPTDCR_POR_OBSERV_SHIFT)) & SNVS_LPTDCR_POR_OBSERV_MASK)
  0e294f: line 22138 define SNVS_LPTDCR_OSCB_MASK (0x10000000U)
  0e2977: line 22139 define SNVS_LPTDCR_OSCB_SHIFT (28U)
  0e2998: line 22140 define SNVS_LPTDCR_OSCB(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPTDCR_OSCB_SHIFT)) & SNVS_LPTDCR_OSCB_MASK)
  0e2a02: line 22145 define SNVS_LPSR_LPTA_MASK (0x1U)
  0e2a21: line 22146 define SNVS_LPSR_LPTA_SHIFT (0U)
  0e2a3f: line 22147 define SNVS_LPSR_LPTA(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSR_LPTA_SHIFT)) & SNVS_LPSR_LPTA_MASK)
  0e2aa3: line 22148 define SNVS_LPSR_SRTCR_MASK (0x2U)
  0e2ac3: line 22149 define SNVS_LPSR_SRTCR_SHIFT (1U)
  0e2ae2: line 22150 define SNVS_LPSR_SRTCR(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSR_SRTCR_SHIFT)) & SNVS_LPSR_SRTCR_MASK)
  0e2b49: line 22151 define SNVS_LPSR_MCR_MASK (0x4U)
  0e2b67: line 22152 define SNVS_LPSR_MCR_SHIFT (2U)
  0e2b84: line 22153 define SNVS_LPSR_MCR(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSR_MCR_SHIFT)) & SNVS_LPSR_MCR_MASK)
  0e2be5: line 22154 define SNVS_LPSR_PGD_MASK (0x8U)
  0e2c03: line 22155 define SNVS_LPSR_PGD_SHIFT (3U)
  0e2c20: line 22156 define SNVS_LPSR_PGD(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSR_PGD_SHIFT)) & SNVS_LPSR_PGD_MASK)
  0e2c81: line 22157 define SNVS_LPSR_ET1D_MASK (0x200U)
  0e2ca2: line 22158 define SNVS_LPSR_ET1D_SHIFT (9U)
  0e2cc0: line 22159 define SNVS_LPSR_ET1D(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSR_ET1D_SHIFT)) & SNVS_LPSR_ET1D_MASK)
  0e2d24: line 22160 define SNVS_LPSR_ESVD_MASK (0x10000U)
  0e2d47: line 22161 define SNVS_LPSR_ESVD_SHIFT (16U)
  0e2d66: line 22162 define SNVS_LPSR_ESVD(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSR_ESVD_SHIFT)) & SNVS_LPSR_ESVD_MASK)
  0e2dca: line 22163 define SNVS_LPSR_EO_MASK (0x20000U)
  0e2deb: line 22164 define SNVS_LPSR_EO_SHIFT (17U)
  0e2e08: line 22165 define SNVS_LPSR_EO(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSR_EO_SHIFT)) & SNVS_LPSR_EO_MASK)
  0e2e66: line 22166 define SNVS_LPSR_SPO_MASK (0x40000U)
  0e2e88: line 22167 define SNVS_LPSR_SPO_SHIFT (18U)
  0e2ea6: line 22168 define SNVS_LPSR_SPO(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSR_SPO_SHIFT)) & SNVS_LPSR_SPO_MASK)
  0e2f07: line 22169 define SNVS_LPSR_SED_MASK (0x100000U)
  0e2f2a: line 22170 define SNVS_LPSR_SED_SHIFT (20U)
  0e2f48: line 22171 define SNVS_LPSR_SED(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSR_SED_SHIFT)) & SNVS_LPSR_SED_MASK)
  0e2fa9: line 22172 define SNVS_LPSR_LPNS_MASK (0x40000000U)
  0e2fcf: line 22173 define SNVS_LPSR_LPNS_SHIFT (30U)
  0e2fee: line 22174 define SNVS_LPSR_LPNS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSR_LPNS_SHIFT)) & SNVS_LPSR_LPNS_MASK)
  0e3052: line 22175 define SNVS_LPSR_LPS_MASK (0x80000000U)
  0e3077: line 22176 define SNVS_LPSR_LPS_SHIFT (31U)
  0e3095: line 22177 define SNVS_LPSR_LPS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSR_LPS_SHIFT)) & SNVS_LPSR_LPS_MASK)
  0e30f6: line 22182 define SNVS_LPSRTCMR_SRTC_MASK (0x7FFFU)
  0e311c: line 22183 define SNVS_LPSRTCMR_SRTC_SHIFT (0U)
  0e313e: line 22184 define SNVS_LPSRTCMR_SRTC(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSRTCMR_SRTC_SHIFT)) & SNVS_LPSRTCMR_SRTC_MASK)
  0e31ae: line 22189 define SNVS_LPSRTCLR_SRTC_MASK (0xFFFFFFFFU)
  0e31d8: line 22190 define SNVS_LPSRTCLR_SRTC_SHIFT (0U)
  0e31fa: line 22191 define SNVS_LPSRTCLR_SRTC(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSRTCLR_SRTC_SHIFT)) & SNVS_LPSRTCLR_SRTC_MASK)
  0e326a: line 22196 define SNVS_LPTAR_LPTA_MASK (0xFFFFFFFFU)
  0e3291: line 22197 define SNVS_LPTAR_LPTA_SHIFT (0U)
  0e32b0: line 22198 define SNVS_LPTAR_LPTA(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPTAR_LPTA_SHIFT)) & SNVS_LPTAR_LPTA_MASK)
  0e3317: line 22203 define SNVS_LPSMCMR_MON_COUNTER_MASK (0xFFFFU)
  0e3343: line 22204 define SNVS_LPSMCMR_MON_COUNTER_SHIFT (0U)
  0e336b: line 22205 define SNVS_LPSMCMR_MON_COUNTER(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSMCMR_MON_COUNTER_SHIFT)) & SNVS_LPSMCMR_MON_COUNTER_MASK)
  0e33ed: line 22206 define SNVS_LPSMCMR_MC_ERA_BITS_MASK (0xFFFF0000U)
  0e341d: line 22207 define SNVS_LPSMCMR_MC_ERA_BITS_SHIFT (16U)
  0e3446: line 22208 define SNVS_LPSMCMR_MC_ERA_BITS(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSMCMR_MC_ERA_BITS_SHIFT)) & SNVS_LPSMCMR_MC_ERA_BITS_MASK)
  0e34c8: line 22213 define SNVS_LPSMCLR_MON_COUNTER_MASK (0xFFFFFFFFU)
  0e34f8: line 22214 define SNVS_LPSMCLR_MON_COUNTER_SHIFT (0U)
  0e3520: line 22215 define SNVS_LPSMCLR_MON_COUNTER(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPSMCLR_MON_COUNTER_SHIFT)) & SNVS_LPSMCLR_MON_COUNTER_MASK)
  0e35a2: line 22220 define SNVS_LPPGDR_PGD_MASK (0xFFFFFFFFU)
  0e35c9: line 22221 define SNVS_LPPGDR_PGD_SHIFT (0U)
  0e35e8: line 22222 define SNVS_LPPGDR_PGD(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPPGDR_PGD_SHIFT)) & SNVS_LPPGDR_PGD_MASK)
  0e364f: line 22227 define SNVS_LPGPR0_LEGACY_ALIAS_GPR_MASK (0xFFFFFFFFU)
  0e3683: line 22228 define SNVS_LPGPR0_LEGACY_ALIAS_GPR_SHIFT (0U)
  0e36af: line 22229 define SNVS_LPGPR0_LEGACY_ALIAS_GPR(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPGPR0_LEGACY_ALIAS_GPR_SHIFT)) & SNVS_LPGPR0_LEGACY_ALIAS_GPR_MASK)
  0e373d: line 22234 define SNVS_LPZMKR_ZMK_MASK (0xFFFFFFFFU)
  0e3764: line 22235 define SNVS_LPZMKR_ZMK_SHIFT (0U)
  0e3783: line 22236 define SNVS_LPZMKR_ZMK(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPZMKR_ZMK_SHIFT)) & SNVS_LPZMKR_ZMK_MASK)
  0e37ea: line 22240 define SNVS_LPZMKR_COUNT (8U)
  0e3805: line 22244 define SNVS_LPGPR_ALIAS_GPR_MASK (0xFFFFFFFFU)
  0e3831: line 22245 define SNVS_LPGPR_ALIAS_GPR_SHIFT (0U)
  0e3855: line 22246 define SNVS_LPGPR_ALIAS_GPR(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPGPR_ALIAS_GPR_SHIFT)) & SNVS_LPGPR_ALIAS_GPR_MASK)
  0e38cb: line 22250 define SNVS_LPGPR_ALIAS_COUNT (4U)
  0e38eb: line 22254 define SNVS_LPGPR_GPR_MASK (0xFFFFFFFFU)
  0e3911: line 22255 define SNVS_LPGPR_GPR_SHIFT (0U)
  0e392f: line 22256 define SNVS_LPGPR_GPR(x) (((uint32_t)(((uint32_t)(x)) << SNVS_LPGPR_GPR_SHIFT)) & SNVS_LPGPR_GPR_MASK)
  0e3993: line 22260 define SNVS_LPGPR_COUNT (8U)
  0e39ad: line 22264 define SNVS_HPVIDR1_MINOR_REV_MASK (0xFFU)
  0e39d5: line 22265 define SNVS_HPVIDR1_MINOR_REV_SHIFT (0U)
  0e39fb: line 22266 define SNVS_HPVIDR1_MINOR_REV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPVIDR1_MINOR_REV_SHIFT)) & SNVS_HPVIDR1_MINOR_REV_MASK)
  0e3a77: line 22267 define SNVS_HPVIDR1_MAJOR_REV_MASK (0xFF00U)
  0e3aa1: line 22268 define SNVS_HPVIDR1_MAJOR_REV_SHIFT (8U)
  0e3ac7: line 22269 define SNVS_HPVIDR1_MAJOR_REV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPVIDR1_MAJOR_REV_SHIFT)) & SNVS_HPVIDR1_MAJOR_REV_MASK)
  0e3b43: line 22270 define SNVS_HPVIDR1_IP_ID_MASK (0xFFFF0000U)
  0e3b6d: line 22271 define SNVS_HPVIDR1_IP_ID_SHIFT (16U)
  0e3b90: line 22272 define SNVS_HPVIDR1_IP_ID(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPVIDR1_IP_ID_SHIFT)) & SNVS_HPVIDR1_IP_ID_MASK)
  0e3c00: line 22277 define SNVS_HPVIDR2_CONFIG_OPT_MASK (0xFFU)
  0e3c29: line 22278 define SNVS_HPVIDR2_CONFIG_OPT_SHIFT (0U)
  0e3c50: line 22279 define SNVS_HPVIDR2_CONFIG_OPT(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPVIDR2_CONFIG_OPT_SHIFT)) & SNVS_HPVIDR2_CONFIG_OPT_MASK)
  0e3ccf: line 22280 define SNVS_HPVIDR2_ECO_REV_MASK (0xFF00U)
  0e3cf7: line 22281 define SNVS_HPVIDR2_ECO_REV_SHIFT (8U)
  0e3d1b: line 22282 define SNVS_HPVIDR2_ECO_REV(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPVIDR2_ECO_REV_SHIFT)) & SNVS_HPVIDR2_ECO_REV_MASK)
  0e3d91: line 22283 define SNVS_HPVIDR2_INTG_OPT_MASK (0xFF0000U)
  0e3dbc: line 22284 define SNVS_HPVIDR2_INTG_OPT_SHIFT (16U)
  0e3de2: line 22285 define SNVS_HPVIDR2_INTG_OPT(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPVIDR2_INTG_OPT_SHIFT)) & SNVS_HPVIDR2_INTG_OPT_MASK)
  0e3e5b: line 22286 define SNVS_HPVIDR2_IP_ERA_MASK (0xFF000000U)
  0e3e86: line 22287 define SNVS_HPVIDR2_IP_ERA_SHIFT (24U)
  0e3eaa: line 22288 define SNVS_HPVIDR2_IP_ERA(x) (((uint32_t)(((uint32_t)(x)) << SNVS_HPVIDR2_IP_ERA_SHIFT)) & SNVS_HPVIDR2_IP_ERA_MASK)
  0e3f1d: line 22299 define SNVS_BASE (0x400D4000u)
  0e3f39: line 22301 define SNVS ((SNVS_Type *)SNVS_BASE)
  0e3f5b: line 22303 define SNVS_BASE_ADDRS { SNVS_BASE }
  0e3f7d: line 22305 define SNVS_BASE_PTRS { SNVS }
  0e3f99: line 22307 define SNVS_IRQS { SNVS_LP_WRAPPER_IRQn }
  0e3fc0: line 22308 define SNVS_CONSOLIDATED_IRQS { SNVS_HP_WRAPPER_IRQn }
  0e3ff4: line 22309 define SNVS_SECURITY_IRQS { SNVS_HP_WRAPPER_TZ_IRQn }
  0e4027: line 22362 define SPDIF_SCR_USRC_SEL_MASK (0x3U)
  0e404a: line 22363 define SPDIF_SCR_USRC_SEL_SHIFT (0U)
  0e406c: line 22364 define SPDIF_SCR_USRC_SEL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_USRC_SEL_SHIFT)) & SPDIF_SCR_USRC_SEL_MASK)
  0e40dc: line 22365 define SPDIF_SCR_TXSEL_MASK (0x1CU)
  0e40fd: line 22366 define SPDIF_SCR_TXSEL_SHIFT (2U)
  0e411c: line 22367 define SPDIF_SCR_TXSEL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_TXSEL_SHIFT)) & SPDIF_SCR_TXSEL_MASK)
  0e4183: line 22368 define SPDIF_SCR_VALCTRL_MASK (0x20U)
  0e41a6: line 22369 define SPDIF_SCR_VALCTRL_SHIFT (5U)
  0e41c7: line 22370 define SPDIF_SCR_VALCTRL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_VALCTRL_SHIFT)) & SPDIF_SCR_VALCTRL_MASK)
  0e4234: line 22371 define SPDIF_SCR_DMA_TX_EN_MASK (0x100U)
  0e425a: line 22372 define SPDIF_SCR_DMA_TX_EN_SHIFT (8U)
  0e427d: line 22373 define SPDIF_SCR_DMA_TX_EN(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_DMA_TX_EN_SHIFT)) & SPDIF_SCR_DMA_TX_EN_MASK)
  0e42f0: line 22374 define SPDIF_SCR_DMA_RX_EN_MASK (0x200U)
  0e4316: line 22375 define SPDIF_SCR_DMA_RX_EN_SHIFT (9U)
  0e4339: line 22376 define SPDIF_SCR_DMA_RX_EN(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_DMA_RX_EN_SHIFT)) & SPDIF_SCR_DMA_RX_EN_MASK)
  0e43ac: line 22377 define SPDIF_SCR_TXFIFO_CTRL_MASK (0xC00U)
  0e43d4: line 22378 define SPDIF_SCR_TXFIFO_CTRL_SHIFT (10U)
  0e43fa: line 22379 define SPDIF_SCR_TXFIFO_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_TXFIFO_CTRL_SHIFT)) & SPDIF_SCR_TXFIFO_CTRL_MASK)
  0e4473: line 22380 define SPDIF_SCR_SOFT_RESET_MASK (0x1000U)
  0e449b: line 22381 define SPDIF_SCR_SOFT_RESET_SHIFT (12U)
  0e44c0: line 22382 define SPDIF_SCR_SOFT_RESET(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_SOFT_RESET_SHIFT)) & SPDIF_SCR_SOFT_RESET_MASK)
  0e4536: line 22383 define SPDIF_SCR_LOW_POWER_MASK (0x2000U)
  0e455d: line 22384 define SPDIF_SCR_LOW_POWER_SHIFT (13U)
  0e4581: line 22385 define SPDIF_SCR_LOW_POWER(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_LOW_POWER_SHIFT)) & SPDIF_SCR_LOW_POWER_MASK)
  0e45f4: line 22386 define SPDIF_SCR_TXFIFOEMPTY_SEL_MASK (0x18000U)
  0e4622: line 22387 define SPDIF_SCR_TXFIFOEMPTY_SEL_SHIFT (15U)
  0e464c: line 22388 define SPDIF_SCR_TXFIFOEMPTY_SEL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_TXFIFOEMPTY_SEL_SHIFT)) & SPDIF_SCR_TXFIFOEMPTY_SEL_MASK)
  0e46d1: line 22389 define SPDIF_SCR_TXAUTOSYNC_MASK (0x20000U)
  0e46fa: line 22390 define SPDIF_SCR_TXAUTOSYNC_SHIFT (17U)
  0e471f: line 22391 define SPDIF_SCR_TXAUTOSYNC(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_TXAUTOSYNC_SHIFT)) & SPDIF_SCR_TXAUTOSYNC_MASK)
  0e4795: line 22392 define SPDIF_SCR_RXAUTOSYNC_MASK (0x40000U)
  0e47be: line 22393 define SPDIF_SCR_RXAUTOSYNC_SHIFT (18U)
  0e47e3: line 22394 define SPDIF_SCR_RXAUTOSYNC(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_RXAUTOSYNC_SHIFT)) & SPDIF_SCR_RXAUTOSYNC_MASK)
  0e4859: line 22395 define SPDIF_SCR_RXFIFOFULL_SEL_MASK (0x180000U)
  0e4887: line 22396 define SPDIF_SCR_RXFIFOFULL_SEL_SHIFT (19U)
  0e48b0: line 22397 define SPDIF_SCR_RXFIFOFULL_SEL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_RXFIFOFULL_SEL_SHIFT)) & SPDIF_SCR_RXFIFOFULL_SEL_MASK)
  0e4932: line 22398 define SPDIF_SCR_RXFIFO_RST_MASK (0x200000U)
  0e495c: line 22399 define SPDIF_SCR_RXFIFO_RST_SHIFT (21U)
  0e4981: line 22400 define SPDIF_SCR_RXFIFO_RST(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_RXFIFO_RST_SHIFT)) & SPDIF_SCR_RXFIFO_RST_MASK)
  0e49f7: line 22401 define SPDIF_SCR_RXFIFO_OFF_ON_MASK (0x400000U)
  0e4a24: line 22402 define SPDIF_SCR_RXFIFO_OFF_ON_SHIFT (22U)
  0e4a4c: line 22403 define SPDIF_SCR_RXFIFO_OFF_ON(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_RXFIFO_OFF_ON_SHIFT)) & SPDIF_SCR_RXFIFO_OFF_ON_MASK)
  0e4acb: line 22404 define SPDIF_SCR_RXFIFO_CTRL_MASK (0x800000U)
  0e4af6: line 22405 define SPDIF_SCR_RXFIFO_CTRL_SHIFT (23U)
  0e4b1c: line 22406 define SPDIF_SCR_RXFIFO_CTRL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SCR_RXFIFO_CTRL_SHIFT)) & SPDIF_SCR_RXFIFO_CTRL_MASK)
  0e4b95: line 22411 define SPDIF_SRCD_USYNCMODE_MASK (0x2U)
  0e4bba: line 22412 define SPDIF_SRCD_USYNCMODE_SHIFT (1U)
  0e4bde: line 22413 define SPDIF_SRCD_USYNCMODE(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRCD_USYNCMODE_SHIFT)) & SPDIF_SRCD_USYNCMODE_MASK)
  0e4c54: line 22418 define SPDIF_SRPC_GAINSEL_MASK (0x38U)
  0e4c78: line 22419 define SPDIF_SRPC_GAINSEL_SHIFT (3U)
  0e4c9a: line 22420 define SPDIF_SRPC_GAINSEL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRPC_GAINSEL_SHIFT)) & SPDIF_SRPC_GAINSEL_MASK)
  0e4d0a: line 22421 define SPDIF_SRPC_LOCK_MASK (0x40U)
  0e4d2b: line 22422 define SPDIF_SRPC_LOCK_SHIFT (6U)
  0e4d4a: line 22423 define SPDIF_SRPC_LOCK(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRPC_LOCK_SHIFT)) & SPDIF_SRPC_LOCK_MASK)
  0e4db1: line 22424 define SPDIF_SRPC_CLKSRC_SEL_MASK (0x780U)
  0e4dd9: line 22425 define SPDIF_SRPC_CLKSRC_SEL_SHIFT (7U)
  0e4dfe: line 22426 define SPDIF_SRPC_CLKSRC_SEL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRPC_CLKSRC_SEL_SHIFT)) & SPDIF_SRPC_CLKSRC_SEL_MASK)
  0e4e77: line 22431 define SPDIF_SIE_RXFIFOFUL_MASK (0x1U)
  0e4e9b: line 22432 define SPDIF_SIE_RXFIFOFUL_SHIFT (0U)
  0e4ebe: line 22433 define SPDIF_SIE_RXFIFOFUL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_RXFIFOFUL_SHIFT)) & SPDIF_SIE_RXFIFOFUL_MASK)
  0e4f31: line 22434 define SPDIF_SIE_TXEM_MASK (0x2U)
  0e4f50: line 22435 define SPDIF_SIE_TXEM_SHIFT (1U)
  0e4f6e: line 22436 define SPDIF_SIE_TXEM(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_TXEM_SHIFT)) & SPDIF_SIE_TXEM_MASK)
  0e4fd2: line 22437 define SPDIF_SIE_LOCKLOSS_MASK (0x4U)
  0e4ff5: line 22438 define SPDIF_SIE_LOCKLOSS_SHIFT (2U)
  0e5017: line 22439 define SPDIF_SIE_LOCKLOSS(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_LOCKLOSS_SHIFT)) & SPDIF_SIE_LOCKLOSS_MASK)
  0e5087: line 22440 define SPDIF_SIE_RXFIFORESYN_MASK (0x8U)
  0e50ad: line 22441 define SPDIF_SIE_RXFIFORESYN_SHIFT (3U)
  0e50d2: line 22442 define SPDIF_SIE_RXFIFORESYN(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_RXFIFORESYN_SHIFT)) & SPDIF_SIE_RXFIFORESYN_MASK)
  0e514b: line 22443 define SPDIF_SIE_RXFIFOUNOV_MASK (0x10U)
  0e5171: line 22444 define SPDIF_SIE_RXFIFOUNOV_SHIFT (4U)
  0e5195: line 22445 define SPDIF_SIE_RXFIFOUNOV(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_RXFIFOUNOV_SHIFT)) & SPDIF_SIE_RXFIFOUNOV_MASK)
  0e520b: line 22446 define SPDIF_SIE_UQERR_MASK (0x20U)
  0e522c: line 22447 define SPDIF_SIE_UQERR_SHIFT (5U)
  0e524b: line 22448 define SPDIF_SIE_UQERR(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_UQERR_SHIFT)) & SPDIF_SIE_UQERR_MASK)
  0e52b2: line 22449 define SPDIF_SIE_UQSYNC_MASK (0x40U)
  0e52d4: line 22450 define SPDIF_SIE_UQSYNC_SHIFT (6U)
  0e52f4: line 22451 define SPDIF_SIE_UQSYNC(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_UQSYNC_SHIFT)) & SPDIF_SIE_UQSYNC_MASK)
  0e535e: line 22452 define SPDIF_SIE_QRXOV_MASK (0x80U)
  0e537f: line 22453 define SPDIF_SIE_QRXOV_SHIFT (7U)
  0e539e: line 22454 define SPDIF_SIE_QRXOV(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_QRXOV_SHIFT)) & SPDIF_SIE_QRXOV_MASK)
  0e5405: line 22455 define SPDIF_SIE_QRXFUL_MASK (0x100U)
  0e5428: line 22456 define SPDIF_SIE_QRXFUL_SHIFT (8U)
  0e5448: line 22457 define SPDIF_SIE_QRXFUL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_QRXFUL_SHIFT)) & SPDIF_SIE_QRXFUL_MASK)
  0e54b2: line 22458 define SPDIF_SIE_URXOV_MASK (0x200U)
  0e54d4: line 22459 define SPDIF_SIE_URXOV_SHIFT (9U)
  0e54f3: line 22460 define SPDIF_SIE_URXOV(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_URXOV_SHIFT)) & SPDIF_SIE_URXOV_MASK)
  0e555a: line 22461 define SPDIF_SIE_URXFUL_MASK (0x400U)
  0e557d: line 22462 define SPDIF_SIE_URXFUL_SHIFT (10U)
  0e559e: line 22463 define SPDIF_SIE_URXFUL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_URXFUL_SHIFT)) & SPDIF_SIE_URXFUL_MASK)
  0e5608: line 22464 define SPDIF_SIE_BITERR_MASK (0x4000U)
  0e562c: line 22465 define SPDIF_SIE_BITERR_SHIFT (14U)
  0e564d: line 22466 define SPDIF_SIE_BITERR(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_BITERR_SHIFT)) & SPDIF_SIE_BITERR_MASK)
  0e56b7: line 22467 define SPDIF_SIE_SYMERR_MASK (0x8000U)
  0e56db: line 22468 define SPDIF_SIE_SYMERR_SHIFT (15U)
  0e56fc: line 22469 define SPDIF_SIE_SYMERR(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_SYMERR_SHIFT)) & SPDIF_SIE_SYMERR_MASK)
  0e5766: line 22470 define SPDIF_SIE_VALNOGOOD_MASK (0x10000U)
  0e578e: line 22471 define SPDIF_SIE_VALNOGOOD_SHIFT (16U)
  0e57b2: line 22472 define SPDIF_SIE_VALNOGOOD(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_VALNOGOOD_SHIFT)) & SPDIF_SIE_VALNOGOOD_MASK)
  0e5825: line 22473 define SPDIF_SIE_CNEW_MASK (0x20000U)
  0e5848: line 22474 define SPDIF_SIE_CNEW_SHIFT (17U)
  0e5867: line 22475 define SPDIF_SIE_CNEW(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_CNEW_SHIFT)) & SPDIF_SIE_CNEW_MASK)
  0e58cb: line 22476 define SPDIF_SIE_TXRESYN_MASK (0x40000U)
  0e58f1: line 22477 define SPDIF_SIE_TXRESYN_SHIFT (18U)
  0e5913: line 22478 define SPDIF_SIE_TXRESYN(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_TXRESYN_SHIFT)) & SPDIF_SIE_TXRESYN_MASK)
  0e5980: line 22479 define SPDIF_SIE_TXUNOV_MASK (0x80000U)
  0e59a5: line 22480 define SPDIF_SIE_TXUNOV_SHIFT (19U)
  0e59c6: line 22481 define SPDIF_SIE_TXUNOV(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_TXUNOV_SHIFT)) & SPDIF_SIE_TXUNOV_MASK)
  0e5a30: line 22482 define SPDIF_SIE_LOCK_MASK (0x100000U)
  0e5a54: line 22483 define SPDIF_SIE_LOCK_SHIFT (20U)
  0e5a73: line 22484 define SPDIF_SIE_LOCK(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIE_LOCK_SHIFT)) & SPDIF_SIE_LOCK_MASK)
  0e5ad7: line 22489 define SPDIF_SIC_LOCKLOSS_MASK (0x4U)
  0e5afa: line 22490 define SPDIF_SIC_LOCKLOSS_SHIFT (2U)
  0e5b1c: line 22491 define SPDIF_SIC_LOCKLOSS(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_LOCKLOSS_SHIFT)) & SPDIF_SIC_LOCKLOSS_MASK)
  0e5b8c: line 22492 define SPDIF_SIC_RXFIFORESYN_MASK (0x8U)
  0e5bb2: line 22493 define SPDIF_SIC_RXFIFORESYN_SHIFT (3U)
  0e5bd7: line 22494 define SPDIF_SIC_RXFIFORESYN(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_RXFIFORESYN_SHIFT)) & SPDIF_SIC_RXFIFORESYN_MASK)
  0e5c50: line 22495 define SPDIF_SIC_RXFIFOUNOV_MASK (0x10U)
  0e5c76: line 22496 define SPDIF_SIC_RXFIFOUNOV_SHIFT (4U)
  0e5c9a: line 22497 define SPDIF_SIC_RXFIFOUNOV(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_RXFIFOUNOV_SHIFT)) & SPDIF_SIC_RXFIFOUNOV_MASK)
  0e5d10: line 22498 define SPDIF_SIC_UQERR_MASK (0x20U)
  0e5d31: line 22499 define SPDIF_SIC_UQERR_SHIFT (5U)
  0e5d50: line 22500 define SPDIF_SIC_UQERR(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_UQERR_SHIFT)) & SPDIF_SIC_UQERR_MASK)
  0e5db7: line 22501 define SPDIF_SIC_UQSYNC_MASK (0x40U)
  0e5dd9: line 22502 define SPDIF_SIC_UQSYNC_SHIFT (6U)
  0e5df9: line 22503 define SPDIF_SIC_UQSYNC(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_UQSYNC_SHIFT)) & SPDIF_SIC_UQSYNC_MASK)
  0e5e63: line 22504 define SPDIF_SIC_QRXOV_MASK (0x80U)
  0e5e84: line 22505 define SPDIF_SIC_QRXOV_SHIFT (7U)
  0e5ea3: line 22506 define SPDIF_SIC_QRXOV(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_QRXOV_SHIFT)) & SPDIF_SIC_QRXOV_MASK)
  0e5f0a: line 22507 define SPDIF_SIC_URXOV_MASK (0x200U)
  0e5f2c: line 22508 define SPDIF_SIC_URXOV_SHIFT (9U)
  0e5f4b: line 22509 define SPDIF_SIC_URXOV(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_URXOV_SHIFT)) & SPDIF_SIC_URXOV_MASK)
  0e5fb2: line 22510 define SPDIF_SIC_BITERR_MASK (0x4000U)
  0e5fd6: line 22511 define SPDIF_SIC_BITERR_SHIFT (14U)
  0e5ff7: line 22512 define SPDIF_SIC_BITERR(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_BITERR_SHIFT)) & SPDIF_SIC_BITERR_MASK)
  0e6061: line 22513 define SPDIF_SIC_SYMERR_MASK (0x8000U)
  0e6085: line 22514 define SPDIF_SIC_SYMERR_SHIFT (15U)
  0e60a6: line 22515 define SPDIF_SIC_SYMERR(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_SYMERR_SHIFT)) & SPDIF_SIC_SYMERR_MASK)
  0e6110: line 22516 define SPDIF_SIC_VALNOGOOD_MASK (0x10000U)
  0e6138: line 22517 define SPDIF_SIC_VALNOGOOD_SHIFT (16U)
  0e615c: line 22518 define SPDIF_SIC_VALNOGOOD(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_VALNOGOOD_SHIFT)) & SPDIF_SIC_VALNOGOOD_MASK)
  0e61cf: line 22519 define SPDIF_SIC_CNEW_MASK (0x20000U)
  0e61f2: line 22520 define SPDIF_SIC_CNEW_SHIFT (17U)
  0e6211: line 22521 define SPDIF_SIC_CNEW(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_CNEW_SHIFT)) & SPDIF_SIC_CNEW_MASK)
  0e6275: line 22522 define SPDIF_SIC_TXRESYN_MASK (0x40000U)
  0e629b: line 22523 define SPDIF_SIC_TXRESYN_SHIFT (18U)
  0e62bd: line 22524 define SPDIF_SIC_TXRESYN(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_TXRESYN_SHIFT)) & SPDIF_SIC_TXRESYN_MASK)
  0e632a: line 22525 define SPDIF_SIC_TXUNOV_MASK (0x80000U)
  0e634f: line 22526 define SPDIF_SIC_TXUNOV_SHIFT (19U)
  0e6370: line 22527 define SPDIF_SIC_TXUNOV(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_TXUNOV_SHIFT)) & SPDIF_SIC_TXUNOV_MASK)
  0e63da: line 22528 define SPDIF_SIC_LOCK_MASK (0x100000U)
  0e63fe: line 22529 define SPDIF_SIC_LOCK_SHIFT (20U)
  0e641d: line 22530 define SPDIF_SIC_LOCK(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIC_LOCK_SHIFT)) & SPDIF_SIC_LOCK_MASK)
  0e6481: line 22535 define SPDIF_SIS_RXFIFOFUL_MASK (0x1U)
  0e64a5: line 22536 define SPDIF_SIS_RXFIFOFUL_SHIFT (0U)
  0e64c8: line 22537 define SPDIF_SIS_RXFIFOFUL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_RXFIFOFUL_SHIFT)) & SPDIF_SIS_RXFIFOFUL_MASK)
  0e653b: line 22538 define SPDIF_SIS_TXEM_MASK (0x2U)
  0e655a: line 22539 define SPDIF_SIS_TXEM_SHIFT (1U)
  0e6578: line 22540 define SPDIF_SIS_TXEM(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_TXEM_SHIFT)) & SPDIF_SIS_TXEM_MASK)
  0e65dc: line 22541 define SPDIF_SIS_LOCKLOSS_MASK (0x4U)
  0e65ff: line 22542 define SPDIF_SIS_LOCKLOSS_SHIFT (2U)
  0e6621: line 22543 define SPDIF_SIS_LOCKLOSS(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_LOCKLOSS_SHIFT)) & SPDIF_SIS_LOCKLOSS_MASK)
  0e6691: line 22544 define SPDIF_SIS_RXFIFORESYN_MASK (0x8U)
  0e66b7: line 22545 define SPDIF_SIS_RXFIFORESYN_SHIFT (3U)
  0e66dc: line 22546 define SPDIF_SIS_RXFIFORESYN(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_RXFIFORESYN_SHIFT)) & SPDIF_SIS_RXFIFORESYN_MASK)
  0e6755: line 22547 define SPDIF_SIS_RXFIFOUNOV_MASK (0x10U)
  0e677b: line 22548 define SPDIF_SIS_RXFIFOUNOV_SHIFT (4U)
  0e679f: line 22549 define SPDIF_SIS_RXFIFOUNOV(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_RXFIFOUNOV_SHIFT)) & SPDIF_SIS_RXFIFOUNOV_MASK)
  0e6815: line 22550 define SPDIF_SIS_UQERR_MASK (0x20U)
  0e6836: line 22551 define SPDIF_SIS_UQERR_SHIFT (5U)
  0e6855: line 22552 define SPDIF_SIS_UQERR(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_UQERR_SHIFT)) & SPDIF_SIS_UQERR_MASK)
  0e68bc: line 22553 define SPDIF_SIS_UQSYNC_MASK (0x40U)
  0e68de: line 22554 define SPDIF_SIS_UQSYNC_SHIFT (6U)
  0e68fe: line 22555 define SPDIF_SIS_UQSYNC(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_UQSYNC_SHIFT)) & SPDIF_SIS_UQSYNC_MASK)
  0e6968: line 22556 define SPDIF_SIS_QRXOV_MASK (0x80U)
  0e6989: line 22557 define SPDIF_SIS_QRXOV_SHIFT (7U)
  0e69a8: line 22558 define SPDIF_SIS_QRXOV(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_QRXOV_SHIFT)) & SPDIF_SIS_QRXOV_MASK)
  0e6a0f: line 22559 define SPDIF_SIS_QRXFUL_MASK (0x100U)
  0e6a32: line 22560 define SPDIF_SIS_QRXFUL_SHIFT (8U)
  0e6a52: line 22561 define SPDIF_SIS_QRXFUL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_QRXFUL_SHIFT)) & SPDIF_SIS_QRXFUL_MASK)
  0e6abc: line 22562 define SPDIF_SIS_URXOV_MASK (0x200U)
  0e6ade: line 22563 define SPDIF_SIS_URXOV_SHIFT (9U)
  0e6afd: line 22564 define SPDIF_SIS_URXOV(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_URXOV_SHIFT)) & SPDIF_SIS_URXOV_MASK)
  0e6b64: line 22565 define SPDIF_SIS_URXFUL_MASK (0x400U)
  0e6b87: line 22566 define SPDIF_SIS_URXFUL_SHIFT (10U)
  0e6ba8: line 22567 define SPDIF_SIS_URXFUL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_URXFUL_SHIFT)) & SPDIF_SIS_URXFUL_MASK)
  0e6c12: line 22568 define SPDIF_SIS_BITERR_MASK (0x4000U)
  0e6c36: line 22569 define SPDIF_SIS_BITERR_SHIFT (14U)
  0e6c57: line 22570 define SPDIF_SIS_BITERR(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_BITERR_SHIFT)) & SPDIF_SIS_BITERR_MASK)
  0e6cc1: line 22571 define SPDIF_SIS_SYMERR_MASK (0x8000U)
  0e6ce5: line 22572 define SPDIF_SIS_SYMERR_SHIFT (15U)
  0e6d06: line 22573 define SPDIF_SIS_SYMERR(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_SYMERR_SHIFT)) & SPDIF_SIS_SYMERR_MASK)
  0e6d70: line 22574 define SPDIF_SIS_VALNOGOOD_MASK (0x10000U)
  0e6d98: line 22575 define SPDIF_SIS_VALNOGOOD_SHIFT (16U)
  0e6dbc: line 22576 define SPDIF_SIS_VALNOGOOD(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_VALNOGOOD_SHIFT)) & SPDIF_SIS_VALNOGOOD_MASK)
  0e6e2f: line 22577 define SPDIF_SIS_CNEW_MASK (0x20000U)
  0e6e52: line 22578 define SPDIF_SIS_CNEW_SHIFT (17U)
  0e6e71: line 22579 define SPDIF_SIS_CNEW(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_CNEW_SHIFT)) & SPDIF_SIS_CNEW_MASK)
  0e6ed5: line 22580 define SPDIF_SIS_TXRESYN_MASK (0x40000U)
  0e6efb: line 22581 define SPDIF_SIS_TXRESYN_SHIFT (18U)
  0e6f1d: line 22582 define SPDIF_SIS_TXRESYN(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_TXRESYN_SHIFT)) & SPDIF_SIS_TXRESYN_MASK)
  0e6f8a: line 22583 define SPDIF_SIS_TXUNOV_MASK (0x80000U)
  0e6faf: line 22584 define SPDIF_SIS_TXUNOV_SHIFT (19U)
  0e6fd0: line 22585 define SPDIF_SIS_TXUNOV(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_TXUNOV_SHIFT)) & SPDIF_SIS_TXUNOV_MASK)
  0e703a: line 22586 define SPDIF_SIS_LOCK_MASK (0x100000U)
  0e705e: line 22587 define SPDIF_SIS_LOCK_SHIFT (20U)
  0e707d: line 22588 define SPDIF_SIS_LOCK(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SIS_LOCK_SHIFT)) & SPDIF_SIS_LOCK_MASK)
  0e70e1: line 22593 define SPDIF_SRL_RXDATALEFT_MASK (0xFFFFFFU)
  0e710b: line 22594 define SPDIF_SRL_RXDATALEFT_SHIFT (0U)
  0e712f: line 22595 define SPDIF_SRL_RXDATALEFT(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRL_RXDATALEFT_SHIFT)) & SPDIF_SRL_RXDATALEFT_MASK)
  0e71a5: line 22600 define SPDIF_SRR_RXDATARIGHT_MASK (0xFFFFFFU)
  0e71d0: line 22601 define SPDIF_SRR_RXDATARIGHT_SHIFT (0U)
  0e71f5: line 22602 define SPDIF_SRR_RXDATARIGHT(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRR_RXDATARIGHT_SHIFT)) & SPDIF_SRR_RXDATARIGHT_MASK)
  0e726e: line 22607 define SPDIF_SRCSH_RXCCHANNEL_H_MASK (0xFFFFFFU)
  0e729c: line 22608 define SPDIF_SRCSH_RXCCHANNEL_H_SHIFT (0U)
  0e72c4: line 22609 define SPDIF_SRCSH_RXCCHANNEL_H(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRCSH_RXCCHANNEL_H_SHIFT)) & SPDIF_SRCSH_RXCCHANNEL_H_MASK)
  0e7346: line 22614 define SPDIF_SRCSL_RXCCHANNEL_L_MASK (0xFFFFFFU)
  0e7374: line 22615 define SPDIF_SRCSL_RXCCHANNEL_L_SHIFT (0U)
  0e739c: line 22616 define SPDIF_SRCSL_RXCCHANNEL_L(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRCSL_RXCCHANNEL_L_SHIFT)) & SPDIF_SRCSL_RXCCHANNEL_L_MASK)
  0e741e: line 22621 define SPDIF_SRU_RXUCHANNEL_MASK (0xFFFFFFU)
  0e7448: line 22622 define SPDIF_SRU_RXUCHANNEL_SHIFT (0U)
  0e746c: line 22623 define SPDIF_SRU_RXUCHANNEL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRU_RXUCHANNEL_SHIFT)) & SPDIF_SRU_RXUCHANNEL_MASK)
  0e74e2: line 22628 define SPDIF_SRQ_RXQCHANNEL_MASK (0xFFFFFFU)
  0e750c: line 22629 define SPDIF_SRQ_RXQCHANNEL_SHIFT (0U)
  0e7530: line 22630 define SPDIF_SRQ_RXQCHANNEL(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRQ_RXQCHANNEL_SHIFT)) & SPDIF_SRQ_RXQCHANNEL_MASK)
  0e75a6: line 22635 define SPDIF_STL_TXDATALEFT_MASK (0xFFFFFFU)
  0e75d0: line 22636 define SPDIF_STL_TXDATALEFT_SHIFT (0U)
  0e75f4: line 22637 define SPDIF_STL_TXDATALEFT(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STL_TXDATALEFT_SHIFT)) & SPDIF_STL_TXDATALEFT_MASK)
  0e766a: line 22642 define SPDIF_STR_TXDATARIGHT_MASK (0xFFFFFFU)
  0e7695: line 22643 define SPDIF_STR_TXDATARIGHT_SHIFT (0U)
  0e76ba: line 22644 define SPDIF_STR_TXDATARIGHT(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STR_TXDATARIGHT_SHIFT)) & SPDIF_STR_TXDATARIGHT_MASK)
  0e7733: line 22649 define SPDIF_STCSCH_TXCCHANNELCONS_H_MASK (0xFFFFFFU)
  0e7766: line 22650 define SPDIF_STCSCH_TXCCHANNELCONS_H_SHIFT (0U)
  0e7793: line 22651 define SPDIF_STCSCH_TXCCHANNELCONS_H(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STCSCH_TXCCHANNELCONS_H_SHIFT)) & SPDIF_STCSCH_TXCCHANNELCONS_H_MASK)
  0e7824: line 22656 define SPDIF_STCSCL_TXCCHANNELCONS_L_MASK (0xFFFFFFU)
  0e7857: line 22657 define SPDIF_STCSCL_TXCCHANNELCONS_L_SHIFT (0U)
  0e7884: line 22658 define SPDIF_STCSCL_TXCCHANNELCONS_L(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STCSCL_TXCCHANNELCONS_L_SHIFT)) & SPDIF_STCSCL_TXCCHANNELCONS_L_MASK)
  0e7915: line 22663 define SPDIF_SRFM_FREQMEAS_MASK (0xFFFFFFU)
  0e793e: line 22664 define SPDIF_SRFM_FREQMEAS_SHIFT (0U)
  0e7961: line 22665 define SPDIF_SRFM_FREQMEAS(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_SRFM_FREQMEAS_SHIFT)) & SPDIF_SRFM_FREQMEAS_MASK)
  0e79d4: line 22670 define SPDIF_STC_TXCLK_DF_MASK (0x7FU)
  0e79f8: line 22671 define SPDIF_STC_TXCLK_DF_SHIFT (0U)
  0e7a1a: line 22672 define SPDIF_STC_TXCLK_DF(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STC_TXCLK_DF_SHIFT)) & SPDIF_STC_TXCLK_DF_MASK)
  0e7a8a: line 22673 define SPDIF_STC_TX_ALL_CLK_EN_MASK (0x80U)
  0e7ab3: line 22674 define SPDIF_STC_TX_ALL_CLK_EN_SHIFT (7U)
  0e7ada: line 22675 define SPDIF_STC_TX_ALL_CLK_EN(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STC_TX_ALL_CLK_EN_SHIFT)) & SPDIF_STC_TX_ALL_CLK_EN_MASK)
  0e7b59: line 22676 define SPDIF_STC_TXCLK_SOURCE_MASK (0x700U)
  0e7b82: line 22677 define SPDIF_STC_TXCLK_SOURCE_SHIFT (8U)
  0e7ba8: line 22678 define SPDIF_STC_TXCLK_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STC_TXCLK_SOURCE_SHIFT)) & SPDIF_STC_TXCLK_SOURCE_MASK)
  0e7c24: line 22679 define SPDIF_STC_SYSCLK_DF_MASK (0xFF800U)
  0e7c4c: line 22680 define SPDIF_STC_SYSCLK_DF_SHIFT (11U)
  0e7c70: line 22681 define SPDIF_STC_SYSCLK_DF(x) (((uint32_t)(((uint32_t)(x)) << SPDIF_STC_SYSCLK_DF_SHIFT)) & SPDIF_STC_SYSCLK_DF_MASK)
  0e7ce3: line 22692 define SPDIF_BASE (0x40380000u)
  0e7d00: line 22694 define SPDIF ((SPDIF_Type *)SPDIF_BASE)
  0e7d25: line 22696 define SPDIF_BASE_ADDRS { SPDIF_BASE }
  0e7d49: line 22698 define SPDIF_BASE_PTRS { SPDIF }
  0e7d67: line 22700 define SPDIF_IRQS { SPDIF_IRQn }
  0e7d85: line 22737 define SRC_SCR_MASK_WDOG_RST_MASK (0x780U)
  0e7dad: line 22738 define SRC_SCR_MASK_WDOG_RST_SHIFT (7U)
  0e7dd2: line 22739 define SRC_SCR_MASK_WDOG_RST(x) (((uint32_t)(((uint32_t)(x)) << SRC_SCR_MASK_WDOG_RST_SHIFT)) & SRC_SCR_MASK_WDOG_RST_MASK)
  0e7e4b: line 22740 define SRC_SCR_CORE0_RST_MASK (0x2000U)
  0e7e70: line 22741 define SRC_SCR_CORE0_RST_SHIFT (13U)
  0e7e92: line 22742 define SRC_SCR_CORE0_RST(x) (((uint32_t)(((uint32_t)(x)) << SRC_SCR_CORE0_RST_SHIFT)) & SRC_SCR_CORE0_RST_MASK)
  0e7eff: line 22743 define SRC_SCR_CORE0_DBG_RST_MASK (0x20000U)
  0e7f29: line 22744 define SRC_SCR_CORE0_DBG_RST_SHIFT (17U)
  0e7f4f: line 22745 define SRC_SCR_CORE0_DBG_RST(x) (((uint32_t)(((uint32_t)(x)) << SRC_SCR_CORE0_DBG_RST_SHIFT)) & SRC_SCR_CORE0_DBG_RST_MASK)
  0e7fc8: line 22746 define SRC_SCR_DBG_RST_MSK_PG_MASK (0x2000000U)
  0e7ff5: line 22747 define SRC_SCR_DBG_RST_MSK_PG_SHIFT (25U)
  0e801c: line 22748 define SRC_SCR_DBG_RST_MSK_PG(x) (((uint32_t)(((uint32_t)(x)) << SRC_SCR_DBG_RST_MSK_PG_SHIFT)) & SRC_SCR_DBG_RST_MSK_PG_MASK)
  0e8098: line 22749 define SRC_SCR_MASK_WDOG3_RST_MASK (0xF0000000U)
  0e80c6: line 22750 define SRC_SCR_MASK_WDOG3_RST_SHIFT (28U)
  0e80ed: line 22751 define SRC_SCR_MASK_WDOG3_RST(x) (((uint32_t)(((uint32_t)(x)) << SRC_SCR_MASK_WDOG3_RST_SHIFT)) & SRC_SCR_MASK_WDOG3_RST_MASK)
  0e8169: line 22756 define SRC_SBMR1_BOOT_CFG1_MASK (0xFFU)
  0e818e: line 22757 define SRC_SBMR1_BOOT_CFG1_SHIFT (0U)
  0e81b1: line 22758 define SRC_SBMR1_BOOT_CFG1(x) (((uint32_t)(((uint32_t)(x)) << SRC_SBMR1_BOOT_CFG1_SHIFT)) & SRC_SBMR1_BOOT_CFG1_MASK)
  0e8224: line 22759 define SRC_SBMR1_BOOT_CFG2_MASK (0xFF00U)
  0e824b: line 22760 define SRC_SBMR1_BOOT_CFG2_SHIFT (8U)
  0e826e: line 22761 define SRC_SBMR1_BOOT_CFG2(x) (((uint32_t)(((uint32_t)(x)) << SRC_SBMR1_BOOT_CFG2_SHIFT)) & SRC_SBMR1_BOOT_CFG2_MASK)
  0e82e1: line 22762 define SRC_SBMR1_BOOT_CFG3_MASK (0xFF0000U)
  0e830a: line 22763 define SRC_SBMR1_BOOT_CFG3_SHIFT (16U)
  0e832e: line 22764 define SRC_SBMR1_BOOT_CFG3(x) (((uint32_t)(((uint32_t)(x)) << SRC_SBMR1_BOOT_CFG3_SHIFT)) & SRC_SBMR1_BOOT_CFG3_MASK)
  0e83a1: line 22765 define SRC_SBMR1_BOOT_CFG4_MASK (0xFF000000U)
  0e83cc: line 22766 define SRC_SBMR1_BOOT_CFG4_SHIFT (24U)
  0e83f0: line 22767 define SRC_SBMR1_BOOT_CFG4(x) (((uint32_t)(((uint32_t)(x)) << SRC_SBMR1_BOOT_CFG4_SHIFT)) & SRC_SBMR1_BOOT_CFG4_MASK)
  0e8463: line 22772 define SRC_SRSR_IPP_RESET_B_MASK (0x1U)
  0e8488: line 22773 define SRC_SRSR_IPP_RESET_B_SHIFT (0U)
  0e84ac: line 22774 define SRC_SRSR_IPP_RESET_B(x) (((uint32_t)(((uint32_t)(x)) << SRC_SRSR_IPP_RESET_B_SHIFT)) & SRC_SRSR_IPP_RESET_B_MASK)
  0e8522: line 22775 define SRC_SRSR_LOCKUP_SYSRESETREQ_MASK (0x2U)
  0e854e: line 22776 define SRC_SRSR_LOCKUP_SYSRESETREQ_SHIFT (1U)
  0e8579: line 22777 define SRC_SRSR_LOCKUP_SYSRESETREQ(x) (((uint32_t)(((uint32_t)(x)) << SRC_SRSR_LOCKUP_SYSRESETREQ_SHIFT)) & SRC_SRSR_LOCKUP_SYSRESETREQ_MASK)
  0e8604: line 22778 define SRC_SRSR_CSU_RESET_B_MASK (0x4U)
  0e8629: line 22779 define SRC_SRSR_CSU_RESET_B_SHIFT (2U)
  0e864d: line 22780 define SRC_SRSR_CSU_RESET_B(x) (((uint32_t)(((uint32_t)(x)) << SRC_SRSR_CSU_RESET_B_SHIFT)) & SRC_SRSR_CSU_RESET_B_MASK)
  0e86c3: line 22781 define SRC_SRSR_IPP_USER_RESET_B_MASK (0x8U)
  0e86ed: line 22782 define SRC_SRSR_IPP_USER_RESET_B_SHIFT (3U)
  0e8716: line 22783 define SRC_SRSR_IPP_USER_RESET_B(x) (((uint32_t)(((uint32_t)(x)) << SRC_SRSR_IPP_USER_RESET_B_SHIFT)) & SRC_SRSR_IPP_USER_RESET_B_MASK)
  0e879b: line 22784 define SRC_SRSR_WDOG_RST_B_MASK (0x10U)
  0e87c0: line 22785 define SRC_SRSR_WDOG_RST_B_SHIFT (4U)
  0e87e3: line 22786 define SRC_SRSR_WDOG_RST_B(x) (((uint32_t)(((uint32_t)(x)) << SRC_SRSR_WDOG_RST_B_SHIFT)) & SRC_SRSR_WDOG_RST_B_MASK)
  0e8856: line 22787 define SRC_SRSR_JTAG_RST_B_MASK (0x20U)
  0e887b: line 22788 define SRC_SRSR_JTAG_RST_B_SHIFT (5U)
  0e889e: line 22789 define SRC_SRSR_JTAG_RST_B(x) (((uint32_t)(((uint32_t)(x)) << SRC_SRSR_JTAG_RST_B_SHIFT)) & SRC_SRSR_JTAG_RST_B_MASK)
  0e8911: line 22790 define SRC_SRSR_JTAG_SW_RST_MASK (0x40U)
  0e8937: line 22791 define SRC_SRSR_JTAG_SW_RST_SHIFT (6U)
  0e895b: line 22792 define SRC_SRSR_JTAG_SW_RST(x) (((uint32_t)(((uint32_t)(x)) << SRC_SRSR_JTAG_SW_RST_SHIFT)) & SRC_SRSR_JTAG_SW_RST_MASK)
  0e89d1: line 22793 define SRC_SRSR_WDOG3_RST_B_MASK (0x80U)
  0e89f7: line 22794 define SRC_SRSR_WDOG3_RST_B_SHIFT (7U)
  0e8a1b: line 22795 define SRC_SRSR_WDOG3_RST_B(x) (((uint32_t)(((uint32_t)(x)) << SRC_SRSR_WDOG3_RST_B_SHIFT)) & SRC_SRSR_WDOG3_RST_B_MASK)
  0e8a91: line 22796 define SRC_SRSR_TEMPSENSE_RST_B_MASK (0x100U)
  0e8abc: line 22797 define SRC_SRSR_TEMPSENSE_RST_B_SHIFT (8U)
  0e8ae4: line 22798 define SRC_SRSR_TEMPSENSE_RST_B(x) (((uint32_t)(((uint32_t)(x)) << SRC_SRSR_TEMPSENSE_RST_B_SHIFT)) & SRC_SRSR_TEMPSENSE_RST_B_MASK)
  0e8b66: line 22803 define SRC_SBMR2_SEC_CONFIG_MASK (0x3U)
  0e8b8b: line 22804 define SRC_SBMR2_SEC_CONFIG_SHIFT (0U)
  0e8baf: line 22805 define SRC_SBMR2_SEC_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << SRC_SBMR2_SEC_CONFIG_SHIFT)) & SRC_SBMR2_SEC_CONFIG_MASK)
  0e8c25: line 22806 define SRC_SBMR2_DIR_BT_DIS_MASK (0x8U)
  0e8c4a: line 22807 define SRC_SBMR2_DIR_BT_DIS_SHIFT (3U)
  0e8c6e: line 22808 define SRC_SBMR2_DIR_BT_DIS(x) (((uint32_t)(((uint32_t)(x)) << SRC_SBMR2_DIR_BT_DIS_SHIFT)) & SRC_SBMR2_DIR_BT_DIS_MASK)
  0e8ce4: line 22809 define SRC_SBMR2_BT_FUSE_SEL_MASK (0x10U)
  0e8d0b: line 22810 define SRC_SBMR2_BT_FUSE_SEL_SHIFT (4U)
  0e8d30: line 22811 define SRC_SBMR2_BT_FUSE_SEL(x) (((uint32_t)(((uint32_t)(x)) << SRC_SBMR2_BT_FUSE_SEL_SHIFT)) & SRC_SBMR2_BT_FUSE_SEL_MASK)
  0e8da9: line 22812 define SRC_SBMR2_BMOD_MASK (0x3000000U)
  0e8dce: line 22813 define SRC_SBMR2_BMOD_SHIFT (24U)
  0e8ded: line 22814 define SRC_SBMR2_BMOD(x) (((uint32_t)(((uint32_t)(x)) << SRC_SBMR2_BMOD_SHIFT)) & SRC_SBMR2_BMOD_MASK)
  0e8e51: line 22819 define SRC_GPR_PERSISTENT_ARG0_MASK (0xFFFFFFFFU)
  0e8e80: line 22820 define SRC_GPR_PERSISTENT_ARG0_SHIFT (0U)
  0e8ea7: line 22821 define SRC_GPR_PERSISTENT_ARG0(x) (((uint32_t)(((uint32_t)(x)) << SRC_GPR_PERSISTENT_ARG0_SHIFT)) & SRC_GPR_PERSISTENT_ARG0_MASK)
  0e8f26: line 22822 define SRC_GPR_PERSISTENT_ENTRY0_MASK (0xFFFFFFFFU)
  0e8f57: line 22823 define SRC_GPR_PERSISTENT_ENTRY0_SHIFT (0U)
  0e8f80: line 22824 define SRC_GPR_PERSISTENT_ENTRY0(x) (((uint32_t)(((uint32_t)(x)) << SRC_GPR_PERSISTENT_ENTRY0_SHIFT)) & SRC_GPR_PERSISTENT_ENTRY0_MASK)
  0e9005: line 22828 define SRC_GPR_COUNT (10U)
  0e901d: line 22838 define SRC_BASE (0x400F8000u)
  0e9038: line 22840 define SRC ((SRC_Type *)SRC_BASE)
  0e9057: line 22842 define SRC_BASE_ADDRS { SRC_BASE }
  0e9077: line 22844 define SRC_BASE_PTRS { SRC }
  0e9091: line 22846 define SRC_IRQS { SRC_IRQn }
  0e90ab: line 22848 define SRC_SCR_MWDR_MASK SRC_SCR_MASK_WDOG_RST_MASK
  0e90dc: line 22849 define SRC_SCR_MWDR_SHIFT SRC_SCR_MASK_WDOG_RST_SHIFT
  0e910f: line 22850 define SRC_SCR_MWDR(x) SRC_SCR_MASK_WDOG_RST(x)
  0e913c: line 22851 define SRC_SRSR_WDOG_MASK SRC_SRSR_WDOG_RST_B_MASK
  0e916c: line 22852 define SRC_SRSR_WDOG_SHIFT SRC_SRSR_WDOG_RST_B_SHIFT
  0e919e: line 22853 define SRC_SRSR_WDOG(x) SRC_SRSR_WDOG_RST_B(x)
  0e91ca: line 22854 define SRC_SRSR_JTAG_MASK SRC_SRSR_JTAG_RST_B_MASK
  0e91fa: line 22855 define SRC_SRSR_JTAG_SHIFT SRC_SRSR_JTAG_RST_B_SHIFT
  0e922c: line 22856 define SRC_SRSR_JTAG(x) SRC_SRSR_JTAG_RST_B(x)
  0e9258: line 22857 define SRC_SRSR_SJC_MASK SRC_SRSR_JTAG_SW_RST_MASK
  0e9288: line 22858 define SRC_SRSR_SJC_SHIFT SRC_SRSR_JTAG_SW_RST_SHIFT
  0e92ba: line 22859 define SRC_SRSR_SJC(x) SRC_SRSR_JTAG_SW_RST(x)
  0e92e6: line 22860 define SRC_SRSR_TSR_MASK SRC_SRSR_TEMPSENSE_RST_B_MASK
  0e931a: line 22861 define SRC_SRSR_TSR_SHIFT SRC_SRSR_TEMPSENSE_RST_B_SHIFT
  0e9350: line 22862 define SRC_SRSR_TSR(x) SRC_SRSR_TEMPSENSE_RST_B(x)
  0e9380: line 22864 define SRC_SRSR_W1C_BITS_MASK ( SRC_SRSR_WDOG3_RST_B_MASK | SRC_SRSR_JTAG_SW_RST_MASK | SRC_SRSR_JTAG_RST_B_MASK | SRC_SRSR_WDOG_RST_B_MASK | SRC_SRSR_IPP_USER_RESET_B_MASK | SRC_SRSR_CSU_RESET_B_MASK | SRC_SRSR_LOCKUP_SYSRESETREQ_MASK | SRC_SRSR_IPP_RESET_B_MASK)
  0e9486: line 22917 define TEMPMON_TEMPSENSE0_POWER_DOWN_MASK (0x1U)
  0e94b4: line 22918 define TEMPMON_TEMPSENSE0_POWER_DOWN_SHIFT (0U)
  0e94e1: line 22919 define TEMPMON_TEMPSENSE0_POWER_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_POWER_DOWN_MASK)
  0e9572: line 22920 define TEMPMON_TEMPSENSE0_MEASURE_TEMP_MASK (0x2U)
  0e95a2: line 22921 define TEMPMON_TEMPSENSE0_MEASURE_TEMP_SHIFT (1U)
  0e95d1: line 22922 define TEMPMON_TEMPSENSE0_MEASURE_TEMP(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_MEASURE_TEMP_SHIFT)) & TEMPMON_TEMPSENSE0_MEASURE_TEMP_MASK)
  0e9668: line 22923 define TEMPMON_TEMPSENSE0_FINISHED_MASK (0x4U)
  0e9694: line 22924 define TEMPMON_TEMPSENSE0_FINISHED_SHIFT (2U)
  0e96bf: line 22925 define TEMPMON_TEMPSENSE0_FINISHED(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_FINISHED_SHIFT)) & TEMPMON_TEMPSENSE0_FINISHED_MASK)
  0e974a: line 22926 define TEMPMON_TEMPSENSE0_TEMP_CNT_MASK (0xFFF00U)
  0e977a: line 22927 define TEMPMON_TEMPSENSE0_TEMP_CNT_SHIFT (8U)
  0e97a5: line 22928 define TEMPMON_TEMPSENSE0_TEMP_CNT(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_TEMP_CNT_SHIFT)) & TEMPMON_TEMPSENSE0_TEMP_CNT_MASK)
  0e9830: line 22929 define TEMPMON_TEMPSENSE0_ALARM_VALUE_MASK (0xFFF00000U)
  0e9866: line 22930 define TEMPMON_TEMPSENSE0_ALARM_VALUE_SHIFT (20U)
  0e9895: line 22931 define TEMPMON_TEMPSENSE0_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE0_ALARM_VALUE_MASK)
  0e9929: line 22936 define TEMPMON_TEMPSENSE0_SET_POWER_DOWN_MASK (0x1U)
  0e995b: line 22937 define TEMPMON_TEMPSENSE0_SET_POWER_DOWN_SHIFT (0U)
  0e998c: line 22938 define TEMPMON_TEMPSENSE0_SET_POWER_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_SET_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_SET_POWER_DOWN_MASK)
  0e9a29: line 22939 define TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_MASK (0x2U)
  0e9a5d: line 22940 define TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_SHIFT (1U)
  0e9a90: line 22941 define TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_SHIFT)) & TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_MASK)
  0e9b33: line 22942 define TEMPMON_TEMPSENSE0_SET_FINISHED_MASK (0x4U)
  0e9b63: line 22943 define TEMPMON_TEMPSENSE0_SET_FINISHED_SHIFT (2U)
  0e9b92: line 22944 define TEMPMON_TEMPSENSE0_SET_FINISHED(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_SET_FINISHED_SHIFT)) & TEMPMON_TEMPSENSE0_SET_FINISHED_MASK)
  0e9c29: line 22945 define TEMPMON_TEMPSENSE0_SET_TEMP_CNT_MASK (0xFFF00U)
  0e9c5d: line 22946 define TEMPMON_TEMPSENSE0_SET_TEMP_CNT_SHIFT (8U)
  0e9c8c: line 22947 define TEMPMON_TEMPSENSE0_SET_TEMP_CNT(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_SET_TEMP_CNT_SHIFT)) & TEMPMON_TEMPSENSE0_SET_TEMP_CNT_MASK)
  0e9d23: line 22948 define TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_MASK (0xFFF00000U)
  0e9d5d: line 22949 define TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_SHIFT (20U)
  0e9d90: line 22950 define TEMPMON_TEMPSENSE0_SET_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_MASK)
  0e9e30: line 22955 define TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_MASK (0x1U)
  0e9e62: line 22956 define TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_SHIFT (0U)
  0e9e93: line 22957 define TEMPMON_TEMPSENSE0_CLR_POWER_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_MASK)
  0e9f30: line 22958 define TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_MASK (0x2U)
  0e9f64: line 22959 define TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_SHIFT (1U)
  0e9f97: line 22960 define TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_SHIFT)) & TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_MASK)
  0ea03a: line 22961 define TEMPMON_TEMPSENSE0_CLR_FINISHED_MASK (0x4U)
  0ea06a: line 22962 define TEMPMON_TEMPSENSE0_CLR_FINISHED_SHIFT (2U)
  0ea099: line 22963 define TEMPMON_TEMPSENSE0_CLR_FINISHED(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_CLR_FINISHED_SHIFT)) & TEMPMON_TEMPSENSE0_CLR_FINISHED_MASK)
  0ea130: line 22964 define TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_MASK (0xFFF00U)
  0ea164: line 22965 define TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_SHIFT (8U)
  0ea193: line 22966 define TEMPMON_TEMPSENSE0_CLR_TEMP_CNT(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_SHIFT)) & TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_MASK)
  0ea22a: line 22967 define TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_MASK (0xFFF00000U)
  0ea264: line 22968 define TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_SHIFT (20U)
  0ea297: line 22969 define TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_MASK)
  0ea337: line 22974 define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK (0x1U)
  0ea369: line 22975 define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT (0U)
  0ea39a: line 22976 define TEMPMON_TEMPSENSE0_TOG_POWER_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK)
  0ea437: line 22977 define TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_MASK (0x2U)
  0ea46b: line 22978 define TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_SHIFT (1U)
  0ea49e: line 22979 define TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_MASK)
  0ea541: line 22980 define TEMPMON_TEMPSENSE0_TOG_FINISHED_MASK (0x4U)
  0ea571: line 22981 define TEMPMON_TEMPSENSE0_TOG_FINISHED_SHIFT (2U)
  0ea5a0: line 22982 define TEMPMON_TEMPSENSE0_TOG_FINISHED(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_FINISHED_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_FINISHED_MASK)
  0ea637: line 22983 define TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_MASK (0xFFF00U)
  0ea66b: line 22984 define TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_SHIFT (8U)
  0ea69a: line 22985 define TEMPMON_TEMPSENSE0_TOG_TEMP_CNT(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_MASK)
  0ea731: line 22986 define TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_MASK (0xFFF00000U)
  0ea76b: line 22987 define TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_SHIFT (20U)
  0ea79e: line 22988 define TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_MASK)
  0ea83e: line 22993 define TEMPMON_TEMPSENSE1_MEASURE_FREQ_MASK (0xFFFFU)
  0ea871: line 22994 define TEMPMON_TEMPSENSE1_MEASURE_FREQ_SHIFT (0U)
  0ea8a0: line 22995 define TEMPMON_TEMPSENSE1_MEASURE_FREQ(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE1_MEASURE_FREQ_SHIFT)) & TEMPMON_TEMPSENSE1_MEASURE_FREQ_MASK)
  0ea937: line 23000 define TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_MASK (0xFFFFU)
  0ea96e: line 23001 define TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_SHIFT (0U)
  0ea9a1: line 23002 define TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_SHIFT)) & TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_MASK)
  0eaa44: line 23007 define TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_MASK (0xFFFFU)
  0eaa7b: line 23008 define TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_SHIFT (0U)
  0eaaae: line 23009 define TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_SHIFT)) & TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_MASK)
  0eab51: line 23014 define TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_MASK (0xFFFFU)
  0eab88: line 23015 define TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_SHIFT (0U)
  0eabbb: line 23016 define TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_SHIFT)) & TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_MASK)
  0eac5e: line 23021 define TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_MASK (0xFFFU)
  0eac93: line 23022 define TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_SHIFT (0U)
  0eacc5: line 23023 define TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_MASK)
  0ead65: line 23024 define TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_MASK (0xFFF0000U)
  0eada0: line 23025 define TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_SHIFT (16U)
  0eadd5: line 23026 define TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_MASK)
  0eae7b: line 23031 define TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_MASK (0xFFFU)
  0eaeb4: line 23032 define TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_SHIFT (0U)
  0eaeea: line 23033 define TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_MASK)
  0eaf96: line 23034 define TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_MASK (0xFFF0000U)
  0eafd5: line 23035 define TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_SHIFT (16U)
  0eb00e: line 23036 define TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_MASK)
  0eb0c0: line 23041 define TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_MASK (0xFFFU)
  0eb0f9: line 23042 define TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_SHIFT (0U)
  0eb12f: line 23043 define TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_MASK)
  0eb1db: line 23044 define TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_MASK (0xFFF0000U)
  0eb21a: line 23045 define TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_SHIFT (16U)
  0eb253: line 23046 define TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_MASK)
  0eb305: line 23051 define TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_MASK (0xFFFU)
  0eb33e: line 23052 define TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_SHIFT (0U)
  0eb374: line 23053 define TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_MASK)
  0eb420: line 23054 define TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_MASK (0xFFF0000U)
  0eb45f: line 23055 define TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_SHIFT (16U)
  0eb498: line 23056 define TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_SHIFT)) & TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_MASK)
  0eb54a: line 23067 define TEMPMON_BASE (0x400D8000u)
  0eb569: line 23069 define TEMPMON ((TEMPMON_Type *)TEMPMON_BASE)
  0eb594: line 23071 define TEMPMON_BASE_ADDRS { TEMPMON_BASE }
  0eb5bc: line 23073 define TEMPMON_BASE_PTRS { TEMPMON }
  0eb5de: line 23121 define TMR_COMP1_COMPARISON_1_MASK (0xFFFFU)
  0eb608: line 23122 define TMR_COMP1_COMPARISON_1_SHIFT (0U)
  0eb62e: line 23123 define TMR_COMP1_COMPARISON_1(x) (((uint16_t)(((uint16_t)(x)) << TMR_COMP1_COMPARISON_1_SHIFT)) & TMR_COMP1_COMPARISON_1_MASK)
  0eb6aa: line 23127 define TMR_COMP1_COUNT (4U)
  0eb6c3: line 23131 define TMR_COMP2_COMPARISON_2_MASK (0xFFFFU)
  0eb6ed: line 23132 define TMR_COMP2_COMPARISON_2_SHIFT (0U)
  0eb713: line 23133 define TMR_COMP2_COMPARISON_2(x) (((uint16_t)(((uint16_t)(x)) << TMR_COMP2_COMPARISON_2_SHIFT)) & TMR_COMP2_COMPARISON_2_MASK)
  0eb78f: line 23137 define TMR_COMP2_COUNT (4U)
  0eb7a8: line 23141 define TMR_CAPT_CAPTURE_MASK (0xFFFFU)
  0eb7cc: line 23142 define TMR_CAPT_CAPTURE_SHIFT (0U)
  0eb7ec: line 23143 define TMR_CAPT_CAPTURE(x) (((uint16_t)(((uint16_t)(x)) << TMR_CAPT_CAPTURE_SHIFT)) & TMR_CAPT_CAPTURE_MASK)
  0eb856: line 23147 define TMR_CAPT_COUNT (4U)
  0eb86e: line 23151 define TMR_LOAD_LOAD_MASK (0xFFFFU)
  0eb88f: line 23152 define TMR_LOAD_LOAD_SHIFT (0U)
  0eb8ac: line 23153 define TMR_LOAD_LOAD(x) (((uint16_t)(((uint16_t)(x)) << TMR_LOAD_LOAD_SHIFT)) & TMR_LOAD_LOAD_MASK)
  0eb90d: line 23157 define TMR_LOAD_COUNT (4U)
  0eb925: line 23161 define TMR_HOLD_HOLD_MASK (0xFFFFU)
  0eb946: line 23162 define TMR_HOLD_HOLD_SHIFT (0U)
  0eb963: line 23163 define TMR_HOLD_HOLD(x) (((uint16_t)(((uint16_t)(x)) << TMR_HOLD_HOLD_SHIFT)) & TMR_HOLD_HOLD_MASK)
  0eb9c4: line 23167 define TMR_HOLD_COUNT (4U)
  0eb9dc: line 23171 define TMR_CNTR_COUNTER_MASK (0xFFFFU)
  0eba00: line 23172 define TMR_CNTR_COUNTER_SHIFT (0U)
  0eba20: line 23173 define TMR_CNTR_COUNTER(x) (((uint16_t)(((uint16_t)(x)) << TMR_CNTR_COUNTER_SHIFT)) & TMR_CNTR_COUNTER_MASK)
  0eba8a: line 23177 define TMR_CNTR_COUNT (4U)
  0ebaa2: line 23181 define TMR_CTRL_OUTMODE_MASK (0x7U)
  0ebac3: line 23182 define TMR_CTRL_OUTMODE_SHIFT (0U)
  0ebae3: line 23183 define TMR_CTRL_OUTMODE(x) (((uint16_t)(((uint16_t)(x)) << TMR_CTRL_OUTMODE_SHIFT)) & TMR_CTRL_OUTMODE_MASK)
  0ebb4d: line 23184 define TMR_CTRL_COINIT_MASK (0x8U)
  0ebb6d: line 23185 define TMR_CTRL_COINIT_SHIFT (3U)
  0ebb8c: line 23186 define TMR_CTRL_COINIT(x) (((uint16_t)(((uint16_t)(x)) << TMR_CTRL_COINIT_SHIFT)) & TMR_CTRL_COINIT_MASK)
  0ebbf3: line 23187 define TMR_CTRL_DIR_MASK (0x10U)
  0ebc11: line 23188 define TMR_CTRL_DIR_SHIFT (4U)
  0ebc2d: line 23189 define TMR_CTRL_DIR(x) (((uint16_t)(((uint16_t)(x)) << TMR_CTRL_DIR_SHIFT)) & TMR_CTRL_DIR_MASK)
  0ebc8b: line 23190 define TMR_CTRL_LENGTH_MASK (0x20U)
  0ebcac: line 23191 define TMR_CTRL_LENGTH_SHIFT (5U)
  0ebccb: line 23192 define TMR_CTRL_LENGTH(x) (((uint16_t)(((uint16_t)(x)) << TMR_CTRL_LENGTH_SHIFT)) & TMR_CTRL_LENGTH_MASK)
  0ebd32: line 23193 define TMR_CTRL_ONCE_MASK (0x40U)
  0ebd51: line 23194 define TMR_CTRL_ONCE_SHIFT (6U)
  0ebd6e: line 23195 define TMR_CTRL_ONCE(x) (((uint16_t)(((uint16_t)(x)) << TMR_CTRL_ONCE_SHIFT)) & TMR_CTRL_ONCE_MASK)
  0ebdcf: line 23196 define TMR_CTRL_SCS_MASK (0x180U)
  0ebdee: line 23197 define TMR_CTRL_SCS_SHIFT (7U)
  0ebe0a: line 23198 define TMR_CTRL_SCS(x) (((uint16_t)(((uint16_t)(x)) << TMR_CTRL_SCS_SHIFT)) & TMR_CTRL_SCS_MASK)
  0ebe68: line 23199 define TMR_CTRL_PCS_MASK (0x1E00U)
  0ebe88: line 23200 define TMR_CTRL_PCS_SHIFT (9U)
  0ebea4: line 23201 define TMR_CTRL_PCS(x) (((uint16_t)(((uint16_t)(x)) << TMR_CTRL_PCS_SHIFT)) & TMR_CTRL_PCS_MASK)
  0ebf02: line 23202 define TMR_CTRL_CM_MASK (0xE000U)
  0ebf21: line 23203 define TMR_CTRL_CM_SHIFT (13U)
  0ebf3d: line 23204 define TMR_CTRL_CM(x) (((uint16_t)(((uint16_t)(x)) << TMR_CTRL_CM_SHIFT)) & TMR_CTRL_CM_MASK)
  0ebf98: line 23208 define TMR_CTRL_COUNT (4U)
  0ebfb0: line 23212 define TMR_SCTRL_OEN_MASK (0x1U)
  0ebfce: line 23213 define TMR_SCTRL_OEN_SHIFT (0U)
  0ebfeb: line 23214 define TMR_SCTRL_OEN(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_OEN_SHIFT)) & TMR_SCTRL_OEN_MASK)
  0ec04c: line 23215 define TMR_SCTRL_OPS_MASK (0x2U)
  0ec06a: line 23216 define TMR_SCTRL_OPS_SHIFT (1U)
  0ec087: line 23217 define TMR_SCTRL_OPS(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_OPS_SHIFT)) & TMR_SCTRL_OPS_MASK)
  0ec0e8: line 23218 define TMR_SCTRL_FORCE_MASK (0x4U)
  0ec108: line 23219 define TMR_SCTRL_FORCE_SHIFT (2U)
  0ec127: line 23220 define TMR_SCTRL_FORCE(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_FORCE_SHIFT)) & TMR_SCTRL_FORCE_MASK)
  0ec18e: line 23221 define TMR_SCTRL_VAL_MASK (0x8U)
  0ec1ac: line 23222 define TMR_SCTRL_VAL_SHIFT (3U)
  0ec1c9: line 23223 define TMR_SCTRL_VAL(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_VAL_SHIFT)) & TMR_SCTRL_VAL_MASK)
  0ec22a: line 23224 define TMR_SCTRL_EEOF_MASK (0x10U)
  0ec24a: line 23225 define TMR_SCTRL_EEOF_SHIFT (4U)
  0ec268: line 23226 define TMR_SCTRL_EEOF(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_EEOF_SHIFT)) & TMR_SCTRL_EEOF_MASK)
  0ec2cc: line 23227 define TMR_SCTRL_MSTR_MASK (0x20U)
  0ec2ec: line 23228 define TMR_SCTRL_MSTR_SHIFT (5U)
  0ec30a: line 23229 define TMR_SCTRL_MSTR(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_MSTR_SHIFT)) & TMR_SCTRL_MSTR_MASK)
  0ec36e: line 23230 define TMR_SCTRL_CAPTURE_MODE_MASK (0xC0U)
  0ec396: line 23231 define TMR_SCTRL_CAPTURE_MODE_SHIFT (6U)
  0ec3bc: line 23232 define TMR_SCTRL_CAPTURE_MODE(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_CAPTURE_MODE_SHIFT)) & TMR_SCTRL_CAPTURE_MODE_MASK)
  0ec438: line 23233 define TMR_SCTRL_INPUT_MASK (0x100U)
  0ec45a: line 23234 define TMR_SCTRL_INPUT_SHIFT (8U)
  0ec479: line 23235 define TMR_SCTRL_INPUT(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_INPUT_SHIFT)) & TMR_SCTRL_INPUT_MASK)
  0ec4e0: line 23236 define TMR_SCTRL_IPS_MASK (0x200U)
  0ec500: line 23237 define TMR_SCTRL_IPS_SHIFT (9U)
  0ec51d: line 23238 define TMR_SCTRL_IPS(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_IPS_SHIFT)) & TMR_SCTRL_IPS_MASK)
  0ec57e: line 23239 define TMR_SCTRL_IEFIE_MASK (0x400U)
  0ec5a0: line 23240 define TMR_SCTRL_IEFIE_SHIFT (10U)
  0ec5c0: line 23241 define TMR_SCTRL_IEFIE(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_IEFIE_SHIFT)) & TMR_SCTRL_IEFIE_MASK)
  0ec627: line 23242 define TMR_SCTRL_IEF_MASK (0x800U)
  0ec647: line 23243 define TMR_SCTRL_IEF_SHIFT (11U)
  0ec665: line 23244 define TMR_SCTRL_IEF(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_IEF_SHIFT)) & TMR_SCTRL_IEF_MASK)
  0ec6c6: line 23245 define TMR_SCTRL_TOFIE_MASK (0x1000U)
  0ec6e9: line 23246 define TMR_SCTRL_TOFIE_SHIFT (12U)
  0ec709: line 23247 define TMR_SCTRL_TOFIE(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_TOFIE_SHIFT)) & TMR_SCTRL_TOFIE_MASK)
  0ec770: line 23248 define TMR_SCTRL_TOF_MASK (0x2000U)
  0ec791: line 23249 define TMR_SCTRL_TOF_SHIFT (13U)
  0ec7af: line 23250 define TMR_SCTRL_TOF(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_TOF_SHIFT)) & TMR_SCTRL_TOF_MASK)
  0ec810: line 23251 define TMR_SCTRL_TCFIE_MASK (0x4000U)
  0ec833: line 23252 define TMR_SCTRL_TCFIE_SHIFT (14U)
  0ec853: line 23253 define TMR_SCTRL_TCFIE(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_TCFIE_SHIFT)) & TMR_SCTRL_TCFIE_MASK)
  0ec8ba: line 23254 define TMR_SCTRL_TCF_MASK (0x8000U)
  0ec8db: line 23255 define TMR_SCTRL_TCF_SHIFT (15U)
  0ec8f9: line 23256 define TMR_SCTRL_TCF(x) (((uint16_t)(((uint16_t)(x)) << TMR_SCTRL_TCF_SHIFT)) & TMR_SCTRL_TCF_MASK)
  0ec95a: line 23260 define TMR_SCTRL_COUNT (4U)
  0ec973: line 23264 define TMR_CMPLD1_COMPARATOR_LOAD_1_MASK (0xFFFFU)
  0ec9a3: line 23265 define TMR_CMPLD1_COMPARATOR_LOAD_1_SHIFT (0U)
  0ec9cf: line 23266 define TMR_CMPLD1_COMPARATOR_LOAD_1(x) (((uint16_t)(((uint16_t)(x)) << TMR_CMPLD1_COMPARATOR_LOAD_1_SHIFT)) & TMR_CMPLD1_COMPARATOR_LOAD_1_MASK)
  0eca5d: line 23270 define TMR_CMPLD1_COUNT (4U)
  0eca77: line 23274 define TMR_CMPLD2_COMPARATOR_LOAD_2_MASK (0xFFFFU)
  0ecaa7: line 23275 define TMR_CMPLD2_COMPARATOR_LOAD_2_SHIFT (0U)
  0ecad3: line 23276 define TMR_CMPLD2_COMPARATOR_LOAD_2(x) (((uint16_t)(((uint16_t)(x)) << TMR_CMPLD2_COMPARATOR_LOAD_2_SHIFT)) & TMR_CMPLD2_COMPARATOR_LOAD_2_MASK)
  0ecb61: line 23280 define TMR_CMPLD2_COUNT (4U)
  0ecb7b: line 23284 define TMR_CSCTRL_CL1_MASK (0x3U)
  0ecb9a: line 23285 define TMR_CSCTRL_CL1_SHIFT (0U)
  0ecbb8: line 23286 define TMR_CSCTRL_CL1(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_CL1_SHIFT)) & TMR_CSCTRL_CL1_MASK)
  0ecc1c: line 23287 define TMR_CSCTRL_CL2_MASK (0xCU)
  0ecc3b: line 23288 define TMR_CSCTRL_CL2_SHIFT (2U)
  0ecc59: line 23289 define TMR_CSCTRL_CL2(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_CL2_SHIFT)) & TMR_CSCTRL_CL2_MASK)
  0eccbd: line 23290 define TMR_CSCTRL_TCF1_MASK (0x10U)
  0eccde: line 23291 define TMR_CSCTRL_TCF1_SHIFT (4U)
  0eccfd: line 23292 define TMR_CSCTRL_TCF1(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_TCF1_SHIFT)) & TMR_CSCTRL_TCF1_MASK)
  0ecd64: line 23293 define TMR_CSCTRL_TCF2_MASK (0x20U)
  0ecd85: line 23294 define TMR_CSCTRL_TCF2_SHIFT (5U)
  0ecda4: line 23295 define TMR_CSCTRL_TCF2(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_TCF2_SHIFT)) & TMR_CSCTRL_TCF2_MASK)
  0ece0b: line 23296 define TMR_CSCTRL_TCF1EN_MASK (0x40U)
  0ece2e: line 23297 define TMR_CSCTRL_TCF1EN_SHIFT (6U)
  0ece4f: line 23298 define TMR_CSCTRL_TCF1EN(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_TCF1EN_SHIFT)) & TMR_CSCTRL_TCF1EN_MASK)
  0ecebc: line 23299 define TMR_CSCTRL_TCF2EN_MASK (0x80U)
  0ecedf: line 23300 define TMR_CSCTRL_TCF2EN_SHIFT (7U)
  0ecf00: line 23301 define TMR_CSCTRL_TCF2EN(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_TCF2EN_SHIFT)) & TMR_CSCTRL_TCF2EN_MASK)
  0ecf6d: line 23302 define TMR_CSCTRL_UP_MASK (0x200U)
  0ecf8d: line 23303 define TMR_CSCTRL_UP_SHIFT (9U)
  0ecfaa: line 23304 define TMR_CSCTRL_UP(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_UP_SHIFT)) & TMR_CSCTRL_UP_MASK)
  0ed00b: line 23305 define TMR_CSCTRL_TCI_MASK (0x400U)
  0ed02c: line 23306 define TMR_CSCTRL_TCI_SHIFT (10U)
  0ed04b: line 23307 define TMR_CSCTRL_TCI(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_TCI_SHIFT)) & TMR_CSCTRL_TCI_MASK)
  0ed0af: line 23308 define TMR_CSCTRL_ROC_MASK (0x800U)
  0ed0d0: line 23309 define TMR_CSCTRL_ROC_SHIFT (11U)
  0ed0ef: line 23310 define TMR_CSCTRL_ROC(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_ROC_SHIFT)) & TMR_CSCTRL_ROC_MASK)
  0ed153: line 23311 define TMR_CSCTRL_ALT_LOAD_MASK (0x1000U)
  0ed17a: line 23312 define TMR_CSCTRL_ALT_LOAD_SHIFT (12U)
  0ed19e: line 23313 define TMR_CSCTRL_ALT_LOAD(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_ALT_LOAD_SHIFT)) & TMR_CSCTRL_ALT_LOAD_MASK)
  0ed211: line 23314 define TMR_CSCTRL_FAULT_MASK (0x2000U)
  0ed235: line 23315 define TMR_CSCTRL_FAULT_SHIFT (13U)
  0ed256: line 23316 define TMR_CSCTRL_FAULT(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_FAULT_SHIFT)) & TMR_CSCTRL_FAULT_MASK)
  0ed2c0: line 23317 define TMR_CSCTRL_DBG_EN_MASK (0xC000U)
  0ed2e5: line 23318 define TMR_CSCTRL_DBG_EN_SHIFT (14U)
  0ed307: line 23319 define TMR_CSCTRL_DBG_EN(x) (((uint16_t)(((uint16_t)(x)) << TMR_CSCTRL_DBG_EN_SHIFT)) & TMR_CSCTRL_DBG_EN_MASK)
  0ed374: line 23323 define TMR_CSCTRL_COUNT (4U)
  0ed38e: line 23327 define TMR_FILT_FILT_PER_MASK (0xFFU)
  0ed3b1: line 23328 define TMR_FILT_FILT_PER_SHIFT (0U)
  0ed3d2: line 23329 define TMR_FILT_FILT_PER(x) (((uint16_t)(((uint16_t)(x)) << TMR_FILT_FILT_PER_SHIFT)) & TMR_FILT_FILT_PER_MASK)
  0ed43f: line 23330 define TMR_FILT_FILT_CNT_MASK (0x700U)
  0ed463: line 23331 define TMR_FILT_FILT_CNT_SHIFT (8U)
  0ed484: line 23332 define TMR_FILT_FILT_CNT(x) (((uint16_t)(((uint16_t)(x)) << TMR_FILT_FILT_CNT_SHIFT)) & TMR_FILT_FILT_CNT_MASK)
  0ed4f1: line 23336 define TMR_FILT_COUNT (4U)
  0ed509: line 23340 define TMR_DMA_IEFDE_MASK (0x1U)
  0ed527: line 23341 define TMR_DMA_IEFDE_SHIFT (0U)
  0ed544: line 23342 define TMR_DMA_IEFDE(x) (((uint16_t)(((uint16_t)(x)) << TMR_DMA_IEFDE_SHIFT)) & TMR_DMA_IEFDE_MASK)
  0ed5a5: line 23343 define TMR_DMA_CMPLD1DE_MASK (0x2U)
  0ed5c6: line 23344 define TMR_DMA_CMPLD1DE_SHIFT (1U)
  0ed5e6: line 23345 define TMR_DMA_CMPLD1DE(x) (((uint16_t)(((uint16_t)(x)) << TMR_DMA_CMPLD1DE_SHIFT)) & TMR_DMA_CMPLD1DE_MASK)
  0ed650: line 23346 define TMR_DMA_CMPLD2DE_MASK (0x4U)
  0ed671: line 23347 define TMR_DMA_CMPLD2DE_SHIFT (2U)
  0ed691: line 23348 define TMR_DMA_CMPLD2DE(x) (((uint16_t)(((uint16_t)(x)) << TMR_DMA_CMPLD2DE_SHIFT)) & TMR_DMA_CMPLD2DE_MASK)
  0ed6fb: line 23352 define TMR_DMA_COUNT (4U)
  0ed712: line 23356 define TMR_ENBL_ENBL_MASK (0xFU)
  0ed730: line 23357 define TMR_ENBL_ENBL_SHIFT (0U)
  0ed74d: line 23358 define TMR_ENBL_ENBL(x) (((uint16_t)(((uint16_t)(x)) << TMR_ENBL_ENBL_SHIFT)) & TMR_ENBL_ENBL_MASK)
  0ed7ae: line 23362 define TMR_ENBL_COUNT (4U)
  0ed7c6: line 23372 define TMR1_BASE (0x401DC000u)
  0ed7e2: line 23374 define TMR1 ((TMR_Type *)TMR1_BASE)
  0ed803: line 23376 define TMR2_BASE (0x401E0000u)
  0ed81f: line 23378 define TMR2 ((TMR_Type *)TMR2_BASE)
  0ed840: line 23380 define TMR3_BASE (0x401E4000u)
  0ed85c: line 23382 define TMR3 ((TMR_Type *)TMR3_BASE)
  0ed87d: line 23384 define TMR4_BASE (0x401E8000u)
  0ed899: line 23386 define TMR4 ((TMR_Type *)TMR4_BASE)
  0ed8ba: line 23388 define TMR_BASE_ADDRS { 0u, TMR1_BASE, TMR2_BASE, TMR3_BASE, TMR4_BASE }
  0ed900: line 23390 define TMR_BASE_PTRS { (TMR_Type *)0u, TMR1, TMR2, TMR3, TMR4 }
  0ed93d: line 23392 define TMR_IRQS { NotAvail_IRQn, TMR1_IRQn, TMR2_IRQn, TMR3_IRQn, TMR4_IRQn }
  0ed988: line 23485 define TRNG_MCTL_SAMP_MODE_MASK (0x3U)
  0ed9ac: line 23486 define TRNG_MCTL_SAMP_MODE_SHIFT (0U)
  0ed9cf: line 23487 define TRNG_MCTL_SAMP_MODE(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_SAMP_MODE_SHIFT)) & TRNG_MCTL_SAMP_MODE_MASK)
  0eda42: line 23488 define TRNG_MCTL_OSC_DIV_MASK (0xCU)
  0eda64: line 23489 define TRNG_MCTL_OSC_DIV_SHIFT (2U)
  0eda85: line 23490 define TRNG_MCTL_OSC_DIV(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_OSC_DIV_SHIFT)) & TRNG_MCTL_OSC_DIV_MASK)
  0edaf2: line 23491 define TRNG_MCTL_UNUSED4_MASK (0x10U)
  0edb15: line 23492 define TRNG_MCTL_UNUSED4_SHIFT (4U)
  0edb36: line 23493 define TRNG_MCTL_UNUSED4(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_UNUSED4_SHIFT)) & TRNG_MCTL_UNUSED4_MASK)
  0edba3: line 23494 define TRNG_MCTL_UNUSED5_MASK (0x20U)
  0edbc6: line 23495 define TRNG_MCTL_UNUSED5_SHIFT (5U)
  0edbe7: line 23496 define TRNG_MCTL_UNUSED5(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_UNUSED5_SHIFT)) & TRNG_MCTL_UNUSED5_MASK)
  0edc54: line 23497 define TRNG_MCTL_RST_DEF_MASK (0x40U)
  0edc77: line 23498 define TRNG_MCTL_RST_DEF_SHIFT (6U)
  0edc98: line 23499 define TRNG_MCTL_RST_DEF(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_RST_DEF_SHIFT)) & TRNG_MCTL_RST_DEF_MASK)
  0edd05: line 23500 define TRNG_MCTL_FOR_SCLK_MASK (0x80U)
  0edd29: line 23501 define TRNG_MCTL_FOR_SCLK_SHIFT (7U)
  0edd4b: line 23502 define TRNG_MCTL_FOR_SCLK(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_FOR_SCLK_SHIFT)) & TRNG_MCTL_FOR_SCLK_MASK)
  0eddbb: line 23503 define TRNG_MCTL_FCT_FAIL_MASK (0x100U)
  0edde0: line 23504 define TRNG_MCTL_FCT_FAIL_SHIFT (8U)
  0ede02: line 23505 define TRNG_MCTL_FCT_FAIL(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_FCT_FAIL_SHIFT)) & TRNG_MCTL_FCT_FAIL_MASK)
  0ede72: line 23506 define TRNG_MCTL_FCT_VAL_MASK (0x200U)
  0ede96: line 23507 define TRNG_MCTL_FCT_VAL_SHIFT (9U)
  0edeb7: line 23508 define TRNG_MCTL_FCT_VAL(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_FCT_VAL_SHIFT)) & TRNG_MCTL_FCT_VAL_MASK)
  0edf24: line 23509 define TRNG_MCTL_ENT_VAL_MASK (0x400U)
  0edf48: line 23510 define TRNG_MCTL_ENT_VAL_SHIFT (10U)
  0edf6a: line 23511 define TRNG_MCTL_ENT_VAL(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_ENT_VAL_SHIFT)) & TRNG_MCTL_ENT_VAL_MASK)
  0edfd7: line 23512 define TRNG_MCTL_TST_OUT_MASK (0x800U)
  0edffb: line 23513 define TRNG_MCTL_TST_OUT_SHIFT (11U)
  0ee01d: line 23514 define TRNG_MCTL_TST_OUT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_TST_OUT_SHIFT)) & TRNG_MCTL_TST_OUT_MASK)
  0ee08a: line 23515 define TRNG_MCTL_ERR_MASK (0x1000U)
  0ee0ab: line 23516 define TRNG_MCTL_ERR_SHIFT (12U)
  0ee0c9: line 23517 define TRNG_MCTL_ERR(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_ERR_SHIFT)) & TRNG_MCTL_ERR_MASK)
  0ee12a: line 23518 define TRNG_MCTL_TSTOP_OK_MASK (0x2000U)
  0ee150: line 23519 define TRNG_MCTL_TSTOP_OK_SHIFT (13U)
  0ee173: line 23520 define TRNG_MCTL_TSTOP_OK(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_TSTOP_OK_SHIFT)) & TRNG_MCTL_TSTOP_OK_MASK)
  0ee1e3: line 23521 define TRNG_MCTL_LRUN_CONT_MASK (0x4000U)
  0ee20a: line 23522 define TRNG_MCTL_LRUN_CONT_SHIFT (14U)
  0ee22e: line 23523 define TRNG_MCTL_LRUN_CONT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_LRUN_CONT_SHIFT)) & TRNG_MCTL_LRUN_CONT_MASK)
  0ee2a1: line 23524 define TRNG_MCTL_PRGM_MASK (0x10000U)
  0ee2c4: line 23525 define TRNG_MCTL_PRGM_SHIFT (16U)
  0ee2e3: line 23526 define TRNG_MCTL_PRGM(x) (((uint32_t)(((uint32_t)(x)) << TRNG_MCTL_PRGM_SHIFT)) & TRNG_MCTL_PRGM_MASK)
  0ee347: line 23531 define TRNG_SCMISC_LRUN_MAX_MASK (0xFFU)
  0ee36d: line 23532 define TRNG_SCMISC_LRUN_MAX_SHIFT (0U)
  0ee391: line 23533 define TRNG_SCMISC_LRUN_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCMISC_LRUN_MAX_SHIFT)) & TRNG_SCMISC_LRUN_MAX_MASK)
  0ee407: line 23534 define TRNG_SCMISC_RTY_CT_MASK (0xF0000U)
  0ee42e: line 23535 define TRNG_SCMISC_RTY_CT_SHIFT (16U)
  0ee451: line 23536 define TRNG_SCMISC_RTY_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCMISC_RTY_CT_SHIFT)) & TRNG_SCMISC_RTY_CT_MASK)
  0ee4c1: line 23541 define TRNG_PKRRNG_PKR_RNG_MASK (0xFFFFU)
  0ee4e8: line 23542 define TRNG_PKRRNG_PKR_RNG_SHIFT (0U)
  0ee50b: line 23543 define TRNG_PKRRNG_PKR_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRRNG_PKR_RNG_SHIFT)) & TRNG_PKRRNG_PKR_RNG_MASK)
  0ee57e: line 23548 define TRNG_PKRMAX_PKR_MAX_MASK (0xFFFFFFU)
  0ee5a7: line 23549 define TRNG_PKRMAX_PKR_MAX_SHIFT (0U)
  0ee5ca: line 23550 define TRNG_PKRMAX_PKR_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRMAX_PKR_MAX_SHIFT)) & TRNG_PKRMAX_PKR_MAX_MASK)
  0ee63d: line 23555 define TRNG_PKRSQ_PKR_SQ_MASK (0xFFFFFFU)
  0ee664: line 23556 define TRNG_PKRSQ_PKR_SQ_SHIFT (0U)
  0ee685: line 23557 define TRNG_PKRSQ_PKR_SQ(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRSQ_PKR_SQ_SHIFT)) & TRNG_PKRSQ_PKR_SQ_MASK)
  0ee6f2: line 23562 define TRNG_SDCTL_SAMP_SIZE_MASK (0xFFFFU)
  0ee71a: line 23563 define TRNG_SDCTL_SAMP_SIZE_SHIFT (0U)
  0ee73e: line 23564 define TRNG_SDCTL_SAMP_SIZE(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SDCTL_SAMP_SIZE_SHIFT)) & TRNG_SDCTL_SAMP_SIZE_MASK)
  0ee7b4: line 23565 define TRNG_SDCTL_ENT_DLY_MASK (0xFFFF0000U)
  0ee7de: line 23566 define TRNG_SDCTL_ENT_DLY_SHIFT (16U)
  0ee801: line 23567 define TRNG_SDCTL_ENT_DLY(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SDCTL_ENT_DLY_SHIFT)) & TRNG_SDCTL_ENT_DLY_MASK)
  0ee871: line 23572 define TRNG_SBLIM_SB_LIM_MASK (0x3FFU)
  0ee895: line 23573 define TRNG_SBLIM_SB_LIM_SHIFT (0U)
  0ee8b6: line 23574 define TRNG_SBLIM_SB_LIM(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SBLIM_SB_LIM_SHIFT)) & TRNG_SBLIM_SB_LIM_MASK)
  0ee923: line 23579 define TRNG_TOTSAM_TOT_SAM_MASK (0xFFFFFU)
  0ee94b: line 23580 define TRNG_TOTSAM_TOT_SAM_SHIFT (0U)
  0ee96e: line 23581 define TRNG_TOTSAM_TOT_SAM(x) (((uint32_t)(((uint32_t)(x)) << TRNG_TOTSAM_TOT_SAM_SHIFT)) & TRNG_TOTSAM_TOT_SAM_MASK)
  0ee9e1: line 23586 define TRNG_FRQMIN_FRQ_MIN_MASK (0x3FFFFFU)
  0eea0a: line 23587 define TRNG_FRQMIN_FRQ_MIN_SHIFT (0U)
  0eea2d: line 23588 define TRNG_FRQMIN_FRQ_MIN(x) (((uint32_t)(((uint32_t)(x)) << TRNG_FRQMIN_FRQ_MIN_SHIFT)) & TRNG_FRQMIN_FRQ_MIN_MASK)
  0eeaa0: line 23593 define TRNG_FRQCNT_FRQ_CT_MASK (0x3FFFFFU)
  0eeac8: line 23594 define TRNG_FRQCNT_FRQ_CT_SHIFT (0U)
  0eeaea: line 23595 define TRNG_FRQCNT_FRQ_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_FRQCNT_FRQ_CT_SHIFT)) & TRNG_FRQCNT_FRQ_CT_MASK)
  0eeb5a: line 23600 define TRNG_FRQMAX_FRQ_MAX_MASK (0x3FFFFFU)
  0eeb83: line 23601 define TRNG_FRQMAX_FRQ_MAX_SHIFT (0U)
  0eeba6: line 23602 define TRNG_FRQMAX_FRQ_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_FRQMAX_FRQ_MAX_SHIFT)) & TRNG_FRQMAX_FRQ_MAX_MASK)
  0eec19: line 23607 define TRNG_SCMC_MONO_CT_MASK (0xFFFFU)
  0eec3e: line 23608 define TRNG_SCMC_MONO_CT_SHIFT (0U)
  0eec5f: line 23609 define TRNG_SCMC_MONO_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCMC_MONO_CT_SHIFT)) & TRNG_SCMC_MONO_CT_MASK)
  0eeccc: line 23614 define TRNG_SCML_MONO_MAX_MASK (0xFFFFU)
  0eecf2: line 23615 define TRNG_SCML_MONO_MAX_SHIFT (0U)
  0eed14: line 23616 define TRNG_SCML_MONO_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCML_MONO_MAX_SHIFT)) & TRNG_SCML_MONO_MAX_MASK)
  0eed84: line 23617 define TRNG_SCML_MONO_RNG_MASK (0xFFFF0000U)
  0eedae: line 23618 define TRNG_SCML_MONO_RNG_SHIFT (16U)
  0eedd1: line 23619 define TRNG_SCML_MONO_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCML_MONO_RNG_SHIFT)) & TRNG_SCML_MONO_RNG_MASK)
  0eee41: line 23624 define TRNG_SCR1C_R1_0_CT_MASK (0x7FFFU)
  0eee67: line 23625 define TRNG_SCR1C_R1_0_CT_SHIFT (0U)
  0eee89: line 23626 define TRNG_SCR1C_R1_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR1C_R1_0_CT_SHIFT)) & TRNG_SCR1C_R1_0_CT_MASK)
  0eeef9: line 23627 define TRNG_SCR1C_R1_1_CT_MASK (0x7FFF0000U)
  0eef23: line 23628 define TRNG_SCR1C_R1_1_CT_SHIFT (16U)
  0eef46: line 23629 define TRNG_SCR1C_R1_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR1C_R1_1_CT_SHIFT)) & TRNG_SCR1C_R1_1_CT_MASK)
  0eefb6: line 23634 define TRNG_SCR1L_RUN1_MAX_MASK (0x7FFFU)
  0eefdd: line 23635 define TRNG_SCR1L_RUN1_MAX_SHIFT (0U)
  0ef000: line 23636 define TRNG_SCR1L_RUN1_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR1L_RUN1_MAX_SHIFT)) & TRNG_SCR1L_RUN1_MAX_MASK)
  0ef073: line 23637 define TRNG_SCR1L_RUN1_RNG_MASK (0x7FFF0000U)
  0ef09e: line 23638 define TRNG_SCR1L_RUN1_RNG_SHIFT (16U)
  0ef0c2: line 23639 define TRNG_SCR1L_RUN1_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR1L_RUN1_RNG_SHIFT)) & TRNG_SCR1L_RUN1_RNG_MASK)
  0ef135: line 23644 define TRNG_SCR2C_R2_0_CT_MASK (0x3FFFU)
  0ef15b: line 23645 define TRNG_SCR2C_R2_0_CT_SHIFT (0U)
  0ef17d: line 23646 define TRNG_SCR2C_R2_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR2C_R2_0_CT_SHIFT)) & TRNG_SCR2C_R2_0_CT_MASK)
  0ef1ed: line 23647 define TRNG_SCR2C_R2_1_CT_MASK (0x3FFF0000U)
  0ef217: line 23648 define TRNG_SCR2C_R2_1_CT_SHIFT (16U)
  0ef23a: line 23649 define TRNG_SCR2C_R2_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR2C_R2_1_CT_SHIFT)) & TRNG_SCR2C_R2_1_CT_MASK)
  0ef2aa: line 23654 define TRNG_SCR2L_RUN2_MAX_MASK (0x3FFFU)
  0ef2d1: line 23655 define TRNG_SCR2L_RUN2_MAX_SHIFT (0U)
  0ef2f4: line 23656 define TRNG_SCR2L_RUN2_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR2L_RUN2_MAX_SHIFT)) & TRNG_SCR2L_RUN2_MAX_MASK)
  0ef367: line 23657 define TRNG_SCR2L_RUN2_RNG_MASK (0x3FFF0000U)
  0ef392: line 23658 define TRNG_SCR2L_RUN2_RNG_SHIFT (16U)
  0ef3b6: line 23659 define TRNG_SCR2L_RUN2_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR2L_RUN2_RNG_SHIFT)) & TRNG_SCR2L_RUN2_RNG_MASK)
  0ef429: line 23664 define TRNG_SCR3C_R3_0_CT_MASK (0x1FFFU)
  0ef44f: line 23665 define TRNG_SCR3C_R3_0_CT_SHIFT (0U)
  0ef471: line 23666 define TRNG_SCR3C_R3_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR3C_R3_0_CT_SHIFT)) & TRNG_SCR3C_R3_0_CT_MASK)
  0ef4e1: line 23667 define TRNG_SCR3C_R3_1_CT_MASK (0x1FFF0000U)
  0ef50b: line 23668 define TRNG_SCR3C_R3_1_CT_SHIFT (16U)
  0ef52e: line 23669 define TRNG_SCR3C_R3_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR3C_R3_1_CT_SHIFT)) & TRNG_SCR3C_R3_1_CT_MASK)
  0ef59e: line 23674 define TRNG_SCR3L_RUN3_MAX_MASK (0x1FFFU)
  0ef5c5: line 23675 define TRNG_SCR3L_RUN3_MAX_SHIFT (0U)
  0ef5e8: line 23676 define TRNG_SCR3L_RUN3_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR3L_RUN3_MAX_SHIFT)) & TRNG_SCR3L_RUN3_MAX_MASK)
  0ef65b: line 23677 define TRNG_SCR3L_RUN3_RNG_MASK (0x1FFF0000U)
  0ef686: line 23678 define TRNG_SCR3L_RUN3_RNG_SHIFT (16U)
  0ef6aa: line 23679 define TRNG_SCR3L_RUN3_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR3L_RUN3_RNG_SHIFT)) & TRNG_SCR3L_RUN3_RNG_MASK)
  0ef71d: line 23684 define TRNG_SCR4C_R4_0_CT_MASK (0xFFFU)
  0ef742: line 23685 define TRNG_SCR4C_R4_0_CT_SHIFT (0U)
  0ef764: line 23686 define TRNG_SCR4C_R4_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR4C_R4_0_CT_SHIFT)) & TRNG_SCR4C_R4_0_CT_MASK)
  0ef7d4: line 23687 define TRNG_SCR4C_R4_1_CT_MASK (0xFFF0000U)
  0ef7fd: line 23688 define TRNG_SCR4C_R4_1_CT_SHIFT (16U)
  0ef820: line 23689 define TRNG_SCR4C_R4_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR4C_R4_1_CT_SHIFT)) & TRNG_SCR4C_R4_1_CT_MASK)
  0ef890: line 23694 define TRNG_SCR4L_RUN4_MAX_MASK (0xFFFU)
  0ef8b6: line 23695 define TRNG_SCR4L_RUN4_MAX_SHIFT (0U)
  0ef8d9: line 23696 define TRNG_SCR4L_RUN4_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR4L_RUN4_MAX_SHIFT)) & TRNG_SCR4L_RUN4_MAX_MASK)
  0ef94c: line 23697 define TRNG_SCR4L_RUN4_RNG_MASK (0xFFF0000U)
  0ef976: line 23698 define TRNG_SCR4L_RUN4_RNG_SHIFT (16U)
  0ef99a: line 23699 define TRNG_SCR4L_RUN4_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR4L_RUN4_RNG_SHIFT)) & TRNG_SCR4L_RUN4_RNG_MASK)
  0efa0d: line 23704 define TRNG_SCR5C_R5_0_CT_MASK (0x7FFU)
  0efa32: line 23705 define TRNG_SCR5C_R5_0_CT_SHIFT (0U)
  0efa54: line 23706 define TRNG_SCR5C_R5_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR5C_R5_0_CT_SHIFT)) & TRNG_SCR5C_R5_0_CT_MASK)
  0efac4: line 23707 define TRNG_SCR5C_R5_1_CT_MASK (0x7FF0000U)
  0efaed: line 23708 define TRNG_SCR5C_R5_1_CT_SHIFT (16U)
  0efb10: line 23709 define TRNG_SCR5C_R5_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR5C_R5_1_CT_SHIFT)) & TRNG_SCR5C_R5_1_CT_MASK)
  0efb80: line 23714 define TRNG_SCR5L_RUN5_MAX_MASK (0x7FFU)
  0efba6: line 23715 define TRNG_SCR5L_RUN5_MAX_SHIFT (0U)
  0efbc9: line 23716 define TRNG_SCR5L_RUN5_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR5L_RUN5_MAX_SHIFT)) & TRNG_SCR5L_RUN5_MAX_MASK)
  0efc3c: line 23717 define TRNG_SCR5L_RUN5_RNG_MASK (0x7FF0000U)
  0efc66: line 23718 define TRNG_SCR5L_RUN5_RNG_SHIFT (16U)
  0efc8a: line 23719 define TRNG_SCR5L_RUN5_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR5L_RUN5_RNG_SHIFT)) & TRNG_SCR5L_RUN5_RNG_MASK)
  0efcfd: line 23724 define TRNG_SCR6PC_R6P_0_CT_MASK (0x7FFU)
  0efd24: line 23725 define TRNG_SCR6PC_R6P_0_CT_SHIFT (0U)
  0efd48: line 23726 define TRNG_SCR6PC_R6P_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR6PC_R6P_0_CT_SHIFT)) & TRNG_SCR6PC_R6P_0_CT_MASK)
  0efdbe: line 23727 define TRNG_SCR6PC_R6P_1_CT_MASK (0x7FF0000U)
  0efde9: line 23728 define TRNG_SCR6PC_R6P_1_CT_SHIFT (16U)
  0efe0e: line 23729 define TRNG_SCR6PC_R6P_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR6PC_R6P_1_CT_SHIFT)) & TRNG_SCR6PC_R6P_1_CT_MASK)
  0efe84: line 23734 define TRNG_SCR6PL_RUN6P_MAX_MASK (0x7FFU)
  0efeac: line 23735 define TRNG_SCR6PL_RUN6P_MAX_SHIFT (0U)
  0efed1: line 23736 define TRNG_SCR6PL_RUN6P_MAX(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR6PL_RUN6P_MAX_SHIFT)) & TRNG_SCR6PL_RUN6P_MAX_MASK)
  0eff4a: line 23737 define TRNG_SCR6PL_RUN6P_RNG_MASK (0x7FF0000U)
  0eff76: line 23738 define TRNG_SCR6PL_RUN6P_RNG_SHIFT (16U)
  0eff9c: line 23739 define TRNG_SCR6PL_RUN6P_RNG(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SCR6PL_RUN6P_RNG_SHIFT)) & TRNG_SCR6PL_RUN6P_RNG_MASK)
  0f0015: line 23744 define TRNG_STATUS_TF1BR0_MASK (0x1U)
  0f0038: line 23745 define TRNG_STATUS_TF1BR0_SHIFT (0U)
  0f005a: line 23746 define TRNG_STATUS_TF1BR0(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF1BR0_SHIFT)) & TRNG_STATUS_TF1BR0_MASK)
  0f00ca: line 23747 define TRNG_STATUS_TF1BR1_MASK (0x2U)
  0f00ed: line 23748 define TRNG_STATUS_TF1BR1_SHIFT (1U)
  0f010f: line 23749 define TRNG_STATUS_TF1BR1(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF1BR1_SHIFT)) & TRNG_STATUS_TF1BR1_MASK)
  0f017f: line 23750 define TRNG_STATUS_TF2BR0_MASK (0x4U)
  0f01a2: line 23751 define TRNG_STATUS_TF2BR0_SHIFT (2U)
  0f01c4: line 23752 define TRNG_STATUS_TF2BR0(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF2BR0_SHIFT)) & TRNG_STATUS_TF2BR0_MASK)
  0f0234: line 23753 define TRNG_STATUS_TF2BR1_MASK (0x8U)
  0f0257: line 23754 define TRNG_STATUS_TF2BR1_SHIFT (3U)
  0f0279: line 23755 define TRNG_STATUS_TF2BR1(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF2BR1_SHIFT)) & TRNG_STATUS_TF2BR1_MASK)
  0f02e9: line 23756 define TRNG_STATUS_TF3BR0_MASK (0x10U)
  0f030d: line 23757 define TRNG_STATUS_TF3BR0_SHIFT (4U)
  0f032f: line 23758 define TRNG_STATUS_TF3BR0(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF3BR0_SHIFT)) & TRNG_STATUS_TF3BR0_MASK)
  0f039f: line 23759 define TRNG_STATUS_TF3BR1_MASK (0x20U)
  0f03c3: line 23760 define TRNG_STATUS_TF3BR1_SHIFT (5U)
  0f03e5: line 23761 define TRNG_STATUS_TF3BR1(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF3BR1_SHIFT)) & TRNG_STATUS_TF3BR1_MASK)
  0f0455: line 23762 define TRNG_STATUS_TF4BR0_MASK (0x40U)
  0f0479: line 23763 define TRNG_STATUS_TF4BR0_SHIFT (6U)
  0f049b: line 23764 define TRNG_STATUS_TF4BR0(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF4BR0_SHIFT)) & TRNG_STATUS_TF4BR0_MASK)
  0f050b: line 23765 define TRNG_STATUS_TF4BR1_MASK (0x80U)
  0f052f: line 23766 define TRNG_STATUS_TF4BR1_SHIFT (7U)
  0f0551: line 23767 define TRNG_STATUS_TF4BR1(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF4BR1_SHIFT)) & TRNG_STATUS_TF4BR1_MASK)
  0f05c1: line 23768 define TRNG_STATUS_TF5BR0_MASK (0x100U)
  0f05e6: line 23769 define TRNG_STATUS_TF5BR0_SHIFT (8U)
  0f0608: line 23770 define TRNG_STATUS_TF5BR0(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF5BR0_SHIFT)) & TRNG_STATUS_TF5BR0_MASK)
  0f0678: line 23771 define TRNG_STATUS_TF5BR1_MASK (0x200U)
  0f069d: line 23772 define TRNG_STATUS_TF5BR1_SHIFT (9U)
  0f06bf: line 23773 define TRNG_STATUS_TF5BR1(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF5BR1_SHIFT)) & TRNG_STATUS_TF5BR1_MASK)
  0f072f: line 23774 define TRNG_STATUS_TF6PBR0_MASK (0x400U)
  0f0755: line 23775 define TRNG_STATUS_TF6PBR0_SHIFT (10U)
  0f0779: line 23776 define TRNG_STATUS_TF6PBR0(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF6PBR0_SHIFT)) & TRNG_STATUS_TF6PBR0_MASK)
  0f07ec: line 23777 define TRNG_STATUS_TF6PBR1_MASK (0x800U)
  0f0812: line 23778 define TRNG_STATUS_TF6PBR1_SHIFT (11U)
  0f0836: line 23779 define TRNG_STATUS_TF6PBR1(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TF6PBR1_SHIFT)) & TRNG_STATUS_TF6PBR1_MASK)
  0f08a9: line 23780 define TRNG_STATUS_TFSB_MASK (0x1000U)
  0f08cd: line 23781 define TRNG_STATUS_TFSB_SHIFT (12U)
  0f08ee: line 23782 define TRNG_STATUS_TFSB(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TFSB_SHIFT)) & TRNG_STATUS_TFSB_MASK)
  0f0958: line 23783 define TRNG_STATUS_TFLR_MASK (0x2000U)
  0f097c: line 23784 define TRNG_STATUS_TFLR_SHIFT (13U)
  0f099d: line 23785 define TRNG_STATUS_TFLR(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TFLR_SHIFT)) & TRNG_STATUS_TFLR_MASK)
  0f0a07: line 23786 define TRNG_STATUS_TFP_MASK (0x4000U)
  0f0a2a: line 23787 define TRNG_STATUS_TFP_SHIFT (14U)
  0f0a4a: line 23788 define TRNG_STATUS_TFP(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TFP_SHIFT)) & TRNG_STATUS_TFP_MASK)
  0f0ab1: line 23789 define TRNG_STATUS_TFMB_MASK (0x8000U)
  0f0ad5: line 23790 define TRNG_STATUS_TFMB_SHIFT (15U)
  0f0af6: line 23791 define TRNG_STATUS_TFMB(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_TFMB_SHIFT)) & TRNG_STATUS_TFMB_MASK)
  0f0b60: line 23792 define TRNG_STATUS_RETRY_CT_MASK (0xF0000U)
  0f0b89: line 23793 define TRNG_STATUS_RETRY_CT_SHIFT (16U)
  0f0bae: line 23794 define TRNG_STATUS_RETRY_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_STATUS_RETRY_CT_SHIFT)) & TRNG_STATUS_RETRY_CT_MASK)
  0f0c24: line 23799 define TRNG_ENT_ENT_MASK (0xFFFFFFFFU)
  0f0c48: line 23800 define TRNG_ENT_ENT_SHIFT (0U)
  0f0c64: line 23801 define TRNG_ENT_ENT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_ENT_ENT_SHIFT)) & TRNG_ENT_ENT_MASK)
  0f0cc2: line 23805 define TRNG_ENT_COUNT (16U)
  0f0cdb: line 23809 define TRNG_PKRCNT10_PKR_0_CT_MASK (0xFFFFU)
  0f0d05: line 23810 define TRNG_PKRCNT10_PKR_0_CT_SHIFT (0U)
  0f0d2b: line 23811 define TRNG_PKRCNT10_PKR_0_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT10_PKR_0_CT_SHIFT)) & TRNG_PKRCNT10_PKR_0_CT_MASK)
  0f0da7: line 23812 define TRNG_PKRCNT10_PKR_1_CT_MASK (0xFFFF0000U)
  0f0dd5: line 23813 define TRNG_PKRCNT10_PKR_1_CT_SHIFT (16U)
  0f0dfc: line 23814 define TRNG_PKRCNT10_PKR_1_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT10_PKR_1_CT_SHIFT)) & TRNG_PKRCNT10_PKR_1_CT_MASK)
  0f0e78: line 23819 define TRNG_PKRCNT32_PKR_2_CT_MASK (0xFFFFU)
  0f0ea2: line 23820 define TRNG_PKRCNT32_PKR_2_CT_SHIFT (0U)
  0f0ec8: line 23821 define TRNG_PKRCNT32_PKR_2_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT32_PKR_2_CT_SHIFT)) & TRNG_PKRCNT32_PKR_2_CT_MASK)
  0f0f44: line 23822 define TRNG_PKRCNT32_PKR_3_CT_MASK (0xFFFF0000U)
  0f0f72: line 23823 define TRNG_PKRCNT32_PKR_3_CT_SHIFT (16U)
  0f0f99: line 23824 define TRNG_PKRCNT32_PKR_3_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT32_PKR_3_CT_SHIFT)) & TRNG_PKRCNT32_PKR_3_CT_MASK)
  0f1015: line 23829 define TRNG_PKRCNT54_PKR_4_CT_MASK (0xFFFFU)
  0f103f: line 23830 define TRNG_PKRCNT54_PKR_4_CT_SHIFT (0U)
  0f1065: line 23831 define TRNG_PKRCNT54_PKR_4_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT54_PKR_4_CT_SHIFT)) & TRNG_PKRCNT54_PKR_4_CT_MASK)
  0f10e1: line 23832 define TRNG_PKRCNT54_PKR_5_CT_MASK (0xFFFF0000U)
  0f110f: line 23833 define TRNG_PKRCNT54_PKR_5_CT_SHIFT (16U)
  0f1136: line 23834 define TRNG_PKRCNT54_PKR_5_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT54_PKR_5_CT_SHIFT)) & TRNG_PKRCNT54_PKR_5_CT_MASK)
  0f11b2: line 23839 define TRNG_PKRCNT76_PKR_6_CT_MASK (0xFFFFU)
  0f11dc: line 23840 define TRNG_PKRCNT76_PKR_6_CT_SHIFT (0U)
  0f1202: line 23841 define TRNG_PKRCNT76_PKR_6_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT76_PKR_6_CT_SHIFT)) & TRNG_PKRCNT76_PKR_6_CT_MASK)
  0f127e: line 23842 define TRNG_PKRCNT76_PKR_7_CT_MASK (0xFFFF0000U)
  0f12ac: line 23843 define TRNG_PKRCNT76_PKR_7_CT_SHIFT (16U)
  0f12d3: line 23844 define TRNG_PKRCNT76_PKR_7_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT76_PKR_7_CT_SHIFT)) & TRNG_PKRCNT76_PKR_7_CT_MASK)
  0f134f: line 23849 define TRNG_PKRCNT98_PKR_8_CT_MASK (0xFFFFU)
  0f1379: line 23850 define TRNG_PKRCNT98_PKR_8_CT_SHIFT (0U)
  0f139f: line 23851 define TRNG_PKRCNT98_PKR_8_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT98_PKR_8_CT_SHIFT)) & TRNG_PKRCNT98_PKR_8_CT_MASK)
  0f141b: line 23852 define TRNG_PKRCNT98_PKR_9_CT_MASK (0xFFFF0000U)
  0f1449: line 23853 define TRNG_PKRCNT98_PKR_9_CT_SHIFT (16U)
  0f1470: line 23854 define TRNG_PKRCNT98_PKR_9_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNT98_PKR_9_CT_SHIFT)) & TRNG_PKRCNT98_PKR_9_CT_MASK)
  0f14ec: line 23859 define TRNG_PKRCNTBA_PKR_A_CT_MASK (0xFFFFU)
  0f1516: line 23860 define TRNG_PKRCNTBA_PKR_A_CT_SHIFT (0U)
  0f153c: line 23861 define TRNG_PKRCNTBA_PKR_A_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNTBA_PKR_A_CT_SHIFT)) & TRNG_PKRCNTBA_PKR_A_CT_MASK)
  0f15b8: line 23862 define TRNG_PKRCNTBA_PKR_B_CT_MASK (0xFFFF0000U)
  0f15e6: line 23863 define TRNG_PKRCNTBA_PKR_B_CT_SHIFT (16U)
  0f160d: line 23864 define TRNG_PKRCNTBA_PKR_B_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNTBA_PKR_B_CT_SHIFT)) & TRNG_PKRCNTBA_PKR_B_CT_MASK)
  0f1689: line 23869 define TRNG_PKRCNTDC_PKR_C_CT_MASK (0xFFFFU)
  0f16b3: line 23870 define TRNG_PKRCNTDC_PKR_C_CT_SHIFT (0U)
  0f16d9: line 23871 define TRNG_PKRCNTDC_PKR_C_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNTDC_PKR_C_CT_SHIFT)) & TRNG_PKRCNTDC_PKR_C_CT_MASK)
  0f1755: line 23872 define TRNG_PKRCNTDC_PKR_D_CT_MASK (0xFFFF0000U)
  0f1783: line 23873 define TRNG_PKRCNTDC_PKR_D_CT_SHIFT (16U)
  0f17aa: line 23874 define TRNG_PKRCNTDC_PKR_D_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNTDC_PKR_D_CT_SHIFT)) & TRNG_PKRCNTDC_PKR_D_CT_MASK)
  0f1826: line 23879 define TRNG_PKRCNTFE_PKR_E_CT_MASK (0xFFFFU)
  0f1850: line 23880 define TRNG_PKRCNTFE_PKR_E_CT_SHIFT (0U)
  0f1876: line 23881 define TRNG_PKRCNTFE_PKR_E_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNTFE_PKR_E_CT_SHIFT)) & TRNG_PKRCNTFE_PKR_E_CT_MASK)
  0f18f2: line 23882 define TRNG_PKRCNTFE_PKR_F_CT_MASK (0xFFFF0000U)
  0f1920: line 23883 define TRNG_PKRCNTFE_PKR_F_CT_SHIFT (16U)
  0f1947: line 23884 define TRNG_PKRCNTFE_PKR_F_CT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_PKRCNTFE_PKR_F_CT_SHIFT)) & TRNG_PKRCNTFE_PKR_F_CT_MASK)
  0f19c3: line 23889 define TRNG_SEC_CFG_UNUSED0_MASK (0x1U)
  0f19e8: line 23890 define TRNG_SEC_CFG_UNUSED0_SHIFT (0U)
  0f1a0c: line 23891 define TRNG_SEC_CFG_UNUSED0(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SEC_CFG_UNUSED0_SHIFT)) & TRNG_SEC_CFG_UNUSED0_MASK)
  0f1a82: line 23892 define TRNG_SEC_CFG_NO_PRGM_MASK (0x2U)
  0f1aa7: line 23893 define TRNG_SEC_CFG_NO_PRGM_SHIFT (1U)
  0f1acb: line 23894 define TRNG_SEC_CFG_NO_PRGM(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SEC_CFG_NO_PRGM_SHIFT)) & TRNG_SEC_CFG_NO_PRGM_MASK)
  0f1b41: line 23895 define TRNG_SEC_CFG_UNUSED2_MASK (0x4U)
  0f1b66: line 23896 define TRNG_SEC_CFG_UNUSED2_SHIFT (2U)
  0f1b8a: line 23897 define TRNG_SEC_CFG_UNUSED2(x) (((uint32_t)(((uint32_t)(x)) << TRNG_SEC_CFG_UNUSED2_SHIFT)) & TRNG_SEC_CFG_UNUSED2_MASK)
  0f1c00: line 23902 define TRNG_INT_CTRL_HW_ERR_MASK (0x1U)
  0f1c25: line 23903 define TRNG_INT_CTRL_HW_ERR_SHIFT (0U)
  0f1c49: line 23904 define TRNG_INT_CTRL_HW_ERR(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_CTRL_HW_ERR_SHIFT)) & TRNG_INT_CTRL_HW_ERR_MASK)
  0f1cbf: line 23905 define TRNG_INT_CTRL_ENT_VAL_MASK (0x2U)
  0f1ce5: line 23906 define TRNG_INT_CTRL_ENT_VAL_SHIFT (1U)
  0f1d0a: line 23907 define TRNG_INT_CTRL_ENT_VAL(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_CTRL_ENT_VAL_SHIFT)) & TRNG_INT_CTRL_ENT_VAL_MASK)
  0f1d83: line 23908 define TRNG_INT_CTRL_FRQ_CT_FAIL_MASK (0x4U)
  0f1dad: line 23909 define TRNG_INT_CTRL_FRQ_CT_FAIL_SHIFT (2U)
  0f1dd6: line 23910 define TRNG_INT_CTRL_FRQ_CT_FAIL(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_CTRL_FRQ_CT_FAIL_SHIFT)) & TRNG_INT_CTRL_FRQ_CT_FAIL_MASK)
  0f1e5b: line 23911 define TRNG_INT_CTRL_UNUSED_MASK (0xFFFFFFF8U)
  0f1e87: line 23912 define TRNG_INT_CTRL_UNUSED_SHIFT (3U)
  0f1eab: line 23913 define TRNG_INT_CTRL_UNUSED(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_CTRL_UNUSED_SHIFT)) & TRNG_INT_CTRL_UNUSED_MASK)
  0f1f21: line 23918 define TRNG_INT_MASK_HW_ERR_MASK (0x1U)
  0f1f46: line 23919 define TRNG_INT_MASK_HW_ERR_SHIFT (0U)
  0f1f6a: line 23920 define TRNG_INT_MASK_HW_ERR(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_MASK_HW_ERR_SHIFT)) & TRNG_INT_MASK_HW_ERR_MASK)
  0f1fe0: line 23921 define TRNG_INT_MASK_ENT_VAL_MASK (0x2U)
  0f2006: line 23922 define TRNG_INT_MASK_ENT_VAL_SHIFT (1U)
  0f202b: line 23923 define TRNG_INT_MASK_ENT_VAL(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_MASK_ENT_VAL_SHIFT)) & TRNG_INT_MASK_ENT_VAL_MASK)
  0f20a4: line 23924 define TRNG_INT_MASK_FRQ_CT_FAIL_MASK (0x4U)
  0f20ce: line 23925 define TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT (2U)
  0f20f7: line 23926 define TRNG_INT_MASK_FRQ_CT_FAIL(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_MASK_FRQ_CT_FAIL_SHIFT)) & TRNG_INT_MASK_FRQ_CT_FAIL_MASK)
  0f217c: line 23931 define TRNG_INT_STATUS_HW_ERR_MASK (0x1U)
  0f21a3: line 23932 define TRNG_INT_STATUS_HW_ERR_SHIFT (0U)
  0f21c9: line 23933 define TRNG_INT_STATUS_HW_ERR(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_STATUS_HW_ERR_SHIFT)) & TRNG_INT_STATUS_HW_ERR_MASK)
  0f2245: line 23934 define TRNG_INT_STATUS_ENT_VAL_MASK (0x2U)
  0f226d: line 23935 define TRNG_INT_STATUS_ENT_VAL_SHIFT (1U)
  0f2294: line 23936 define TRNG_INT_STATUS_ENT_VAL(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_STATUS_ENT_VAL_SHIFT)) & TRNG_INT_STATUS_ENT_VAL_MASK)
  0f2313: line 23937 define TRNG_INT_STATUS_FRQ_CT_FAIL_MASK (0x4U)
  0f233f: line 23938 define TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT (2U)
  0f236a: line 23939 define TRNG_INT_STATUS_FRQ_CT_FAIL(x) (((uint32_t)(((uint32_t)(x)) << TRNG_INT_STATUS_FRQ_CT_FAIL_SHIFT)) & TRNG_INT_STATUS_FRQ_CT_FAIL_MASK)
  0f23f5: line 23944 define TRNG_VID1_MIN_REV_MASK (0xFFU)
  0f2418: line 23945 define TRNG_VID1_MIN_REV_SHIFT (0U)
  0f2439: line 23946 define TRNG_VID1_MIN_REV(x) (((uint32_t)(((uint32_t)(x)) << TRNG_VID1_MIN_REV_SHIFT)) & TRNG_VID1_MIN_REV_MASK)
  0f24a6: line 23947 define TRNG_VID1_MAJ_REV_MASK (0xFF00U)
  0f24cb: line 23948 define TRNG_VID1_MAJ_REV_SHIFT (8U)
  0f24ec: line 23949 define TRNG_VID1_MAJ_REV(x) (((uint32_t)(((uint32_t)(x)) << TRNG_VID1_MAJ_REV_SHIFT)) & TRNG_VID1_MAJ_REV_MASK)
  0f2559: line 23950 define TRNG_VID1_IP_ID_MASK (0xFFFF0000U)
  0f2580: line 23951 define TRNG_VID1_IP_ID_SHIFT (16U)
  0f25a0: line 23952 define TRNG_VID1_IP_ID(x) (((uint32_t)(((uint32_t)(x)) << TRNG_VID1_IP_ID_SHIFT)) & TRNG_VID1_IP_ID_MASK)
  0f2607: line 23957 define TRNG_VID2_CONFIG_OPT_MASK (0xFFU)
  0f262d: line 23958 define TRNG_VID2_CONFIG_OPT_SHIFT (0U)
  0f2651: line 23959 define TRNG_VID2_CONFIG_OPT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_VID2_CONFIG_OPT_SHIFT)) & TRNG_VID2_CONFIG_OPT_MASK)
  0f26c7: line 23960 define TRNG_VID2_ECO_REV_MASK (0xFF00U)
  0f26ec: line 23961 define TRNG_VID2_ECO_REV_SHIFT (8U)
  0f270d: line 23962 define TRNG_VID2_ECO_REV(x) (((uint32_t)(((uint32_t)(x)) << TRNG_VID2_ECO_REV_SHIFT)) & TRNG_VID2_ECO_REV_MASK)
  0f277a: line 23963 define TRNG_VID2_INTG_OPT_MASK (0xFF0000U)
  0f27a2: line 23964 define TRNG_VID2_INTG_OPT_SHIFT (16U)
  0f27c5: line 23965 define TRNG_VID2_INTG_OPT(x) (((uint32_t)(((uint32_t)(x)) << TRNG_VID2_INTG_OPT_SHIFT)) & TRNG_VID2_INTG_OPT_MASK)
  0f2835: line 23966 define TRNG_VID2_ERA_MASK (0xFF000000U)
  0f285a: line 23967 define TRNG_VID2_ERA_SHIFT (24U)
  0f2878: line 23968 define TRNG_VID2_ERA(x) (((uint32_t)(((uint32_t)(x)) << TRNG_VID2_ERA_SHIFT)) & TRNG_VID2_ERA_MASK)
  0f28d9: line 23979 define TRNG_BASE (0x400CC000u)
  0f28f5: line 23981 define TRNG ((TRNG_Type *)TRNG_BASE)
  0f2917: line 23983 define TRNG_BASE_ADDRS { TRNG_BASE }
  0f2939: line 23985 define TRNG_BASE_PTRS { TRNG }
  0f2955: line 23987 define TRNG_IRQS { TRNG_IRQn }
  0f2971: line 24035 define TSC_BASIC_SETTING_AUTO_MEASURE_MASK (0x1U)
  0f29a0: line 24036 define TSC_BASIC_SETTING_AUTO_MEASURE_SHIFT (0U)
  0f29ce: line 24037 define TSC_BASIC_SETTING_AUTO_MEASURE(x) (((uint32_t)(((uint32_t)(x)) << TSC_BASIC_SETTING_AUTO_MEASURE_SHIFT)) & TSC_BASIC_SETTING_AUTO_MEASURE_MASK)
  0f2a62: line 24038 define TSC_BASIC_SETTING_4_5_WIRE_MASK (0x10U)
  0f2a8e: line 24039 define TSC_BASIC_SETTING_4_5_WIRE_SHIFT (4U)
  0f2ab8: line 24040 define TSC_BASIC_SETTING_4_5_WIRE(x) (((uint32_t)(((uint32_t)(x)) << TSC_BASIC_SETTING_4_5_WIRE_SHIFT)) & TSC_BASIC_SETTING_4_5_WIRE_MASK)
  0f2b40: line 24041 define TSC_BASIC_SETTING_MEASURE_DELAY_TIME_MASK (0xFFFFFF00U)
  0f2b7c: line 24042 define TSC_BASIC_SETTING_MEASURE_DELAY_TIME_SHIFT (8U)
  0f2bb0: line 24043 define TSC_BASIC_SETTING_MEASURE_DELAY_TIME(x) (((uint32_t)(((uint32_t)(x)) << TSC_BASIC_SETTING_MEASURE_DELAY_TIME_SHIFT)) & TSC_BASIC_SETTING_MEASURE_DELAY_TIME_MASK)
  0f2c56: line 24048 define TSC_PRE_CHARGE_TIME_PRE_CHARGE_TIME_MASK (0xFFFFFFFFU)
  0f2c91: line 24049 define TSC_PRE_CHARGE_TIME_PRE_CHARGE_TIME_SHIFT (0U)
  0f2cc4: line 24050 define TSC_PRE_CHARGE_TIME_PRE_CHARGE_TIME(x) (((uint32_t)(((uint32_t)(x)) << TSC_PRE_CHARGE_TIME_PRE_CHARGE_TIME_SHIFT)) & TSC_PRE_CHARGE_TIME_PRE_CHARGE_TIME_MASK)
  0f2d67: line 24055 define TSC_FLOW_CONTROL_SW_RST_MASK (0x1U)
  0f2d8f: line 24056 define TSC_FLOW_CONTROL_SW_RST_SHIFT (0U)
  0f2db6: line 24057 define TSC_FLOW_CONTROL_SW_RST(x) (((uint32_t)(((uint32_t)(x)) << TSC_FLOW_CONTROL_SW_RST_SHIFT)) & TSC_FLOW_CONTROL_SW_RST_MASK)
  0f2e35: line 24058 define TSC_FLOW_CONTROL_START_MEASURE_MASK (0x10U)
  0f2e65: line 24059 define TSC_FLOW_CONTROL_START_MEASURE_SHIFT (4U)
  0f2e93: line 24060 define TSC_FLOW_CONTROL_START_MEASURE(x) (((uint32_t)(((uint32_t)(x)) << TSC_FLOW_CONTROL_START_MEASURE_SHIFT)) & TSC_FLOW_CONTROL_START_MEASURE_MASK)
  0f2f27: line 24061 define TSC_FLOW_CONTROL_DROP_MEASURE_MASK (0x100U)
  0f2f57: line 24062 define TSC_FLOW_CONTROL_DROP_MEASURE_SHIFT (8U)
  0f2f84: line 24063 define TSC_FLOW_CONTROL_DROP_MEASURE(x) (((uint32_t)(((uint32_t)(x)) << TSC_FLOW_CONTROL_DROP_MEASURE_SHIFT)) & TSC_FLOW_CONTROL_DROP_MEASURE_MASK)
  0f3015: line 24064 define TSC_FLOW_CONTROL_START_SENSE_MASK (0x1000U)
  0f3045: line 24065 define TSC_FLOW_CONTROL_START_SENSE_SHIFT (12U)
  0f3072: line 24066 define TSC_FLOW_CONTROL_START_SENSE(x) (((uint32_t)(((uint32_t)(x)) << TSC_FLOW_CONTROL_START_SENSE_SHIFT)) & TSC_FLOW_CONTROL_START_SENSE_MASK)
  0f3100: line 24067 define TSC_FLOW_CONTROL_DISABLE_MASK (0x10000U)
  0f312d: line 24068 define TSC_FLOW_CONTROL_DISABLE_SHIFT (16U)
  0f3156: line 24069 define TSC_FLOW_CONTROL_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << TSC_FLOW_CONTROL_DISABLE_SHIFT)) & TSC_FLOW_CONTROL_DISABLE_MASK)
  0f31d8: line 24074 define TSC_MEASEURE_VALUE_Y_VALUE_MASK (0xFFFU)
  0f3205: line 24075 define TSC_MEASEURE_VALUE_Y_VALUE_SHIFT (0U)
  0f322f: line 24076 define TSC_MEASEURE_VALUE_Y_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TSC_MEASEURE_VALUE_Y_VALUE_SHIFT)) & TSC_MEASEURE_VALUE_Y_VALUE_MASK)
  0f32b7: line 24077 define TSC_MEASEURE_VALUE_X_VALUE_MASK (0xFFF0000U)
  0f32e8: line 24078 define TSC_MEASEURE_VALUE_X_VALUE_SHIFT (16U)
  0f3313: line 24079 define TSC_MEASEURE_VALUE_X_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TSC_MEASEURE_VALUE_X_VALUE_SHIFT)) & TSC_MEASEURE_VALUE_X_VALUE_MASK)
  0f339b: line 24084 define TSC_INT_EN_MEASURE_INT_EN_MASK (0x1U)
  0f33c5: line 24085 define TSC_INT_EN_MEASURE_INT_EN_SHIFT (0U)
  0f33ee: line 24086 define TSC_INT_EN_MEASURE_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_EN_MEASURE_INT_EN_SHIFT)) & TSC_INT_EN_MEASURE_INT_EN_MASK)
  0f3473: line 24087 define TSC_INT_EN_DETECT_INT_EN_MASK (0x10U)
  0f349d: line 24088 define TSC_INT_EN_DETECT_INT_EN_SHIFT (4U)
  0f34c5: line 24089 define TSC_INT_EN_DETECT_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_EN_DETECT_INT_EN_SHIFT)) & TSC_INT_EN_DETECT_INT_EN_MASK)
  0f3547: line 24090 define TSC_INT_EN_IDLE_SW_INT_EN_MASK (0x1000U)
  0f3574: line 24091 define TSC_INT_EN_IDLE_SW_INT_EN_SHIFT (12U)
  0f359e: line 24092 define TSC_INT_EN_IDLE_SW_INT_EN(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_EN_IDLE_SW_INT_EN_SHIFT)) & TSC_INT_EN_IDLE_SW_INT_EN_MASK)
  0f3623: line 24097 define TSC_INT_SIG_EN_MEASURE_SIG_EN_MASK (0x1U)
  0f3651: line 24098 define TSC_INT_SIG_EN_MEASURE_SIG_EN_SHIFT (0U)
  0f367e: line 24099 define TSC_INT_SIG_EN_MEASURE_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_SIG_EN_MEASURE_SIG_EN_SHIFT)) & TSC_INT_SIG_EN_MEASURE_SIG_EN_MASK)
  0f370f: line 24100 define TSC_INT_SIG_EN_DETECT_SIG_EN_MASK (0x10U)
  0f373d: line 24101 define TSC_INT_SIG_EN_DETECT_SIG_EN_SHIFT (4U)
  0f3769: line 24102 define TSC_INT_SIG_EN_DETECT_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_SIG_EN_DETECT_SIG_EN_SHIFT)) & TSC_INT_SIG_EN_DETECT_SIG_EN_MASK)
  0f37f7: line 24103 define TSC_INT_SIG_EN_VALID_SIG_EN_MASK (0x100U)
  0f3825: line 24104 define TSC_INT_SIG_EN_VALID_SIG_EN_SHIFT (8U)
  0f3850: line 24105 define TSC_INT_SIG_EN_VALID_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_SIG_EN_VALID_SIG_EN_SHIFT)) & TSC_INT_SIG_EN_VALID_SIG_EN_MASK)
  0f38db: line 24106 define TSC_INT_SIG_EN_IDLE_SW_SIG_EN_MASK (0x1000U)
  0f390c: line 24107 define TSC_INT_SIG_EN_IDLE_SW_SIG_EN_SHIFT (12U)
  0f393a: line 24108 define TSC_INT_SIG_EN_IDLE_SW_SIG_EN(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_SIG_EN_IDLE_SW_SIG_EN_SHIFT)) & TSC_INT_SIG_EN_IDLE_SW_SIG_EN_MASK)
  0f39cb: line 24113 define TSC_INT_STATUS_MEASURE_MASK (0x1U)
  0f39f2: line 24114 define TSC_INT_STATUS_MEASURE_SHIFT (0U)
  0f3a18: line 24115 define TSC_INT_STATUS_MEASURE(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_STATUS_MEASURE_SHIFT)) & TSC_INT_STATUS_MEASURE_MASK)
  0f3a94: line 24116 define TSC_INT_STATUS_DETECT_MASK (0x10U)
  0f3abb: line 24117 define TSC_INT_STATUS_DETECT_SHIFT (4U)
  0f3ae0: line 24118 define TSC_INT_STATUS_DETECT(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_STATUS_DETECT_SHIFT)) & TSC_INT_STATUS_DETECT_MASK)
  0f3b59: line 24119 define TSC_INT_STATUS_VALID_MASK (0x100U)
  0f3b80: line 24120 define TSC_INT_STATUS_VALID_SHIFT (8U)
  0f3ba4: line 24121 define TSC_INT_STATUS_VALID(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_STATUS_VALID_SHIFT)) & TSC_INT_STATUS_VALID_MASK)
  0f3c1a: line 24122 define TSC_INT_STATUS_IDLE_SW_MASK (0x1000U)
  0f3c44: line 24123 define TSC_INT_STATUS_IDLE_SW_SHIFT (12U)
  0f3c6b: line 24124 define TSC_INT_STATUS_IDLE_SW(x) (((uint32_t)(((uint32_t)(x)) << TSC_INT_STATUS_IDLE_SW_SHIFT)) & TSC_INT_STATUS_IDLE_SW_MASK)
  0f3ce7: line 24129 define TSC_DEBUG_MODE_ADC_CONV_VALUE_MASK (0xFFFU)
  0f3d17: line 24130 define TSC_DEBUG_MODE_ADC_CONV_VALUE_SHIFT (0U)
  0f3d44: line 24131 define TSC_DEBUG_MODE_ADC_CONV_VALUE(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE_ADC_CONV_VALUE_SHIFT)) & TSC_DEBUG_MODE_ADC_CONV_VALUE_MASK)
  0f3dd5: line 24132 define TSC_DEBUG_MODE_ADC_COCO_MASK (0x1000U)
  0f3e00: line 24133 define TSC_DEBUG_MODE_ADC_COCO_SHIFT (12U)
  0f3e28: line 24134 define TSC_DEBUG_MODE_ADC_COCO(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE_ADC_COCO_SHIFT)) & TSC_DEBUG_MODE_ADC_COCO_MASK)
  0f3ea7: line 24135 define TSC_DEBUG_MODE_EXT_HWTS_MASK (0x1F0000U)
  0f3ed4: line 24136 define TSC_DEBUG_MODE_EXT_HWTS_SHIFT (16U)
  0f3efc: line 24137 define TSC_DEBUG_MODE_EXT_HWTS(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE_EXT_HWTS_SHIFT)) & TSC_DEBUG_MODE_EXT_HWTS_MASK)
  0f3f7b: line 24138 define TSC_DEBUG_MODE_TRIGGER_MASK (0x1000000U)
  0f3fa8: line 24139 define TSC_DEBUG_MODE_TRIGGER_SHIFT (24U)
  0f3fcf: line 24140 define TSC_DEBUG_MODE_TRIGGER(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE_TRIGGER_SHIFT)) & TSC_DEBUG_MODE_TRIGGER_MASK)
  0f404b: line 24141 define TSC_DEBUG_MODE_ADC_COCO_CLEAR_MASK (0x2000000U)
  0f407f: line 24142 define TSC_DEBUG_MODE_ADC_COCO_CLEAR_SHIFT (25U)
  0f40ad: line 24143 define TSC_DEBUG_MODE_ADC_COCO_CLEAR(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE_ADC_COCO_CLEAR_SHIFT)) & TSC_DEBUG_MODE_ADC_COCO_CLEAR_MASK)
  0f413e: line 24144 define TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE_MASK (0x4000000U)
  0f417a: line 24145 define TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE_SHIFT (26U)
  0f41b0: line 24146 define TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE_SHIFT)) & TSC_DEBUG_MODE_ADC_COCO_CLEAR_DISABLE_MASK)
  0f4259: line 24147 define TSC_DEBUG_MODE_DEBUG_EN_MASK (0x10000000U)
  0f4288: line 24148 define TSC_DEBUG_MODE_DEBUG_EN_SHIFT (28U)
  0f42b0: line 24149 define TSC_DEBUG_MODE_DEBUG_EN(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE_DEBUG_EN_SHIFT)) & TSC_DEBUG_MODE_DEBUG_EN_MASK)
  0f432f: line 24154 define TSC_DEBUG_MODE2_XPUL_PULL_DOWN_MASK (0x1U)
  0f435e: line 24155 define TSC_DEBUG_MODE2_XPUL_PULL_DOWN_SHIFT (0U)
  0f438c: line 24156 define TSC_DEBUG_MODE2_XPUL_PULL_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_XPUL_PULL_DOWN_SHIFT)) & TSC_DEBUG_MODE2_XPUL_PULL_DOWN_MASK)
  0f4420: line 24157 define TSC_DEBUG_MODE2_XPUL_PULL_UP_MASK (0x2U)
  0f444d: line 24158 define TSC_DEBUG_MODE2_XPUL_PULL_UP_SHIFT (1U)
  0f4479: line 24159 define TSC_DEBUG_MODE2_XPUL_PULL_UP(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_XPUL_PULL_UP_SHIFT)) & TSC_DEBUG_MODE2_XPUL_PULL_UP_MASK)
  0f4507: line 24160 define TSC_DEBUG_MODE2_XPUL_200K_PULL_UP_MASK (0x4U)
  0f4539: line 24161 define TSC_DEBUG_MODE2_XPUL_200K_PULL_UP_SHIFT (2U)
  0f456a: line 24162 define TSC_DEBUG_MODE2_XPUL_200K_PULL_UP(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_XPUL_200K_PULL_UP_SHIFT)) & TSC_DEBUG_MODE2_XPUL_200K_PULL_UP_MASK)
  0f4607: line 24163 define TSC_DEBUG_MODE2_XNUR_PULL_DOWN_MASK (0x8U)
  0f4636: line 24164 define TSC_DEBUG_MODE2_XNUR_PULL_DOWN_SHIFT (3U)
  0f4664: line 24165 define TSC_DEBUG_MODE2_XNUR_PULL_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_XNUR_PULL_DOWN_SHIFT)) & TSC_DEBUG_MODE2_XNUR_PULL_DOWN_MASK)
  0f46f8: line 24166 define TSC_DEBUG_MODE2_XNUR_PULL_UP_MASK (0x10U)
  0f4726: line 24167 define TSC_DEBUG_MODE2_XNUR_PULL_UP_SHIFT (4U)
  0f4752: line 24168 define TSC_DEBUG_MODE2_XNUR_PULL_UP(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_XNUR_PULL_UP_SHIFT)) & TSC_DEBUG_MODE2_XNUR_PULL_UP_MASK)
  0f47e0: line 24169 define TSC_DEBUG_MODE2_XNUR_200K_PULL_UP_MASK (0x20U)
  0f4813: line 24170 define TSC_DEBUG_MODE2_XNUR_200K_PULL_UP_SHIFT (5U)
  0f4844: line 24171 define TSC_DEBUG_MODE2_XNUR_200K_PULL_UP(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_XNUR_200K_PULL_UP_SHIFT)) & TSC_DEBUG_MODE2_XNUR_200K_PULL_UP_MASK)
  0f48e1: line 24172 define TSC_DEBUG_MODE2_YPLL_PULL_DOWN_MASK (0x40U)
  0f4911: line 24173 define TSC_DEBUG_MODE2_YPLL_PULL_DOWN_SHIFT (6U)
  0f493f: line 24174 define TSC_DEBUG_MODE2_YPLL_PULL_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_YPLL_PULL_DOWN_SHIFT)) & TSC_DEBUG_MODE2_YPLL_PULL_DOWN_MASK)
  0f49d3: line 24175 define TSC_DEBUG_MODE2_YPLL_PULL_UP_MASK (0x80U)
  0f4a01: line 24176 define TSC_DEBUG_MODE2_YPLL_PULL_UP_SHIFT (7U)
  0f4a2d: line 24177 define TSC_DEBUG_MODE2_YPLL_PULL_UP(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_YPLL_PULL_UP_SHIFT)) & TSC_DEBUG_MODE2_YPLL_PULL_UP_MASK)
  0f4abb: line 24178 define TSC_DEBUG_MODE2_YPLL_200K_PULL_UP_MASK (0x100U)
  0f4aef: line 24179 define TSC_DEBUG_MODE2_YPLL_200K_PULL_UP_SHIFT (8U)
  0f4b20: line 24180 define TSC_DEBUG_MODE2_YPLL_200K_PULL_UP(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_YPLL_200K_PULL_UP_SHIFT)) & TSC_DEBUG_MODE2_YPLL_200K_PULL_UP_MASK)
  0f4bbd: line 24181 define TSC_DEBUG_MODE2_YNLR_PULL_DOWN_MASK (0x200U)
  0f4bee: line 24182 define TSC_DEBUG_MODE2_YNLR_PULL_DOWN_SHIFT (9U)
  0f4c1c: line 24183 define TSC_DEBUG_MODE2_YNLR_PULL_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_YNLR_PULL_DOWN_SHIFT)) & TSC_DEBUG_MODE2_YNLR_PULL_DOWN_MASK)
  0f4cb0: line 24184 define TSC_DEBUG_MODE2_YNLR_PULL_UP_MASK (0x400U)
  0f4cdf: line 24185 define TSC_DEBUG_MODE2_YNLR_PULL_UP_SHIFT (10U)
  0f4d0c: line 24186 define TSC_DEBUG_MODE2_YNLR_PULL_UP(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_YNLR_PULL_UP_SHIFT)) & TSC_DEBUG_MODE2_YNLR_PULL_UP_MASK)
  0f4d9a: line 24187 define TSC_DEBUG_MODE2_YNLR_200K_PULL_UP_MASK (0x800U)
  0f4dce: line 24188 define TSC_DEBUG_MODE2_YNLR_200K_PULL_UP_SHIFT (11U)
  0f4e00: line 24189 define TSC_DEBUG_MODE2_YNLR_200K_PULL_UP(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_YNLR_200K_PULL_UP_SHIFT)) & TSC_DEBUG_MODE2_YNLR_200K_PULL_UP_MASK)
  0f4e9d: line 24190 define TSC_DEBUG_MODE2_WIPER_PULL_DOWN_MASK (0x1000U)
  0f4ed0: line 24191 define TSC_DEBUG_MODE2_WIPER_PULL_DOWN_SHIFT (12U)
  0f4f00: line 24192 define TSC_DEBUG_MODE2_WIPER_PULL_DOWN(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_WIPER_PULL_DOWN_SHIFT)) & TSC_DEBUG_MODE2_WIPER_PULL_DOWN_MASK)
  0f4f97: line 24193 define TSC_DEBUG_MODE2_WIPER_PULL_UP_MASK (0x2000U)
  0f4fc8: line 24194 define TSC_DEBUG_MODE2_WIPER_PULL_UP_SHIFT (13U)
  0f4ff6: line 24195 define TSC_DEBUG_MODE2_WIPER_PULL_UP(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_WIPER_PULL_UP_SHIFT)) & TSC_DEBUG_MODE2_WIPER_PULL_UP_MASK)
  0f5087: line 24196 define TSC_DEBUG_MODE2_WIPER_200K_PULL_UP_MASK (0x4000U)
  0f50bd: line 24197 define TSC_DEBUG_MODE2_WIPER_200K_PULL_UP_SHIFT (14U)
  0f50f0: line 24198 define TSC_DEBUG_MODE2_WIPER_200K_PULL_UP(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_WIPER_200K_PULL_UP_SHIFT)) & TSC_DEBUG_MODE2_WIPER_200K_PULL_UP_MASK)
  0f5190: line 24199 define TSC_DEBUG_MODE2_DETECT_FOUR_WIRE_MASK (0x10000U)
  0f51c5: line 24200 define TSC_DEBUG_MODE2_DETECT_FOUR_WIRE_SHIFT (16U)
  0f51f6: line 24201 define TSC_DEBUG_MODE2_DETECT_FOUR_WIRE(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_DETECT_FOUR_WIRE_SHIFT)) & TSC_DEBUG_MODE2_DETECT_FOUR_WIRE_MASK)
  0f5290: line 24202 define TSC_DEBUG_MODE2_DETECT_FIVE_WIRE_MASK (0x20000U)
  0f52c5: line 24203 define TSC_DEBUG_MODE2_DETECT_FIVE_WIRE_SHIFT (17U)
  0f52f6: line 24204 define TSC_DEBUG_MODE2_DETECT_FIVE_WIRE(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_DETECT_FIVE_WIRE_SHIFT)) & TSC_DEBUG_MODE2_DETECT_FIVE_WIRE_MASK)
  0f5390: line 24205 define TSC_DEBUG_MODE2_STATE_MACHINE_MASK (0x700000U)
  0f53c3: line 24206 define TSC_DEBUG_MODE2_STATE_MACHINE_SHIFT (20U)
  0f53f1: line 24207 define TSC_DEBUG_MODE2_STATE_MACHINE(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_STATE_MACHINE_SHIFT)) & TSC_DEBUG_MODE2_STATE_MACHINE_MASK)
  0f5482: line 24208 define TSC_DEBUG_MODE2_INTERMEDIATE_MASK (0x800000U)
  0f54b4: line 24209 define TSC_DEBUG_MODE2_INTERMEDIATE_SHIFT (23U)
  0f54e1: line 24210 define TSC_DEBUG_MODE2_INTERMEDIATE(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_INTERMEDIATE_SHIFT)) & TSC_DEBUG_MODE2_INTERMEDIATE_MASK)
  0f556f: line 24211 define TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE_MASK (0x1000000U)
  0f55ad: line 24212 define TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE_SHIFT (24U)
  0f55e5: line 24213 define TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE_SHIFT)) & TSC_DEBUG_MODE2_DETECT_ENABLE_FOUR_WIRE_MASK)
  0f5694: line 24214 define TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE_MASK (0x10000000U)
  0f56d3: line 24215 define TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE_SHIFT (28U)
  0f570b: line 24216 define TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE_SHIFT)) & TSC_DEBUG_MODE2_DETECT_ENABLE_FIVE_WIRE_MASK)
  0f57ba: line 24217 define TSC_DEBUG_MODE2_DE_GLITCH_MASK (0x60000000U)
  0f57eb: line 24218 define TSC_DEBUG_MODE2_DE_GLITCH_SHIFT (29U)
  0f5815: line 24219 define TSC_DEBUG_MODE2_DE_GLITCH(x) (((uint32_t)(((uint32_t)(x)) << TSC_DEBUG_MODE2_DE_GLITCH_SHIFT)) & TSC_DEBUG_MODE2_DE_GLITCH_MASK)
  0f589a: line 24230 define TSC_BASE (0x400E0000u)
  0f58b5: line 24232 define TSC ((TSC_Type *)TSC_BASE)
  0f58d4: line 24234 define TSC_BASE_ADDRS { TSC_BASE }
  0f58f4: line 24236 define TSC_BASE_PTRS { TSC }
  0f590e: line 24238 define TSC_IRQS { TSC_DIG_IRQn }
  0f592c: line 24240 define TSC_BASIC_SETTING__4_5_WIRE_MASK TSC_BASIC_SETTING_4_5_WIRE_MASK
  0f5971: line 24241 define TSC_BASIC_SETTING__4_5_WIRE_SHIFT TSC_BASIC_SETTING_4_5_WIRE_SHIFT
  0f59b8: line 24242 define TSC_BASIC_SETTING__4_5_WIRE(x) TSC_BASIC_SETTING_4_5_WIRE(x)
  0f59f9: line 24328 define USB_ID_ID_MASK (0x3FU)
  0f5a14: line 24329 define USB_ID_ID_SHIFT (0U)
  0f5a2d: line 24330 define USB_ID_ID(x) (((uint32_t)(((uint32_t)(x)) << USB_ID_ID_SHIFT)) & USB_ID_ID_MASK)
  0f5a82: line 24331 define USB_ID_NID_MASK (0x3F00U)
  0f5aa0: line 24332 define USB_ID_NID_SHIFT (8U)
  0f5aba: line 24333 define USB_ID_NID(x) (((uint32_t)(((uint32_t)(x)) << USB_ID_NID_SHIFT)) & USB_ID_NID_MASK)
  0f5b12: line 24334 define USB_ID_REVISION_MASK (0xFF0000U)
  0f5b37: line 24335 define USB_ID_REVISION_SHIFT (16U)
  0f5b57: line 24336 define USB_ID_REVISION(x) (((uint32_t)(((uint32_t)(x)) << USB_ID_REVISION_SHIFT)) & USB_ID_REVISION_MASK)
  0f5bbe: line 24341 define USB_HWGENERAL_PHYW_MASK (0x30U)
  0f5be2: line 24342 define USB_HWGENERAL_PHYW_SHIFT (4U)
  0f5c04: line 24343 define USB_HWGENERAL_PHYW(x) (((uint32_t)(((uint32_t)(x)) << USB_HWGENERAL_PHYW_SHIFT)) & USB_HWGENERAL_PHYW_MASK)
  0f5c74: line 24344 define USB_HWGENERAL_PHYM_MASK (0x1C0U)
  0f5c99: line 24345 define USB_HWGENERAL_PHYM_SHIFT (6U)
  0f5cbb: line 24346 define USB_HWGENERAL_PHYM(x) (((uint32_t)(((uint32_t)(x)) << USB_HWGENERAL_PHYM_SHIFT)) & USB_HWGENERAL_PHYM_MASK)
  0f5d2b: line 24347 define USB_HWGENERAL_SM_MASK (0x600U)
  0f5d4e: line 24348 define USB_HWGENERAL_SM_SHIFT (9U)
  0f5d6e: line 24349 define USB_HWGENERAL_SM(x) (((uint32_t)(((uint32_t)(x)) << USB_HWGENERAL_SM_SHIFT)) & USB_HWGENERAL_SM_MASK)
  0f5dd8: line 24354 define USB_HWHOST_HC_MASK (0x1U)
  0f5df6: line 24355 define USB_HWHOST_HC_SHIFT (0U)
  0f5e13: line 24356 define USB_HWHOST_HC(x) (((uint32_t)(((uint32_t)(x)) << USB_HWHOST_HC_SHIFT)) & USB_HWHOST_HC_MASK)
  0f5e74: line 24357 define USB_HWHOST_NPORT_MASK (0xEU)
  0f5e95: line 24358 define USB_HWHOST_NPORT_SHIFT (1U)
  0f5eb5: line 24359 define USB_HWHOST_NPORT(x) (((uint32_t)(((uint32_t)(x)) << USB_HWHOST_NPORT_SHIFT)) & USB_HWHOST_NPORT_MASK)
  0f5f1f: line 24364 define USB_HWDEVICE_DC_MASK (0x1U)
  0f5f3f: line 24365 define USB_HWDEVICE_DC_SHIFT (0U)
  0f5f5e: line 24366 define USB_HWDEVICE_DC(x) (((uint32_t)(((uint32_t)(x)) << USB_HWDEVICE_DC_SHIFT)) & USB_HWDEVICE_DC_MASK)
  0f5fc5: line 24367 define USB_HWDEVICE_DEVEP_MASK (0x3EU)
  0f5fe9: line 24368 define USB_HWDEVICE_DEVEP_SHIFT (1U)
  0f600b: line 24369 define USB_HWDEVICE_DEVEP(x) (((uint32_t)(((uint32_t)(x)) << USB_HWDEVICE_DEVEP_SHIFT)) & USB_HWDEVICE_DEVEP_MASK)
  0f607b: line 24374 define USB_HWTXBUF_TXBURST_MASK (0xFFU)
  0f60a0: line 24375 define USB_HWTXBUF_TXBURST_SHIFT (0U)
  0f60c3: line 24376 define USB_HWTXBUF_TXBURST(x) (((uint32_t)(((uint32_t)(x)) << USB_HWTXBUF_TXBURST_SHIFT)) & USB_HWTXBUF_TXBURST_MASK)
  0f6136: line 24377 define USB_HWTXBUF_TXCHANADD_MASK (0xFF0000U)
  0f6161: line 24378 define USB_HWTXBUF_TXCHANADD_SHIFT (16U)
  0f6187: line 24379 define USB_HWTXBUF_TXCHANADD(x) (((uint32_t)(((uint32_t)(x)) << USB_HWTXBUF_TXCHANADD_SHIFT)) & USB_HWTXBUF_TXCHANADD_MASK)
  0f6200: line 24384 define USB_HWRXBUF_RXBURST_MASK (0xFFU)
  0f6225: line 24385 define USB_HWRXBUF_RXBURST_SHIFT (0U)
  0f6248: line 24386 define USB_HWRXBUF_RXBURST(x) (((uint32_t)(((uint32_t)(x)) << USB_HWRXBUF_RXBURST_SHIFT)) & USB_HWRXBUF_RXBURST_MASK)
  0f62bb: line 24387 define USB_HWRXBUF_RXADD_MASK (0xFF00U)
  0f62e0: line 24388 define USB_HWRXBUF_RXADD_SHIFT (8U)
  0f6301: line 24389 define USB_HWRXBUF_RXADD(x) (((uint32_t)(((uint32_t)(x)) << USB_HWRXBUF_RXADD_SHIFT)) & USB_HWRXBUF_RXADD_MASK)
  0f636e: line 24394 define USB_GPTIMER0LD_GPTLD_MASK (0xFFFFFFU)
  0f6398: line 24395 define USB_GPTIMER0LD_GPTLD_SHIFT (0U)
  0f63bc: line 24396 define USB_GPTIMER0LD_GPTLD(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER0LD_GPTLD_SHIFT)) & USB_GPTIMER0LD_GPTLD_MASK)
  0f6432: line 24401 define USB_GPTIMER0CTRL_GPTCNT_MASK (0xFFFFFFU)
  0f645f: line 24402 define USB_GPTIMER0CTRL_GPTCNT_SHIFT (0U)
  0f6486: line 24403 define USB_GPTIMER0CTRL_GPTCNT(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER0CTRL_GPTCNT_SHIFT)) & USB_GPTIMER0CTRL_GPTCNT_MASK)
  0f6505: line 24404 define USB_GPTIMER0CTRL_GPTMODE_MASK (0x1000000U)
  0f6534: line 24405 define USB_GPTIMER0CTRL_GPTMODE_SHIFT (24U)
  0f655d: line 24406 define USB_GPTIMER0CTRL_GPTMODE(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER0CTRL_GPTMODE_SHIFT)) & USB_GPTIMER0CTRL_GPTMODE_MASK)
  0f65df: line 24407 define USB_GPTIMER0CTRL_GPTRST_MASK (0x40000000U)
  0f660e: line 24408 define USB_GPTIMER0CTRL_GPTRST_SHIFT (30U)
  0f6636: line 24409 define USB_GPTIMER0CTRL_GPTRST(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER0CTRL_GPTRST_SHIFT)) & USB_GPTIMER0CTRL_GPTRST_MASK)
  0f66b5: line 24410 define USB_GPTIMER0CTRL_GPTRUN_MASK (0x80000000U)
  0f66e4: line 24411 define USB_GPTIMER0CTRL_GPTRUN_SHIFT (31U)
  0f670c: line 24412 define USB_GPTIMER0CTRL_GPTRUN(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER0CTRL_GPTRUN_SHIFT)) & USB_GPTIMER0CTRL_GPTRUN_MASK)
  0f678b: line 24417 define USB_GPTIMER1LD_GPTLD_MASK (0xFFFFFFU)
  0f67b5: line 24418 define USB_GPTIMER1LD_GPTLD_SHIFT (0U)
  0f67d9: line 24419 define USB_GPTIMER1LD_GPTLD(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER1LD_GPTLD_SHIFT)) & USB_GPTIMER1LD_GPTLD_MASK)
  0f684f: line 24424 define USB_GPTIMER1CTRL_GPTCNT_MASK (0xFFFFFFU)
  0f687c: line 24425 define USB_GPTIMER1CTRL_GPTCNT_SHIFT (0U)
  0f68a3: line 24426 define USB_GPTIMER1CTRL_GPTCNT(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER1CTRL_GPTCNT_SHIFT)) & USB_GPTIMER1CTRL_GPTCNT_MASK)
  0f6922: line 24427 define USB_GPTIMER1CTRL_GPTMODE_MASK (0x1000000U)
  0f6951: line 24428 define USB_GPTIMER1CTRL_GPTMODE_SHIFT (24U)
  0f697a: line 24429 define USB_GPTIMER1CTRL_GPTMODE(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER1CTRL_GPTMODE_SHIFT)) & USB_GPTIMER1CTRL_GPTMODE_MASK)
  0f69fc: line 24430 define USB_GPTIMER1CTRL_GPTRST_MASK (0x40000000U)
  0f6a2b: line 24431 define USB_GPTIMER1CTRL_GPTRST_SHIFT (30U)
  0f6a53: line 24432 define USB_GPTIMER1CTRL_GPTRST(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER1CTRL_GPTRST_SHIFT)) & USB_GPTIMER1CTRL_GPTRST_MASK)
  0f6ad2: line 24433 define USB_GPTIMER1CTRL_GPTRUN_MASK (0x80000000U)
  0f6b01: line 24434 define USB_GPTIMER1CTRL_GPTRUN_SHIFT (31U)
  0f6b29: line 24435 define USB_GPTIMER1CTRL_GPTRUN(x) (((uint32_t)(((uint32_t)(x)) << USB_GPTIMER1CTRL_GPTRUN_SHIFT)) & USB_GPTIMER1CTRL_GPTRUN_MASK)
  0f6ba8: line 24440 define USB_SBUSCFG_AHBBRST_MASK (0x7U)
  0f6bcc: line 24441 define USB_SBUSCFG_AHBBRST_SHIFT (0U)
  0f6bef: line 24442 define USB_SBUSCFG_AHBBRST(x) (((uint32_t)(((uint32_t)(x)) << USB_SBUSCFG_AHBBRST_SHIFT)) & USB_SBUSCFG_AHBBRST_MASK)
  0f6c62: line 24447 define USB_CAPLENGTH_CAPLENGTH_MASK (0xFFU)
  0f6c8b: line 24448 define USB_CAPLENGTH_CAPLENGTH_SHIFT (0U)
  0f6cb2: line 24449 define USB_CAPLENGTH_CAPLENGTH(x) (((uint8_t)(((uint8_t)(x)) << USB_CAPLENGTH_CAPLENGTH_SHIFT)) & USB_CAPLENGTH_CAPLENGTH_MASK)
  0f6d2f: line 24454 define USB_HCIVERSION_HCIVERSION_MASK (0xFFFFU)
  0f6d5c: line 24455 define USB_HCIVERSION_HCIVERSION_SHIFT (0U)
  0f6d85: line 24456 define USB_HCIVERSION_HCIVERSION(x) (((uint16_t)(((uint16_t)(x)) << USB_HCIVERSION_HCIVERSION_SHIFT)) & USB_HCIVERSION_HCIVERSION_MASK)
  0f6e0a: line 24461 define USB_HCSPARAMS_N_PORTS_MASK (0xFU)
  0f6e30: line 24462 define USB_HCSPARAMS_N_PORTS_SHIFT (0U)
  0f6e55: line 24463 define USB_HCSPARAMS_N_PORTS(x) (((uint32_t)(((uint32_t)(x)) << USB_HCSPARAMS_N_PORTS_SHIFT)) & USB_HCSPARAMS_N_PORTS_MASK)
  0f6ece: line 24464 define USB_HCSPARAMS_PPC_MASK (0x10U)
  0f6ef1: line 24465 define USB_HCSPARAMS_PPC_SHIFT (4U)
  0f6f12: line 24466 define USB_HCSPARAMS_PPC(x) (((uint32_t)(((uint32_t)(x)) << USB_HCSPARAMS_PPC_SHIFT)) & USB_HCSPARAMS_PPC_MASK)
  0f6f7f: line 24467 define USB_HCSPARAMS_N_PCC_MASK (0xF00U)
  0f6fa5: line 24468 define USB_HCSPARAMS_N_PCC_SHIFT (8U)
  0f6fc8: line 24469 define USB_HCSPARAMS_N_PCC(x) (((uint32_t)(((uint32_t)(x)) << USB_HCSPARAMS_N_PCC_SHIFT)) & USB_HCSPARAMS_N_PCC_MASK)
  0f703b: line 24470 define USB_HCSPARAMS_N_CC_MASK (0xF000U)
  0f7061: line 24471 define USB_HCSPARAMS_N_CC_SHIFT (12U)
  0f7084: line 24472 define USB_HCSPARAMS_N_CC(x) (((uint32_t)(((uint32_t)(x)) << USB_HCSPARAMS_N_CC_SHIFT)) & USB_HCSPARAMS_N_CC_MASK)
  0f70f4: line 24473 define USB_HCSPARAMS_PI_MASK (0x10000U)
  0f7119: line 24474 define USB_HCSPARAMS_PI_SHIFT (16U)
  0f713a: line 24475 define USB_HCSPARAMS_PI(x) (((uint32_t)(((uint32_t)(x)) << USB_HCSPARAMS_PI_SHIFT)) & USB_HCSPARAMS_PI_MASK)
  0f71a4: line 24476 define USB_HCSPARAMS_N_PTT_MASK (0xF00000U)
  0f71cd: line 24477 define USB_HCSPARAMS_N_PTT_SHIFT (20U)
  0f71f1: line 24478 define USB_HCSPARAMS_N_PTT(x) (((uint32_t)(((uint32_t)(x)) << USB_HCSPARAMS_N_PTT_SHIFT)) & USB_HCSPARAMS_N_PTT_MASK)
  0f7264: line 24479 define USB_HCSPARAMS_N_TT_MASK (0xF000000U)
  0f728d: line 24480 define USB_HCSPARAMS_N_TT_SHIFT (24U)
  0f72b0: line 24481 define USB_HCSPARAMS_N_TT(x) (((uint32_t)(((uint32_t)(x)) << USB_HCSPARAMS_N_TT_SHIFT)) & USB_HCSPARAMS_N_TT_MASK)
  0f7320: line 24486 define USB_HCCPARAMS_ADC_MASK (0x1U)
  0f7342: line 24487 define USB_HCCPARAMS_ADC_SHIFT (0U)
  0f7363: line 24488 define USB_HCCPARAMS_ADC(x) (((uint32_t)(((uint32_t)(x)) << USB_HCCPARAMS_ADC_SHIFT)) & USB_HCCPARAMS_ADC_MASK)
  0f73d0: line 24489 define USB_HCCPARAMS_PFL_MASK (0x2U)
  0f73f2: line 24490 define USB_HCCPARAMS_PFL_SHIFT (1U)
  0f7413: line 24491 define USB_HCCPARAMS_PFL(x) (((uint32_t)(((uint32_t)(x)) << USB_HCCPARAMS_PFL_SHIFT)) & USB_HCCPARAMS_PFL_MASK)
  0f7480: line 24492 define USB_HCCPARAMS_ASP_MASK (0x4U)
  0f74a2: line 24493 define USB_HCCPARAMS_ASP_SHIFT (2U)
  0f74c3: line 24494 define USB_HCCPARAMS_ASP(x) (((uint32_t)(((uint32_t)(x)) << USB_HCCPARAMS_ASP_SHIFT)) & USB_HCCPARAMS_ASP_MASK)
  0f7530: line 24495 define USB_HCCPARAMS_IST_MASK (0xF0U)
  0f7553: line 24496 define USB_HCCPARAMS_IST_SHIFT (4U)
  0f7574: line 24497 define USB_HCCPARAMS_IST(x) (((uint32_t)(((uint32_t)(x)) << USB_HCCPARAMS_IST_SHIFT)) & USB_HCCPARAMS_IST_MASK)
  0f75e1: line 24498 define USB_HCCPARAMS_EECP_MASK (0xFF00U)
  0f7607: line 24499 define USB_HCCPARAMS_EECP_SHIFT (8U)
  0f7629: line 24500 define USB_HCCPARAMS_EECP(x) (((uint32_t)(((uint32_t)(x)) << USB_HCCPARAMS_EECP_SHIFT)) & USB_HCCPARAMS_EECP_MASK)
  0f7699: line 24505 define USB_DCIVERSION_DCIVERSION_MASK (0xFFFFU)
  0f76c6: line 24506 define USB_DCIVERSION_DCIVERSION_SHIFT (0U)
  0f76ef: line 24507 define USB_DCIVERSION_DCIVERSION(x) (((uint16_t)(((uint16_t)(x)) << USB_DCIVERSION_DCIVERSION_SHIFT)) & USB_DCIVERSION_DCIVERSION_MASK)
  0f7774: line 24512 define USB_DCCPARAMS_DEN_MASK (0x1FU)
  0f7797: line 24513 define USB_DCCPARAMS_DEN_SHIFT (0U)
  0f77b8: line 24514 define USB_DCCPARAMS_DEN(x) (((uint32_t)(((uint32_t)(x)) << USB_DCCPARAMS_DEN_SHIFT)) & USB_DCCPARAMS_DEN_MASK)
  0f7825: line 24515 define USB_DCCPARAMS_DC_MASK (0x80U)
  0f7847: line 24516 define USB_DCCPARAMS_DC_SHIFT (7U)
  0f7867: line 24517 define USB_DCCPARAMS_DC(x) (((uint32_t)(((uint32_t)(x)) << USB_DCCPARAMS_DC_SHIFT)) & USB_DCCPARAMS_DC_MASK)
  0f78d1: line 24518 define USB_DCCPARAMS_HC_MASK (0x100U)
  0f78f4: line 24519 define USB_DCCPARAMS_HC_SHIFT (8U)
  0f7914: line 24520 define USB_DCCPARAMS_HC(x) (((uint32_t)(((uint32_t)(x)) << USB_DCCPARAMS_HC_SHIFT)) & USB_DCCPARAMS_HC_MASK)
  0f797e: line 24525 define USB_USBCMD_RS_MASK (0x1U)
  0f799c: line 24526 define USB_USBCMD_RS_SHIFT (0U)
  0f79b9: line 24527 define USB_USBCMD_RS(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_RS_SHIFT)) & USB_USBCMD_RS_MASK)
  0f7a1a: line 24528 define USB_USBCMD_RST_MASK (0x2U)
  0f7a39: line 24529 define USB_USBCMD_RST_SHIFT (1U)
  0f7a57: line 24530 define USB_USBCMD_RST(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_RST_SHIFT)) & USB_USBCMD_RST_MASK)
  0f7abb: line 24531 define USB_USBCMD_FS_1_MASK (0xCU)
  0f7adb: line 24532 define USB_USBCMD_FS_1_SHIFT (2U)
  0f7afa: line 24533 define USB_USBCMD_FS_1(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_FS_1_SHIFT)) & USB_USBCMD_FS_1_MASK)
  0f7b61: line 24534 define USB_USBCMD_PSE_MASK (0x10U)
  0f7b81: line 24535 define USB_USBCMD_PSE_SHIFT (4U)
  0f7b9f: line 24536 define USB_USBCMD_PSE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_PSE_SHIFT)) & USB_USBCMD_PSE_MASK)
  0f7c03: line 24537 define USB_USBCMD_ASE_MASK (0x20U)
  0f7c23: line 24538 define USB_USBCMD_ASE_SHIFT (5U)
  0f7c41: line 24539 define USB_USBCMD_ASE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_ASE_SHIFT)) & USB_USBCMD_ASE_MASK)
  0f7ca5: line 24540 define USB_USBCMD_IAA_MASK (0x40U)
  0f7cc5: line 24541 define USB_USBCMD_IAA_SHIFT (6U)
  0f7ce3: line 24542 define USB_USBCMD_IAA(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_IAA_SHIFT)) & USB_USBCMD_IAA_MASK)
  0f7d47: line 24543 define USB_USBCMD_ASP_MASK (0x300U)
  0f7d68: line 24544 define USB_USBCMD_ASP_SHIFT (8U)
  0f7d86: line 24545 define USB_USBCMD_ASP(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_ASP_SHIFT)) & USB_USBCMD_ASP_MASK)
  0f7dea: line 24546 define USB_USBCMD_ASPE_MASK (0x800U)
  0f7e0c: line 24547 define USB_USBCMD_ASPE_SHIFT (11U)
  0f7e2c: line 24548 define USB_USBCMD_ASPE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_ASPE_SHIFT)) & USB_USBCMD_ASPE_MASK)
  0f7e93: line 24549 define USB_USBCMD_ATDTW_MASK (0x1000U)
  0f7eb7: line 24550 define USB_USBCMD_ATDTW_SHIFT (12U)
  0f7ed8: line 24551 define USB_USBCMD_ATDTW(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_ATDTW_SHIFT)) & USB_USBCMD_ATDTW_MASK)
  0f7f42: line 24552 define USB_USBCMD_SUTW_MASK (0x2000U)
  0f7f65: line 24553 define USB_USBCMD_SUTW_SHIFT (13U)
  0f7f85: line 24554 define USB_USBCMD_SUTW(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_SUTW_SHIFT)) & USB_USBCMD_SUTW_MASK)
  0f7fec: line 24555 define USB_USBCMD_FS_2_MASK (0x8000U)
  0f800f: line 24556 define USB_USBCMD_FS_2_SHIFT (15U)
  0f802f: line 24557 define USB_USBCMD_FS_2(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_FS_2_SHIFT)) & USB_USBCMD_FS_2_MASK)
  0f8096: line 24558 define USB_USBCMD_ITC_MASK (0xFF0000U)
  0f80ba: line 24559 define USB_USBCMD_ITC_SHIFT (16U)
  0f80d9: line 24560 define USB_USBCMD_ITC(x) (((uint32_t)(((uint32_t)(x)) << USB_USBCMD_ITC_SHIFT)) & USB_USBCMD_ITC_MASK)
  0f813d: line 24565 define USB_USBSTS_UI_MASK (0x1U)
  0f815b: line 24566 define USB_USBSTS_UI_SHIFT (0U)
  0f8178: line 24567 define USB_USBSTS_UI(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_UI_SHIFT)) & USB_USBSTS_UI_MASK)
  0f81d9: line 24568 define USB_USBSTS_UEI_MASK (0x2U)
  0f81f8: line 24569 define USB_USBSTS_UEI_SHIFT (1U)
  0f8216: line 24570 define USB_USBSTS_UEI(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_UEI_SHIFT)) & USB_USBSTS_UEI_MASK)
  0f827a: line 24571 define USB_USBSTS_PCI_MASK (0x4U)
  0f8299: line 24572 define USB_USBSTS_PCI_SHIFT (2U)
  0f82b7: line 24573 define USB_USBSTS_PCI(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_PCI_SHIFT)) & USB_USBSTS_PCI_MASK)
  0f831b: line 24574 define USB_USBSTS_FRI_MASK (0x8U)
  0f833a: line 24575 define USB_USBSTS_FRI_SHIFT (3U)
  0f8358: line 24576 define USB_USBSTS_FRI(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_FRI_SHIFT)) & USB_USBSTS_FRI_MASK)
  0f83bc: line 24577 define USB_USBSTS_SEI_MASK (0x10U)
  0f83dc: line 24578 define USB_USBSTS_SEI_SHIFT (4U)
  0f83fa: line 24579 define USB_USBSTS_SEI(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_SEI_SHIFT)) & USB_USBSTS_SEI_MASK)
  0f845e: line 24580 define USB_USBSTS_AAI_MASK (0x20U)
  0f847e: line 24581 define USB_USBSTS_AAI_SHIFT (5U)
  0f849c: line 24582 define USB_USBSTS_AAI(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_AAI_SHIFT)) & USB_USBSTS_AAI_MASK)
  0f8500: line 24583 define USB_USBSTS_URI_MASK (0x40U)
  0f8520: line 24584 define USB_USBSTS_URI_SHIFT (6U)
  0f853e: line 24585 define USB_USBSTS_URI(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_URI_SHIFT)) & USB_USBSTS_URI_MASK)
  0f85a2: line 24586 define USB_USBSTS_SRI_MASK (0x80U)
  0f85c2: line 24587 define USB_USBSTS_SRI_SHIFT (7U)
  0f85e0: line 24588 define USB_USBSTS_SRI(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_SRI_SHIFT)) & USB_USBSTS_SRI_MASK)
  0f8644: line 24589 define USB_USBSTS_SLI_MASK (0x100U)
  0f8665: line 24590 define USB_USBSTS_SLI_SHIFT (8U)
  0f8683: line 24591 define USB_USBSTS_SLI(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_SLI_SHIFT)) & USB_USBSTS_SLI_MASK)
  0f86e7: line 24592 define USB_USBSTS_ULPII_MASK (0x400U)
  0f870a: line 24593 define USB_USBSTS_ULPII_SHIFT (10U)
  0f872b: line 24594 define USB_USBSTS_ULPII(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_ULPII_SHIFT)) & USB_USBSTS_ULPII_MASK)
  0f8795: line 24595 define USB_USBSTS_HCH_MASK (0x1000U)
  0f87b7: line 24596 define USB_USBSTS_HCH_SHIFT (12U)
  0f87d6: line 24597 define USB_USBSTS_HCH(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_HCH_SHIFT)) & USB_USBSTS_HCH_MASK)
  0f883a: line 24598 define USB_USBSTS_RCL_MASK (0x2000U)
  0f885c: line 24599 define USB_USBSTS_RCL_SHIFT (13U)
  0f887b: line 24600 define USB_USBSTS_RCL(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_RCL_SHIFT)) & USB_USBSTS_RCL_MASK)
  0f88df: line 24601 define USB_USBSTS_PS_MASK (0x4000U)
  0f8900: line 24602 define USB_USBSTS_PS_SHIFT (14U)
  0f891e: line 24603 define USB_USBSTS_PS(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_PS_SHIFT)) & USB_USBSTS_PS_MASK)
  0f897f: line 24604 define USB_USBSTS_AS_MASK (0x8000U)
  0f89a0: line 24605 define USB_USBSTS_AS_SHIFT (15U)
  0f89be: line 24606 define USB_USBSTS_AS(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_AS_SHIFT)) & USB_USBSTS_AS_MASK)
  0f8a1f: line 24607 define USB_USBSTS_NAKI_MASK (0x10000U)
  0f8a43: line 24608 define USB_USBSTS_NAKI_SHIFT (16U)
  0f8a63: line 24609 define USB_USBSTS_NAKI(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_NAKI_SHIFT)) & USB_USBSTS_NAKI_MASK)
  0f8aca: line 24610 define USB_USBSTS_TI0_MASK (0x1000000U)
  0f8aef: line 24611 define USB_USBSTS_TI0_SHIFT (24U)
  0f8b0e: line 24612 define USB_USBSTS_TI0(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_TI0_SHIFT)) & USB_USBSTS_TI0_MASK)
  0f8b72: line 24613 define USB_USBSTS_TI1_MASK (0x2000000U)
  0f8b97: line 24614 define USB_USBSTS_TI1_SHIFT (25U)
  0f8bb6: line 24615 define USB_USBSTS_TI1(x) (((uint32_t)(((uint32_t)(x)) << USB_USBSTS_TI1_SHIFT)) & USB_USBSTS_TI1_MASK)
  0f8c1a: line 24620 define USB_USBINTR_UE_MASK (0x1U)
  0f8c39: line 24621 define USB_USBINTR_UE_SHIFT (0U)
  0f8c57: line 24622 define USB_USBINTR_UE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_UE_SHIFT)) & USB_USBINTR_UE_MASK)
  0f8cbb: line 24623 define USB_USBINTR_UEE_MASK (0x2U)
  0f8cdb: line 24624 define USB_USBINTR_UEE_SHIFT (1U)
  0f8cfa: line 24625 define USB_USBINTR_UEE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_UEE_SHIFT)) & USB_USBINTR_UEE_MASK)
  0f8d61: line 24626 define USB_USBINTR_PCE_MASK (0x4U)
  0f8d81: line 24627 define USB_USBINTR_PCE_SHIFT (2U)
  0f8da0: line 24628 define USB_USBINTR_PCE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_PCE_SHIFT)) & USB_USBINTR_PCE_MASK)
  0f8e07: line 24629 define USB_USBINTR_FRE_MASK (0x8U)
  0f8e27: line 24630 define USB_USBINTR_FRE_SHIFT (3U)
  0f8e46: line 24631 define USB_USBINTR_FRE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_FRE_SHIFT)) & USB_USBINTR_FRE_MASK)
  0f8ead: line 24632 define USB_USBINTR_SEE_MASK (0x10U)
  0f8ece: line 24633 define USB_USBINTR_SEE_SHIFT (4U)
  0f8eed: line 24634 define USB_USBINTR_SEE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_SEE_SHIFT)) & USB_USBINTR_SEE_MASK)
  0f8f54: line 24635 define USB_USBINTR_AAE_MASK (0x20U)
  0f8f75: line 24636 define USB_USBINTR_AAE_SHIFT (5U)
  0f8f94: line 24637 define USB_USBINTR_AAE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_AAE_SHIFT)) & USB_USBINTR_AAE_MASK)
  0f8ffb: line 24638 define USB_USBINTR_URE_MASK (0x40U)
  0f901c: line 24639 define USB_USBINTR_URE_SHIFT (6U)
  0f903b: line 24640 define USB_USBINTR_URE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_URE_SHIFT)) & USB_USBINTR_URE_MASK)
  0f90a2: line 24641 define USB_USBINTR_SRE_MASK (0x80U)
  0f90c3: line 24642 define USB_USBINTR_SRE_SHIFT (7U)
  0f90e2: line 24643 define USB_USBINTR_SRE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_SRE_SHIFT)) & USB_USBINTR_SRE_MASK)
  0f9149: line 24644 define USB_USBINTR_SLE_MASK (0x100U)
  0f916b: line 24645 define USB_USBINTR_SLE_SHIFT (8U)
  0f918a: line 24646 define USB_USBINTR_SLE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_SLE_SHIFT)) & USB_USBINTR_SLE_MASK)
  0f91f1: line 24647 define USB_USBINTR_ULPIE_MASK (0x400U)
  0f9215: line 24648 define USB_USBINTR_ULPIE_SHIFT (10U)
  0f9237: line 24649 define USB_USBINTR_ULPIE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_ULPIE_SHIFT)) & USB_USBINTR_ULPIE_MASK)
  0f92a4: line 24650 define USB_USBINTR_NAKE_MASK (0x10000U)
  0f92c9: line 24651 define USB_USBINTR_NAKE_SHIFT (16U)
  0f92ea: line 24652 define USB_USBINTR_NAKE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_NAKE_SHIFT)) & USB_USBINTR_NAKE_MASK)
  0f9354: line 24653 define USB_USBINTR_UAIE_MASK (0x40000U)
  0f9379: line 24654 define USB_USBINTR_UAIE_SHIFT (18U)
  0f939a: line 24655 define USB_USBINTR_UAIE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_UAIE_SHIFT)) & USB_USBINTR_UAIE_MASK)
  0f9404: line 24656 define USB_USBINTR_UPIE_MASK (0x80000U)
  0f9429: line 24657 define USB_USBINTR_UPIE_SHIFT (19U)
  0f944a: line 24658 define USB_USBINTR_UPIE(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_UPIE_SHIFT)) & USB_USBINTR_UPIE_MASK)
  0f94b4: line 24659 define USB_USBINTR_TIE0_MASK (0x1000000U)
  0f94db: line 24660 define USB_USBINTR_TIE0_SHIFT (24U)
  0f94fc: line 24661 define USB_USBINTR_TIE0(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_TIE0_SHIFT)) & USB_USBINTR_TIE0_MASK)
  0f9566: line 24662 define USB_USBINTR_TIE1_MASK (0x2000000U)
  0f958d: line 24663 define USB_USBINTR_TIE1_SHIFT (25U)
  0f95ae: line 24664 define USB_USBINTR_TIE1(x) (((uint32_t)(((uint32_t)(x)) << USB_USBINTR_TIE1_SHIFT)) & USB_USBINTR_TIE1_MASK)
  0f9618: line 24669 define USB_FRINDEX_FRINDEX_MASK (0x3FFFU)
  0f963f: line 24670 define USB_FRINDEX_FRINDEX_SHIFT (0U)
  0f9662: line 24671 define USB_FRINDEX_FRINDEX(x) (((uint32_t)(((uint32_t)(x)) << USB_FRINDEX_FRINDEX_SHIFT)) & USB_FRINDEX_FRINDEX_MASK)
  0f96d5: line 24676 define USB_DEVICEADDR_USBADRA_MASK (0x1000000U)
  0f9702: line 24677 define USB_DEVICEADDR_USBADRA_SHIFT (24U)
  0f9729: line 24678 define USB_DEVICEADDR_USBADRA(x) (((uint32_t)(((uint32_t)(x)) << USB_DEVICEADDR_USBADRA_SHIFT)) & USB_DEVICEADDR_USBADRA_MASK)
  0f97a5: line 24679 define USB_DEVICEADDR_USBADR_MASK (0xFE000000U)
  0f97d2: line 24680 define USB_DEVICEADDR_USBADR_SHIFT (25U)
  0f97f8: line 24681 define USB_DEVICEADDR_USBADR(x) (((uint32_t)(((uint32_t)(x)) << USB_DEVICEADDR_USBADR_SHIFT)) & USB_DEVICEADDR_USBADR_MASK)
  0f9871: line 24686 define USB_PERIODICLISTBASE_BASEADR_MASK (0xFFFFF000U)
  0f98a5: line 24687 define USB_PERIODICLISTBASE_BASEADR_SHIFT (12U)
  0f98d2: line 24688 define USB_PERIODICLISTBASE_BASEADR(x) (((uint32_t)(((uint32_t)(x)) << USB_PERIODICLISTBASE_BASEADR_SHIFT)) & USB_PERIODICLISTBASE_BASEADR_MASK)
  0f9960: line 24693 define USB_ASYNCLISTADDR_ASYBASE_MASK (0xFFFFFFE0U)
  0f9991: line 24694 define USB_ASYNCLISTADDR_ASYBASE_SHIFT (5U)
  0f99ba: line 24695 define USB_ASYNCLISTADDR_ASYBASE(x) (((uint32_t)(((uint32_t)(x)) << USB_ASYNCLISTADDR_ASYBASE_SHIFT)) & USB_ASYNCLISTADDR_ASYBASE_MASK)
  0f9a3f: line 24700 define USB_ENDPTLISTADDR_EPBASE_MASK (0xFFFFF800U)
  0f9a6f: line 24701 define USB_ENDPTLISTADDR_EPBASE_SHIFT (11U)
  0f9a98: line 24702 define USB_ENDPTLISTADDR_EPBASE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTLISTADDR_EPBASE_SHIFT)) & USB_ENDPTLISTADDR_EPBASE_MASK)
  0f9b1a: line 24707 define USB_BURSTSIZE_RXPBURST_MASK (0xFFU)
  0f9b42: line 24708 define USB_BURSTSIZE_RXPBURST_SHIFT (0U)
  0f9b68: line 24709 define USB_BURSTSIZE_RXPBURST(x) (((uint32_t)(((uint32_t)(x)) << USB_BURSTSIZE_RXPBURST_SHIFT)) & USB_BURSTSIZE_RXPBURST_MASK)
  0f9be4: line 24710 define USB_BURSTSIZE_TXPBURST_MASK (0x1FF00U)
  0f9c0f: line 24711 define USB_BURSTSIZE_TXPBURST_SHIFT (8U)
  0f9c35: line 24712 define USB_BURSTSIZE_TXPBURST(x) (((uint32_t)(((uint32_t)(x)) << USB_BURSTSIZE_TXPBURST_SHIFT)) & USB_BURSTSIZE_TXPBURST_MASK)
  0f9cb1: line 24717 define USB_TXFILLTUNING_TXSCHOH_MASK (0xFFU)
  0f9cdb: line 24718 define USB_TXFILLTUNING_TXSCHOH_SHIFT (0U)
  0f9d03: line 24719 define USB_TXFILLTUNING_TXSCHOH(x) (((uint32_t)(((uint32_t)(x)) << USB_TXFILLTUNING_TXSCHOH_SHIFT)) & USB_TXFILLTUNING_TXSCHOH_MASK)
  0f9d85: line 24720 define USB_TXFILLTUNING_TXSCHHEALTH_MASK (0x1F00U)
  0f9db5: line 24721 define USB_TXFILLTUNING_TXSCHHEALTH_SHIFT (8U)
  0f9de1: line 24722 define USB_TXFILLTUNING_TXSCHHEALTH(x) (((uint32_t)(((uint32_t)(x)) << USB_TXFILLTUNING_TXSCHHEALTH_SHIFT)) & USB_TXFILLTUNING_TXSCHHEALTH_MASK)
  0f9e6f: line 24723 define USB_TXFILLTUNING_TXFIFOTHRES_MASK (0x3F0000U)
  0f9ea1: line 24724 define USB_TXFILLTUNING_TXFIFOTHRES_SHIFT (16U)
  0f9ece: line 24725 define USB_TXFILLTUNING_TXFIFOTHRES(x) (((uint32_t)(((uint32_t)(x)) << USB_TXFILLTUNING_TXFIFOTHRES_SHIFT)) & USB_TXFILLTUNING_TXFIFOTHRES_MASK)
  0f9f5c: line 24730 define USB_ENDPTNAK_EPRN_MASK (0xFFU)
  0f9f7f: line 24731 define USB_ENDPTNAK_EPRN_SHIFT (0U)
  0f9fa0: line 24732 define USB_ENDPTNAK_EPRN(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTNAK_EPRN_SHIFT)) & USB_ENDPTNAK_EPRN_MASK)
  0fa00d: line 24733 define USB_ENDPTNAK_EPTN_MASK (0xFF0000U)
  0fa034: line 24734 define USB_ENDPTNAK_EPTN_SHIFT (16U)
  0fa056: line 24735 define USB_ENDPTNAK_EPTN(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTNAK_EPTN_SHIFT)) & USB_ENDPTNAK_EPTN_MASK)
  0fa0c3: line 24740 define USB_ENDPTNAKEN_EPRNE_MASK (0xFFU)
  0fa0e9: line 24741 define USB_ENDPTNAKEN_EPRNE_SHIFT (0U)
  0fa10d: line 24742 define USB_ENDPTNAKEN_EPRNE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTNAKEN_EPRNE_SHIFT)) & USB_ENDPTNAKEN_EPRNE_MASK)
  0fa183: line 24743 define USB_ENDPTNAKEN_EPTNE_MASK (0xFF0000U)
  0fa1ad: line 24744 define USB_ENDPTNAKEN_EPTNE_SHIFT (16U)
  0fa1d2: line 24745 define USB_ENDPTNAKEN_EPTNE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTNAKEN_EPTNE_SHIFT)) & USB_ENDPTNAKEN_EPTNE_MASK)
  0fa248: line 24750 define USB_CONFIGFLAG_CF_MASK (0x1U)
  0fa26a: line 24751 define USB_CONFIGFLAG_CF_SHIFT (0U)
  0fa28b: line 24752 define USB_CONFIGFLAG_CF(x) (((uint32_t)(((uint32_t)(x)) << USB_CONFIGFLAG_CF_SHIFT)) & USB_CONFIGFLAG_CF_MASK)
  0fa2f8: line 24757 define USB_PORTSC1_CCS_MASK (0x1U)
  0fa318: line 24758 define USB_PORTSC1_CCS_SHIFT (0U)
  0fa337: line 24759 define USB_PORTSC1_CCS(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_CCS_SHIFT)) & USB_PORTSC1_CCS_MASK)
  0fa39e: line 24760 define USB_PORTSC1_CSC_MASK (0x2U)
  0fa3be: line 24761 define USB_PORTSC1_CSC_SHIFT (1U)
  0fa3dd: line 24762 define USB_PORTSC1_CSC(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_CSC_SHIFT)) & USB_PORTSC1_CSC_MASK)
  0fa444: line 24763 define USB_PORTSC1_PE_MASK (0x4U)
  0fa463: line 24764 define USB_PORTSC1_PE_SHIFT (2U)
  0fa481: line 24765 define USB_PORTSC1_PE(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PE_SHIFT)) & USB_PORTSC1_PE_MASK)
  0fa4e5: line 24766 define USB_PORTSC1_PEC_MASK (0x8U)
  0fa505: line 24767 define USB_PORTSC1_PEC_SHIFT (3U)
  0fa524: line 24768 define USB_PORTSC1_PEC(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PEC_SHIFT)) & USB_PORTSC1_PEC_MASK)
  0fa58b: line 24769 define USB_PORTSC1_OCA_MASK (0x10U)
  0fa5ac: line 24770 define USB_PORTSC1_OCA_SHIFT (4U)
  0fa5cb: line 24771 define USB_PORTSC1_OCA(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_OCA_SHIFT)) & USB_PORTSC1_OCA_MASK)
  0fa632: line 24772 define USB_PORTSC1_OCC_MASK (0x20U)
  0fa653: line 24773 define USB_PORTSC1_OCC_SHIFT (5U)
  0fa672: line 24774 define USB_PORTSC1_OCC(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_OCC_SHIFT)) & USB_PORTSC1_OCC_MASK)
  0fa6d9: line 24775 define USB_PORTSC1_FPR_MASK (0x40U)
  0fa6fa: line 24776 define USB_PORTSC1_FPR_SHIFT (6U)
  0fa719: line 24777 define USB_PORTSC1_FPR(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_FPR_SHIFT)) & USB_PORTSC1_FPR_MASK)
  0fa780: line 24778 define USB_PORTSC1_SUSP_MASK (0x80U)
  0fa7a2: line 24779 define USB_PORTSC1_SUSP_SHIFT (7U)
  0fa7c2: line 24780 define USB_PORTSC1_SUSP(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_SUSP_SHIFT)) & USB_PORTSC1_SUSP_MASK)
  0fa82c: line 24781 define USB_PORTSC1_PR_MASK (0x100U)
  0fa84d: line 24782 define USB_PORTSC1_PR_SHIFT (8U)
  0fa86b: line 24783 define USB_PORTSC1_PR(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PR_SHIFT)) & USB_PORTSC1_PR_MASK)
  0fa8cf: line 24784 define USB_PORTSC1_HSP_MASK (0x200U)
  0fa8f1: line 24785 define USB_PORTSC1_HSP_SHIFT (9U)
  0fa910: line 24786 define USB_PORTSC1_HSP(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_HSP_SHIFT)) & USB_PORTSC1_HSP_MASK)
  0fa977: line 24787 define USB_PORTSC1_LS_MASK (0xC00U)
  0fa998: line 24788 define USB_PORTSC1_LS_SHIFT (10U)
  0fa9b7: line 24789 define USB_PORTSC1_LS(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_LS_SHIFT)) & USB_PORTSC1_LS_MASK)
  0faa1b: line 24790 define USB_PORTSC1_PP_MASK (0x1000U)
  0faa3d: line 24791 define USB_PORTSC1_PP_SHIFT (12U)
  0faa5c: line 24792 define USB_PORTSC1_PP(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PP_SHIFT)) & USB_PORTSC1_PP_MASK)
  0faac0: line 24793 define USB_PORTSC1_PO_MASK (0x2000U)
  0faae2: line 24794 define USB_PORTSC1_PO_SHIFT (13U)
  0fab01: line 24795 define USB_PORTSC1_PO(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PO_SHIFT)) & USB_PORTSC1_PO_MASK)
  0fab65: line 24796 define USB_PORTSC1_PIC_MASK (0xC000U)
  0fab88: line 24797 define USB_PORTSC1_PIC_SHIFT (14U)
  0faba8: line 24798 define USB_PORTSC1_PIC(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PIC_SHIFT)) & USB_PORTSC1_PIC_MASK)
  0fac0f: line 24799 define USB_PORTSC1_PTC_MASK (0xF0000U)
  0fac33: line 24800 define USB_PORTSC1_PTC_SHIFT (16U)
  0fac53: line 24801 define USB_PORTSC1_PTC(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PTC_SHIFT)) & USB_PORTSC1_PTC_MASK)
  0facba: line 24802 define USB_PORTSC1_WKCN_MASK (0x100000U)
  0face0: line 24803 define USB_PORTSC1_WKCN_SHIFT (20U)
  0fad01: line 24804 define USB_PORTSC1_WKCN(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_WKCN_SHIFT)) & USB_PORTSC1_WKCN_MASK)
  0fad6b: line 24805 define USB_PORTSC1_WKDC_MASK (0x200000U)
  0fad91: line 24806 define USB_PORTSC1_WKDC_SHIFT (21U)
  0fadb2: line 24807 define USB_PORTSC1_WKDC(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_WKDC_SHIFT)) & USB_PORTSC1_WKDC_MASK)
  0fae1c: line 24808 define USB_PORTSC1_WKOC_MASK (0x400000U)
  0fae42: line 24809 define USB_PORTSC1_WKOC_SHIFT (22U)
  0fae63: line 24810 define USB_PORTSC1_WKOC(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_WKOC_SHIFT)) & USB_PORTSC1_WKOC_MASK)
  0faecd: line 24811 define USB_PORTSC1_PHCD_MASK (0x800000U)
  0faef3: line 24812 define USB_PORTSC1_PHCD_SHIFT (23U)
  0faf14: line 24813 define USB_PORTSC1_PHCD(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PHCD_SHIFT)) & USB_PORTSC1_PHCD_MASK)
  0faf7e: line 24814 define USB_PORTSC1_PFSC_MASK (0x1000000U)
  0fafa5: line 24815 define USB_PORTSC1_PFSC_SHIFT (24U)
  0fafc6: line 24816 define USB_PORTSC1_PFSC(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PFSC_SHIFT)) & USB_PORTSC1_PFSC_MASK)
  0fb030: line 24817 define USB_PORTSC1_PTS_2_MASK (0x2000000U)
  0fb058: line 24818 define USB_PORTSC1_PTS_2_SHIFT (25U)
  0fb07a: line 24819 define USB_PORTSC1_PTS_2(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PTS_2_SHIFT)) & USB_PORTSC1_PTS_2_MASK)
  0fb0e7: line 24820 define USB_PORTSC1_PSPD_MASK (0xC000000U)
  0fb10e: line 24821 define USB_PORTSC1_PSPD_SHIFT (26U)
  0fb12f: line 24822 define USB_PORTSC1_PSPD(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PSPD_SHIFT)) & USB_PORTSC1_PSPD_MASK)
  0fb199: line 24823 define USB_PORTSC1_PTW_MASK (0x10000000U)
  0fb1c0: line 24824 define USB_PORTSC1_PTW_SHIFT (28U)
  0fb1e0: line 24825 define USB_PORTSC1_PTW(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PTW_SHIFT)) & USB_PORTSC1_PTW_MASK)
  0fb247: line 24826 define USB_PORTSC1_STS_MASK (0x20000000U)
  0fb26e: line 24827 define USB_PORTSC1_STS_SHIFT (29U)
  0fb28e: line 24828 define USB_PORTSC1_STS(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_STS_SHIFT)) & USB_PORTSC1_STS_MASK)
  0fb2f5: line 24829 define USB_PORTSC1_PTS_1_MASK (0xC0000000U)
  0fb31e: line 24830 define USB_PORTSC1_PTS_1_SHIFT (30U)
  0fb340: line 24831 define USB_PORTSC1_PTS_1(x) (((uint32_t)(((uint32_t)(x)) << USB_PORTSC1_PTS_1_SHIFT)) & USB_PORTSC1_PTS_1_MASK)
  0fb3ad: line 24836 define USB_OTGSC_VD_MASK (0x1U)
  0fb3ca: line 24837 define USB_OTGSC_VD_SHIFT (0U)
  0fb3e6: line 24838 define USB_OTGSC_VD(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_VD_SHIFT)) & USB_OTGSC_VD_MASK)
  0fb444: line 24839 define USB_OTGSC_VC_MASK (0x2U)
  0fb461: line 24840 define USB_OTGSC_VC_SHIFT (1U)
  0fb47d: line 24841 define USB_OTGSC_VC(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_VC_SHIFT)) & USB_OTGSC_VC_MASK)
  0fb4db: line 24842 define USB_OTGSC_OT_MASK (0x8U)
  0fb4f8: line 24843 define USB_OTGSC_OT_SHIFT (3U)
  0fb514: line 24844 define USB_OTGSC_OT(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_OT_SHIFT)) & USB_OTGSC_OT_MASK)
  0fb572: line 24845 define USB_OTGSC_DP_MASK (0x10U)
  0fb590: line 24846 define USB_OTGSC_DP_SHIFT (4U)
  0fb5ac: line 24847 define USB_OTGSC_DP(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_DP_SHIFT)) & USB_OTGSC_DP_MASK)
  0fb60a: line 24848 define USB_OTGSC_IDPU_MASK (0x20U)
  0fb62a: line 24849 define USB_OTGSC_IDPU_SHIFT (5U)
  0fb648: line 24850 define USB_OTGSC_IDPU(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_IDPU_SHIFT)) & USB_OTGSC_IDPU_MASK)
  0fb6ac: line 24851 define USB_OTGSC_ID_MASK (0x100U)
  0fb6cb: line 24852 define USB_OTGSC_ID_SHIFT (8U)
  0fb6e7: line 24853 define USB_OTGSC_ID(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_ID_SHIFT)) & USB_OTGSC_ID_MASK)
  0fb745: line 24854 define USB_OTGSC_AVV_MASK (0x200U)
  0fb765: line 24855 define USB_OTGSC_AVV_SHIFT (9U)
  0fb782: line 24856 define USB_OTGSC_AVV(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_AVV_SHIFT)) & USB_OTGSC_AVV_MASK)
  0fb7e3: line 24857 define USB_OTGSC_ASV_MASK (0x400U)
  0fb803: line 24858 define USB_OTGSC_ASV_SHIFT (10U)
  0fb821: line 24859 define USB_OTGSC_ASV(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_ASV_SHIFT)) & USB_OTGSC_ASV_MASK)
  0fb882: line 24860 define USB_OTGSC_BSV_MASK (0x800U)
  0fb8a2: line 24861 define USB_OTGSC_BSV_SHIFT (11U)
  0fb8c0: line 24862 define USB_OTGSC_BSV(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_BSV_SHIFT)) & USB_OTGSC_BSV_MASK)
  0fb921: line 24863 define USB_OTGSC_BSE_MASK (0x1000U)
  0fb942: line 24864 define USB_OTGSC_BSE_SHIFT (12U)
  0fb960: line 24865 define USB_OTGSC_BSE(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_BSE_SHIFT)) & USB_OTGSC_BSE_MASK)
  0fb9c1: line 24866 define USB_OTGSC_TOG_1MS_MASK (0x2000U)
  0fb9e6: line 24867 define USB_OTGSC_TOG_1MS_SHIFT (13U)
  0fba08: line 24868 define USB_OTGSC_TOG_1MS(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_TOG_1MS_SHIFT)) & USB_OTGSC_TOG_1MS_MASK)
  0fba75: line 24869 define USB_OTGSC_DPS_MASK (0x4000U)
  0fba96: line 24870 define USB_OTGSC_DPS_SHIFT (14U)
  0fbab4: line 24871 define USB_OTGSC_DPS(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_DPS_SHIFT)) & USB_OTGSC_DPS_MASK)
  0fbb15: line 24872 define USB_OTGSC_IDIS_MASK (0x10000U)
  0fbb38: line 24873 define USB_OTGSC_IDIS_SHIFT (16U)
  0fbb57: line 24874 define USB_OTGSC_IDIS(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_IDIS_SHIFT)) & USB_OTGSC_IDIS_MASK)
  0fbbbb: line 24875 define USB_OTGSC_AVVIS_MASK (0x20000U)
  0fbbdf: line 24876 define USB_OTGSC_AVVIS_SHIFT (17U)
  0fbbff: line 24877 define USB_OTGSC_AVVIS(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_AVVIS_SHIFT)) & USB_OTGSC_AVVIS_MASK)
  0fbc66: line 24878 define USB_OTGSC_ASVIS_MASK (0x40000U)
  0fbc8a: line 24879 define USB_OTGSC_ASVIS_SHIFT (18U)
  0fbcaa: line 24880 define USB_OTGSC_ASVIS(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_ASVIS_SHIFT)) & USB_OTGSC_ASVIS_MASK)
  0fbd11: line 24881 define USB_OTGSC_BSVIS_MASK (0x80000U)
  0fbd35: line 24882 define USB_OTGSC_BSVIS_SHIFT (19U)
  0fbd55: line 24883 define USB_OTGSC_BSVIS(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_BSVIS_SHIFT)) & USB_OTGSC_BSVIS_MASK)
  0fbdbc: line 24884 define USB_OTGSC_BSEIS_MASK (0x100000U)
  0fbde1: line 24885 define USB_OTGSC_BSEIS_SHIFT (20U)
  0fbe01: line 24886 define USB_OTGSC_BSEIS(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_BSEIS_SHIFT)) & USB_OTGSC_BSEIS_MASK)
  0fbe68: line 24887 define USB_OTGSC_STATUS_1MS_MASK (0x200000U)
  0fbe92: line 24888 define USB_OTGSC_STATUS_1MS_SHIFT (21U)
  0fbeb7: line 24889 define USB_OTGSC_STATUS_1MS(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_STATUS_1MS_SHIFT)) & USB_OTGSC_STATUS_1MS_MASK)
  0fbf2d: line 24890 define USB_OTGSC_DPIS_MASK (0x400000U)
  0fbf51: line 24891 define USB_OTGSC_DPIS_SHIFT (22U)
  0fbf70: line 24892 define USB_OTGSC_DPIS(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_DPIS_SHIFT)) & USB_OTGSC_DPIS_MASK)
  0fbfd4: line 24893 define USB_OTGSC_IDIE_MASK (0x1000000U)
  0fbff9: line 24894 define USB_OTGSC_IDIE_SHIFT (24U)
  0fc018: line 24895 define USB_OTGSC_IDIE(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_IDIE_SHIFT)) & USB_OTGSC_IDIE_MASK)
  0fc07c: line 24896 define USB_OTGSC_AVVIE_MASK (0x2000000U)
  0fc0a2: line 24897 define USB_OTGSC_AVVIE_SHIFT (25U)
  0fc0c2: line 24898 define USB_OTGSC_AVVIE(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_AVVIE_SHIFT)) & USB_OTGSC_AVVIE_MASK)
  0fc129: line 24899 define USB_OTGSC_ASVIE_MASK (0x4000000U)
  0fc14f: line 24900 define USB_OTGSC_ASVIE_SHIFT (26U)
  0fc16f: line 24901 define USB_OTGSC_ASVIE(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_ASVIE_SHIFT)) & USB_OTGSC_ASVIE_MASK)
  0fc1d6: line 24902 define USB_OTGSC_BSVIE_MASK (0x8000000U)
  0fc1fc: line 24903 define USB_OTGSC_BSVIE_SHIFT (27U)
  0fc21c: line 24904 define USB_OTGSC_BSVIE(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_BSVIE_SHIFT)) & USB_OTGSC_BSVIE_MASK)
  0fc283: line 24905 define USB_OTGSC_BSEIE_MASK (0x10000000U)
  0fc2aa: line 24906 define USB_OTGSC_BSEIE_SHIFT (28U)
  0fc2ca: line 24907 define USB_OTGSC_BSEIE(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_BSEIE_SHIFT)) & USB_OTGSC_BSEIE_MASK)
  0fc331: line 24908 define USB_OTGSC_EN_1MS_MASK (0x20000000U)
  0fc359: line 24909 define USB_OTGSC_EN_1MS_SHIFT (29U)
  0fc37a: line 24910 define USB_OTGSC_EN_1MS(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_EN_1MS_SHIFT)) & USB_OTGSC_EN_1MS_MASK)
  0fc3e4: line 24911 define USB_OTGSC_DPIE_MASK (0x40000000U)
  0fc40a: line 24912 define USB_OTGSC_DPIE_SHIFT (30U)
  0fc429: line 24913 define USB_OTGSC_DPIE(x) (((uint32_t)(((uint32_t)(x)) << USB_OTGSC_DPIE_SHIFT)) & USB_OTGSC_DPIE_MASK)
  0fc48d: line 24918 define USB_USBMODE_CM_MASK (0x3U)
  0fc4ac: line 24919 define USB_USBMODE_CM_SHIFT (0U)
  0fc4ca: line 24920 define USB_USBMODE_CM(x) (((uint32_t)(((uint32_t)(x)) << USB_USBMODE_CM_SHIFT)) & USB_USBMODE_CM_MASK)
  0fc52e: line 24921 define USB_USBMODE_ES_MASK (0x4U)
  0fc54d: line 24922 define USB_USBMODE_ES_SHIFT (2U)
  0fc56b: line 24923 define USB_USBMODE_ES(x) (((uint32_t)(((uint32_t)(x)) << USB_USBMODE_ES_SHIFT)) & USB_USBMODE_ES_MASK)
  0fc5cf: line 24924 define USB_USBMODE_SLOM_MASK (0x8U)
  0fc5f0: line 24925 define USB_USBMODE_SLOM_SHIFT (3U)
  0fc610: line 24926 define USB_USBMODE_SLOM(x) (((uint32_t)(((uint32_t)(x)) << USB_USBMODE_SLOM_SHIFT)) & USB_USBMODE_SLOM_MASK)
  0fc67a: line 24927 define USB_USBMODE_SDIS_MASK (0x10U)
  0fc69c: line 24928 define USB_USBMODE_SDIS_SHIFT (4U)
  0fc6bc: line 24929 define USB_USBMODE_SDIS(x) (((uint32_t)(((uint32_t)(x)) << USB_USBMODE_SDIS_SHIFT)) & USB_USBMODE_SDIS_MASK)
  0fc726: line 24934 define USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK (0xFFFFU)
  0fc75b: line 24935 define USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT (0U)
  0fc78c: line 24936 define USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT)) & USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK)
  0fc829: line 24941 define USB_ENDPTPRIME_PERB_MASK (0xFFU)
  0fc84e: line 24942 define USB_ENDPTPRIME_PERB_SHIFT (0U)
  0fc871: line 24943 define USB_ENDPTPRIME_PERB(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTPRIME_PERB_SHIFT)) & USB_ENDPTPRIME_PERB_MASK)
  0fc8e4: line 24944 define USB_ENDPTPRIME_PETB_MASK (0xFF0000U)
  0fc90d: line 24945 define USB_ENDPTPRIME_PETB_SHIFT (16U)
  0fc931: line 24946 define USB_ENDPTPRIME_PETB(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTPRIME_PETB_SHIFT)) & USB_ENDPTPRIME_PETB_MASK)
  0fc9a4: line 24951 define USB_ENDPTFLUSH_FERB_MASK (0xFFU)
  0fc9c9: line 24952 define USB_ENDPTFLUSH_FERB_SHIFT (0U)
  0fc9ec: line 24953 define USB_ENDPTFLUSH_FERB(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTFLUSH_FERB_SHIFT)) & USB_ENDPTFLUSH_FERB_MASK)
  0fca5f: line 24954 define USB_ENDPTFLUSH_FETB_MASK (0xFF0000U)
  0fca88: line 24955 define USB_ENDPTFLUSH_FETB_SHIFT (16U)
  0fcaac: line 24956 define USB_ENDPTFLUSH_FETB(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTFLUSH_FETB_SHIFT)) & USB_ENDPTFLUSH_FETB_MASK)
  0fcb1f: line 24961 define USB_ENDPTSTAT_ERBR_MASK (0xFFU)
  0fcb43: line 24962 define USB_ENDPTSTAT_ERBR_SHIFT (0U)
  0fcb65: line 24963 define USB_ENDPTSTAT_ERBR(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTSTAT_ERBR_SHIFT)) & USB_ENDPTSTAT_ERBR_MASK)
  0fcbd5: line 24964 define USB_ENDPTSTAT_ETBR_MASK (0xFF0000U)
  0fcbfd: line 24965 define USB_ENDPTSTAT_ETBR_SHIFT (16U)
  0fcc20: line 24966 define USB_ENDPTSTAT_ETBR(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTSTAT_ETBR_SHIFT)) & USB_ENDPTSTAT_ETBR_MASK)
  0fcc90: line 24971 define USB_ENDPTCOMPLETE_ERCE_MASK (0xFFU)
  0fccb8: line 24972 define USB_ENDPTCOMPLETE_ERCE_SHIFT (0U)
  0fccde: line 24973 define USB_ENDPTCOMPLETE_ERCE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCOMPLETE_ERCE_SHIFT)) & USB_ENDPTCOMPLETE_ERCE_MASK)
  0fcd5a: line 24974 define USB_ENDPTCOMPLETE_ETCE_MASK (0xFF0000U)
  0fcd86: line 24975 define USB_ENDPTCOMPLETE_ETCE_SHIFT (16U)
  0fcdad: line 24976 define USB_ENDPTCOMPLETE_ETCE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCOMPLETE_ETCE_SHIFT)) & USB_ENDPTCOMPLETE_ETCE_MASK)
  0fce29: line 24981 define USB_ENDPTCTRL0_RXS_MASK (0x1U)
  0fce4c: line 24982 define USB_ENDPTCTRL0_RXS_SHIFT (0U)
  0fce6e: line 24983 define USB_ENDPTCTRL0_RXS(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL0_RXS_SHIFT)) & USB_ENDPTCTRL0_RXS_MASK)
  0fcede: line 24984 define USB_ENDPTCTRL0_RXT_MASK (0xCU)
  0fcf01: line 24985 define USB_ENDPTCTRL0_RXT_SHIFT (2U)
  0fcf23: line 24986 define USB_ENDPTCTRL0_RXT(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL0_RXT_SHIFT)) & USB_ENDPTCTRL0_RXT_MASK)
  0fcf93: line 24987 define USB_ENDPTCTRL0_RXE_MASK (0x80U)
  0fcfb7: line 24988 define USB_ENDPTCTRL0_RXE_SHIFT (7U)
  0fcfd9: line 24989 define USB_ENDPTCTRL0_RXE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL0_RXE_SHIFT)) & USB_ENDPTCTRL0_RXE_MASK)
  0fd049: line 24990 define USB_ENDPTCTRL0_TXS_MASK (0x10000U)
  0fd070: line 24991 define USB_ENDPTCTRL0_TXS_SHIFT (16U)
  0fd093: line 24992 define USB_ENDPTCTRL0_TXS(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL0_TXS_SHIFT)) & USB_ENDPTCTRL0_TXS_MASK)
  0fd103: line 24993 define USB_ENDPTCTRL0_TXT_MASK (0xC0000U)
  0fd12a: line 24994 define USB_ENDPTCTRL0_TXT_SHIFT (18U)
  0fd14d: line 24995 define USB_ENDPTCTRL0_TXT(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL0_TXT_SHIFT)) & USB_ENDPTCTRL0_TXT_MASK)
  0fd1bd: line 24996 define USB_ENDPTCTRL0_TXE_MASK (0x800000U)
  0fd1e5: line 24997 define USB_ENDPTCTRL0_TXE_SHIFT (23U)
  0fd208: line 24998 define USB_ENDPTCTRL0_TXE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL0_TXE_SHIFT)) & USB_ENDPTCTRL0_TXE_MASK)
  0fd278: line 25003 define USB_ENDPTCTRL_RXS_MASK (0x1U)
  0fd29a: line 25004 define USB_ENDPTCTRL_RXS_SHIFT (0U)
  0fd2bb: line 25005 define USB_ENDPTCTRL_RXS(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_RXS_SHIFT)) & USB_ENDPTCTRL_RXS_MASK)
  0fd328: line 25006 define USB_ENDPTCTRL_RXD_MASK (0x2U)
  0fd34a: line 25007 define USB_ENDPTCTRL_RXD_SHIFT (1U)
  0fd36b: line 25008 define USB_ENDPTCTRL_RXD(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_RXD_SHIFT)) & USB_ENDPTCTRL_RXD_MASK)
  0fd3d8: line 25009 define USB_ENDPTCTRL_RXT_MASK (0xCU)
  0fd3fa: line 25010 define USB_ENDPTCTRL_RXT_SHIFT (2U)
  0fd41b: line 25011 define USB_ENDPTCTRL_RXT(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_RXT_SHIFT)) & USB_ENDPTCTRL_RXT_MASK)
  0fd488: line 25012 define USB_ENDPTCTRL_RXI_MASK (0x20U)
  0fd4ab: line 25013 define USB_ENDPTCTRL_RXI_SHIFT (5U)
  0fd4cc: line 25014 define USB_ENDPTCTRL_RXI(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_RXI_SHIFT)) & USB_ENDPTCTRL_RXI_MASK)
  0fd539: line 25015 define USB_ENDPTCTRL_RXR_MASK (0x40U)
  0fd55c: line 25016 define USB_ENDPTCTRL_RXR_SHIFT (6U)
  0fd57d: line 25017 define USB_ENDPTCTRL_RXR(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_RXR_SHIFT)) & USB_ENDPTCTRL_RXR_MASK)
  0fd5ea: line 25018 define USB_ENDPTCTRL_RXE_MASK (0x80U)
  0fd60d: line 25019 define USB_ENDPTCTRL_RXE_SHIFT (7U)
  0fd62e: line 25020 define USB_ENDPTCTRL_RXE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_RXE_SHIFT)) & USB_ENDPTCTRL_RXE_MASK)
  0fd69b: line 25021 define USB_ENDPTCTRL_TXS_MASK (0x10000U)
  0fd6c1: line 25022 define USB_ENDPTCTRL_TXS_SHIFT (16U)
  0fd6e3: line 25023 define USB_ENDPTCTRL_TXS(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_TXS_SHIFT)) & USB_ENDPTCTRL_TXS_MASK)
  0fd750: line 25024 define USB_ENDPTCTRL_TXD_MASK (0x20000U)
  0fd776: line 25025 define USB_ENDPTCTRL_TXD_SHIFT (17U)
  0fd798: line 25026 define USB_ENDPTCTRL_TXD(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_TXD_SHIFT)) & USB_ENDPTCTRL_TXD_MASK)
  0fd805: line 25027 define USB_ENDPTCTRL_TXT_MASK (0xC0000U)
  0fd82b: line 25028 define USB_ENDPTCTRL_TXT_SHIFT (18U)
  0fd84d: line 25029 define USB_ENDPTCTRL_TXT(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_TXT_SHIFT)) & USB_ENDPTCTRL_TXT_MASK)
  0fd8ba: line 25030 define USB_ENDPTCTRL_TXI_MASK (0x200000U)
  0fd8e1: line 25031 define USB_ENDPTCTRL_TXI_SHIFT (21U)
  0fd903: line 25032 define USB_ENDPTCTRL_TXI(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_TXI_SHIFT)) & USB_ENDPTCTRL_TXI_MASK)
  0fd970: line 25033 define USB_ENDPTCTRL_TXR_MASK (0x400000U)
  0fd997: line 25034 define USB_ENDPTCTRL_TXR_SHIFT (22U)
  0fd9b9: line 25035 define USB_ENDPTCTRL_TXR(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_TXR_SHIFT)) & USB_ENDPTCTRL_TXR_MASK)
  0fda26: line 25036 define USB_ENDPTCTRL_TXE_MASK (0x800000U)
  0fda4d: line 25037 define USB_ENDPTCTRL_TXE_SHIFT (23U)
  0fda6f: line 25038 define USB_ENDPTCTRL_TXE(x) (((uint32_t)(((uint32_t)(x)) << USB_ENDPTCTRL_TXE_SHIFT)) & USB_ENDPTCTRL_TXE_MASK)
  0fdadc: line 25042 define USB_ENDPTCTRL_COUNT (7U)
  0fdaf9: line 25052 define USB1_BASE (0x402E0000u)
  0fdb15: line 25054 define USB1 ((USB_Type *)USB1_BASE)
  0fdb36: line 25056 define USB2_BASE (0x402E0200u)
  0fdb52: line 25058 define USB2 ((USB_Type *)USB2_BASE)
  0fdb73: line 25060 define USB_BASE_ADDRS { 0u, USB1_BASE, USB2_BASE }
  0fdba3: line 25062 define USB_BASE_PTRS { (USB_Type *)0u, USB1, USB2 }
  0fdbd4: line 25064 define USB_IRQS { NotAvail_IRQn, USB_OTG1_IRQn, USB_OTG2_IRQn }
  0fdc11: line 25066 define GPTIMER0CTL GPTIMER0CTRL
  0fdc2e: line 25067 define GPTIMER1CTL GPTIMER1CTRL
  0fdc4b: line 25068 define USB_SBUSCFG SBUSCFG
  0fdc63: line 25069 define EPLISTADDR ENDPTLISTADDR
  0fdc80: line 25070 define EPSETUPSR ENDPTSETUPSTAT
  0fdc9d: line 25071 define EPPRIME ENDPTPRIME
  0fdcb4: line 25072 define EPFLUSH ENDPTFLUSH
  0fdccb: line 25073 define EPSR ENDPTSTAT
  0fdcde: line 25074 define EPCOMPLETE ENDPTCOMPLETE
  0fdcfb: line 25075 define EPCR ENDPTCTRL
  0fdd0e: line 25076 define EPCR0 ENDPTCTRL0
  0fdd23: line 25077 define USBHS_ID_ID_MASK USB_ID_ID_MASK
  0fdd47: line 25078 define USBHS_ID_ID_SHIFT USB_ID_ID_SHIFT
  0fdd6d: line 25079 define USBHS_ID_ID(x) USB_ID_ID(x)
  0fdd8d: line 25080 define USBHS_ID_NID_MASK USB_ID_NID_MASK
  0fddb3: line 25081 define USBHS_ID_NID_SHIFT USB_ID_NID_SHIFT
  0fdddb: line 25082 define USBHS_ID_NID(x) USB_ID_NID(x)
  0fddfd: line 25083 define USBHS_ID_REVISION_MASK USB_ID_REVISION_MASK
  0fde2d: line 25084 define USBHS_ID_REVISION_SHIFT USB_ID_REVISION_SHIFT
  0fde5f: line 25085 define USBHS_ID_REVISION(x) USB_ID_REVISION(x)
  0fde8b: line 25086 define USBHS_HWGENERAL_PHYW_MASK USB_HWGENERAL_PHYW_MASK
  0fdec1: line 25087 define USBHS_HWGENERAL_PHYW_SHIFT USB_HWGENERAL_PHYW_SHIFT
  0fdef9: line 25088 define USBHS_HWGENERAL_PHYW(x) USB_HWGENERAL_PHYW(x)
  0fdf2b: line 25089 define USBHS_HWGENERAL_PHYM_MASK USB_HWGENERAL_PHYM_MASK
  0fdf61: line 25090 define USBHS_HWGENERAL_PHYM_SHIFT USB_HWGENERAL_PHYM_SHIFT
  0fdf99: line 25091 define USBHS_HWGENERAL_PHYM(x) USB_HWGENERAL_PHYM(x)
  0fdfcb: line 25092 define USBHS_HWGENERAL_SM_MASK USB_HWGENERAL_SM_MASK
  0fdffd: line 25093 define USBHS_HWGENERAL_SM_SHIFT USB_HWGENERAL_SM_SHIFT
  0fe031: line 25094 define USBHS_HWGENERAL_SM(x) USB_HWGENERAL_SM(x)
  0fe05f: line 25095 define USBHS_HWHOST_HC_MASK USB_HWHOST_HC_MASK
  0fe08b: line 25096 define USBHS_HWHOST_HC_SHIFT USB_HWHOST_HC_SHIFT
  0fe0b9: line 25097 define USBHS_HWHOST_HC(x) USB_HWHOST_HC(x)
  0fe0e1: line 25098 define USBHS_HWHOST_NPORT_MASK USB_HWHOST_NPORT_MASK
  0fe113: line 25099 define USBHS_HWHOST_NPORT_SHIFT USB_HWHOST_NPORT_SHIFT
  0fe147: line 25100 define USBHS_HWHOST_NPORT(x) USB_HWHOST_NPORT(x)
  0fe175: line 25101 define USBHS_HWDEVICE_DC_MASK USB_HWDEVICE_DC_MASK
  0fe1a5: line 25102 define USBHS_HWDEVICE_DC_SHIFT USB_HWDEVICE_DC_SHIFT
  0fe1d7: line 25103 define USBHS_HWDEVICE_DC(x) USB_HWDEVICE_DC(x)
  0fe203: line 25104 define USBHS_HWDEVICE_DEVEP_MASK USB_HWDEVICE_DEVEP_MASK
  0fe239: line 25105 define USBHS_HWDEVICE_DEVEP_SHIFT USB_HWDEVICE_DEVEP_SHIFT
  0fe271: line 25106 define USBHS_HWDEVICE_DEVEP(x) USB_HWDEVICE_DEVEP(x)
  0fe2a3: line 25107 define USBHS_HWTXBUF_TXBURST_MASK USB_HWTXBUF_TXBURST_MASK
  0fe2db: line 25108 define USBHS_HWTXBUF_TXBURST_SHIFT USB_HWTXBUF_TXBURST_SHIFT
  0fe315: line 25109 define USBHS_HWTXBUF_TXBURST(x) USB_HWTXBUF_TXBURST(x)
  0fe349: line 25110 define USBHS_HWTXBUF_TXCHANADD_MASK USB_HWTXBUF_TXCHANADD_MASK
  0fe385: line 25111 define USBHS_HWTXBUF_TXCHANADD_SHIFT USB_HWTXBUF_TXCHANADD_SHIFT
  0fe3c3: line 25112 define USBHS_HWTXBUF_TXCHANADD(x) USB_HWTXBUF_TXCHANADD(x)
  0fe3fb: line 25113 define USBHS_HWRXBUF_RXBURST_MASK USB_HWRXBUF_RXBURST_MASK
  0fe433: line 25114 define USBHS_HWRXBUF_RXBURST_SHIFT USB_HWRXBUF_RXBURST_SHIFT
  0fe46d: line 25115 define USBHS_HWRXBUF_RXBURST(x) USB_HWRXBUF_RXBURST(x)
  0fe4a1: line 25116 define USBHS_HWRXBUF_RXADD_MASK USB_HWRXBUF_RXADD_MASK
  0fe4d5: line 25117 define USBHS_HWRXBUF_RXADD_SHIFT USB_HWRXBUF_RXADD_SHIFT
  0fe50b: line 25118 define USBHS_HWRXBUF_RXADD(x) USB_HWRXBUF_RXADD(x)
  0fe53b: line 25119 define USBHS_GPTIMER0LD_GPTLD_MASK USB_GPTIMER0LD_GPTLD_MASK
  0fe575: line 25120 define USBHS_GPTIMER0LD_GPTLD_SHIFT USB_GPTIMER0LD_GPTLD_SHIFT
  0fe5b1: line 25121 define USBHS_GPTIMER0LD_GPTLD(x) USB_GPTIMER0LD_GPTLD(x)
  0fe5e7: line 25122 define USBHS_GPTIMER0CTL_GPTCNT_MASK USB_GPTIMER0CTRL_GPTCNT_MASK
  0fe626: line 25123 define USBHS_GPTIMER0CTL_GPTCNT_SHIFT USB_GPTIMER0CTRL_GPTCNT_SHIFT
  0fe667: line 25124 define USBHS_GPTIMER0CTL_GPTCNT(x) USB_GPTIMER0CTRL_GPTCNT(x)
  0fe6a2: line 25125 define USBHS_GPTIMER0CTL_MODE_MASK USB_GPTIMER0CTRL_GPTMODE_MASK
  0fe6e0: line 25126 define USBHS_GPTIMER0CTL_MODE_SHIFT USB_GPTIMER0CTRL_GPTMODE_SHIFT
  0fe720: line 25127 define USBHS_GPTIMER0CTL_MODE(x) USB_GPTIMER0CTRL_GPTMODE(x)
  0fe75a: line 25128 define USBHS_GPTIMER0CTL_RST_MASK USB_GPTIMER0CTRL_GPTRST_MASK
  0fe796: line 25129 define USBHS_GPTIMER0CTL_RST_SHIFT USB_GPTIMER0CTRL_GPTRST_SHIFT
  0fe7d4: line 25130 define USBHS_GPTIMER0CTL_RST(x) USB_GPTIMER0CTRL_GPTRST(x)
  0fe80c: line 25131 define USBHS_GPTIMER0CTL_RUN_MASK USB_GPTIMER0CTRL_GPTRUN_MASK
  0fe848: line 25132 define USBHS_GPTIMER0CTL_RUN_SHIFT USB_GPTIMER0CTRL_GPTRUN_SHIFT
  0fe886: line 25133 define USBHS_GPTIMER0CTL_RUN(x) USB_GPTIMER0CTRL_GPTRUN(x)
  0fe8be: line 25134 define USBHS_GPTIMER1LD_GPTLD_MASK USB_GPTIMER1LD_GPTLD_MASK
  0fe8f8: line 25135 define USBHS_GPTIMER1LD_GPTLD_SHIFT USB_GPTIMER1LD_GPTLD_SHIFT
  0fe934: line 25136 define USBHS_GPTIMER1LD_GPTLD(x) USB_GPTIMER1LD_GPTLD(x)
  0fe96a: line 25137 define USBHS_GPTIMER1CTL_GPTCNT_MASK USB_GPTIMER1CTRL_GPTCNT_MASK
  0fe9a9: line 25138 define USBHS_GPTIMER1CTL_GPTCNT_SHIFT USB_GPTIMER1CTRL_GPTCNT_SHIFT
  0fe9ea: line 25139 define USBHS_GPTIMER1CTL_GPTCNT(x) USB_GPTIMER1CTRL_GPTCNT(x)
  0fea25: line 25140 define USBHS_GPTIMER1CTL_MODE_MASK USB_GPTIMER1CTRL_GPTMODE_MASK
  0fea63: line 25141 define USBHS_GPTIMER1CTL_MODE_SHIFT USB_GPTIMER1CTRL_GPTMODE_SHIFT
  0feaa3: line 25142 define USBHS_GPTIMER1CTL_MODE(x) USB_GPTIMER1CTRL_GPTMODE(x)
  0feadd: line 25143 define USBHS_GPTIMER1CTL_RST_MASK USB_GPTIMER1CTRL_GPTRST_MASK
  0feb19: line 25144 define USBHS_GPTIMER1CTL_RST_SHIFT USB_GPTIMER1CTRL_GPTRST_SHIFT
  0feb57: line 25145 define USBHS_GPTIMER1CTL_RST(x) USB_GPTIMER1CTRL_GPTRST(x)
  0feb8f: line 25146 define USBHS_GPTIMER1CTL_RUN_MASK USB_GPTIMER1CTRL_GPTRUN_MASK
  0febcb: line 25147 define USBHS_GPTIMER1CTL_RUN_SHIFT USB_GPTIMER1CTRL_GPTRUN_SHIFT
  0fec09: line 25148 define USBHS_GPTIMER1CTL_RUN(x) USB_GPTIMER1CTRL_GPTRUN(x)
  0fec41: line 25149 define USBHS_USB_SBUSCFG_BURSTMODE_MASK USB_SBUSCFG_AHBBRST_MASK
  0fec7f: line 25150 define USBHS_USB_SBUSCFG_BURSTMODE_SHIFT USB_SBUSCFG_AHBBRST_SHIFT
  0fecbf: line 25151 define USBHS_USB_SBUSCFG_BURSTMODE(x) USB_SBUSCFG_AHBBRST(x)
  0fecf9: line 25152 define USBHS_HCIVERSION_CAPLENGTH(x) USB_HCIVERSION_CAPLENGTH(x)
  0fed37: line 25153 define USBHS_HCIVERSION_HCIVERSION_MASK USB_HCIVERSION_HCIVERSION_MASK
  0fed7b: line 25154 define USBHS_HCIVERSION_HCIVERSION_SHIFT USB_HCIVERSION_HCIVERSION_SHIFT
  0fedc1: line 25155 define USBHS_HCIVERSION_HCIVERSION(x) USB_HCIVERSION_HCIVERSION(x)
  0fee01: line 25156 define USBHS_HCSPARAMS_N_PORTS_MASK USB_HCSPARAMS_N_PORTS_MASK
  0fee3d: line 25157 define USBHS_HCSPARAMS_N_PORTS_SHIFT USB_HCSPARAMS_N_PORTS_SHIFT
  0fee7b: line 25158 define USBHS_HCSPARAMS_N_PORTS(x) USB_HCSPARAMS_N_PORTS(x)
  0feeb3: line 25159 define USBHS_HCSPARAMS_PPC_MASK USB_HCSPARAMS_PPC_MASK
  0feee7: line 25160 define USBHS_HCSPARAMS_PPC_SHIFT USB_HCSPARAMS_PPC_SHIFT
  0fef1d: line 25161 define USBHS_HCSPARAMS_PPC(x) USB_HCSPARAMS_PPC(x)
  0fef4d: line 25162 define USBHS_HCSPARAMS_N_PCC_MASK USB_HCSPARAMS_N_PCC_MASK
  0fef85: line 25163 define USBHS_HCSPARAMS_N_PCC_SHIFT USB_HCSPARAMS_N_PCC_SHIFT
  0fefbf: line 25164 define USBHS_HCSPARAMS_N_PCC(x) USB_HCSPARAMS_N_PCC(x)
  0feff3: line 25165 define USBHS_HCSPARAMS_N_CC_MASK USB_HCSPARAMS_N_CC_MASK
  0ff029: line 25166 define USBHS_HCSPARAMS_N_CC_SHIFT USB_HCSPARAMS_N_CC_SHIFT
  0ff061: line 25167 define USBHS_HCSPARAMS_N_CC(x) USB_HCSPARAMS_N_CC(x)
  0ff093: line 25168 define USBHS_HCSPARAMS_PI_MASK USB_HCSPARAMS_PI_MASK
  0ff0c5: line 25169 define USBHS_HCSPARAMS_PI_SHIFT USB_HCSPARAMS_PI_SHIFT
  0ff0f9: line 25170 define USBHS_HCSPARAMS_PI(x) USB_HCSPARAMS_PI(x)
  0ff127: line 25171 define USBHS_HCSPARAMS_N_PTT_MASK USB_HCSPARAMS_N_PTT_MASK
  0ff15f: line 25172 define USBHS_HCSPARAMS_N_PTT_SHIFT USB_HCSPARAMS_N_PTT_SHIFT
  0ff199: line 25173 define USBHS_HCSPARAMS_N_PTT(x) USB_HCSPARAMS_N_PTT(x)
  0ff1cd: line 25174 define USBHS_HCSPARAMS_N_TT_MASK USB_HCSPARAMS_N_TT_MASK
  0ff203: line 25175 define USBHS_HCSPARAMS_N_TT_SHIFT USB_HCSPARAMS_N_TT_SHIFT
  0ff23b: line 25176 define USBHS_HCSPARAMS_N_TT(x) USB_HCSPARAMS_N_TT(x)
  0ff26d: line 25177 define USBHS_HCCPARAMS_ADC_MASK USB_HCCPARAMS_ADC_MASK
  0ff2a1: line 25178 define USBHS_HCCPARAMS_ADC_SHIFT USB_HCCPARAMS_ADC_SHIFT
  0ff2d7: line 25179 define USBHS_HCCPARAMS_ADC(x) USB_HCCPARAMS_ADC(x)
  0ff307: line 25180 define USBHS_HCCPARAMS_PFL_MASK USB_HCCPARAMS_PFL_MASK
  0ff33b: line 25181 define USBHS_HCCPARAMS_PFL_SHIFT USB_HCCPARAMS_PFL_SHIFT
  0ff371: line 25182 define USBHS_HCCPARAMS_PFL(x) USB_HCCPARAMS_PFL(x)
  0ff3a1: line 25183 define USBHS_HCCPARAMS_ASP_MASK USB_HCCPARAMS_ASP_MASK
  0ff3d5: line 25184 define USBHS_HCCPARAMS_ASP_SHIFT USB_HCCPARAMS_ASP_SHIFT
  0ff40b: line 25185 define USBHS_HCCPARAMS_ASP(x) USB_HCCPARAMS_ASP(x)
  0ff43b: line 25186 define USBHS_HCCPARAMS_IST_MASK USB_HCCPARAMS_IST_MASK
  0ff46f: line 25187 define USBHS_HCCPARAMS_IST_SHIFT USB_HCCPARAMS_IST_SHIFT
  0ff4a5: line 25188 define USBHS_HCCPARAMS_IST(x) USB_HCCPARAMS_IST(x)
  0ff4d5: line 25189 define USBHS_HCCPARAMS_EECP_MASK USB_HCCPARAMS_EECP_MASK
  0ff50b: line 25190 define USBHS_HCCPARAMS_EECP_SHIFT USB_HCCPARAMS_EECP_SHIFT
  0ff543: line 25191 define USBHS_HCCPARAMS_EECP(x) USB_HCCPARAMS_EECP(x)
  0ff575: line 25192 define USBHS_DCIVERSION_DCIVERSION_MASK USB_DCIVERSION_DCIVERSION_MASK
  0ff5b9: line 25193 define USBHS_DCIVERSION_DCIVERSION_SHIFT USB_DCIVERSION_DCIVERSION_SHIFT
  0ff5ff: line 25194 define USBHS_DCIVERSION_DCIVERSION(x) USB_DCIVERSION_DCIVERSION(x)
  0ff63f: line 25195 define USBHS_DCCPARAMS_DEN_MASK USB_DCCPARAMS_DEN_MASK
  0ff673: line 25196 define USBHS_DCCPARAMS_DEN_SHIFT USB_DCCPARAMS_DEN_SHIFT
  0ff6a9: line 25197 define USBHS_DCCPARAMS_DEN(x) USB_DCCPARAMS_DEN(x)
  0ff6d9: line 25198 define USBHS_DCCPARAMS_DC_MASK USB_DCCPARAMS_DC_MASK
  0ff70b: line 25199 define USBHS_DCCPARAMS_DC_SHIFT USB_DCCPARAMS_DC_SHIFT
  0ff73f: line 25200 define USBHS_DCCPARAMS_DC(x) USB_DCCPARAMS_DC(x)
  0ff76d: line 25201 define USBHS_DCCPARAMS_HC_MASK USB_DCCPARAMS_HC_MASK
  0ff79f: line 25202 define USBHS_DCCPARAMS_HC_SHIFT USB_DCCPARAMS_HC_SHIFT
  0ff7d3: line 25203 define USBHS_DCCPARAMS_HC(x) USB_DCCPARAMS_HC(x)
  0ff801: line 25204 define USBHS_USBCMD_RS_MASK USB_USBCMD_RS_MASK
  0ff82d: line 25205 define USBHS_USBCMD_RS_SHIFT USB_USBCMD_RS_SHIFT
  0ff85b: line 25206 define USBHS_USBCMD_RS(x) USB_USBCMD_RS(x)
  0ff883: line 25207 define USBHS_USBCMD_RST_MASK USB_USBCMD_RST_MASK
  0ff8b1: line 25208 define USBHS_USBCMD_RST_SHIFT USB_USBCMD_RST_SHIFT
  0ff8e1: line 25209 define USBHS_USBCMD_RST(x) USB_USBCMD_RST(x)
  0ff90b: line 25210 define USBHS_USBCMD_FS_MASK USB_USBCMD_FS_1_MASK
  0ff939: line 25211 define USBHS_USBCMD_FS_SHIFT USB_USBCMD_FS_1_SHIFT
  0ff969: line 25212 define USBHS_USBCMD_FS(x) USB_USBCMD_FS_1(x)
  0ff993: line 25213 define USBHS_USBCMD_PSE_MASK USB_USBCMD_PSE_MASK
  0ff9c1: line 25214 define USBHS_USBCMD_PSE_SHIFT USB_USBCMD_PSE_SHIFT
  0ff9f1: line 25215 define USBHS_USBCMD_PSE(x) USB_USBCMD_PSE(x)
  0ffa1b: line 25216 define USBHS_USBCMD_ASE_MASK USB_USBCMD_ASE_MASK
  0ffa49: line 25217 define USBHS_USBCMD_ASE_SHIFT USB_USBCMD_ASE_SHIFT
  0ffa79: line 25218 define USBHS_USBCMD_ASE(x) USB_USBCMD_ASE(x)
  0ffaa3: line 25219 define USBHS_USBCMD_IAA_MASK USB_USBCMD_IAA_MASK
  0ffad1: line 25220 define USBHS_USBCMD_IAA_SHIFT USB_USBCMD_IAA_SHIFT
  0ffb01: line 25221 define USBHS_USBCMD_IAA(x) USB_USBCMD_IAA(x)
  0ffb2b: line 25222 define USBHS_USBCMD_ASP_MASK USB_USBCMD_ASP_MASK
  0ffb59: line 25223 define USBHS_USBCMD_ASP_SHIFT USB_USBCMD_ASP_SHIFT
  0ffb89: line 25224 define USBHS_USBCMD_ASP(x) USB_USBCMD_ASP(x)
  0ffbb3: line 25225 define USBHS_USBCMD_ASPE_MASK USB_USBCMD_ASPE_MASK
  0ffbe3: line 25226 define USBHS_USBCMD_ASPE_SHIFT USB_USBCMD_ASPE_SHIFT
  0ffc15: line 25227 define USBHS_USBCMD_ASPE(x) USB_USBCMD_ASPE(x)
  0ffc41: line 25228 define USBHS_USBCMD_ATDTW_MASK USB_USBCMD_ATDTW_MASK
  0ffc73: line 25229 define USBHS_USBCMD_ATDTW_SHIFT USB_USBCMD_ATDTW_SHIFT
  0ffca7: line 25230 define USBHS_USBCMD_ATDTW(x) USB_USBCMD_ATDTW(x)
  0ffcd5: line 25231 define USBHS_USBCMD_SUTW_MASK USB_USBCMD_SUTW_MASK
  0ffd05: line 25232 define USBHS_USBCMD_SUTW_SHIFT USB_USBCMD_SUTW_SHIFT
  0ffd37: line 25233 define USBHS_USBCMD_SUTW(x) USB_USBCMD_SUTW(x)
  0ffd63: line 25234 define USBHS_USBCMD_FS2_MASK USB_USBCMD_FS_2_MASK
  0ffd92: line 25235 define USBHS_USBCMD_FS2_SHIFT USB_USBCMD_FS_2_SHIFT
  0ffdc3: line 25236 define USBHS_USBCMD_FS2(x) USB_USBCMD_FS_2(x)
  0ffdee: line 25237 define USBHS_USBCMD_ITC_MASK USB_USBCMD_ITC_MASK
  0ffe1c: line 25238 define USBHS_USBCMD_ITC_SHIFT USB_USBCMD_ITC_SHIFT
  0ffe4c: line 25239 define USBHS_USBCMD_ITC(x) USB_USBCMD_ITC(x)
  0ffe76: line 25240 define USBHS_USBSTS_UI_MASK USB_USBSTS_UI_MASK
  0ffea2: line 25241 define USBHS_USBSTS_UI_SHIFT USB_USBSTS_UI_SHIFT
  0ffed0: line 25242 define USBHS_USBSTS_UI(x) USB_USBSTS_UI(x)
  0ffef8: line 25243 define USBHS_USBSTS_UEI_MASK USB_USBSTS_UEI_MASK
  0fff26: line 25244 define USBHS_USBSTS_UEI_SHIFT USB_USBSTS_UEI_SHIFT
  0fff56: line 25245 define USBHS_USBSTS_UEI(x) USB_USBSTS_UEI(x)
  0fff80: line 25246 define USBHS_USBSTS_PCI_MASK USB_USBSTS_PCI_MASK
  0fffae: line 25247 define USBHS_USBSTS_PCI_SHIFT USB_USBSTS_PCI_SHIFT
  0fffde: line 25248 define USBHS_USBSTS_PCI(x) USB_USBSTS_PCI(x)
  100008: line 25249 define USBHS_USBSTS_FRI_MASK USB_USBSTS_FRI_MASK
  100036: line 25250 define USBHS_USBSTS_FRI_SHIFT USB_USBSTS_FRI_SHIFT
  100066: line 25251 define USBHS_USBSTS_FRI(x) USB_USBSTS_FRI(x)
  100090: line 25252 define USBHS_USBSTS_SEI_MASK USB_USBSTS_SEI_MASK
  1000be: line 25253 define USBHS_USBSTS_SEI_SHIFT USB_USBSTS_SEI_SHIFT
  1000ee: line 25254 define USBHS_USBSTS_SEI(x) USB_USBSTS_SEI(x)
  100118: line 25255 define USBHS_USBSTS_AAI_MASK USB_USBSTS_AAI_MASK
  100146: line 25256 define USBHS_USBSTS_AAI_SHIFT USB_USBSTS_AAI_SHIFT
  100176: line 25257 define USBHS_USBSTS_AAI(x) USB_USBSTS_AAI(x)
  1001a0: line 25258 define USBHS_USBSTS_URI_MASK USB_USBSTS_URI_MASK
  1001ce: line 25259 define USBHS_USBSTS_URI_SHIFT USB_USBSTS_URI_SHIFT
  1001fe: line 25260 define USBHS_USBSTS_URI(x) USB_USBSTS_URI(x)
  100228: line 25261 define USBHS_USBSTS_SRI_MASK USB_USBSTS_SRI_MASK
  100256: line 25262 define USBHS_USBSTS_SRI_SHIFT USB_USBSTS_SRI_SHIFT
  100286: line 25263 define USBHS_USBSTS_SRI(x) USB_USBSTS_SRI(x)
  1002b0: line 25264 define USBHS_USBSTS_SLI_MASK USB_USBSTS_SLI_MASK
  1002de: line 25265 define USBHS_USBSTS_SLI_SHIFT USB_USBSTS_SLI_SHIFT
  10030e: line 25266 define USBHS_USBSTS_SLI(x) USB_USBSTS_SLI(x)
  100338: line 25267 define USBHS_USBSTS_ULPII_MASK USB_USBSTS_ULPII_MASK
  10036a: line 25268 define USBHS_USBSTS_ULPII_SHIFT USB_USBSTS_ULPII_SHIFT
  10039e: line 25269 define USBHS_USBSTS_ULPII(x) USB_USBSTS_ULPII(x)
  1003cc: line 25270 define USBHS_USBSTS_HCH_MASK USB_USBSTS_HCH_MASK
  1003fa: line 25271 define USBHS_USBSTS_HCH_SHIFT USB_USBSTS_HCH_SHIFT
  10042a: line 25272 define USBHS_USBSTS_HCH(x) USB_USBSTS_HCH(x)
  100454: line 25273 define USBHS_USBSTS_RCL_MASK USB_USBSTS_RCL_MASK
  100482: line 25274 define USBHS_USBSTS_RCL_SHIFT USB_USBSTS_RCL_SHIFT
  1004b2: line 25275 define USBHS_USBSTS_RCL(x) USB_USBSTS_RCL(x)
  1004dc: line 25276 define USBHS_USBSTS_PS_MASK USB_USBSTS_PS_MASK
  100508: line 25277 define USBHS_USBSTS_PS_SHIFT USB_USBSTS_PS_SHIFT
  100536: line 25278 define USBHS_USBSTS_PS(x) USB_USBSTS_PS(x)
  10055e: line 25279 define USBHS_USBSTS_AS_MASK USB_USBSTS_AS_MASK
  10058a: line 25280 define USBHS_USBSTS_AS_SHIFT USB_USBSTS_AS_SHIFT
  1005b8: line 25281 define USBHS_USBSTS_AS(x) USB_USBSTS_AS(x)
  1005e0: line 25282 define USBHS_USBSTS_NAKI_MASK USB_USBSTS_NAKI_MASK
  100610: line 25283 define USBHS_USBSTS_NAKI_SHIFT USB_USBSTS_NAKI_SHIFT
  100642: line 25284 define USBHS_USBSTS_NAKI(x) USB_USBSTS_NAKI(x)
  10066e: line 25285 define USBHS_USBSTS_TI0_MASK USB_USBSTS_TI0_MASK
  10069c: line 25286 define USBHS_USBSTS_TI0_SHIFT USB_USBSTS_TI0_SHIFT
  1006cc: line 25287 define USBHS_USBSTS_TI0(x) USB_USBSTS_TI0(x)
  1006f6: line 25288 define USBHS_USBSTS_TI1_MASK USB_USBSTS_TI1_MASK
  100724: line 25289 define USBHS_USBSTS_TI1_SHIFT USB_USBSTS_TI1_SHIFT
  100754: line 25290 define USBHS_USBSTS_TI1(x) USB_USBSTS_TI1(x)
  10077e: line 25291 define USBHS_USBINTR_UE_MASK USB_USBINTR_UE_MASK
  1007ac: line 25292 define USBHS_USBINTR_UE_SHIFT USB_USBINTR_UE_SHIFT
  1007dc: line 25293 define USBHS_USBINTR_UE(x) USB_USBINTR_UE(x)
  100806: line 25294 define USBHS_USBINTR_UEE_MASK USB_USBINTR_UEE_MASK
  100836: line 25295 define USBHS_USBINTR_UEE_SHIFT USB_USBINTR_UEE_SHIFT
  100868: line 25296 define USBHS_USBINTR_UEE(x) USB_USBINTR_UEE(x)
  100894: line 25297 define USBHS_USBINTR_PCE_MASK USB_USBINTR_PCE_MASK
  1008c4: line 25298 define USBHS_USBINTR_PCE_SHIFT USB_USBINTR_PCE_SHIFT
  1008f6: line 25299 define USBHS_USBINTR_PCE(x) USB_USBINTR_PCE(x)
  100922: line 25300 define USBHS_USBINTR_FRE_MASK USB_USBINTR_FRE_MASK
  100952: line 25301 define USBHS_USBINTR_FRE_SHIFT USB_USBINTR_FRE_SHIFT
  100984: line 25302 define USBHS_USBINTR_FRE(x) USB_USBINTR_FRE(x)
  1009b0: line 25303 define USBHS_USBINTR_SEE_MASK USB_USBINTR_SEE_MASK
  1009e0: line 25304 define USBHS_USBINTR_SEE_SHIFT USB_USBINTR_SEE_SHIFT
  100a12: line 25305 define USBHS_USBINTR_SEE(x) USB_USBINTR_SEE(x)
  100a3e: line 25306 define USBHS_USBINTR_AAE_MASK USB_USBINTR_AAE_MASK
  100a6e: line 25307 define USBHS_USBINTR_AAE_SHIFT USB_USBINTR_AAE_SHIFT
  100aa0: line 25308 define USBHS_USBINTR_AAE(x) USB_USBINTR_AAE(x)
  100acc: line 25309 define USBHS_USBINTR_URE_MASK USB_USBINTR_URE_MASK
  100afc: line 25310 define USBHS_USBINTR_URE_SHIFT USB_USBINTR_URE_SHIFT
  100b2e: line 25311 define USBHS_USBINTR_URE(x) USB_USBINTR_URE(x)
  100b5a: line 25312 define USBHS_USBINTR_SRE_MASK USB_USBINTR_SRE_MASK
  100b8a: line 25313 define USBHS_USBINTR_SRE_SHIFT USB_USBINTR_SRE_SHIFT
  100bbc: line 25314 define USBHS_USBINTR_SRE(x) USB_USBINTR_SRE(x)
  100be8: line 25315 define USBHS_USBINTR_SLE_MASK USB_USBINTR_SLE_MASK
  100c18: line 25316 define USBHS_USBINTR_SLE_SHIFT USB_USBINTR_SLE_SHIFT
  100c4a: line 25317 define USBHS_USBINTR_SLE(x) USB_USBINTR_SLE(x)
  100c76: line 25318 define USBHS_USBINTR_ULPIE_MASK USB_USBINTR_ULPIE_MASK
  100caa: line 25319 define USBHS_USBINTR_ULPIE_SHIFT USB_USBINTR_ULPIE_SHIFT
  100ce0: line 25320 define USBHS_USBINTR_ULPIE(x) USB_USBINTR_ULPIE(x)
  100d10: line 25321 define USBHS_USBINTR_NAKE_MASK USB_USBINTR_NAKE_MASK
  100d42: line 25322 define USBHS_USBINTR_NAKE_SHIFT USB_USBINTR_NAKE_SHIFT
  100d76: line 25323 define USBHS_USBINTR_NAKE(x) USB_USBINTR_NAKE(x)
  100da4: line 25324 define USBHS_USBINTR_UAIE_MASK USB_USBINTR_UAIE_MASK
  100dd6: line 25325 define USBHS_USBINTR_UAIE_SHIFT USB_USBINTR_UAIE_SHIFT
  100e0a: line 25326 define USBHS_USBINTR_UAIE(x) USB_USBINTR_UAIE(x)
  100e38: line 25327 define USBHS_USBINTR_UPIE_MASK USB_USBINTR_UPIE_MASK
  100e6a: line 25328 define USBHS_USBINTR_UPIE_SHIFT USB_USBINTR_UPIE_SHIFT
  100e9e: line 25329 define USBHS_USBINTR_UPIE(x) USB_USBINTR_UPIE(x)
  100ecc: line 25330 define USBHS_USBINTR_TIE0_MASK USB_USBINTR_TIE0_MASK
  100efe: line 25331 define USBHS_USBINTR_TIE0_SHIFT USB_USBINTR_TIE0_SHIFT
  100f32: line 25332 define USBHS_USBINTR_TIE0(x) USB_USBINTR_TIE0(x)
  100f60: line 25333 define USBHS_USBINTR_TIE1_MASK USB_USBINTR_TIE1_MASK
  100f92: line 25334 define USBHS_USBINTR_TIE1_SHIFT USB_USBINTR_TIE1_SHIFT
  100fc6: line 25335 define USBHS_USBINTR_TIE1(x) USB_USBINTR_TIE1(x)
  100ff4: line 25336 define USBHS_FRINDEX_FRINDEX_MASK USB_FRINDEX_FRINDEX_MASK
  10102c: line 25337 define USBHS_FRINDEX_FRINDEX_SHIFT USB_FRINDEX_FRINDEX_SHIFT
  101066: line 25338 define USBHS_FRINDEX_FRINDEX(x) USB_FRINDEX_FRINDEX(x)
  10109a: line 25339 define USBHS_DEVICEADDR_USBADRA_MASK USB_DEVICEADDR_USBADRA_MASK
  1010d8: line 25340 define USBHS_DEVICEADDR_USBADRA_SHIFT USB_DEVICEADDR_USBADRA_SHIFT
  101118: line 25341 define USBHS_DEVICEADDR_USBADRA(x) USB_DEVICEADDR_USBADRA(x)
  101152: line 25342 define USBHS_DEVICEADDR_USBADR_MASK USB_DEVICEADDR_USBADR_MASK
  10118e: line 25343 define USBHS_DEVICEADDR_USBADR_SHIFT USB_DEVICEADDR_USBADR_SHIFT
  1011cc: line 25344 define USBHS_DEVICEADDR_USBADR(x) USB_DEVICEADDR_USBADR(x)
  101204: line 25345 define USBHS_PERIODICLISTBASE_PERBASE_MASK USB_PERIODICLISTBASE_BASEADR_MASK
  10124e: line 25346 define USBHS_PERIODICLISTBASE_PERBASE_SHIFT USB_PERIODICLISTBASE_BASEADR_SHIFT
  10129a: line 25347 define USBHS_PERIODICLISTBASE_PERBASE(x) USB_PERIODICLISTBASE_BASEADR(x)
  1012e0: line 25348 define USBHS_ASYNCLISTADDR_ASYBASE_MASK USB_ASYNCLISTADDR_ASYBASE_MASK
  101324: line 25349 define USBHS_ASYNCLISTADDR_ASYBASE_SHIFT USB_ASYNCLISTADDR_ASYBASE_SHIFT
  10136a: line 25350 define USBHS_ASYNCLISTADDR_ASYBASE(x) USB_ASYNCLISTADDR_ASYBASE(x)
  1013aa: line 25351 define USBHS_EPLISTADDR_EPBASE_MASK USB_ENDPTLISTADDR_EPBASE_MASK
  1013e9: line 25352 define USBHS_EPLISTADDR_EPBASE_SHIFT USB_ENDPTLISTADDR_EPBASE_SHIFT
  10142a: line 25353 define USBHS_EPLISTADDR_EPBASE(x) USB_ENDPTLISTADDR_EPBASE(x)
  101465: line 25354 define USBHS_BURSTSIZE_RXPBURST_MASK USB_BURSTSIZE_RXPBURST_MASK
  1014a3: line 25355 define USBHS_BURSTSIZE_RXPBURST_SHIFT USB_BURSTSIZE_RXPBURST_SHIFT
  1014e3: line 25356 define USBHS_BURSTSIZE_RXPBURST(x) USB_BURSTSIZE_RXPBURST(x)
  10151d: line 25357 define USBHS_BURSTSIZE_TXPBURST_MASK USB_BURSTSIZE_TXPBURST_MASK
  10155b: line 25358 define USBHS_BURSTSIZE_TXPBURST_SHIFT USB_BURSTSIZE_TXPBURST_SHIFT
  10159b: line 25359 define USBHS_BURSTSIZE_TXPBURST(x) USB_BURSTSIZE_TXPBURST(x)
  1015d5: line 25360 define USBHS_TXFILLTUNING_TXSCHOH_MASK USB_TXFILLTUNING_TXSCHOH_MASK
  101617: line 25361 define USBHS_TXFILLTUNING_TXSCHOH_SHIFT USB_TXFILLTUNING_TXSCHOH_SHIFT
  10165b: line 25362 define USBHS_TXFILLTUNING_TXSCHOH(x) USB_TXFILLTUNING_TXSCHOH(x)
  101699: line 25363 define USBHS_TXFILLTUNING_TXSCHHEALTH_MASK USB_TXFILLTUNING_TXSCHHEALTH_MASK
  1016e3: line 25364 define USBHS_TXFILLTUNING_TXSCHHEALTH_SHIFT USB_TXFILLTUNING_TXSCHHEALTH_SHIFT
  10172f: line 25365 define USBHS_TXFILLTUNING_TXSCHHEALTH(x) USB_TXFILLTUNING_TXSCHHEALTH(x)
  101775: line 25366 define USBHS_TXFILLTUNING_TXFIFOTHRES_MASK USB_TXFILLTUNING_TXFIFOTHRES_MASK
  1017bf: line 25367 define USBHS_TXFILLTUNING_TXFIFOTHRES_SHIFT USB_TXFILLTUNING_TXFIFOTHRES_SHIFT
  10180b: line 25368 define USBHS_TXFILLTUNING_TXFIFOTHRES(x) USB_TXFILLTUNING_TXFIFOTHRES(x)
  101851: line 25369 define USBHS_ENDPTNAK_EPRN_MASK USB_ENDPTNAK_EPRN_MASK
  101885: line 25370 define USBHS_ENDPTNAK_EPRN_SHIFT USB_ENDPTNAK_EPRN_SHIFT
  1018bb: line 25371 define USBHS_ENDPTNAK_EPRN(x) USB_ENDPTNAK_EPRN(x)
  1018eb: line 25372 define USBHS_ENDPTNAK_EPTN_MASK USB_ENDPTNAK_EPTN_MASK
  10191f: line 25373 define USBHS_ENDPTNAK_EPTN_SHIFT USB_ENDPTNAK_EPTN_SHIFT
  101955: line 25374 define USBHS_ENDPTNAK_EPTN(x) USB_ENDPTNAK_EPTN(x)
  101985: line 25375 define USBHS_ENDPTNAKEN_EPRNE_MASK USB_ENDPTNAKEN_EPRNE_MASK
  1019bf: line 25376 define USBHS_ENDPTNAKEN_EPRNE_SHIFT USB_ENDPTNAKEN_EPRNE_SHIFT
  1019fb: line 25377 define USBHS_ENDPTNAKEN_EPRNE(x) USB_ENDPTNAKEN_EPRNE(x)
  101a31: line 25378 define USBHS_ENDPTNAKEN_EPTNE_MASK USB_ENDPTNAKEN_EPTNE_MASK
  101a6b: line 25379 define USBHS_ENDPTNAKEN_EPTNE_SHIFT USB_ENDPTNAKEN_EPTNE_SHIFT
  101aa7: line 25380 define USBHS_ENDPTNAKEN_EPTNE(x) USB_ENDPTNAKEN_EPTNE(x)
  101add: line 25381 define USBHS_CONFIGFLAG_CF_MASK USB_CONFIGFLAG_CF_MASK
  101b11: line 25382 define USBHS_CONFIGFLAG_CF_SHIFT USB_CONFIGFLAG_CF_SHIFT
  101b47: line 25383 define USBHS_CONFIGFLAG_CF(x) USB_CONFIGFLAG_CF(x)
  101b77: line 25384 define USBHS_PORTSC1_CCS_MASK USB_PORTSC1_CCS_MASK
  101ba7: line 25385 define USBHS_PORTSC1_CCS_SHIFT USB_PORTSC1_CCS_SHIFT
  101bd9: line 25386 define USBHS_PORTSC1_CCS(x) USB_PORTSC1_CCS(x)
  101c05: line 25387 define USBHS_PORTSC1_CSC_MASK USB_PORTSC1_CSC_MASK
  101c35: line 25388 define USBHS_PORTSC1_CSC_SHIFT USB_PORTSC1_CSC_SHIFT
  101c67: line 25389 define USBHS_PORTSC1_CSC(x) USB_PORTSC1_CSC(x)
  101c93: line 25390 define USBHS_PORTSC1_PE_MASK USB_PORTSC1_PE_MASK
  101cc1: line 25391 define USBHS_PORTSC1_PE_SHIFT USB_PORTSC1_PE_SHIFT
  101cf1: line 25392 define USBHS_PORTSC1_PE(x) USB_PORTSC1_PE(x)
  101d1b: line 25393 define USBHS_PORTSC1_PEC_MASK USB_PORTSC1_PEC_MASK
  101d4b: line 25394 define USBHS_PORTSC1_PEC_SHIFT USB_PORTSC1_PEC_SHIFT
  101d7d: line 25395 define USBHS_PORTSC1_PEC(x) USB_PORTSC1_PEC(x)
  101da9: line 25396 define USBHS_PORTSC1_OCA_MASK USB_PORTSC1_OCA_MASK
  101dd9: line 25397 define USBHS_PORTSC1_OCA_SHIFT USB_PORTSC1_OCA_SHIFT
  101e0b: line 25398 define USBHS_PORTSC1_OCA(x) USB_PORTSC1_OCA(x)
  101e37: line 25399 define USBHS_PORTSC1_OCC_MASK USB_PORTSC1_OCC_MASK
  101e67: line 25400 define USBHS_PORTSC1_OCC_SHIFT USB_PORTSC1_OCC_SHIFT
  101e99: line 25401 define USBHS_PORTSC1_OCC(x) USB_PORTSC1_OCC(x)
  101ec5: line 25402 define USBHS_PORTSC1_FPR_MASK USB_PORTSC1_FPR_MASK
  101ef5: line 25403 define USBHS_PORTSC1_FPR_SHIFT USB_PORTSC1_FPR_SHIFT
  101f27: line 25404 define USBHS_PORTSC1_FPR(x) USB_PORTSC1_FPR(x)
  101f53: line 25405 define USBHS_PORTSC1_SUSP_MASK USB_PORTSC1_SUSP_MASK
  101f85: line 25406 define USBHS_PORTSC1_SUSP_SHIFT USB_PORTSC1_SUSP_SHIFT
  101fb9: line 25407 define USBHS_PORTSC1_SUSP(x) USB_PORTSC1_SUSP(x)
  101fe7: line 25408 define USBHS_PORTSC1_PR_MASK USB_PORTSC1_PR_MASK
  102015: line 25409 define USBHS_PORTSC1_PR_SHIFT USB_PORTSC1_PR_SHIFT
  102045: line 25410 define USBHS_PORTSC1_PR(x) USB_PORTSC1_PR(x)
  10206f: line 25411 define USBHS_PORTSC1_HSP_MASK USB_PORTSC1_HSP_MASK
  10209f: line 25412 define USBHS_PORTSC1_HSP_SHIFT USB_PORTSC1_HSP_SHIFT
  1020d1: line 25413 define USBHS_PORTSC1_HSP(x) USB_PORTSC1_HSP(x)
  1020fd: line 25414 define USBHS_PORTSC1_LS_MASK USB_PORTSC1_LS_MASK
  10212b: line 25415 define USBHS_PORTSC1_LS_SHIFT USB_PORTSC1_LS_SHIFT
  10215b: line 25416 define USBHS_PORTSC1_LS(x) USB_PORTSC1_LS(x)
  102185: line 25417 define USBHS_PORTSC1_PP_MASK USB_PORTSC1_PP_MASK
  1021b3: line 25418 define USBHS_PORTSC1_PP_SHIFT USB_PORTSC1_PP_SHIFT
  1021e3: line 25419 define USBHS_PORTSC1_PP(x) USB_PORTSC1_PP(x)
  10220d: line 25420 define USBHS_PORTSC1_PO_MASK USB_PORTSC1_PO_MASK
  10223b: line 25421 define USBHS_PORTSC1_PO_SHIFT USB_PORTSC1_PO_SHIFT
  10226b: line 25422 define USBHS_PORTSC1_PO(x) USB_PORTSC1_PO(x)
  102295: line 25423 define USBHS_PORTSC1_PIC_MASK USB_PORTSC1_PIC_MASK
  1022c5: line 25424 define USBHS_PORTSC1_PIC_SHIFT USB_PORTSC1_PIC_SHIFT
  1022f7: line 25425 define USBHS_PORTSC1_PIC(x) USB_PORTSC1_PIC(x)
  102323: line 25426 define USBHS_PORTSC1_PTC_MASK USB_PORTSC1_PTC_MASK
  102353: line 25427 define USBHS_PORTSC1_PTC_SHIFT USB_PORTSC1_PTC_SHIFT
  102385: line 25428 define USBHS_PORTSC1_PTC(x) USB_PORTSC1_PTC(x)
  1023b1: line 25429 define USBHS_PORTSC1_WKCN_MASK USB_PORTSC1_WKCN_MASK
  1023e3: line 25430 define USBHS_PORTSC1_WKCN_SHIFT USB_PORTSC1_WKCN_SHIFT
  102417: line 25431 define USBHS_PORTSC1_WKCN(x) USB_PORTSC1_WKCN(x)
  102445: line 25432 define USBHS_PORTSC1_WKDS_MASK USB_PORTSC1_WKDC_MASK
  102477: line 25433 define USBHS_PORTSC1_WKDS_SHIFT USB_PORTSC1_WKDC_SHIFT
  1024ab: line 25434 define USBHS_PORTSC1_WKDS(x) USB_PORTSC1_WKDC(x)
  1024d9: line 25435 define USBHS_PORTSC1_WKOC_MASK USB_PORTSC1_WKOC_MASK
  10250b: line 25436 define USBHS_PORTSC1_WKOC_SHIFT USB_PORTSC1_WKOC_SHIFT
  10253f: line 25437 define USBHS_PORTSC1_WKOC(x) USB_PORTSC1_WKOC(x)
  10256d: line 25438 define USBHS_PORTSC1_PHCD_MASK USB_PORTSC1_PHCD_MASK
  10259f: line 25439 define USBHS_PORTSC1_PHCD_SHIFT USB_PORTSC1_PHCD_SHIFT
  1025d3: line 25440 define USBHS_PORTSC1_PHCD(x) USB_PORTSC1_PHCD(x)
  102601: line 25441 define USBHS_PORTSC1_PFSC_MASK USB_PORTSC1_PFSC_MASK
  102633: line 25442 define USBHS_PORTSC1_PFSC_SHIFT USB_PORTSC1_PFSC_SHIFT
  102667: line 25443 define USBHS_PORTSC1_PFSC(x) USB_PORTSC1_PFSC(x)
  102695: line 25444 define USBHS_PORTSC1_PTS2_MASK USB_PORTSC1_PTS_2_MASK
  1026c8: line 25445 define USBHS_PORTSC1_PTS2_SHIFT USB_PORTSC1_PTS_2_SHIFT
  1026fd: line 25446 define USBHS_PORTSC1_PTS2(x) USB_PORTSC1_PTS_2(x)
  10272c: line 25447 define USBHS_PORTSC1_PSPD_MASK USB_PORTSC1_PSPD_MASK
  10275e: line 25448 define USBHS_PORTSC1_PSPD_SHIFT USB_PORTSC1_PSPD_SHIFT
  102792: line 25449 define USBHS_PORTSC1_PSPD(x) USB_PORTSC1_PSPD(x)
  1027c0: line 25450 define USBHS_PORTSC1_PTW_MASK USB_PORTSC1_PTW_MASK
  1027f0: line 25451 define USBHS_PORTSC1_PTW_SHIFT USB_PORTSC1_PTW_SHIFT
  102822: line 25452 define USBHS_PORTSC1_PTW(x) USB_PORTSC1_PTW(x)
  10284e: line 25453 define USBHS_PORTSC1_STS_MASK USB_PORTSC1_STS_MASK
  10287e: line 25454 define USBHS_PORTSC1_STS_SHIFT USB_PORTSC1_STS_SHIFT
  1028b0: line 25455 define USBHS_PORTSC1_STS(x) USB_PORTSC1_STS(x)
  1028dc: line 25456 define USBHS_PORTSC1_PTS_MASK USB_PORTSC1_PTS_1_MASK
  10290e: line 25457 define USBHS_PORTSC1_PTS_SHIFT USB_PORTSC1_PTS_1_SHIFT
  102942: line 25458 define USBHS_PORTSC1_PTS(x) USB_PORTSC1_PTS_1(x)
  102970: line 25459 define USBHS_OTGSC_VD_MASK USB_OTGSC_VD_MASK
  10299a: line 25460 define USBHS_OTGSC_VD_SHIFT USB_OTGSC_VD_SHIFT
  1029c6: line 25461 define USBHS_OTGSC_VD(x) USB_OTGSC_VD(x)
  1029ec: line 25462 define USBHS_OTGSC_VC_MASK USB_OTGSC_VC_MASK
  102a16: line 25463 define USBHS_OTGSC_VC_SHIFT USB_OTGSC_VC_SHIFT
  102a42: line 25464 define USBHS_OTGSC_VC(x) USB_OTGSC_VC(x)
  102a68: line 25465 define USBHS_OTGSC_OT_MASK USB_OTGSC_OT_MASK
  102a92: line 25466 define USBHS_OTGSC_OT_SHIFT USB_OTGSC_OT_SHIFT
  102abe: line 25467 define USBHS_OTGSC_OT(x) USB_OTGSC_OT(x)
  102ae4: line 25468 define USBHS_OTGSC_DP_MASK USB_OTGSC_DP_MASK
  102b0e: line 25469 define USBHS_OTGSC_DP_SHIFT USB_OTGSC_DP_SHIFT
  102b3a: line 25470 define USBHS_OTGSC_DP(x) USB_OTGSC_DP(x)
  102b60: line 25471 define USBHS_OTGSC_IDPU_MASK USB_OTGSC_IDPU_MASK
  102b8e: line 25472 define USBHS_OTGSC_IDPU_SHIFT USB_OTGSC_IDPU_SHIFT
  102bbe: line 25473 define USBHS_OTGSC_IDPU(x) USB_OTGSC_IDPU(x)
  102be8: line 25474 define USBHS_OTGSC_ID_MASK USB_OTGSC_ID_MASK
  102c12: line 25475 define USBHS_OTGSC_ID_SHIFT USB_OTGSC_ID_SHIFT
  102c3e: line 25476 define USBHS_OTGSC_ID(x) USB_OTGSC_ID(x)
  102c64: line 25477 define USBHS_OTGSC_AVV_MASK USB_OTGSC_AVV_MASK
  102c90: line 25478 define USBHS_OTGSC_AVV_SHIFT USB_OTGSC_AVV_SHIFT
  102cbe: line 25479 define USBHS_OTGSC_AVV(x) USB_OTGSC_AVV(x)
  102ce6: line 25480 define USBHS_OTGSC_ASV_MASK USB_OTGSC_ASV_MASK
  102d12: line 25481 define USBHS_OTGSC_ASV_SHIFT USB_OTGSC_ASV_SHIFT
  102d40: line 25482 define USBHS_OTGSC_ASV(x) USB_OTGSC_ASV(x)
  102d68: line 25483 define USBHS_OTGSC_BSV_MASK USB_OTGSC_BSV_MASK
  102d94: line 25484 define USBHS_OTGSC_BSV_SHIFT USB_OTGSC_BSV_SHIFT
  102dc2: line 25485 define USBHS_OTGSC_BSV(x) USB_OTGSC_BSV(x)
  102dea: line 25486 define USBHS_OTGSC_BSE_MASK USB_OTGSC_BSE_MASK
  102e16: line 25487 define USBHS_OTGSC_BSE_SHIFT USB_OTGSC_BSE_SHIFT
  102e44: line 25488 define USBHS_OTGSC_BSE(x) USB_OTGSC_BSE(x)
  102e6c: line 25489 define USBHS_OTGSC_MST_MASK USB_OTGSC_TOG_1MS_MASK
  102e9c: line 25490 define USBHS_OTGSC_MST_SHIFT USB_OTGSC_TOG_1MS_SHIFT
  102ece: line 25491 define USBHS_OTGSC_MST(x) USB_OTGSC_TOG_1MS(x)
  102efa: line 25492 define USBHS_OTGSC_DPS_MASK USB_OTGSC_DPS_MASK
  102f26: line 25493 define USBHS_OTGSC_DPS_SHIFT USB_OTGSC_DPS_SHIFT
  102f54: line 25494 define USBHS_OTGSC_DPS(x) USB_OTGSC_DPS(x)
  102f7c: line 25495 define USBHS_OTGSC_IDIS_MASK USB_OTGSC_IDIS_MASK
  102faa: line 25496 define USBHS_OTGSC_IDIS_SHIFT USB_OTGSC_IDIS_SHIFT
  102fda: line 25497 define USBHS_OTGSC_IDIS(x) USB_OTGSC_IDIS(x)
  103004: line 25498 define USBHS_OTGSC_AVVIS_MASK USB_OTGSC_AVVIS_MASK
  103034: line 25499 define USBHS_OTGSC_AVVIS_SHIFT USB_OTGSC_AVVIS_SHIFT
  103066: line 25500 define USBHS_OTGSC_AVVIS(x) USB_OTGSC_AVVIS(x)
  103092: line 25501 define USBHS_OTGSC_ASVIS_MASK USB_OTGSC_ASVIS_MASK
  1030c2: line 25502 define USBHS_OTGSC_ASVIS_SHIFT USB_OTGSC_ASVIS_SHIFT
  1030f4: line 25503 define USBHS_OTGSC_ASVIS(x) USB_OTGSC_ASVIS(x)
  103120: line 25504 define USBHS_OTGSC_BSVIS_MASK USB_OTGSC_BSVIS_MASK
  103150: line 25505 define USBHS_OTGSC_BSVIS_SHIFT USB_OTGSC_BSVIS_SHIFT
  103182: line 25506 define USBHS_OTGSC_BSVIS(x) USB_OTGSC_BSVIS(x)
  1031ae: line 25507 define USBHS_OTGSC_BSEIS_MASK USB_OTGSC_BSEIS_MASK
  1031de: line 25508 define USBHS_OTGSC_BSEIS_SHIFT USB_OTGSC_BSEIS_SHIFT
  103210: line 25509 define USBHS_OTGSC_BSEIS(x) USB_OTGSC_BSEIS(x)
  10323c: line 25510 define USBHS_OTGSC_MSS_MASK USB_OTGSC_STATUS_1MS_MASK
  10326f: line 25511 define USBHS_OTGSC_MSS_SHIFT USB_OTGSC_STATUS_1MS_SHIFT
  1032a4: line 25512 define USBHS_OTGSC_MSS(x) USB_OTGSC_STATUS_1MS(x)
  1032d3: line 25513 define USBHS_OTGSC_DPIS_MASK USB_OTGSC_DPIS_MASK
  103301: line 25514 define USBHS_OTGSC_DPIS_SHIFT USB_OTGSC_DPIS_SHIFT
  103331: line 25515 define USBHS_OTGSC_DPIS(x) USB_OTGSC_DPIS(x)
  10335b: line 25516 define USBHS_OTGSC_IDIE_MASK USB_OTGSC_IDIE_MASK
  103389: line 25517 define USBHS_OTGSC_IDIE_SHIFT USB_OTGSC_IDIE_SHIFT
  1033b9: line 25518 define USBHS_OTGSC_IDIE(x) USB_OTGSC_IDIE(x)
  1033e3: line 25519 define USBHS_OTGSC_AVVIE_MASK USB_OTGSC_AVVIE_MASK
  103413: line 25520 define USBHS_OTGSC_AVVIE_SHIFT USB_OTGSC_AVVIE_SHIFT
  103445: line 25521 define USBHS_OTGSC_AVVIE(x) USB_OTGSC_AVVIE(x)
  103471: line 25522 define USBHS_OTGSC_ASVIE_MASK USB_OTGSC_ASVIE_MASK
  1034a1: line 25523 define USBHS_OTGSC_ASVIE_SHIFT USB_OTGSC_ASVIE_SHIFT
  1034d3: line 25524 define USBHS_OTGSC_ASVIE(x) USB_OTGSC_ASVIE(x)
  1034ff: line 25525 define USBHS_OTGSC_BSVIE_MASK USB_OTGSC_BSVIE_MASK
  10352f: line 25526 define USBHS_OTGSC_BSVIE_SHIFT USB_OTGSC_BSVIE_SHIFT
  103561: line 25527 define USBHS_OTGSC_BSVIE(x) USB_OTGSC_BSVIE(x)
  10358d: line 25528 define USBHS_OTGSC_BSEIE_MASK USB_OTGSC_BSEIE_MASK
  1035bd: line 25529 define USBHS_OTGSC_BSEIE_SHIFT USB_OTGSC_BSEIE_SHIFT
  1035ef: line 25530 define USBHS_OTGSC_BSEIE(x) USB_OTGSC_BSEIE(x)
  10361b: line 25531 define USBHS_OTGSC_MSE_MASK USB_OTGSC_EN_1MS_MASK
  10364a: line 25532 define USBHS_OTGSC_MSE_SHIFT USB_OTGSC_EN_1MS_SHIFT
  10367b: line 25533 define USBHS_OTGSC_MSE(x) USB_OTGSC_EN_1MS(x)
  1036a6: line 25534 define USBHS_OTGSC_DPIE_MASK USB_OTGSC_DPIE_MASK
  1036d4: line 25535 define USBHS_OTGSC_DPIE_SHIFT USB_OTGSC_DPIE_SHIFT
  103704: line 25536 define USBHS_OTGSC_DPIE(x) USB_OTGSC_DPIE(x)
  10372e: line 25537 define USBHS_USBMODE_CM_MASK USB_USBMODE_CM_MASK
  10375c: line 25538 define USBHS_USBMODE_CM_SHIFT USB_USBMODE_CM_SHIFT
  10378c: line 25539 define USBHS_USBMODE_CM(x) USB_USBMODE_CM(x)
  1037b6: line 25540 define USBHS_USBMODE_ES_MASK USB_USBMODE_ES_MASK
  1037e4: line 25541 define USBHS_USBMODE_ES_SHIFT USB_USBMODE_ES_SHIFT
  103814: line 25542 define USBHS_USBMODE_ES(x) USB_USBMODE_ES(x)
  10383e: line 25543 define USBHS_USBMODE_SLOM_MASK USB_USBMODE_SLOM_MASK
  103870: line 25544 define USBHS_USBMODE_SLOM_SHIFT USB_USBMODE_SLOM_SHIFT
  1038a4: line 25545 define USBHS_USBMODE_SLOM(x) USB_USBMODE_SLOM(x)
  1038d2: line 25546 define USBHS_USBMODE_SDIS_MASK USB_USBMODE_SDIS_MASK
  103904: line 25547 define USBHS_USBMODE_SDIS_SHIFT USB_USBMODE_SDIS_SHIFT
  103938: line 25548 define USBHS_USBMODE_SDIS(x) USB_USBMODE_SDIS(x)
  103966: line 25549 define USBHS_EPSETUPSR_EPSETUPSTAT_MASK USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK
  1039b2: line 25550 define USBHS_EPSETUPSR_EPSETUPSTAT_SHIFT USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT
  103a00: line 25551 define USBHS_EPSETUPSR_EPSETUPSTAT(x) USB_ENDPTSETUPSTAT_ENDPTSETUPSTAT(x)
  103a48: line 25552 define USBHS_EPPRIME_PERB_MASK USB_ENDPTPRIME_PERB_MASK
  103a7d: line 25553 define USBHS_EPPRIME_PERB_SHIFT USB_ENDPTPRIME_PERB_SHIFT
  103ab4: line 25554 define USBHS_EPPRIME_PERB(x) USB_ENDPTPRIME_PERB(x)
  103ae5: line 25555 define USBHS_EPPRIME_PETB_MASK USB_ENDPTPRIME_PETB_MASK
  103b1a: line 25556 define USBHS_EPPRIME_PETB_SHIFT USB_ENDPTPRIME_PETB_SHIFT
  103b51: line 25557 define USBHS_EPPRIME_PETB(x) USB_ENDPTPRIME_PETB(x)
  103b82: line 25558 define USBHS_EPFLUSH_FERB_MASK USB_ENDPTFLUSH_FERB_MASK
  103bb7: line 25559 define USBHS_EPFLUSH_FERB_SHIFT USB_ENDPTFLUSH_FERB_SHIFT
  103bee: line 25560 define USBHS_EPFLUSH_FERB(x) USB_ENDPTFLUSH_FERB(x)
  103c1f: line 25561 define USBHS_EPFLUSH_FETB_MASK USB_ENDPTFLUSH_FETB_MASK
  103c54: line 25562 define USBHS_EPFLUSH_FETB_SHIFT USB_ENDPTFLUSH_FETB_SHIFT
  103c8b: line 25563 define USBHS_EPFLUSH_FETB(x) USB_ENDPTFLUSH_FETB(x)
  103cbc: line 25564 define USBHS_EPSR_ERBR_MASK USB_ENDPTSTAT_ERBR_MASK
  103ced: line 25565 define USBHS_EPSR_ERBR_SHIFT USB_ENDPTSTAT_ERBR_SHIFT
  103d20: line 25566 define USBHS_EPSR_ERBR(x) USB_ENDPTSTAT_ERBR(x)
  103d4d: line 25567 define USBHS_EPSR_ETBR_MASK USB_ENDPTSTAT_ETBR_MASK
  103d7e: line 25568 define USBHS_EPSR_ETBR_SHIFT USB_ENDPTSTAT_ETBR_SHIFT
  103db1: line 25569 define USBHS_EPSR_ETBR(x) USB_ENDPTSTAT_ETBR(x)
  103dde: line 25570 define USBHS_EPCOMPLETE_ERCE_MASK USB_ENDPTCOMPLETE_ERCE_MASK
  103e19: line 25571 define USBHS_EPCOMPLETE_ERCE_SHIFT USB_ENDPTCOMPLETE_ERCE_SHIFT
  103e56: line 25572 define USBHS_EPCOMPLETE_ERCE(x) USB_ENDPTCOMPLETE_ERCE(x)
  103e8d: line 25573 define USBHS_EPCOMPLETE_ETCE_MASK USB_ENDPTCOMPLETE_ETCE_MASK
  103ec8: line 25574 define USBHS_EPCOMPLETE_ETCE_SHIFT USB_ENDPTCOMPLETE_ETCE_SHIFT
  103f05: line 25575 define USBHS_EPCOMPLETE_ETCE(x) USB_ENDPTCOMPLETE_ETCE(x)
  103f3c: line 25576 define USBHS_EPCR0_RXS_MASK USB_ENDPTCTRL0_RXS_MASK
  103f6d: line 25577 define USBHS_EPCR0_RXS_SHIFT USB_ENDPTCTRL0_RXS_SHIFT
  103fa0: line 25578 define USBHS_EPCR0_RXS(x) USB_ENDPTCTRL0_RXS(x)
  103fcd: line 25579 define USBHS_EPCR0_RXT_MASK USB_ENDPTCTRL0_RXT_MASK
  103ffe: line 25580 define USBHS_EPCR0_RXT_SHIFT USB_ENDPTCTRL0_RXT_SHIFT
  104031: line 25581 define USBHS_EPCR0_RXT(x) USB_ENDPTCTRL0_RXT(x)
  10405e: line 25582 define USBHS_EPCR0_RXE_MASK USB_ENDPTCTRL0_RXE_MASK
  10408f: line 25583 define USBHS_EPCR0_RXE_SHIFT USB_ENDPTCTRL0_RXE_SHIFT
  1040c2: line 25584 define USBHS_EPCR0_RXE(x) USB_ENDPTCTRL0_RXE(x)
  1040ef: line 25585 define USBHS_EPCR0_TXS_MASK USB_ENDPTCTRL0_TXS_MASK
  104120: line 25586 define USBHS_EPCR0_TXS_SHIFT USB_ENDPTCTRL0_TXS_SHIFT
  104153: line 25587 define USBHS_EPCR0_TXS(x) USB_ENDPTCTRL0_TXS(x)
  104180: line 25588 define USBHS_EPCR0_TXT_MASK USB_ENDPTCTRL0_TXT_MASK
  1041b1: line 25589 define USBHS_EPCR0_TXT_SHIFT USB_ENDPTCTRL0_TXT_SHIFT
  1041e4: line 25590 define USBHS_EPCR0_TXT(x) USB_ENDPTCTRL0_TXT(x)
  104211: line 25591 define USBHS_EPCR0_TXE_MASK USB_ENDPTCTRL0_TXE_MASK
  104242: line 25592 define USBHS_EPCR0_TXE_SHIFT USB_ENDPTCTRL0_TXE_SHIFT
  104275: line 25593 define USBHS_EPCR0_TXE(x) USB_ENDPTCTRL0_TXE(x)
  1042a2: line 25594 define USBHS_EPCR_RXS_MASK USB_ENDPTCTRL_RXS_MASK
  1042d1: line 25595 define USBHS_EPCR_RXS_SHIFT USB_ENDPTCTRL_RXS_SHIFT
  104302: line 25596 define USBHS_EPCR_RXS(x) USB_ENDPTCTRL_RXS(x)
  10432d: line 25597 define USBHS_EPCR_RXD_MASK USB_ENDPTCTRL_RXD_MASK
  10435c: line 25598 define USBHS_EPCR_RXD_SHIFT USB_ENDPTCTRL_RXD_SHIFT
  10438d: line 25599 define USBHS_EPCR_RXD(x) USB_ENDPTCTRL_RXD(x)
  1043b8: line 25600 define USBHS_EPCR_RXT_MASK USB_ENDPTCTRL_RXT_MASK
  1043e7: line 25601 define USBHS_EPCR_RXT_SHIFT USB_ENDPTCTRL_RXT_SHIFT
  104418: line 25602 define USBHS_EPCR_RXT(x) USB_ENDPTCTRL_RXT(x)
  104443: line 25603 define USBHS_EPCR_RXI_MASK USB_ENDPTCTRL_RXI_MASK
  104472: line 25604 define USBHS_EPCR_RXI_SHIFT USB_ENDPTCTRL_RXI_SHIFT
  1044a3: line 25605 define USBHS_EPCR_RXI(x) USB_ENDPTCTRL_RXI(x)
  1044ce: line 25606 define USBHS_EPCR_RXR_MASK USB_ENDPTCTRL_RXR_MASK
  1044fd: line 25607 define USBHS_EPCR_RXR_SHIFT USB_ENDPTCTRL_RXR_SHIFT
  10452e: line 25608 define USBHS_EPCR_RXR(x) USB_ENDPTCTRL_RXR(x)
  104559: line 25609 define USBHS_EPCR_RXE_MASK USB_ENDPTCTRL_RXE_MASK
  104588: line 25610 define USBHS_EPCR_RXE_SHIFT USB_ENDPTCTRL_RXE_SHIFT
  1045b9: line 25611 define USBHS_EPCR_RXE(x) USB_ENDPTCTRL_RXE(x)
  1045e4: line 25612 define USBHS_EPCR_TXS_MASK USB_ENDPTCTRL_TXS_MASK
  104613: line 25613 define USBHS_EPCR_TXS_SHIFT USB_ENDPTCTRL_TXS_SHIFT
  104644: line 25614 define USBHS_EPCR_TXS(x) USB_ENDPTCTRL_TXS(x)
  10466f: line 25615 define USBHS_EPCR_TXD_MASK USB_ENDPTCTRL_TXD_MASK
  10469e: line 25616 define USBHS_EPCR_TXD_SHIFT USB_ENDPTCTRL_TXD_SHIFT
  1046cf: line 25617 define USBHS_EPCR_TXD(x) USB_ENDPTCTRL_TXD(x)
  1046fa: line 25618 define USBHS_EPCR_TXT_MASK USB_ENDPTCTRL_TXT_MASK
  104729: line 25619 define USBHS_EPCR_TXT_SHIFT USB_ENDPTCTRL_TXT_SHIFT
  10475a: line 25620 define USBHS_EPCR_TXT(x) USB_ENDPTCTRL_TXT(x)
  104785: line 25621 define USBHS_EPCR_TXI_MASK USB_ENDPTCTRL_TXI_MASK
  1047b4: line 25622 define USBHS_EPCR_TXI_SHIFT USB_ENDPTCTRL_TXI_SHIFT
  1047e5: line 25623 define USBHS_EPCR_TXI(x) USB_ENDPTCTRL_TXI(x)
  104810: line 25624 define USBHS_EPCR_TXR_MASK USB_ENDPTCTRL_TXR_MASK
  10483f: line 25625 define USBHS_EPCR_TXR_SHIFT USB_ENDPTCTRL_TXR_SHIFT
  104870: line 25626 define USBHS_EPCR_TXR(x) USB_ENDPTCTRL_TXR(x)
  10489b: line 25627 define USBHS_EPCR_TXE_MASK USB_ENDPTCTRL_TXE_MASK
  1048ca: line 25628 define USBHS_EPCR_TXE_SHIFT USB_ENDPTCTRL_TXE_SHIFT
  1048fb: line 25629 define USBHS_EPCR_TXE(x) USB_ENDPTCTRL_TXE(x)
  104926: line 25630 define USBHS_EPCR_COUNT USB_ENDPTCTRL_COUNT
  10494f: line 25631 define USBHS_Type USB_Type
  104967: line 25632 define USBHS_BASE_ADDRS { USB1_BASE, USB2_BASE }
  104995: line 25633 define USBHS_IRQS { USB_OTG1_IRQn, USB_OTG2_IRQn }
  1049c5: line 25634 define USBHS_IRQHandler USB_OTG1_IRQHandler
  1049ee: line 25670 define USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_MASK (0x80U)
  104a20: line 25671 define USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_SHIFT (7U)
  104a50: line 25672 define USBNC_USB_OTGn_CTRL_OVER_CUR_DIS(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_SHIFT)) & USBNC_USB_OTGn_CTRL_OVER_CUR_DIS_MASK)
  104aea: line 25673 define USBNC_USB_OTGn_CTRL_OVER_CUR_POL_MASK (0x100U)
  104b1d: line 25674 define USBNC_USB_OTGn_CTRL_OVER_CUR_POL_SHIFT (8U)
  104b4d: line 25675 define USBNC_USB_OTGn_CTRL_OVER_CUR_POL(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_CTRL_OVER_CUR_POL_SHIFT)) & USBNC_USB_OTGn_CTRL_OVER_CUR_POL_MASK)
  104be7: line 25676 define USBNC_USB_OTGn_CTRL_PWR_POL_MASK (0x200U)
  104c15: line 25677 define USBNC_USB_OTGn_CTRL_PWR_POL_SHIFT (9U)
  104c40: line 25678 define USBNC_USB_OTGn_CTRL_PWR_POL(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_CTRL_PWR_POL_SHIFT)) & USBNC_USB_OTGn_CTRL_PWR_POL_MASK)
  104ccb: line 25679 define USBNC_USB_OTGn_CTRL_WIE_MASK (0x400U)
  104cf5: line 25680 define USBNC_USB_OTGn_CTRL_WIE_SHIFT (10U)
  104d1d: line 25681 define USBNC_USB_OTGn_CTRL_WIE(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_CTRL_WIE_SHIFT)) & USBNC_USB_OTGn_CTRL_WIE_MASK)
  104d9c: line 25682 define USBNC_USB_OTGn_CTRL_WKUP_SW_EN_MASK (0x4000U)
  104dce: line 25683 define USBNC_USB_OTGn_CTRL_WKUP_SW_EN_SHIFT (14U)
  104dfd: line 25684 define USBNC_USB_OTGn_CTRL_WKUP_SW_EN(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_CTRL_WKUP_SW_EN_SHIFT)) & USBNC_USB_OTGn_CTRL_WKUP_SW_EN_MASK)
  104e91: line 25685 define USBNC_USB_OTGn_CTRL_WKUP_SW_MASK (0x8000U)
  104ec0: line 25686 define USBNC_USB_OTGn_CTRL_WKUP_SW_SHIFT (15U)
  104eec: line 25687 define USBNC_USB_OTGn_CTRL_WKUP_SW(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_CTRL_WKUP_SW_SHIFT)) & USBNC_USB_OTGn_CTRL_WKUP_SW_MASK)
  104f77: line 25688 define USBNC_USB_OTGn_CTRL_WKUP_ID_EN_MASK (0x10000U)
  104faa: line 25689 define USBNC_USB_OTGn_CTRL_WKUP_ID_EN_SHIFT (16U)
  104fd9: line 25690 define USBNC_USB_OTGn_CTRL_WKUP_ID_EN(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_CTRL_WKUP_ID_EN_SHIFT)) & USBNC_USB_OTGn_CTRL_WKUP_ID_EN_MASK)
  10506d: line 25691 define USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN_MASK (0x20000U)
  1050a2: line 25692 define USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN_SHIFT (17U)
  1050d3: line 25693 define USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN_SHIFT)) & USBNC_USB_OTGn_CTRL_WKUP_VBUS_EN_MASK)
  10516d: line 25694 define USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN_MASK (0x20000000U)
  1051a5: line 25695 define USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN_SHIFT (29U)
  1051d6: line 25696 define USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN_SHIFT)) & USBNC_USB_OTGn_CTRL_WKUP_DPDM_EN_MASK)
  105270: line 25697 define USBNC_USB_OTGn_CTRL_WIR_MASK (0x80000000U)
  10529f: line 25698 define USBNC_USB_OTGn_CTRL_WIR_SHIFT (31U)
  1052c7: line 25699 define USBNC_USB_OTGn_CTRL_WIR(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_CTRL_WIR_SHIFT)) & USBNC_USB_OTGn_CTRL_WIR_MASK)
  105346: line 25704 define USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_MASK (0x80000000U)
  105384: line 25705 define USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_SHIFT (31U)
  1053bb: line 25706 define USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD(x) (((uint32_t)(((uint32_t)(x)) << USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_SHIFT)) & USBNC_USB_OTGn_PHY_CTRL_0_UTMI_CLK_VLD_MASK)
  105467: line 25717 define USBNC1_BASE (0x402E0000u)
  105485: line 25719 define USBNC1 ((USBNC_Type *)USBNC1_BASE)
  1054ac: line 25721 define USBNC2_BASE (0x402E0004u)
  1054ca: line 25723 define USBNC2 ((USBNC_Type *)USBNC2_BASE)
  1054f1: line 25725 define USBNC_BASE_ADDRS { 0u, USBNC1_BASE, USBNC2_BASE }
  105527: line 25727 define USBNC_BASE_PTRS { (USBNC_Type *)0u, USBNC1, USBNC2 }
  105560: line 25787 define USBPHY_PWD_RSVD0_MASK (0x3FFU)
  105583: line 25788 define USBPHY_PWD_RSVD0_SHIFT (0U)
  1055a3: line 25789 define USBPHY_PWD_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_RSVD0_SHIFT)) & USBPHY_PWD_RSVD0_MASK)
  10560d: line 25790 define USBPHY_PWD_TXPWDFS_MASK (0x400U)
  105632: line 25791 define USBPHY_PWD_TXPWDFS_SHIFT (10U)
  105655: line 25792 define USBPHY_PWD_TXPWDFS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TXPWDFS_SHIFT)) & USBPHY_PWD_TXPWDFS_MASK)
  1056c5: line 25793 define USBPHY_PWD_TXPWDIBIAS_MASK (0x800U)
  1056ed: line 25794 define USBPHY_PWD_TXPWDIBIAS_SHIFT (11U)
  105713: line 25795 define USBPHY_PWD_TXPWDIBIAS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TXPWDIBIAS_SHIFT)) & USBPHY_PWD_TXPWDIBIAS_MASK)
  10578c: line 25796 define USBPHY_PWD_TXPWDV2I_MASK (0x1000U)
  1057b3: line 25797 define USBPHY_PWD_TXPWDV2I_SHIFT (12U)
  1057d7: line 25798 define USBPHY_PWD_TXPWDV2I(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TXPWDV2I_SHIFT)) & USBPHY_PWD_TXPWDV2I_MASK)
  10584a: line 25799 define USBPHY_PWD_RSVD1_MASK (0x1E000U)
  10586f: line 25800 define USBPHY_PWD_RSVD1_SHIFT (13U)
  105890: line 25801 define USBPHY_PWD_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_RSVD1_SHIFT)) & USBPHY_PWD_RSVD1_MASK)
  1058fa: line 25802 define USBPHY_PWD_RXPWDENV_MASK (0x20000U)
  105922: line 25803 define USBPHY_PWD_RXPWDENV_SHIFT (17U)
  105946: line 25804 define USBPHY_PWD_RXPWDENV(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_RXPWDENV_SHIFT)) & USBPHY_PWD_RXPWDENV_MASK)
  1059b9: line 25805 define USBPHY_PWD_RXPWD1PT1_MASK (0x40000U)
  1059e2: line 25806 define USBPHY_PWD_RXPWD1PT1_SHIFT (18U)
  105a07: line 25807 define USBPHY_PWD_RXPWD1PT1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_RXPWD1PT1_SHIFT)) & USBPHY_PWD_RXPWD1PT1_MASK)
  105a7d: line 25808 define USBPHY_PWD_RXPWDDIFF_MASK (0x80000U)
  105aa6: line 25809 define USBPHY_PWD_RXPWDDIFF_SHIFT (19U)
  105acb: line 25810 define USBPHY_PWD_RXPWDDIFF(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_RXPWDDIFF_SHIFT)) & USBPHY_PWD_RXPWDDIFF_MASK)
  105b41: line 25811 define USBPHY_PWD_RXPWDRX_MASK (0x100000U)
  105b69: line 25812 define USBPHY_PWD_RXPWDRX_SHIFT (20U)
  105b8c: line 25813 define USBPHY_PWD_RXPWDRX(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_RXPWDRX_SHIFT)) & USBPHY_PWD_RXPWDRX_MASK)
  105bfc: line 25814 define USBPHY_PWD_RSVD2_MASK (0xFFE00000U)
  105c24: line 25815 define USBPHY_PWD_RSVD2_SHIFT (21U)
  105c45: line 25816 define USBPHY_PWD_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_RSVD2_SHIFT)) & USBPHY_PWD_RSVD2_MASK)
  105caf: line 25821 define USBPHY_PWD_SET_RSVD0_MASK (0x3FFU)
  105cd6: line 25822 define USBPHY_PWD_SET_RSVD0_SHIFT (0U)
  105cfa: line 25823 define USBPHY_PWD_SET_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_RSVD0_SHIFT)) & USBPHY_PWD_SET_RSVD0_MASK)
  105d70: line 25824 define USBPHY_PWD_SET_TXPWDFS_MASK (0x400U)
  105d99: line 25825 define USBPHY_PWD_SET_TXPWDFS_SHIFT (10U)
  105dc0: line 25826 define USBPHY_PWD_SET_TXPWDFS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_TXPWDFS_SHIFT)) & USBPHY_PWD_SET_TXPWDFS_MASK)
  105e3c: line 25827 define USBPHY_PWD_SET_TXPWDIBIAS_MASK (0x800U)
  105e68: line 25828 define USBPHY_PWD_SET_TXPWDIBIAS_SHIFT (11U)
  105e92: line 25829 define USBPHY_PWD_SET_TXPWDIBIAS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_TXPWDIBIAS_SHIFT)) & USBPHY_PWD_SET_TXPWDIBIAS_MASK)
  105f17: line 25830 define USBPHY_PWD_SET_TXPWDV2I_MASK (0x1000U)
  105f42: line 25831 define USBPHY_PWD_SET_TXPWDV2I_SHIFT (12U)
  105f6a: line 25832 define USBPHY_PWD_SET_TXPWDV2I(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_TXPWDV2I_SHIFT)) & USBPHY_PWD_SET_TXPWDV2I_MASK)
  105fe9: line 25833 define USBPHY_PWD_SET_RSVD1_MASK (0x1E000U)
  106012: line 25834 define USBPHY_PWD_SET_RSVD1_SHIFT (13U)
  106037: line 25835 define USBPHY_PWD_SET_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_RSVD1_SHIFT)) & USBPHY_PWD_SET_RSVD1_MASK)
  1060ad: line 25836 define USBPHY_PWD_SET_RXPWDENV_MASK (0x20000U)
  1060d9: line 25837 define USBPHY_PWD_SET_RXPWDENV_SHIFT (17U)
  106101: line 25838 define USBPHY_PWD_SET_RXPWDENV(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_RXPWDENV_SHIFT)) & USBPHY_PWD_SET_RXPWDENV_MASK)
  106180: line 25839 define USBPHY_PWD_SET_RXPWD1PT1_MASK (0x40000U)
  1061ad: line 25840 define USBPHY_PWD_SET_RXPWD1PT1_SHIFT (18U)
  1061d6: line 25841 define USBPHY_PWD_SET_RXPWD1PT1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_RXPWD1PT1_SHIFT)) & USBPHY_PWD_SET_RXPWD1PT1_MASK)
  106258: line 25842 define USBPHY_PWD_SET_RXPWDDIFF_MASK (0x80000U)
  106285: line 25843 define USBPHY_PWD_SET_RXPWDDIFF_SHIFT (19U)
  1062ae: line 25844 define USBPHY_PWD_SET_RXPWDDIFF(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_RXPWDDIFF_SHIFT)) & USBPHY_PWD_SET_RXPWDDIFF_MASK)
  106330: line 25845 define USBPHY_PWD_SET_RXPWDRX_MASK (0x100000U)
  10635c: line 25846 define USBPHY_PWD_SET_RXPWDRX_SHIFT (20U)
  106383: line 25847 define USBPHY_PWD_SET_RXPWDRX(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_RXPWDRX_SHIFT)) & USBPHY_PWD_SET_RXPWDRX_MASK)
  1063ff: line 25848 define USBPHY_PWD_SET_RSVD2_MASK (0xFFE00000U)
  10642b: line 25849 define USBPHY_PWD_SET_RSVD2_SHIFT (21U)
  106450: line 25850 define USBPHY_PWD_SET_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_SET_RSVD2_SHIFT)) & USBPHY_PWD_SET_RSVD2_MASK)
  1064c6: line 25855 define USBPHY_PWD_CLR_RSVD0_MASK (0x3FFU)
  1064ed: line 25856 define USBPHY_PWD_CLR_RSVD0_SHIFT (0U)
  106511: line 25857 define USBPHY_PWD_CLR_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_RSVD0_SHIFT)) & USBPHY_PWD_CLR_RSVD0_MASK)
  106587: line 25858 define USBPHY_PWD_CLR_TXPWDFS_MASK (0x400U)
  1065b0: line 25859 define USBPHY_PWD_CLR_TXPWDFS_SHIFT (10U)
  1065d7: line 25860 define USBPHY_PWD_CLR_TXPWDFS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_TXPWDFS_SHIFT)) & USBPHY_PWD_CLR_TXPWDFS_MASK)
  106653: line 25861 define USBPHY_PWD_CLR_TXPWDIBIAS_MASK (0x800U)
  10667f: line 25862 define USBPHY_PWD_CLR_TXPWDIBIAS_SHIFT (11U)
  1066a9: line 25863 define USBPHY_PWD_CLR_TXPWDIBIAS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_TXPWDIBIAS_SHIFT)) & USBPHY_PWD_CLR_TXPWDIBIAS_MASK)
  10672e: line 25864 define USBPHY_PWD_CLR_TXPWDV2I_MASK (0x1000U)
  106759: line 25865 define USBPHY_PWD_CLR_TXPWDV2I_SHIFT (12U)
  106781: line 25866 define USBPHY_PWD_CLR_TXPWDV2I(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_TXPWDV2I_SHIFT)) & USBPHY_PWD_CLR_TXPWDV2I_MASK)
  106800: line 25867 define USBPHY_PWD_CLR_RSVD1_MASK (0x1E000U)
  106829: line 25868 define USBPHY_PWD_CLR_RSVD1_SHIFT (13U)
  10684e: line 25869 define USBPHY_PWD_CLR_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_RSVD1_SHIFT)) & USBPHY_PWD_CLR_RSVD1_MASK)
  1068c4: line 25870 define USBPHY_PWD_CLR_RXPWDENV_MASK (0x20000U)
  1068f0: line 25871 define USBPHY_PWD_CLR_RXPWDENV_SHIFT (17U)
  106918: line 25872 define USBPHY_PWD_CLR_RXPWDENV(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_RXPWDENV_SHIFT)) & USBPHY_PWD_CLR_RXPWDENV_MASK)
  106997: line 25873 define USBPHY_PWD_CLR_RXPWD1PT1_MASK (0x40000U)
  1069c4: line 25874 define USBPHY_PWD_CLR_RXPWD1PT1_SHIFT (18U)
  1069ed: line 25875 define USBPHY_PWD_CLR_RXPWD1PT1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_RXPWD1PT1_SHIFT)) & USBPHY_PWD_CLR_RXPWD1PT1_MASK)
  106a6f: line 25876 define USBPHY_PWD_CLR_RXPWDDIFF_MASK (0x80000U)
  106a9c: line 25877 define USBPHY_PWD_CLR_RXPWDDIFF_SHIFT (19U)
  106ac5: line 25878 define USBPHY_PWD_CLR_RXPWDDIFF(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_RXPWDDIFF_SHIFT)) & USBPHY_PWD_CLR_RXPWDDIFF_MASK)
  106b47: line 25879 define USBPHY_PWD_CLR_RXPWDRX_MASK (0x100000U)
  106b73: line 25880 define USBPHY_PWD_CLR_RXPWDRX_SHIFT (20U)
  106b9a: line 25881 define USBPHY_PWD_CLR_RXPWDRX(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_RXPWDRX_SHIFT)) & USBPHY_PWD_CLR_RXPWDRX_MASK)
  106c16: line 25882 define USBPHY_PWD_CLR_RSVD2_MASK (0xFFE00000U)
  106c42: line 25883 define USBPHY_PWD_CLR_RSVD2_SHIFT (21U)
  106c67: line 25884 define USBPHY_PWD_CLR_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_CLR_RSVD2_SHIFT)) & USBPHY_PWD_CLR_RSVD2_MASK)
  106cdd: line 25889 define USBPHY_PWD_TOG_RSVD0_MASK (0x3FFU)
  106d04: line 25890 define USBPHY_PWD_TOG_RSVD0_SHIFT (0U)
  106d28: line 25891 define USBPHY_PWD_TOG_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_RSVD0_SHIFT)) & USBPHY_PWD_TOG_RSVD0_MASK)
  106d9e: line 25892 define USBPHY_PWD_TOG_TXPWDFS_MASK (0x400U)
  106dc7: line 25893 define USBPHY_PWD_TOG_TXPWDFS_SHIFT (10U)
  106dee: line 25894 define USBPHY_PWD_TOG_TXPWDFS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_TXPWDFS_SHIFT)) & USBPHY_PWD_TOG_TXPWDFS_MASK)
  106e6a: line 25895 define USBPHY_PWD_TOG_TXPWDIBIAS_MASK (0x800U)
  106e96: line 25896 define USBPHY_PWD_TOG_TXPWDIBIAS_SHIFT (11U)
  106ec0: line 25897 define USBPHY_PWD_TOG_TXPWDIBIAS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_TXPWDIBIAS_SHIFT)) & USBPHY_PWD_TOG_TXPWDIBIAS_MASK)
  106f45: line 25898 define USBPHY_PWD_TOG_TXPWDV2I_MASK (0x1000U)
  106f70: line 25899 define USBPHY_PWD_TOG_TXPWDV2I_SHIFT (12U)
  106f98: line 25900 define USBPHY_PWD_TOG_TXPWDV2I(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_TXPWDV2I_SHIFT)) & USBPHY_PWD_TOG_TXPWDV2I_MASK)
  107017: line 25901 define USBPHY_PWD_TOG_RSVD1_MASK (0x1E000U)
  107040: line 25902 define USBPHY_PWD_TOG_RSVD1_SHIFT (13U)
  107065: line 25903 define USBPHY_PWD_TOG_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_RSVD1_SHIFT)) & USBPHY_PWD_TOG_RSVD1_MASK)
  1070db: line 25904 define USBPHY_PWD_TOG_RXPWDENV_MASK (0x20000U)
  107107: line 25905 define USBPHY_PWD_TOG_RXPWDENV_SHIFT (17U)
  10712f: line 25906 define USBPHY_PWD_TOG_RXPWDENV(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_RXPWDENV_SHIFT)) & USBPHY_PWD_TOG_RXPWDENV_MASK)
  1071ae: line 25907 define USBPHY_PWD_TOG_RXPWD1PT1_MASK (0x40000U)
  1071db: line 25908 define USBPHY_PWD_TOG_RXPWD1PT1_SHIFT (18U)
  107204: line 25909 define USBPHY_PWD_TOG_RXPWD1PT1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_RXPWD1PT1_SHIFT)) & USBPHY_PWD_TOG_RXPWD1PT1_MASK)
  107286: line 25910 define USBPHY_PWD_TOG_RXPWDDIFF_MASK (0x80000U)
  1072b3: line 25911 define USBPHY_PWD_TOG_RXPWDDIFF_SHIFT (19U)
  1072dc: line 25912 define USBPHY_PWD_TOG_RXPWDDIFF(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_RXPWDDIFF_SHIFT)) & USBPHY_PWD_TOG_RXPWDDIFF_MASK)
  10735e: line 25913 define USBPHY_PWD_TOG_RXPWDRX_MASK (0x100000U)
  10738a: line 25914 define USBPHY_PWD_TOG_RXPWDRX_SHIFT (20U)
  1073b1: line 25915 define USBPHY_PWD_TOG_RXPWDRX(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_RXPWDRX_SHIFT)) & USBPHY_PWD_TOG_RXPWDRX_MASK)
  10742d: line 25916 define USBPHY_PWD_TOG_RSVD2_MASK (0xFFE00000U)
  107459: line 25917 define USBPHY_PWD_TOG_RSVD2_SHIFT (21U)
  10747e: line 25918 define USBPHY_PWD_TOG_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_PWD_TOG_RSVD2_SHIFT)) & USBPHY_PWD_TOG_RSVD2_MASK)
  1074f4: line 25923 define USBPHY_TX_D_CAL_MASK (0xFU)
  107514: line 25924 define USBPHY_TX_D_CAL_SHIFT (0U)
  107533: line 25925 define USBPHY_TX_D_CAL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_D_CAL_SHIFT)) & USBPHY_TX_D_CAL_MASK)
  10759a: line 25926 define USBPHY_TX_RSVD0_MASK (0xF0U)
  1075bb: line 25927 define USBPHY_TX_RSVD0_SHIFT (4U)
  1075da: line 25928 define USBPHY_TX_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_RSVD0_SHIFT)) & USBPHY_TX_RSVD0_MASK)
  107641: line 25929 define USBPHY_TX_TXCAL45DN_MASK (0xF00U)
  107667: line 25930 define USBPHY_TX_TXCAL45DN_SHIFT (8U)
  10768a: line 25931 define USBPHY_TX_TXCAL45DN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TXCAL45DN_SHIFT)) & USBPHY_TX_TXCAL45DN_MASK)
  1076fd: line 25932 define USBPHY_TX_RSVD1_MASK (0xF000U)
  107720: line 25933 define USBPHY_TX_RSVD1_SHIFT (12U)
  107740: line 25934 define USBPHY_TX_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_RSVD1_SHIFT)) & USBPHY_TX_RSVD1_MASK)
  1077a7: line 25935 define USBPHY_TX_TXCAL45DP_MASK (0xF0000U)
  1077cf: line 25936 define USBPHY_TX_TXCAL45DP_SHIFT (16U)
  1077f3: line 25937 define USBPHY_TX_TXCAL45DP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TXCAL45DP_SHIFT)) & USBPHY_TX_TXCAL45DP_MASK)
  107866: line 25938 define USBPHY_TX_RSVD2_MASK (0x3F00000U)
  10788c: line 25939 define USBPHY_TX_RSVD2_SHIFT (20U)
  1078ac: line 25940 define USBPHY_TX_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_RSVD2_SHIFT)) & USBPHY_TX_RSVD2_MASK)
  107913: line 25941 define USBPHY_TX_USBPHY_TX_EDGECTRL_MASK (0x1C000000U)
  107947: line 25942 define USBPHY_TX_USBPHY_TX_EDGECTRL_SHIFT (26U)
  107974: line 25943 define USBPHY_TX_USBPHY_TX_EDGECTRL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_USBPHY_TX_EDGECTRL_SHIFT)) & USBPHY_TX_USBPHY_TX_EDGECTRL_MASK)
  107a02: line 25944 define USBPHY_TX_RSVD5_MASK (0xE0000000U)
  107a29: line 25945 define USBPHY_TX_RSVD5_SHIFT (29U)
  107a49: line 25946 define USBPHY_TX_RSVD5(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_RSVD5_SHIFT)) & USBPHY_TX_RSVD5_MASK)
  107ab0: line 25951 define USBPHY_TX_SET_D_CAL_MASK (0xFU)
  107ad4: line 25952 define USBPHY_TX_SET_D_CAL_SHIFT (0U)
  107af7: line 25953 define USBPHY_TX_SET_D_CAL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_D_CAL_SHIFT)) & USBPHY_TX_SET_D_CAL_MASK)
  107b6a: line 25954 define USBPHY_TX_SET_RSVD0_MASK (0xF0U)
  107b8f: line 25955 define USBPHY_TX_SET_RSVD0_SHIFT (4U)
  107bb2: line 25956 define USBPHY_TX_SET_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_RSVD0_SHIFT)) & USBPHY_TX_SET_RSVD0_MASK)
  107c25: line 25957 define USBPHY_TX_SET_TXCAL45DN_MASK (0xF00U)
  107c4f: line 25958 define USBPHY_TX_SET_TXCAL45DN_SHIFT (8U)
  107c76: line 25959 define USBPHY_TX_SET_TXCAL45DN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_TXCAL45DN_SHIFT)) & USBPHY_TX_SET_TXCAL45DN_MASK)
  107cf5: line 25960 define USBPHY_TX_SET_RSVD1_MASK (0xF000U)
  107d1c: line 25961 define USBPHY_TX_SET_RSVD1_SHIFT (12U)
  107d40: line 25962 define USBPHY_TX_SET_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_RSVD1_SHIFT)) & USBPHY_TX_SET_RSVD1_MASK)
  107db3: line 25963 define USBPHY_TX_SET_TXCAL45DP_MASK (0xF0000U)
  107ddf: line 25964 define USBPHY_TX_SET_TXCAL45DP_SHIFT (16U)
  107e07: line 25965 define USBPHY_TX_SET_TXCAL45DP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_TXCAL45DP_SHIFT)) & USBPHY_TX_SET_TXCAL45DP_MASK)
  107e86: line 25966 define USBPHY_TX_SET_RSVD2_MASK (0x3F00000U)
  107eb0: line 25967 define USBPHY_TX_SET_RSVD2_SHIFT (20U)
  107ed4: line 25968 define USBPHY_TX_SET_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_RSVD2_SHIFT)) & USBPHY_TX_SET_RSVD2_MASK)
  107f47: line 25969 define USBPHY_TX_SET_USBPHY_TX_EDGECTRL_MASK (0x1C000000U)
  107f7f: line 25970 define USBPHY_TX_SET_USBPHY_TX_EDGECTRL_SHIFT (26U)
  107fb0: line 25971 define USBPHY_TX_SET_USBPHY_TX_EDGECTRL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_USBPHY_TX_EDGECTRL_SHIFT)) & USBPHY_TX_SET_USBPHY_TX_EDGECTRL_MASK)
  10804a: line 25972 define USBPHY_TX_SET_RSVD5_MASK (0xE0000000U)
  108075: line 25973 define USBPHY_TX_SET_RSVD5_SHIFT (29U)
  108099: line 25974 define USBPHY_TX_SET_RSVD5(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_SET_RSVD5_SHIFT)) & USBPHY_TX_SET_RSVD5_MASK)
  10810c: line 25979 define USBPHY_TX_CLR_D_CAL_MASK (0xFU)
  108130: line 25980 define USBPHY_TX_CLR_D_CAL_SHIFT (0U)
  108153: line 25981 define USBPHY_TX_CLR_D_CAL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_D_CAL_SHIFT)) & USBPHY_TX_CLR_D_CAL_MASK)
  1081c6: line 25982 define USBPHY_TX_CLR_RSVD0_MASK (0xF0U)
  1081eb: line 25983 define USBPHY_TX_CLR_RSVD0_SHIFT (4U)
  10820e: line 25984 define USBPHY_TX_CLR_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_RSVD0_SHIFT)) & USBPHY_TX_CLR_RSVD0_MASK)
  108281: line 25985 define USBPHY_TX_CLR_TXCAL45DN_MASK (0xF00U)
  1082ab: line 25986 define USBPHY_TX_CLR_TXCAL45DN_SHIFT (8U)
  1082d2: line 25987 define USBPHY_TX_CLR_TXCAL45DN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_TXCAL45DN_SHIFT)) & USBPHY_TX_CLR_TXCAL45DN_MASK)
  108351: line 25988 define USBPHY_TX_CLR_RSVD1_MASK (0xF000U)
  108378: line 25989 define USBPHY_TX_CLR_RSVD1_SHIFT (12U)
  10839c: line 25990 define USBPHY_TX_CLR_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_RSVD1_SHIFT)) & USBPHY_TX_CLR_RSVD1_MASK)
  10840f: line 25991 define USBPHY_TX_CLR_TXCAL45DP_MASK (0xF0000U)
  10843b: line 25992 define USBPHY_TX_CLR_TXCAL45DP_SHIFT (16U)
  108463: line 25993 define USBPHY_TX_CLR_TXCAL45DP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_TXCAL45DP_SHIFT)) & USBPHY_TX_CLR_TXCAL45DP_MASK)
  1084e2: line 25994 define USBPHY_TX_CLR_RSVD2_MASK (0x3F00000U)
  10850c: line 25995 define USBPHY_TX_CLR_RSVD2_SHIFT (20U)
  108530: line 25996 define USBPHY_TX_CLR_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_RSVD2_SHIFT)) & USBPHY_TX_CLR_RSVD2_MASK)
  1085a3: line 25997 define USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_MASK (0x1C000000U)
  1085db: line 25998 define USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_SHIFT (26U)
  10860c: line 25999 define USBPHY_TX_CLR_USBPHY_TX_EDGECTRL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_SHIFT)) & USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_MASK)
  1086a6: line 26000 define USBPHY_TX_CLR_RSVD5_MASK (0xE0000000U)
  1086d1: line 26001 define USBPHY_TX_CLR_RSVD5_SHIFT (29U)
  1086f5: line 26002 define USBPHY_TX_CLR_RSVD5(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_CLR_RSVD5_SHIFT)) & USBPHY_TX_CLR_RSVD5_MASK)
  108768: line 26007 define USBPHY_TX_TOG_D_CAL_MASK (0xFU)
  10878c: line 26008 define USBPHY_TX_TOG_D_CAL_SHIFT (0U)
  1087af: line 26009 define USBPHY_TX_TOG_D_CAL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_D_CAL_SHIFT)) & USBPHY_TX_TOG_D_CAL_MASK)
  108822: line 26010 define USBPHY_TX_TOG_RSVD0_MASK (0xF0U)
  108847: line 26011 define USBPHY_TX_TOG_RSVD0_SHIFT (4U)
  10886a: line 26012 define USBPHY_TX_TOG_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_RSVD0_SHIFT)) & USBPHY_TX_TOG_RSVD0_MASK)
  1088dd: line 26013 define USBPHY_TX_TOG_TXCAL45DN_MASK (0xF00U)
  108907: line 26014 define USBPHY_TX_TOG_TXCAL45DN_SHIFT (8U)
  10892e: line 26015 define USBPHY_TX_TOG_TXCAL45DN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_TXCAL45DN_SHIFT)) & USBPHY_TX_TOG_TXCAL45DN_MASK)
  1089ad: line 26016 define USBPHY_TX_TOG_RSVD1_MASK (0xF000U)
  1089d4: line 26017 define USBPHY_TX_TOG_RSVD1_SHIFT (12U)
  1089f8: line 26018 define USBPHY_TX_TOG_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_RSVD1_SHIFT)) & USBPHY_TX_TOG_RSVD1_MASK)
  108a6b: line 26019 define USBPHY_TX_TOG_TXCAL45DP_MASK (0xF0000U)
  108a97: line 26020 define USBPHY_TX_TOG_TXCAL45DP_SHIFT (16U)
  108abf: line 26021 define USBPHY_TX_TOG_TXCAL45DP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_TXCAL45DP_SHIFT)) & USBPHY_TX_TOG_TXCAL45DP_MASK)
  108b3e: line 26022 define USBPHY_TX_TOG_RSVD2_MASK (0x3F00000U)
  108b68: line 26023 define USBPHY_TX_TOG_RSVD2_SHIFT (20U)
  108b8c: line 26024 define USBPHY_TX_TOG_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_RSVD2_SHIFT)) & USBPHY_TX_TOG_RSVD2_MASK)
  108bff: line 26025 define USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_MASK (0x1C000000U)
  108c37: line 26026 define USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_SHIFT (26U)
  108c68: line 26027 define USBPHY_TX_TOG_USBPHY_TX_EDGECTRL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_SHIFT)) & USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_MASK)
  108d02: line 26028 define USBPHY_TX_TOG_RSVD5_MASK (0xE0000000U)
  108d2d: line 26029 define USBPHY_TX_TOG_RSVD5_SHIFT (29U)
  108d51: line 26030 define USBPHY_TX_TOG_RSVD5(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_TX_TOG_RSVD5_SHIFT)) & USBPHY_TX_TOG_RSVD5_MASK)
  108dc4: line 26035 define USBPHY_RX_ENVADJ_MASK (0x7U)
  108de5: line 26036 define USBPHY_RX_ENVADJ_SHIFT (0U)
  108e05: line 26037 define USBPHY_RX_ENVADJ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_ENVADJ_SHIFT)) & USBPHY_RX_ENVADJ_MASK)
  108e6f: line 26038 define USBPHY_RX_RSVD0_MASK (0x8U)
  108e8f: line 26039 define USBPHY_RX_RSVD0_SHIFT (3U)
  108eae: line 26040 define USBPHY_RX_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_RSVD0_SHIFT)) & USBPHY_RX_RSVD0_MASK)
  108f15: line 26041 define USBPHY_RX_DISCONADJ_MASK (0x70U)
  108f3a: line 26042 define USBPHY_RX_DISCONADJ_SHIFT (4U)
  108f5d: line 26043 define USBPHY_RX_DISCONADJ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_DISCONADJ_SHIFT)) & USBPHY_RX_DISCONADJ_MASK)
  108fd0: line 26044 define USBPHY_RX_RSVD1_MASK (0x3FFF80U)
  108ff5: line 26045 define USBPHY_RX_RSVD1_SHIFT (7U)
  109014: line 26046 define USBPHY_RX_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_RSVD1_SHIFT)) & USBPHY_RX_RSVD1_MASK)
  10907b: line 26047 define USBPHY_RX_RXDBYPASS_MASK (0x400000U)
  1090a4: line 26048 define USBPHY_RX_RXDBYPASS_SHIFT (22U)
  1090c8: line 26049 define USBPHY_RX_RXDBYPASS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_RXDBYPASS_SHIFT)) & USBPHY_RX_RXDBYPASS_MASK)
  10913b: line 26050 define USBPHY_RX_RSVD2_MASK (0xFF800000U)
  109162: line 26051 define USBPHY_RX_RSVD2_SHIFT (23U)
  109182: line 26052 define USBPHY_RX_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_RSVD2_SHIFT)) & USBPHY_RX_RSVD2_MASK)
  1091e9: line 26057 define USBPHY_RX_SET_ENVADJ_MASK (0x7U)
  10920e: line 26058 define USBPHY_RX_SET_ENVADJ_SHIFT (0U)
  109232: line 26059 define USBPHY_RX_SET_ENVADJ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_SET_ENVADJ_SHIFT)) & USBPHY_RX_SET_ENVADJ_MASK)
  1092a8: line 26060 define USBPHY_RX_SET_RSVD0_MASK (0x8U)
  1092cc: line 26061 define USBPHY_RX_SET_RSVD0_SHIFT (3U)
  1092ef: line 26062 define USBPHY_RX_SET_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_SET_RSVD0_SHIFT)) & USBPHY_RX_SET_RSVD0_MASK)
  109362: line 26063 define USBPHY_RX_SET_DISCONADJ_MASK (0x70U)
  10938b: line 26064 define USBPHY_RX_SET_DISCONADJ_SHIFT (4U)
  1093b2: line 26065 define USBPHY_RX_SET_DISCONADJ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_SET_DISCONADJ_SHIFT)) & USBPHY_RX_SET_DISCONADJ_MASK)
  109431: line 26066 define USBPHY_RX_SET_RSVD1_MASK (0x3FFF80U)
  10945a: line 26067 define USBPHY_RX_SET_RSVD1_SHIFT (7U)
  10947d: line 26068 define USBPHY_RX_SET_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_SET_RSVD1_SHIFT)) & USBPHY_RX_SET_RSVD1_MASK)
  1094f0: line 26069 define USBPHY_RX_SET_RXDBYPASS_MASK (0x400000U)
  10951d: line 26070 define USBPHY_RX_SET_RXDBYPASS_SHIFT (22U)
  109545: line 26071 define USBPHY_RX_SET_RXDBYPASS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_SET_RXDBYPASS_SHIFT)) & USBPHY_RX_SET_RXDBYPASS_MASK)
  1095c4: line 26072 define USBPHY_RX_SET_RSVD2_MASK (0xFF800000U)
  1095ef: line 26073 define USBPHY_RX_SET_RSVD2_SHIFT (23U)
  109613: line 26074 define USBPHY_RX_SET_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_SET_RSVD2_SHIFT)) & USBPHY_RX_SET_RSVD2_MASK)
  109686: line 26079 define USBPHY_RX_CLR_ENVADJ_MASK (0x7U)
  1096ab: line 26080 define USBPHY_RX_CLR_ENVADJ_SHIFT (0U)
  1096cf: line 26081 define USBPHY_RX_CLR_ENVADJ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_CLR_ENVADJ_SHIFT)) & USBPHY_RX_CLR_ENVADJ_MASK)
  109745: line 26082 define USBPHY_RX_CLR_RSVD0_MASK (0x8U)
  109769: line 26083 define USBPHY_RX_CLR_RSVD0_SHIFT (3U)
  10978c: line 26084 define USBPHY_RX_CLR_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_CLR_RSVD0_SHIFT)) & USBPHY_RX_CLR_RSVD0_MASK)
  1097ff: line 26085 define USBPHY_RX_CLR_DISCONADJ_MASK (0x70U)
  109828: line 26086 define USBPHY_RX_CLR_DISCONADJ_SHIFT (4U)
  10984f: line 26087 define USBPHY_RX_CLR_DISCONADJ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_CLR_DISCONADJ_SHIFT)) & USBPHY_RX_CLR_DISCONADJ_MASK)
  1098ce: line 26088 define USBPHY_RX_CLR_RSVD1_MASK (0x3FFF80U)
  1098f7: line 26089 define USBPHY_RX_CLR_RSVD1_SHIFT (7U)
  10991a: line 26090 define USBPHY_RX_CLR_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_CLR_RSVD1_SHIFT)) & USBPHY_RX_CLR_RSVD1_MASK)
  10998d: line 26091 define USBPHY_RX_CLR_RXDBYPASS_MASK (0x400000U)
  1099ba: line 26092 define USBPHY_RX_CLR_RXDBYPASS_SHIFT (22U)
  1099e2: line 26093 define USBPHY_RX_CLR_RXDBYPASS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_CLR_RXDBYPASS_SHIFT)) & USBPHY_RX_CLR_RXDBYPASS_MASK)
  109a61: line 26094 define USBPHY_RX_CLR_RSVD2_MASK (0xFF800000U)
  109a8c: line 26095 define USBPHY_RX_CLR_RSVD2_SHIFT (23U)
  109ab0: line 26096 define USBPHY_RX_CLR_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_CLR_RSVD2_SHIFT)) & USBPHY_RX_CLR_RSVD2_MASK)
  109b23: line 26101 define USBPHY_RX_TOG_ENVADJ_MASK (0x7U)
  109b48: line 26102 define USBPHY_RX_TOG_ENVADJ_SHIFT (0U)
  109b6c: line 26103 define USBPHY_RX_TOG_ENVADJ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_TOG_ENVADJ_SHIFT)) & USBPHY_RX_TOG_ENVADJ_MASK)
  109be2: line 26104 define USBPHY_RX_TOG_RSVD0_MASK (0x8U)
  109c06: line 26105 define USBPHY_RX_TOG_RSVD0_SHIFT (3U)
  109c29: line 26106 define USBPHY_RX_TOG_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_TOG_RSVD0_SHIFT)) & USBPHY_RX_TOG_RSVD0_MASK)
  109c9c: line 26107 define USBPHY_RX_TOG_DISCONADJ_MASK (0x70U)
  109cc5: line 26108 define USBPHY_RX_TOG_DISCONADJ_SHIFT (4U)
  109cec: line 26109 define USBPHY_RX_TOG_DISCONADJ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_TOG_DISCONADJ_SHIFT)) & USBPHY_RX_TOG_DISCONADJ_MASK)
  109d6b: line 26110 define USBPHY_RX_TOG_RSVD1_MASK (0x3FFF80U)
  109d94: line 26111 define USBPHY_RX_TOG_RSVD1_SHIFT (7U)
  109db7: line 26112 define USBPHY_RX_TOG_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_TOG_RSVD1_SHIFT)) & USBPHY_RX_TOG_RSVD1_MASK)
  109e2a: line 26113 define USBPHY_RX_TOG_RXDBYPASS_MASK (0x400000U)
  109e57: line 26114 define USBPHY_RX_TOG_RXDBYPASS_SHIFT (22U)
  109e7f: line 26115 define USBPHY_RX_TOG_RXDBYPASS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_TOG_RXDBYPASS_SHIFT)) & USBPHY_RX_TOG_RXDBYPASS_MASK)
  109efe: line 26116 define USBPHY_RX_TOG_RSVD2_MASK (0xFF800000U)
  109f29: line 26117 define USBPHY_RX_TOG_RSVD2_SHIFT (23U)
  109f4d: line 26118 define USBPHY_RX_TOG_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_RX_TOG_RSVD2_SHIFT)) & USBPHY_RX_TOG_RSVD2_MASK)
  109fc0: line 26123 define USBPHY_CTRL_ENOTG_ID_CHG_IRQ_MASK (0x1U)
  109fed: line 26124 define USBPHY_CTRL_ENOTG_ID_CHG_IRQ_SHIFT (0U)
  10a019: line 26125 define USBPHY_CTRL_ENOTG_ID_CHG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENOTG_ID_CHG_IRQ_SHIFT)) & USBPHY_CTRL_ENOTG_ID_CHG_IRQ_MASK)
  10a0a7: line 26126 define USBPHY_CTRL_ENHOSTDISCONDETECT_MASK (0x2U)
  10a0d6: line 26127 define USBPHY_CTRL_ENHOSTDISCONDETECT_SHIFT (1U)
  10a104: line 26128 define USBPHY_CTRL_ENHOSTDISCONDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENHOSTDISCONDETECT_SHIFT)) & USBPHY_CTRL_ENHOSTDISCONDETECT_MASK)
  10a198: line 26129 define USBPHY_CTRL_ENIRQHOSTDISCON_MASK (0x4U)
  10a1c4: line 26130 define USBPHY_CTRL_ENIRQHOSTDISCON_SHIFT (2U)
  10a1ef: line 26131 define USBPHY_CTRL_ENIRQHOSTDISCON(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENIRQHOSTDISCON_SHIFT)) & USBPHY_CTRL_ENIRQHOSTDISCON_MASK)
  10a27a: line 26132 define USBPHY_CTRL_HOSTDISCONDETECT_IRQ_MASK (0x8U)
  10a2ab: line 26133 define USBPHY_CTRL_HOSTDISCONDETECT_IRQ_SHIFT (3U)
  10a2db: line 26134 define USBPHY_CTRL_HOSTDISCONDETECT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_HOSTDISCONDETECT_IRQ_SHIFT)) & USBPHY_CTRL_HOSTDISCONDETECT_IRQ_MASK)
  10a375: line 26135 define USBPHY_CTRL_ENDEVPLUGINDETECT_MASK (0x10U)
  10a3a4: line 26136 define USBPHY_CTRL_ENDEVPLUGINDETECT_SHIFT (4U)
  10a3d1: line 26137 define USBPHY_CTRL_ENDEVPLUGINDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENDEVPLUGINDETECT_SHIFT)) & USBPHY_CTRL_ENDEVPLUGINDETECT_MASK)
  10a462: line 26138 define USBPHY_CTRL_DEVPLUGIN_POLARITY_MASK (0x20U)
  10a492: line 26139 define USBPHY_CTRL_DEVPLUGIN_POLARITY_SHIFT (5U)
  10a4c0: line 26140 define USBPHY_CTRL_DEVPLUGIN_POLARITY(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_DEVPLUGIN_POLARITY_SHIFT)) & USBPHY_CTRL_DEVPLUGIN_POLARITY_MASK)
  10a554: line 26141 define USBPHY_CTRL_OTG_ID_CHG_IRQ_MASK (0x40U)
  10a580: line 26142 define USBPHY_CTRL_OTG_ID_CHG_IRQ_SHIFT (6U)
  10a5aa: line 26143 define USBPHY_CTRL_OTG_ID_CHG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_OTG_ID_CHG_IRQ_SHIFT)) & USBPHY_CTRL_OTG_ID_CHG_IRQ_MASK)
  10a632: line 26144 define USBPHY_CTRL_ENOTGIDDETECT_MASK (0x80U)
  10a65d: line 26145 define USBPHY_CTRL_ENOTGIDDETECT_SHIFT (7U)
  10a686: line 26146 define USBPHY_CTRL_ENOTGIDDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENOTGIDDETECT_SHIFT)) & USBPHY_CTRL_ENOTGIDDETECT_MASK)
  10a70b: line 26147 define USBPHY_CTRL_RESUMEIRQSTICKY_MASK (0x100U)
  10a739: line 26148 define USBPHY_CTRL_RESUMEIRQSTICKY_SHIFT (8U)
  10a764: line 26149 define USBPHY_CTRL_RESUMEIRQSTICKY(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_RESUMEIRQSTICKY_SHIFT)) & USBPHY_CTRL_RESUMEIRQSTICKY_MASK)
  10a7ef: line 26150 define USBPHY_CTRL_ENIRQRESUMEDETECT_MASK (0x200U)
  10a81f: line 26151 define USBPHY_CTRL_ENIRQRESUMEDETECT_SHIFT (9U)
  10a84c: line 26152 define USBPHY_CTRL_ENIRQRESUMEDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENIRQRESUMEDETECT_SHIFT)) & USBPHY_CTRL_ENIRQRESUMEDETECT_MASK)
  10a8dd: line 26153 define USBPHY_CTRL_RESUME_IRQ_MASK (0x400U)
  10a906: line 26154 define USBPHY_CTRL_RESUME_IRQ_SHIFT (10U)
  10a92d: line 26155 define USBPHY_CTRL_RESUME_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_RESUME_IRQ_SHIFT)) & USBPHY_CTRL_RESUME_IRQ_MASK)
  10a9a9: line 26156 define USBPHY_CTRL_ENIRQDEVPLUGIN_MASK (0x800U)
  10a9d6: line 26157 define USBPHY_CTRL_ENIRQDEVPLUGIN_SHIFT (11U)
  10aa01: line 26158 define USBPHY_CTRL_ENIRQDEVPLUGIN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENIRQDEVPLUGIN_SHIFT)) & USBPHY_CTRL_ENIRQDEVPLUGIN_MASK)
  10aa89: line 26159 define USBPHY_CTRL_DEVPLUGIN_IRQ_MASK (0x1000U)
  10aab6: line 26160 define USBPHY_CTRL_DEVPLUGIN_IRQ_SHIFT (12U)
  10aae0: line 26161 define USBPHY_CTRL_DEVPLUGIN_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_DEVPLUGIN_IRQ_SHIFT)) & USBPHY_CTRL_DEVPLUGIN_IRQ_MASK)
  10ab65: line 26162 define USBPHY_CTRL_DATA_ON_LRADC_MASK (0x2000U)
  10ab92: line 26163 define USBPHY_CTRL_DATA_ON_LRADC_SHIFT (13U)
  10abbc: line 26164 define USBPHY_CTRL_DATA_ON_LRADC(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_DATA_ON_LRADC_SHIFT)) & USBPHY_CTRL_DATA_ON_LRADC_MASK)
  10ac41: line 26165 define USBPHY_CTRL_ENUTMILEVEL2_MASK (0x4000U)
  10ac6d: line 26166 define USBPHY_CTRL_ENUTMILEVEL2_SHIFT (14U)
  10ac96: line 26167 define USBPHY_CTRL_ENUTMILEVEL2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENUTMILEVEL2_SHIFT)) & USBPHY_CTRL_ENUTMILEVEL2_MASK)
  10ad18: line 26168 define USBPHY_CTRL_ENUTMILEVEL3_MASK (0x8000U)
  10ad44: line 26169 define USBPHY_CTRL_ENUTMILEVEL3_SHIFT (15U)
  10ad6d: line 26170 define USBPHY_CTRL_ENUTMILEVEL3(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENUTMILEVEL3_SHIFT)) & USBPHY_CTRL_ENUTMILEVEL3_MASK)
  10adef: line 26171 define USBPHY_CTRL_ENIRQWAKEUP_MASK (0x10000U)
  10ae1b: line 26172 define USBPHY_CTRL_ENIRQWAKEUP_SHIFT (16U)
  10ae43: line 26173 define USBPHY_CTRL_ENIRQWAKEUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENIRQWAKEUP_SHIFT)) & USBPHY_CTRL_ENIRQWAKEUP_MASK)
  10aec2: line 26174 define USBPHY_CTRL_WAKEUP_IRQ_MASK (0x20000U)
  10aeed: line 26175 define USBPHY_CTRL_WAKEUP_IRQ_SHIFT (17U)
  10af14: line 26176 define USBPHY_CTRL_WAKEUP_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_WAKEUP_IRQ_SHIFT)) & USBPHY_CTRL_WAKEUP_IRQ_MASK)
  10af90: line 26177 define USBPHY_CTRL_ENAUTO_PWRON_PLL_MASK (0x40000U)
  10afc1: line 26178 define USBPHY_CTRL_ENAUTO_PWRON_PLL_SHIFT (18U)
  10afee: line 26179 define USBPHY_CTRL_ENAUTO_PWRON_PLL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENAUTO_PWRON_PLL_SHIFT)) & USBPHY_CTRL_ENAUTO_PWRON_PLL_MASK)
  10b07c: line 26180 define USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK (0x80000U)
  10b0ae: line 26181 define USBPHY_CTRL_ENAUTOCLR_CLKGATE_SHIFT (19U)
  10b0dc: line 26182 define USBPHY_CTRL_ENAUTOCLR_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENAUTOCLR_CLKGATE_SHIFT)) & USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK)
  10b16d: line 26183 define USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK (0x100000U)
  10b1a0: line 26184 define USBPHY_CTRL_ENAUTOCLR_PHY_PWD_SHIFT (20U)
  10b1ce: line 26185 define USBPHY_CTRL_ENAUTOCLR_PHY_PWD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENAUTOCLR_PHY_PWD_SHIFT)) & USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK)
  10b25f: line 26186 define USBPHY_CTRL_ENDPDMCHG_WKUP_MASK (0x200000U)
  10b28f: line 26187 define USBPHY_CTRL_ENDPDMCHG_WKUP_SHIFT (21U)
  10b2ba: line 26188 define USBPHY_CTRL_ENDPDMCHG_WKUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENDPDMCHG_WKUP_SHIFT)) & USBPHY_CTRL_ENDPDMCHG_WKUP_MASK)
  10b342: line 26189 define USBPHY_CTRL_ENIDCHG_WKUP_MASK (0x400000U)
  10b370: line 26190 define USBPHY_CTRL_ENIDCHG_WKUP_SHIFT (22U)
  10b399: line 26191 define USBPHY_CTRL_ENIDCHG_WKUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENIDCHG_WKUP_SHIFT)) & USBPHY_CTRL_ENIDCHG_WKUP_MASK)
  10b41b: line 26192 define USBPHY_CTRL_ENVBUSCHG_WKUP_MASK (0x800000U)
  10b44b: line 26193 define USBPHY_CTRL_ENVBUSCHG_WKUP_SHIFT (23U)
  10b476: line 26194 define USBPHY_CTRL_ENVBUSCHG_WKUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_ENVBUSCHG_WKUP_SHIFT)) & USBPHY_CTRL_ENVBUSCHG_WKUP_MASK)
  10b4fe: line 26195 define USBPHY_CTRL_FSDLL_RST_EN_MASK (0x1000000U)
  10b52d: line 26196 define USBPHY_CTRL_FSDLL_RST_EN_SHIFT (24U)
  10b556: line 26197 define USBPHY_CTRL_FSDLL_RST_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_FSDLL_RST_EN_SHIFT)) & USBPHY_CTRL_FSDLL_RST_EN_MASK)
  10b5d8: line 26198 define USBPHY_CTRL_RSVD1_MASK (0x6000000U)
  10b600: line 26199 define USBPHY_CTRL_RSVD1_SHIFT (25U)
  10b622: line 26200 define USBPHY_CTRL_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_RSVD1_SHIFT)) & USBPHY_CTRL_RSVD1_MASK)
  10b68f: line 26201 define USBPHY_CTRL_OTG_ID_VALUE_MASK (0x8000000U)
  10b6be: line 26202 define USBPHY_CTRL_OTG_ID_VALUE_SHIFT (27U)
  10b6e7: line 26203 define USBPHY_CTRL_OTG_ID_VALUE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_OTG_ID_VALUE_SHIFT)) & USBPHY_CTRL_OTG_ID_VALUE_MASK)
  10b769: line 26204 define USBPHY_CTRL_HOST_FORCE_LS_SE0_MASK (0x10000000U)
  10b79e: line 26205 define USBPHY_CTRL_HOST_FORCE_LS_SE0_SHIFT (28U)
  10b7cc: line 26206 define USBPHY_CTRL_HOST_FORCE_LS_SE0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_HOST_FORCE_LS_SE0_SHIFT)) & USBPHY_CTRL_HOST_FORCE_LS_SE0_MASK)
  10b85d: line 26207 define USBPHY_CTRL_UTMI_SUSPENDM_MASK (0x20000000U)
  10b88e: line 26208 define USBPHY_CTRL_UTMI_SUSPENDM_SHIFT (29U)
  10b8b8: line 26209 define USBPHY_CTRL_UTMI_SUSPENDM(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_UTMI_SUSPENDM_SHIFT)) & USBPHY_CTRL_UTMI_SUSPENDM_MASK)
  10b93d: line 26210 define USBPHY_CTRL_CLKGATE_MASK (0x40000000U)
  10b968: line 26211 define USBPHY_CTRL_CLKGATE_SHIFT (30U)
  10b98c: line 26212 define USBPHY_CTRL_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLKGATE_SHIFT)) & USBPHY_CTRL_CLKGATE_MASK)
  10b9ff: line 26213 define USBPHY_CTRL_SFTRST_MASK (0x80000000U)
  10ba29: line 26214 define USBPHY_CTRL_SFTRST_SHIFT (31U)
  10ba4c: line 26215 define USBPHY_CTRL_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SFTRST_SHIFT)) & USBPHY_CTRL_SFTRST_MASK)
  10babc: line 26220 define USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_MASK (0x1U)
  10baed: line 26221 define USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_SHIFT (0U)
  10bb1d: line 26222 define USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_SHIFT)) & USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_MASK)
  10bbb7: line 26223 define USBPHY_CTRL_SET_ENHOSTDISCONDETECT_MASK (0x2U)
  10bbea: line 26224 define USBPHY_CTRL_SET_ENHOSTDISCONDETECT_SHIFT (1U)
  10bc1c: line 26225 define USBPHY_CTRL_SET_ENHOSTDISCONDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENHOSTDISCONDETECT_SHIFT)) & USBPHY_CTRL_SET_ENHOSTDISCONDETECT_MASK)
  10bcbc: line 26226 define USBPHY_CTRL_SET_ENIRQHOSTDISCON_MASK (0x4U)
  10bcec: line 26227 define USBPHY_CTRL_SET_ENIRQHOSTDISCON_SHIFT (2U)
  10bd1b: line 26228 define USBPHY_CTRL_SET_ENIRQHOSTDISCON(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENIRQHOSTDISCON_SHIFT)) & USBPHY_CTRL_SET_ENIRQHOSTDISCON_MASK)
  10bdb2: line 26229 define USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_MASK (0x8U)
  10bde7: line 26230 define USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_SHIFT (3U)
  10be1b: line 26231 define USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_SHIFT)) & USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_MASK)
  10bec1: line 26232 define USBPHY_CTRL_SET_ENDEVPLUGINDETECT_MASK (0x10U)
  10bef4: line 26233 define USBPHY_CTRL_SET_ENDEVPLUGINDETECT_SHIFT (4U)
  10bf25: line 26234 define USBPHY_CTRL_SET_ENDEVPLUGINDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENDEVPLUGINDETECT_SHIFT)) & USBPHY_CTRL_SET_ENDEVPLUGINDETECT_MASK)
  10bfc2: line 26235 define USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_MASK (0x20U)
  10bff6: line 26236 define USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_SHIFT (5U)
  10c028: line 26237 define USBPHY_CTRL_SET_DEVPLUGIN_POLARITY(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_SHIFT)) & USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_MASK)
  10c0c8: line 26238 define USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_MASK (0x40U)
  10c0f8: line 26239 define USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_SHIFT (6U)
  10c126: line 26240 define USBPHY_CTRL_SET_OTG_ID_CHG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_SHIFT)) & USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_MASK)
  10c1ba: line 26241 define USBPHY_CTRL_SET_ENOTGIDDETECT_MASK (0x80U)
  10c1e9: line 26242 define USBPHY_CTRL_SET_ENOTGIDDETECT_SHIFT (7U)
  10c216: line 26243 define USBPHY_CTRL_SET_ENOTGIDDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENOTGIDDETECT_SHIFT)) & USBPHY_CTRL_SET_ENOTGIDDETECT_MASK)
  10c2a7: line 26244 define USBPHY_CTRL_SET_RESUMEIRQSTICKY_MASK (0x100U)
  10c2d9: line 26245 define USBPHY_CTRL_SET_RESUMEIRQSTICKY_SHIFT (8U)
  10c308: line 26246 define USBPHY_CTRL_SET_RESUMEIRQSTICKY(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_RESUMEIRQSTICKY_SHIFT)) & USBPHY_CTRL_SET_RESUMEIRQSTICKY_MASK)
  10c39f: line 26247 define USBPHY_CTRL_SET_ENIRQRESUMEDETECT_MASK (0x200U)
  10c3d3: line 26248 define USBPHY_CTRL_SET_ENIRQRESUMEDETECT_SHIFT (9U)
  10c404: line 26249 define USBPHY_CTRL_SET_ENIRQRESUMEDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENIRQRESUMEDETECT_SHIFT)) & USBPHY_CTRL_SET_ENIRQRESUMEDETECT_MASK)
  10c4a1: line 26250 define USBPHY_CTRL_SET_RESUME_IRQ_MASK (0x400U)
  10c4ce: line 26251 define USBPHY_CTRL_SET_RESUME_IRQ_SHIFT (10U)
  10c4f9: line 26252 define USBPHY_CTRL_SET_RESUME_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_RESUME_IRQ_SHIFT)) & USBPHY_CTRL_SET_RESUME_IRQ_MASK)
  10c581: line 26253 define USBPHY_CTRL_SET_ENIRQDEVPLUGIN_MASK (0x800U)
  10c5b2: line 26254 define USBPHY_CTRL_SET_ENIRQDEVPLUGIN_SHIFT (11U)
  10c5e1: line 26255 define USBPHY_CTRL_SET_ENIRQDEVPLUGIN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENIRQDEVPLUGIN_SHIFT)) & USBPHY_CTRL_SET_ENIRQDEVPLUGIN_MASK)
  10c675: line 26256 define USBPHY_CTRL_SET_DEVPLUGIN_IRQ_MASK (0x1000U)
  10c6a6: line 26257 define USBPHY_CTRL_SET_DEVPLUGIN_IRQ_SHIFT (12U)
  10c6d4: line 26258 define USBPHY_CTRL_SET_DEVPLUGIN_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_DEVPLUGIN_IRQ_SHIFT)) & USBPHY_CTRL_SET_DEVPLUGIN_IRQ_MASK)
  10c765: line 26259 define USBPHY_CTRL_SET_DATA_ON_LRADC_MASK (0x2000U)
  10c796: line 26260 define USBPHY_CTRL_SET_DATA_ON_LRADC_SHIFT (13U)
  10c7c4: line 26261 define USBPHY_CTRL_SET_DATA_ON_LRADC(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_DATA_ON_LRADC_SHIFT)) & USBPHY_CTRL_SET_DATA_ON_LRADC_MASK)
  10c855: line 26262 define USBPHY_CTRL_SET_ENUTMILEVEL2_MASK (0x4000U)
  10c885: line 26263 define USBPHY_CTRL_SET_ENUTMILEVEL2_SHIFT (14U)
  10c8b2: line 26264 define USBPHY_CTRL_SET_ENUTMILEVEL2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENUTMILEVEL2_SHIFT)) & USBPHY_CTRL_SET_ENUTMILEVEL2_MASK)
  10c940: line 26265 define USBPHY_CTRL_SET_ENUTMILEVEL3_MASK (0x8000U)
  10c970: line 26266 define USBPHY_CTRL_SET_ENUTMILEVEL3_SHIFT (15U)
  10c99d: line 26267 define USBPHY_CTRL_SET_ENUTMILEVEL3(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENUTMILEVEL3_SHIFT)) & USBPHY_CTRL_SET_ENUTMILEVEL3_MASK)
  10ca2b: line 26268 define USBPHY_CTRL_SET_ENIRQWAKEUP_MASK (0x10000U)
  10ca5b: line 26269 define USBPHY_CTRL_SET_ENIRQWAKEUP_SHIFT (16U)
  10ca87: line 26270 define USBPHY_CTRL_SET_ENIRQWAKEUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENIRQWAKEUP_SHIFT)) & USBPHY_CTRL_SET_ENIRQWAKEUP_MASK)
  10cb12: line 26271 define USBPHY_CTRL_SET_WAKEUP_IRQ_MASK (0x20000U)
  10cb41: line 26272 define USBPHY_CTRL_SET_WAKEUP_IRQ_SHIFT (17U)
  10cb6c: line 26273 define USBPHY_CTRL_SET_WAKEUP_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_WAKEUP_IRQ_SHIFT)) & USBPHY_CTRL_SET_WAKEUP_IRQ_MASK)
  10cbf4: line 26274 define USBPHY_CTRL_SET_ENAUTO_PWRON_PLL_MASK (0x40000U)
  10cc29: line 26275 define USBPHY_CTRL_SET_ENAUTO_PWRON_PLL_SHIFT (18U)
  10cc5a: line 26276 define USBPHY_CTRL_SET_ENAUTO_PWRON_PLL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENAUTO_PWRON_PLL_SHIFT)) & USBPHY_CTRL_SET_ENAUTO_PWRON_PLL_MASK)
  10ccf4: line 26277 define USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_MASK (0x80000U)
  10cd2a: line 26278 define USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_SHIFT (19U)
  10cd5c: line 26279 define USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_SHIFT)) & USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_MASK)
  10cdf9: line 26280 define USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_MASK (0x100000U)
  10ce30: line 26281 define USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_SHIFT (20U)
  10ce62: line 26282 define USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_SHIFT)) & USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_MASK)
  10ceff: line 26283 define USBPHY_CTRL_SET_ENDPDMCHG_WKUP_MASK (0x200000U)
  10cf33: line 26284 define USBPHY_CTRL_SET_ENDPDMCHG_WKUP_SHIFT (21U)
  10cf62: line 26285 define USBPHY_CTRL_SET_ENDPDMCHG_WKUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENDPDMCHG_WKUP_SHIFT)) & USBPHY_CTRL_SET_ENDPDMCHG_WKUP_MASK)
  10cff6: line 26286 define USBPHY_CTRL_SET_ENIDCHG_WKUP_MASK (0x400000U)
  10d028: line 26287 define USBPHY_CTRL_SET_ENIDCHG_WKUP_SHIFT (22U)
  10d055: line 26288 define USBPHY_CTRL_SET_ENIDCHG_WKUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENIDCHG_WKUP_SHIFT)) & USBPHY_CTRL_SET_ENIDCHG_WKUP_MASK)
  10d0e3: line 26289 define USBPHY_CTRL_SET_ENVBUSCHG_WKUP_MASK (0x800000U)
  10d117: line 26290 define USBPHY_CTRL_SET_ENVBUSCHG_WKUP_SHIFT (23U)
  10d146: line 26291 define USBPHY_CTRL_SET_ENVBUSCHG_WKUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_ENVBUSCHG_WKUP_SHIFT)) & USBPHY_CTRL_SET_ENVBUSCHG_WKUP_MASK)
  10d1da: line 26292 define USBPHY_CTRL_SET_FSDLL_RST_EN_MASK (0x1000000U)
  10d20d: line 26293 define USBPHY_CTRL_SET_FSDLL_RST_EN_SHIFT (24U)
  10d23a: line 26294 define USBPHY_CTRL_SET_FSDLL_RST_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_FSDLL_RST_EN_SHIFT)) & USBPHY_CTRL_SET_FSDLL_RST_EN_MASK)
  10d2c8: line 26295 define USBPHY_CTRL_SET_RSVD1_MASK (0x6000000U)
  10d2f4: line 26296 define USBPHY_CTRL_SET_RSVD1_SHIFT (25U)
  10d31a: line 26297 define USBPHY_CTRL_SET_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_RSVD1_SHIFT)) & USBPHY_CTRL_SET_RSVD1_MASK)
  10d393: line 26298 define USBPHY_CTRL_SET_OTG_ID_VALUE_MASK (0x8000000U)
  10d3c6: line 26299 define USBPHY_CTRL_SET_OTG_ID_VALUE_SHIFT (27U)
  10d3f3: line 26300 define USBPHY_CTRL_SET_OTG_ID_VALUE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_OTG_ID_VALUE_SHIFT)) & USBPHY_CTRL_SET_OTG_ID_VALUE_MASK)
  10d481: line 26301 define USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_MASK (0x10000000U)
  10d4ba: line 26302 define USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_SHIFT (28U)
  10d4ec: line 26303 define USBPHY_CTRL_SET_HOST_FORCE_LS_SE0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_SHIFT)) & USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_MASK)
  10d589: line 26304 define USBPHY_CTRL_SET_UTMI_SUSPENDM_MASK (0x20000000U)
  10d5be: line 26305 define USBPHY_CTRL_SET_UTMI_SUSPENDM_SHIFT (29U)
  10d5ec: line 26306 define USBPHY_CTRL_SET_UTMI_SUSPENDM(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_UTMI_SUSPENDM_SHIFT)) & USBPHY_CTRL_SET_UTMI_SUSPENDM_MASK)
  10d67d: line 26307 define USBPHY_CTRL_SET_CLKGATE_MASK (0x40000000U)
  10d6ac: line 26308 define USBPHY_CTRL_SET_CLKGATE_SHIFT (30U)
  10d6d4: line 26309 define USBPHY_CTRL_SET_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_CLKGATE_SHIFT)) & USBPHY_CTRL_SET_CLKGATE_MASK)
  10d753: line 26310 define USBPHY_CTRL_SET_SFTRST_MASK (0x80000000U)
  10d781: line 26311 define USBPHY_CTRL_SET_SFTRST_SHIFT (31U)
  10d7a8: line 26312 define USBPHY_CTRL_SET_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_SET_SFTRST_SHIFT)) & USBPHY_CTRL_SET_SFTRST_MASK)
  10d824: line 26317 define USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_MASK (0x1U)
  10d855: line 26318 define USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_SHIFT (0U)
  10d885: line 26319 define USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_SHIFT)) & USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_MASK)
  10d91f: line 26320 define USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_MASK (0x2U)
  10d952: line 26321 define USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_SHIFT (1U)
  10d984: line 26322 define USBPHY_CTRL_CLR_ENHOSTDISCONDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_SHIFT)) & USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_MASK)
  10da24: line 26323 define USBPHY_CTRL_CLR_ENIRQHOSTDISCON_MASK (0x4U)
  10da54: line 26324 define USBPHY_CTRL_CLR_ENIRQHOSTDISCON_SHIFT (2U)
  10da83: line 26325 define USBPHY_CTRL_CLR_ENIRQHOSTDISCON(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENIRQHOSTDISCON_SHIFT)) & USBPHY_CTRL_CLR_ENIRQHOSTDISCON_MASK)
  10db1a: line 26326 define USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_MASK (0x8U)
  10db4f: line 26327 define USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_SHIFT (3U)
  10db83: line 26328 define USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_SHIFT)) & USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_MASK)
  10dc29: line 26329 define USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_MASK (0x10U)
  10dc5c: line 26330 define USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_SHIFT (4U)
  10dc8d: line 26331 define USBPHY_CTRL_CLR_ENDEVPLUGINDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_SHIFT)) & USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_MASK)
  10dd2a: line 26332 define USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_MASK (0x20U)
  10dd5e: line 26333 define USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_SHIFT (5U)
  10dd90: line 26334 define USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_SHIFT)) & USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_MASK)
  10de30: line 26335 define USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_MASK (0x40U)
  10de60: line 26336 define USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_SHIFT (6U)
  10de8e: line 26337 define USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_SHIFT)) & USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_MASK)
  10df22: line 26338 define USBPHY_CTRL_CLR_ENOTGIDDETECT_MASK (0x80U)
  10df51: line 26339 define USBPHY_CTRL_CLR_ENOTGIDDETECT_SHIFT (7U)
  10df7e: line 26340 define USBPHY_CTRL_CLR_ENOTGIDDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENOTGIDDETECT_SHIFT)) & USBPHY_CTRL_CLR_ENOTGIDDETECT_MASK)
  10e00f: line 26341 define USBPHY_CTRL_CLR_RESUMEIRQSTICKY_MASK (0x100U)
  10e041: line 26342 define USBPHY_CTRL_CLR_RESUMEIRQSTICKY_SHIFT (8U)
  10e070: line 26343 define USBPHY_CTRL_CLR_RESUMEIRQSTICKY(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_RESUMEIRQSTICKY_SHIFT)) & USBPHY_CTRL_CLR_RESUMEIRQSTICKY_MASK)
  10e107: line 26344 define USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_MASK (0x200U)
  10e13b: line 26345 define USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_SHIFT (9U)
  10e16c: line 26346 define USBPHY_CTRL_CLR_ENIRQRESUMEDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_SHIFT)) & USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_MASK)
  10e209: line 26347 define USBPHY_CTRL_CLR_RESUME_IRQ_MASK (0x400U)
  10e236: line 26348 define USBPHY_CTRL_CLR_RESUME_IRQ_SHIFT (10U)
  10e261: line 26349 define USBPHY_CTRL_CLR_RESUME_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_RESUME_IRQ_SHIFT)) & USBPHY_CTRL_CLR_RESUME_IRQ_MASK)
  10e2e9: line 26350 define USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_MASK (0x800U)
  10e31a: line 26351 define USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_SHIFT (11U)
  10e349: line 26352 define USBPHY_CTRL_CLR_ENIRQDEVPLUGIN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_SHIFT)) & USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_MASK)
  10e3dd: line 26353 define USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_MASK (0x1000U)
  10e40e: line 26354 define USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_SHIFT (12U)
  10e43c: line 26355 define USBPHY_CTRL_CLR_DEVPLUGIN_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_SHIFT)) & USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_MASK)
  10e4cd: line 26356 define USBPHY_CTRL_CLR_DATA_ON_LRADC_MASK (0x2000U)
  10e4fe: line 26357 define USBPHY_CTRL_CLR_DATA_ON_LRADC_SHIFT (13U)
  10e52c: line 26358 define USBPHY_CTRL_CLR_DATA_ON_LRADC(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_DATA_ON_LRADC_SHIFT)) & USBPHY_CTRL_CLR_DATA_ON_LRADC_MASK)
  10e5bd: line 26359 define USBPHY_CTRL_CLR_ENUTMILEVEL2_MASK (0x4000U)
  10e5ed: line 26360 define USBPHY_CTRL_CLR_ENUTMILEVEL2_SHIFT (14U)
  10e61a: line 26361 define USBPHY_CTRL_CLR_ENUTMILEVEL2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENUTMILEVEL2_SHIFT)) & USBPHY_CTRL_CLR_ENUTMILEVEL2_MASK)
  10e6a8: line 26362 define USBPHY_CTRL_CLR_ENUTMILEVEL3_MASK (0x8000U)
  10e6d8: line 26363 define USBPHY_CTRL_CLR_ENUTMILEVEL3_SHIFT (15U)
  10e705: line 26364 define USBPHY_CTRL_CLR_ENUTMILEVEL3(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENUTMILEVEL3_SHIFT)) & USBPHY_CTRL_CLR_ENUTMILEVEL3_MASK)
  10e793: line 26365 define USBPHY_CTRL_CLR_ENIRQWAKEUP_MASK (0x10000U)
  10e7c3: line 26366 define USBPHY_CTRL_CLR_ENIRQWAKEUP_SHIFT (16U)
  10e7ef: line 26367 define USBPHY_CTRL_CLR_ENIRQWAKEUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENIRQWAKEUP_SHIFT)) & USBPHY_CTRL_CLR_ENIRQWAKEUP_MASK)
  10e87a: line 26368 define USBPHY_CTRL_CLR_WAKEUP_IRQ_MASK (0x20000U)
  10e8a9: line 26369 define USBPHY_CTRL_CLR_WAKEUP_IRQ_SHIFT (17U)
  10e8d4: line 26370 define USBPHY_CTRL_CLR_WAKEUP_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_WAKEUP_IRQ_SHIFT)) & USBPHY_CTRL_CLR_WAKEUP_IRQ_MASK)
  10e95c: line 26371 define USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL_MASK (0x40000U)
  10e991: line 26372 define USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL_SHIFT (18U)
  10e9c2: line 26373 define USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL_SHIFT)) & USBPHY_CTRL_CLR_ENAUTO_PWRON_PLL_MASK)
  10ea5c: line 26374 define USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_MASK (0x80000U)
  10ea92: line 26375 define USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_SHIFT (19U)
  10eac4: line 26376 define USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_SHIFT)) & USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_MASK)
  10eb61: line 26377 define USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_MASK (0x100000U)
  10eb98: line 26378 define USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_SHIFT (20U)
  10ebca: line 26379 define USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_SHIFT)) & USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_MASK)
  10ec67: line 26380 define USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_MASK (0x200000U)
  10ec9b: line 26381 define USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_SHIFT (21U)
  10ecca: line 26382 define USBPHY_CTRL_CLR_ENDPDMCHG_WKUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_SHIFT)) & USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_MASK)
  10ed5e: line 26383 define USBPHY_CTRL_CLR_ENIDCHG_WKUP_MASK (0x400000U)
  10ed90: line 26384 define USBPHY_CTRL_CLR_ENIDCHG_WKUP_SHIFT (22U)
  10edbd: line 26385 define USBPHY_CTRL_CLR_ENIDCHG_WKUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENIDCHG_WKUP_SHIFT)) & USBPHY_CTRL_CLR_ENIDCHG_WKUP_MASK)
  10ee4b: line 26386 define USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_MASK (0x800000U)
  10ee7f: line 26387 define USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_SHIFT (23U)
  10eeae: line 26388 define USBPHY_CTRL_CLR_ENVBUSCHG_WKUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_SHIFT)) & USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_MASK)
  10ef42: line 26389 define USBPHY_CTRL_CLR_FSDLL_RST_EN_MASK (0x1000000U)
  10ef75: line 26390 define USBPHY_CTRL_CLR_FSDLL_RST_EN_SHIFT (24U)
  10efa2: line 26391 define USBPHY_CTRL_CLR_FSDLL_RST_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_FSDLL_RST_EN_SHIFT)) & USBPHY_CTRL_CLR_FSDLL_RST_EN_MASK)
  10f030: line 26392 define USBPHY_CTRL_CLR_RSVD1_MASK (0x6000000U)
  10f05c: line 26393 define USBPHY_CTRL_CLR_RSVD1_SHIFT (25U)
  10f082: line 26394 define USBPHY_CTRL_CLR_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_RSVD1_SHIFT)) & USBPHY_CTRL_CLR_RSVD1_MASK)
  10f0fb: line 26395 define USBPHY_CTRL_CLR_OTG_ID_VALUE_MASK (0x8000000U)
  10f12e: line 26396 define USBPHY_CTRL_CLR_OTG_ID_VALUE_SHIFT (27U)
  10f15b: line 26397 define USBPHY_CTRL_CLR_OTG_ID_VALUE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_OTG_ID_VALUE_SHIFT)) & USBPHY_CTRL_CLR_OTG_ID_VALUE_MASK)
  10f1e9: line 26398 define USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_MASK (0x10000000U)
  10f222: line 26399 define USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_SHIFT (28U)
  10f254: line 26400 define USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_SHIFT)) & USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_MASK)
  10f2f1: line 26401 define USBPHY_CTRL_CLR_UTMI_SUSPENDM_MASK (0x20000000U)
  10f326: line 26402 define USBPHY_CTRL_CLR_UTMI_SUSPENDM_SHIFT (29U)
  10f354: line 26403 define USBPHY_CTRL_CLR_UTMI_SUSPENDM(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_UTMI_SUSPENDM_SHIFT)) & USBPHY_CTRL_CLR_UTMI_SUSPENDM_MASK)
  10f3e5: line 26404 define USBPHY_CTRL_CLR_CLKGATE_MASK (0x40000000U)
  10f414: line 26405 define USBPHY_CTRL_CLR_CLKGATE_SHIFT (30U)
  10f43c: line 26406 define USBPHY_CTRL_CLR_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_CLKGATE_SHIFT)) & USBPHY_CTRL_CLR_CLKGATE_MASK)
  10f4bb: line 26407 define USBPHY_CTRL_CLR_SFTRST_MASK (0x80000000U)
  10f4e9: line 26408 define USBPHY_CTRL_CLR_SFTRST_SHIFT (31U)
  10f510: line 26409 define USBPHY_CTRL_CLR_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_CLR_SFTRST_SHIFT)) & USBPHY_CTRL_CLR_SFTRST_MASK)
  10f58c: line 26414 define USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_MASK (0x1U)
  10f5bd: line 26415 define USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_SHIFT (0U)
  10f5ed: line 26416 define USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_SHIFT)) & USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_MASK)
  10f687: line 26417 define USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_MASK (0x2U)
  10f6ba: line 26418 define USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_SHIFT (1U)
  10f6ec: line 26419 define USBPHY_CTRL_TOG_ENHOSTDISCONDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_SHIFT)) & USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_MASK)
  10f78c: line 26420 define USBPHY_CTRL_TOG_ENIRQHOSTDISCON_MASK (0x4U)
  10f7bc: line 26421 define USBPHY_CTRL_TOG_ENIRQHOSTDISCON_SHIFT (2U)
  10f7eb: line 26422 define USBPHY_CTRL_TOG_ENIRQHOSTDISCON(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENIRQHOSTDISCON_SHIFT)) & USBPHY_CTRL_TOG_ENIRQHOSTDISCON_MASK)
  10f882: line 26423 define USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_MASK (0x8U)
  10f8b7: line 26424 define USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_SHIFT (3U)
  10f8eb: line 26425 define USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_SHIFT)) & USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_MASK)
  10f991: line 26426 define USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_MASK (0x10U)
  10f9c4: line 26427 define USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_SHIFT (4U)
  10f9f5: line 26428 define USBPHY_CTRL_TOG_ENDEVPLUGINDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_SHIFT)) & USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_MASK)
  10fa92: line 26429 define USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_MASK (0x20U)
  10fac6: line 26430 define USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_SHIFT (5U)
  10faf8: line 26431 define USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_SHIFT)) & USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_MASK)
  10fb98: line 26432 define USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_MASK (0x40U)
  10fbc8: line 26433 define USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_SHIFT (6U)
  10fbf6: line 26434 define USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_SHIFT)) & USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_MASK)
  10fc8a: line 26435 define USBPHY_CTRL_TOG_ENOTGIDDETECT_MASK (0x80U)
  10fcb9: line 26436 define USBPHY_CTRL_TOG_ENOTGIDDETECT_SHIFT (7U)
  10fce6: line 26437 define USBPHY_CTRL_TOG_ENOTGIDDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENOTGIDDETECT_SHIFT)) & USBPHY_CTRL_TOG_ENOTGIDDETECT_MASK)
  10fd77: line 26438 define USBPHY_CTRL_TOG_RESUMEIRQSTICKY_MASK (0x100U)
  10fda9: line 26439 define USBPHY_CTRL_TOG_RESUMEIRQSTICKY_SHIFT (8U)
  10fdd8: line 26440 define USBPHY_CTRL_TOG_RESUMEIRQSTICKY(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_RESUMEIRQSTICKY_SHIFT)) & USBPHY_CTRL_TOG_RESUMEIRQSTICKY_MASK)
  10fe6f: line 26441 define USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_MASK (0x200U)
  10fea3: line 26442 define USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_SHIFT (9U)
  10fed4: line 26443 define USBPHY_CTRL_TOG_ENIRQRESUMEDETECT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_SHIFT)) & USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_MASK)
  10ff71: line 26444 define USBPHY_CTRL_TOG_RESUME_IRQ_MASK (0x400U)
  10ff9e: line 26445 define USBPHY_CTRL_TOG_RESUME_IRQ_SHIFT (10U)
  10ffc9: line 26446 define USBPHY_CTRL_TOG_RESUME_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_RESUME_IRQ_SHIFT)) & USBPHY_CTRL_TOG_RESUME_IRQ_MASK)
  110051: line 26447 define USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_MASK (0x800U)
  110082: line 26448 define USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_SHIFT (11U)
  1100b1: line 26449 define USBPHY_CTRL_TOG_ENIRQDEVPLUGIN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_SHIFT)) & USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_MASK)
  110145: line 26450 define USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_MASK (0x1000U)
  110176: line 26451 define USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_SHIFT (12U)
  1101a4: line 26452 define USBPHY_CTRL_TOG_DEVPLUGIN_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_SHIFT)) & USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_MASK)
  110235: line 26453 define USBPHY_CTRL_TOG_DATA_ON_LRADC_MASK (0x2000U)
  110266: line 26454 define USBPHY_CTRL_TOG_DATA_ON_LRADC_SHIFT (13U)
  110294: line 26455 define USBPHY_CTRL_TOG_DATA_ON_LRADC(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_DATA_ON_LRADC_SHIFT)) & USBPHY_CTRL_TOG_DATA_ON_LRADC_MASK)
  110325: line 26456 define USBPHY_CTRL_TOG_ENUTMILEVEL2_MASK (0x4000U)
  110355: line 26457 define USBPHY_CTRL_TOG_ENUTMILEVEL2_SHIFT (14U)
  110382: line 26458 define USBPHY_CTRL_TOG_ENUTMILEVEL2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENUTMILEVEL2_SHIFT)) & USBPHY_CTRL_TOG_ENUTMILEVEL2_MASK)
  110410: line 26459 define USBPHY_CTRL_TOG_ENUTMILEVEL3_MASK (0x8000U)
  110440: line 26460 define USBPHY_CTRL_TOG_ENUTMILEVEL3_SHIFT (15U)
  11046d: line 26461 define USBPHY_CTRL_TOG_ENUTMILEVEL3(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENUTMILEVEL3_SHIFT)) & USBPHY_CTRL_TOG_ENUTMILEVEL3_MASK)
  1104fb: line 26462 define USBPHY_CTRL_TOG_ENIRQWAKEUP_MASK (0x10000U)
  11052b: line 26463 define USBPHY_CTRL_TOG_ENIRQWAKEUP_SHIFT (16U)
  110557: line 26464 define USBPHY_CTRL_TOG_ENIRQWAKEUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENIRQWAKEUP_SHIFT)) & USBPHY_CTRL_TOG_ENIRQWAKEUP_MASK)
  1105e2: line 26465 define USBPHY_CTRL_TOG_WAKEUP_IRQ_MASK (0x20000U)
  110611: line 26466 define USBPHY_CTRL_TOG_WAKEUP_IRQ_SHIFT (17U)
  11063c: line 26467 define USBPHY_CTRL_TOG_WAKEUP_IRQ(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_WAKEUP_IRQ_SHIFT)) & USBPHY_CTRL_TOG_WAKEUP_IRQ_MASK)
  1106c4: line 26468 define USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL_MASK (0x40000U)
  1106f9: line 26469 define USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL_SHIFT (18U)
  11072a: line 26470 define USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL_SHIFT)) & USBPHY_CTRL_TOG_ENAUTO_PWRON_PLL_MASK)
  1107c4: line 26471 define USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_MASK (0x80000U)
  1107fa: line 26472 define USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_SHIFT (19U)
  11082c: line 26473 define USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_SHIFT)) & USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_MASK)
  1108c9: line 26474 define USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_MASK (0x100000U)
  110900: line 26475 define USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_SHIFT (20U)
  110932: line 26476 define USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_SHIFT)) & USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_MASK)
  1109cf: line 26477 define USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_MASK (0x200000U)
  110a03: line 26478 define USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_SHIFT (21U)
  110a32: line 26479 define USBPHY_CTRL_TOG_ENDPDMCHG_WKUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_SHIFT)) & USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_MASK)
  110ac6: line 26480 define USBPHY_CTRL_TOG_ENIDCHG_WKUP_MASK (0x400000U)
  110af8: line 26481 define USBPHY_CTRL_TOG_ENIDCHG_WKUP_SHIFT (22U)
  110b25: line 26482 define USBPHY_CTRL_TOG_ENIDCHG_WKUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENIDCHG_WKUP_SHIFT)) & USBPHY_CTRL_TOG_ENIDCHG_WKUP_MASK)
  110bb3: line 26483 define USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_MASK (0x800000U)
  110be7: line 26484 define USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_SHIFT (23U)
  110c16: line 26485 define USBPHY_CTRL_TOG_ENVBUSCHG_WKUP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_SHIFT)) & USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_MASK)
  110caa: line 26486 define USBPHY_CTRL_TOG_FSDLL_RST_EN_MASK (0x1000000U)
  110cdd: line 26487 define USBPHY_CTRL_TOG_FSDLL_RST_EN_SHIFT (24U)
  110d0a: line 26488 define USBPHY_CTRL_TOG_FSDLL_RST_EN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_FSDLL_RST_EN_SHIFT)) & USBPHY_CTRL_TOG_FSDLL_RST_EN_MASK)
  110d98: line 26489 define USBPHY_CTRL_TOG_RSVD1_MASK (0x6000000U)
  110dc4: line 26490 define USBPHY_CTRL_TOG_RSVD1_SHIFT (25U)
  110dea: line 26491 define USBPHY_CTRL_TOG_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_RSVD1_SHIFT)) & USBPHY_CTRL_TOG_RSVD1_MASK)
  110e63: line 26492 define USBPHY_CTRL_TOG_OTG_ID_VALUE_MASK (0x8000000U)
  110e96: line 26493 define USBPHY_CTRL_TOG_OTG_ID_VALUE_SHIFT (27U)
  110ec3: line 26494 define USBPHY_CTRL_TOG_OTG_ID_VALUE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_OTG_ID_VALUE_SHIFT)) & USBPHY_CTRL_TOG_OTG_ID_VALUE_MASK)
  110f51: line 26495 define USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_MASK (0x10000000U)
  110f8a: line 26496 define USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_SHIFT (28U)
  110fbc: line 26497 define USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_SHIFT)) & USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_MASK)
  111059: line 26498 define USBPHY_CTRL_TOG_UTMI_SUSPENDM_MASK (0x20000000U)
  11108e: line 26499 define USBPHY_CTRL_TOG_UTMI_SUSPENDM_SHIFT (29U)
  1110bc: line 26500 define USBPHY_CTRL_TOG_UTMI_SUSPENDM(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_UTMI_SUSPENDM_SHIFT)) & USBPHY_CTRL_TOG_UTMI_SUSPENDM_MASK)
  11114d: line 26501 define USBPHY_CTRL_TOG_CLKGATE_MASK (0x40000000U)
  11117c: line 26502 define USBPHY_CTRL_TOG_CLKGATE_SHIFT (30U)
  1111a4: line 26503 define USBPHY_CTRL_TOG_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_CLKGATE_SHIFT)) & USBPHY_CTRL_TOG_CLKGATE_MASK)
  111223: line 26504 define USBPHY_CTRL_TOG_SFTRST_MASK (0x80000000U)
  111251: line 26505 define USBPHY_CTRL_TOG_SFTRST_SHIFT (31U)
  111278: line 26506 define USBPHY_CTRL_TOG_SFTRST(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_CTRL_TOG_SFTRST_SHIFT)) & USBPHY_CTRL_TOG_SFTRST_MASK)
  1112f4: line 26511 define USBPHY_STATUS_RSVD0_MASK (0x7U)
  111318: line 26512 define USBPHY_STATUS_RSVD0_SHIFT (0U)
  11133b: line 26513 define USBPHY_STATUS_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_RSVD0_SHIFT)) & USBPHY_STATUS_RSVD0_MASK)
  1113ae: line 26514 define USBPHY_STATUS_HOSTDISCONDETECT_STATUS_MASK (0x8U)
  1113e4: line 26515 define USBPHY_STATUS_HOSTDISCONDETECT_STATUS_SHIFT (3U)
  111419: line 26516 define USBPHY_STATUS_HOSTDISCONDETECT_STATUS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_HOSTDISCONDETECT_STATUS_SHIFT)) & USBPHY_STATUS_HOSTDISCONDETECT_STATUS_MASK)
  1114c2: line 26517 define USBPHY_STATUS_RSVD1_MASK (0x30U)
  1114e7: line 26518 define USBPHY_STATUS_RSVD1_SHIFT (4U)
  11150a: line 26519 define USBPHY_STATUS_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_RSVD1_SHIFT)) & USBPHY_STATUS_RSVD1_MASK)
  11157d: line 26520 define USBPHY_STATUS_DEVPLUGIN_STATUS_MASK (0x40U)
  1115ad: line 26521 define USBPHY_STATUS_DEVPLUGIN_STATUS_SHIFT (6U)
  1115db: line 26522 define USBPHY_STATUS_DEVPLUGIN_STATUS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_DEVPLUGIN_STATUS_SHIFT)) & USBPHY_STATUS_DEVPLUGIN_STATUS_MASK)
  11166f: line 26523 define USBPHY_STATUS_RSVD2_MASK (0x80U)
  111694: line 26524 define USBPHY_STATUS_RSVD2_SHIFT (7U)
  1116b7: line 26525 define USBPHY_STATUS_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_RSVD2_SHIFT)) & USBPHY_STATUS_RSVD2_MASK)
  11172a: line 26526 define USBPHY_STATUS_OTGID_STATUS_MASK (0x100U)
  111757: line 26527 define USBPHY_STATUS_OTGID_STATUS_SHIFT (8U)
  111781: line 26528 define USBPHY_STATUS_OTGID_STATUS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_OTGID_STATUS_SHIFT)) & USBPHY_STATUS_OTGID_STATUS_MASK)
  111809: line 26529 define USBPHY_STATUS_RSVD3_MASK (0x200U)
  11182f: line 26530 define USBPHY_STATUS_RSVD3_SHIFT (9U)
  111852: line 26531 define USBPHY_STATUS_RSVD3(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_RSVD3_SHIFT)) & USBPHY_STATUS_RSVD3_MASK)
  1118c5: line 26532 define USBPHY_STATUS_RESUME_STATUS_MASK (0x400U)
  1118f3: line 26533 define USBPHY_STATUS_RESUME_STATUS_SHIFT (10U)
  11191f: line 26534 define USBPHY_STATUS_RESUME_STATUS(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_RESUME_STATUS_SHIFT)) & USBPHY_STATUS_RESUME_STATUS_MASK)
  1119aa: line 26535 define USBPHY_STATUS_RSVD4_MASK (0xFFFFF800U)
  1119d5: line 26536 define USBPHY_STATUS_RSVD4_SHIFT (11U)
  1119f9: line 26537 define USBPHY_STATUS_RSVD4(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_STATUS_RSVD4_SHIFT)) & USBPHY_STATUS_RSVD4_MASK)
  111a6c: line 26542 define USBPHY_DEBUG_OTGIDPIOLOCK_MASK (0x1U)
  111a96: line 26543 define USBPHY_DEBUG_OTGIDPIOLOCK_SHIFT (0U)
  111abf: line 26544 define USBPHY_DEBUG_OTGIDPIOLOCK(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_OTGIDPIOLOCK_SHIFT)) & USBPHY_DEBUG_OTGIDPIOLOCK_MASK)
  111b44: line 26545 define USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_MASK (0x2U)
  111b76: line 26546 define USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_SHIFT (1U)
  111ba7: line 26547 define USBPHY_DEBUG_DEBUG_INTERFACE_HOLD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_SHIFT)) & USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_MASK)
  111c44: line 26548 define USBPHY_DEBUG_HSTPULLDOWN_MASK (0xCU)
  111c6d: line 26549 define USBPHY_DEBUG_HSTPULLDOWN_SHIFT (2U)
  111c95: line 26550 define USBPHY_DEBUG_HSTPULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_HSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_HSTPULLDOWN_MASK)
  111d17: line 26551 define USBPHY_DEBUG_ENHSTPULLDOWN_MASK (0x30U)
  111d43: line 26552 define USBPHY_DEBUG_ENHSTPULLDOWN_SHIFT (4U)
  111d6d: line 26553 define USBPHY_DEBUG_ENHSTPULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_ENHSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_ENHSTPULLDOWN_MASK)
  111df5: line 26554 define USBPHY_DEBUG_RSVD0_MASK (0xC0U)
  111e19: line 26555 define USBPHY_DEBUG_RSVD0_SHIFT (6U)
  111e3b: line 26556 define USBPHY_DEBUG_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_RSVD0_SHIFT)) & USBPHY_DEBUG_RSVD0_MASK)
  111eab: line 26557 define USBPHY_DEBUG_TX2RXCOUNT_MASK (0xF00U)
  111ed5: line 26558 define USBPHY_DEBUG_TX2RXCOUNT_SHIFT (8U)
  111efc: line 26559 define USBPHY_DEBUG_TX2RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_TX2RXCOUNT_MASK)
  111f7b: line 26560 define USBPHY_DEBUG_ENTX2RXCOUNT_MASK (0x1000U)
  111fa8: line 26561 define USBPHY_DEBUG_ENTX2RXCOUNT_SHIFT (12U)
  111fd2: line 26562 define USBPHY_DEBUG_ENTX2RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_ENTX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_ENTX2RXCOUNT_MASK)
  112057: line 26563 define USBPHY_DEBUG_RSVD1_MASK (0xE000U)
  11207d: line 26564 define USBPHY_DEBUG_RSVD1_SHIFT (13U)
  1120a0: line 26565 define USBPHY_DEBUG_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_RSVD1_SHIFT)) & USBPHY_DEBUG_RSVD1_MASK)
  112110: line 26566 define USBPHY_DEBUG_SQUELCHRESETCOUNT_MASK (0x1F0000U)
  112144: line 26567 define USBPHY_DEBUG_SQUELCHRESETCOUNT_SHIFT (16U)
  112173: line 26568 define USBPHY_DEBUG_SQUELCHRESETCOUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SQUELCHRESETCOUNT_SHIFT)) & USBPHY_DEBUG_SQUELCHRESETCOUNT_MASK)
  112207: line 26569 define USBPHY_DEBUG_RSVD2_MASK (0xE00000U)
  11222f: line 26570 define USBPHY_DEBUG_RSVD2_SHIFT (21U)
  112252: line 26571 define USBPHY_DEBUG_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_RSVD2_SHIFT)) & USBPHY_DEBUG_RSVD2_MASK)
  1122c2: line 26572 define USBPHY_DEBUG_ENSQUELCHRESET_MASK (0x1000000U)
  1122f4: line 26573 define USBPHY_DEBUG_ENSQUELCHRESET_SHIFT (24U)
  112320: line 26574 define USBPHY_DEBUG_ENSQUELCHRESET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_ENSQUELCHRESET_SHIFT)) & USBPHY_DEBUG_ENSQUELCHRESET_MASK)
  1123ab: line 26575 define USBPHY_DEBUG_SQUELCHRESETLENGTH_MASK (0x1E000000U)
  1123e2: line 26576 define USBPHY_DEBUG_SQUELCHRESETLENGTH_SHIFT (25U)
  112412: line 26577 define USBPHY_DEBUG_SQUELCHRESETLENGTH(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SQUELCHRESETLENGTH_SHIFT)) & USBPHY_DEBUG_SQUELCHRESETLENGTH_MASK)
  1124a9: line 26578 define USBPHY_DEBUG_HOST_RESUME_DEBUG_MASK (0x20000000U)
  1124df: line 26579 define USBPHY_DEBUG_HOST_RESUME_DEBUG_SHIFT (29U)
  11250e: line 26580 define USBPHY_DEBUG_HOST_RESUME_DEBUG(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_HOST_RESUME_DEBUG_SHIFT)) & USBPHY_DEBUG_HOST_RESUME_DEBUG_MASK)
  1125a2: line 26581 define USBPHY_DEBUG_CLKGATE_MASK (0x40000000U)
  1125ce: line 26582 define USBPHY_DEBUG_CLKGATE_SHIFT (30U)
  1125f3: line 26583 define USBPHY_DEBUG_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLKGATE_SHIFT)) & USBPHY_DEBUG_CLKGATE_MASK)
  112669: line 26584 define USBPHY_DEBUG_RSVD3_MASK (0x80000000U)
  112693: line 26585 define USBPHY_DEBUG_RSVD3_SHIFT (31U)
  1126b6: line 26586 define USBPHY_DEBUG_RSVD3(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_RSVD3_SHIFT)) & USBPHY_DEBUG_RSVD3_MASK)
  112726: line 26591 define USBPHY_DEBUG_SET_OTGIDPIOLOCK_MASK (0x1U)
  112754: line 26592 define USBPHY_DEBUG_SET_OTGIDPIOLOCK_SHIFT (0U)
  112781: line 26593 define USBPHY_DEBUG_SET_OTGIDPIOLOCK(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_OTGIDPIOLOCK_SHIFT)) & USBPHY_DEBUG_SET_OTGIDPIOLOCK_MASK)
  112812: line 26594 define USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_MASK (0x2U)
  112848: line 26595 define USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_SHIFT (1U)
  11287d: line 26596 define USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_SHIFT)) & USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_MASK)
  112926: line 26597 define USBPHY_DEBUG_SET_HSTPULLDOWN_MASK (0xCU)
  112953: line 26598 define USBPHY_DEBUG_SET_HSTPULLDOWN_SHIFT (2U)
  11297f: line 26599 define USBPHY_DEBUG_SET_HSTPULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_HSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_SET_HSTPULLDOWN_MASK)
  112a0d: line 26600 define USBPHY_DEBUG_SET_ENHSTPULLDOWN_MASK (0x30U)
  112a3d: line 26601 define USBPHY_DEBUG_SET_ENHSTPULLDOWN_SHIFT (4U)
  112a6b: line 26602 define USBPHY_DEBUG_SET_ENHSTPULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_ENHSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_SET_ENHSTPULLDOWN_MASK)
  112aff: line 26603 define USBPHY_DEBUG_SET_RSVD0_MASK (0xC0U)
  112b27: line 26604 define USBPHY_DEBUG_SET_RSVD0_SHIFT (6U)
  112b4d: line 26605 define USBPHY_DEBUG_SET_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_RSVD0_SHIFT)) & USBPHY_DEBUG_SET_RSVD0_MASK)
  112bc9: line 26606 define USBPHY_DEBUG_SET_TX2RXCOUNT_MASK (0xF00U)
  112bf7: line 26607 define USBPHY_DEBUG_SET_TX2RXCOUNT_SHIFT (8U)
  112c22: line 26608 define USBPHY_DEBUG_SET_TX2RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_TX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_SET_TX2RXCOUNT_MASK)
  112cad: line 26609 define USBPHY_DEBUG_SET_ENTX2RXCOUNT_MASK (0x1000U)
  112cde: line 26610 define USBPHY_DEBUG_SET_ENTX2RXCOUNT_SHIFT (12U)
  112d0c: line 26611 define USBPHY_DEBUG_SET_ENTX2RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_ENTX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_SET_ENTX2RXCOUNT_MASK)
  112d9d: line 26612 define USBPHY_DEBUG_SET_RSVD1_MASK (0xE000U)
  112dc7: line 26613 define USBPHY_DEBUG_SET_RSVD1_SHIFT (13U)
  112dee: line 26614 define USBPHY_DEBUG_SET_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_RSVD1_SHIFT)) & USBPHY_DEBUG_SET_RSVD1_MASK)
  112e6a: line 26615 define USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_MASK (0x1F0000U)
  112ea2: line 26616 define USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_SHIFT (16U)
  112ed5: line 26617 define USBPHY_DEBUG_SET_SQUELCHRESETCOUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_SHIFT)) & USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_MASK)
  112f75: line 26618 define USBPHY_DEBUG_SET_RSVD2_MASK (0xE00000U)
  112fa1: line 26619 define USBPHY_DEBUG_SET_RSVD2_SHIFT (21U)
  112fc8: line 26620 define USBPHY_DEBUG_SET_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_RSVD2_SHIFT)) & USBPHY_DEBUG_SET_RSVD2_MASK)
  113044: line 26621 define USBPHY_DEBUG_SET_ENSQUELCHRESET_MASK (0x1000000U)
  11307a: line 26622 define USBPHY_DEBUG_SET_ENSQUELCHRESET_SHIFT (24U)
  1130aa: line 26623 define USBPHY_DEBUG_SET_ENSQUELCHRESET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_ENSQUELCHRESET_SHIFT)) & USBPHY_DEBUG_SET_ENSQUELCHRESET_MASK)
  113141: line 26624 define USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_MASK (0x1E000000U)
  11317c: line 26625 define USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_SHIFT (25U)
  1131b0: line 26626 define USBPHY_DEBUG_SET_SQUELCHRESETLENGTH(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_SHIFT)) & USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_MASK)
  113253: line 26627 define USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_MASK (0x20000000U)
  11328d: line 26628 define USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_SHIFT (29U)
  1132c0: line 26629 define USBPHY_DEBUG_SET_HOST_RESUME_DEBUG(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_SHIFT)) & USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_MASK)
  113360: line 26630 define USBPHY_DEBUG_SET_CLKGATE_MASK (0x40000000U)
  113390: line 26631 define USBPHY_DEBUG_SET_CLKGATE_SHIFT (30U)
  1133b9: line 26632 define USBPHY_DEBUG_SET_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_CLKGATE_SHIFT)) & USBPHY_DEBUG_SET_CLKGATE_MASK)
  11343b: line 26633 define USBPHY_DEBUG_SET_RSVD3_MASK (0x80000000U)
  113469: line 26634 define USBPHY_DEBUG_SET_RSVD3_SHIFT (31U)
  113490: line 26635 define USBPHY_DEBUG_SET_RSVD3(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_SET_RSVD3_SHIFT)) & USBPHY_DEBUG_SET_RSVD3_MASK)
  11350c: line 26640 define USBPHY_DEBUG_CLR_OTGIDPIOLOCK_MASK (0x1U)
  11353a: line 26641 define USBPHY_DEBUG_CLR_OTGIDPIOLOCK_SHIFT (0U)
  113567: line 26642 define USBPHY_DEBUG_CLR_OTGIDPIOLOCK(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_OTGIDPIOLOCK_SHIFT)) & USBPHY_DEBUG_CLR_OTGIDPIOLOCK_MASK)
  1135f8: line 26643 define USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_MASK (0x2U)
  11362e: line 26644 define USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_SHIFT (1U)
  113663: line 26645 define USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_SHIFT)) & USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_MASK)
  11370c: line 26646 define USBPHY_DEBUG_CLR_HSTPULLDOWN_MASK (0xCU)
  113739: line 26647 define USBPHY_DEBUG_CLR_HSTPULLDOWN_SHIFT (2U)
  113765: line 26648 define USBPHY_DEBUG_CLR_HSTPULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_HSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_CLR_HSTPULLDOWN_MASK)
  1137f3: line 26649 define USBPHY_DEBUG_CLR_ENHSTPULLDOWN_MASK (0x30U)
  113823: line 26650 define USBPHY_DEBUG_CLR_ENHSTPULLDOWN_SHIFT (4U)
  113851: line 26651 define USBPHY_DEBUG_CLR_ENHSTPULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_ENHSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_CLR_ENHSTPULLDOWN_MASK)
  1138e5: line 26652 define USBPHY_DEBUG_CLR_RSVD0_MASK (0xC0U)
  11390d: line 26653 define USBPHY_DEBUG_CLR_RSVD0_SHIFT (6U)
  113933: line 26654 define USBPHY_DEBUG_CLR_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_RSVD0_SHIFT)) & USBPHY_DEBUG_CLR_RSVD0_MASK)
  1139af: line 26655 define USBPHY_DEBUG_CLR_TX2RXCOUNT_MASK (0xF00U)
  1139dd: line 26656 define USBPHY_DEBUG_CLR_TX2RXCOUNT_SHIFT (8U)
  113a08: line 26657 define USBPHY_DEBUG_CLR_TX2RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_TX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_CLR_TX2RXCOUNT_MASK)
  113a93: line 26658 define USBPHY_DEBUG_CLR_ENTX2RXCOUNT_MASK (0x1000U)
  113ac4: line 26659 define USBPHY_DEBUG_CLR_ENTX2RXCOUNT_SHIFT (12U)
  113af2: line 26660 define USBPHY_DEBUG_CLR_ENTX2RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_ENTX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_CLR_ENTX2RXCOUNT_MASK)
  113b83: line 26661 define USBPHY_DEBUG_CLR_RSVD1_MASK (0xE000U)
  113bad: line 26662 define USBPHY_DEBUG_CLR_RSVD1_SHIFT (13U)
  113bd4: line 26663 define USBPHY_DEBUG_CLR_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_RSVD1_SHIFT)) & USBPHY_DEBUG_CLR_RSVD1_MASK)
  113c50: line 26664 define USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_MASK (0x1F0000U)
  113c88: line 26665 define USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_SHIFT (16U)
  113cbb: line 26666 define USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_SHIFT)) & USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_MASK)
  113d5b: line 26667 define USBPHY_DEBUG_CLR_RSVD2_MASK (0xE00000U)
  113d87: line 26668 define USBPHY_DEBUG_CLR_RSVD2_SHIFT (21U)
  113dae: line 26669 define USBPHY_DEBUG_CLR_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_RSVD2_SHIFT)) & USBPHY_DEBUG_CLR_RSVD2_MASK)
  113e2a: line 26670 define USBPHY_DEBUG_CLR_ENSQUELCHRESET_MASK (0x1000000U)
  113e60: line 26671 define USBPHY_DEBUG_CLR_ENSQUELCHRESET_SHIFT (24U)
  113e90: line 26672 define USBPHY_DEBUG_CLR_ENSQUELCHRESET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_ENSQUELCHRESET_SHIFT)) & USBPHY_DEBUG_CLR_ENSQUELCHRESET_MASK)
  113f27: line 26673 define USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_MASK (0x1E000000U)
  113f62: line 26674 define USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_SHIFT (25U)
  113f96: line 26675 define USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_SHIFT)) & USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_MASK)
  114039: line 26676 define USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_MASK (0x20000000U)
  114073: line 26677 define USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_SHIFT (29U)
  1140a6: line 26678 define USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_SHIFT)) & USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_MASK)
  114146: line 26679 define USBPHY_DEBUG_CLR_CLKGATE_MASK (0x40000000U)
  114176: line 26680 define USBPHY_DEBUG_CLR_CLKGATE_SHIFT (30U)
  11419f: line 26681 define USBPHY_DEBUG_CLR_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_CLKGATE_SHIFT)) & USBPHY_DEBUG_CLR_CLKGATE_MASK)
  114221: line 26682 define USBPHY_DEBUG_CLR_RSVD3_MASK (0x80000000U)
  11424f: line 26683 define USBPHY_DEBUG_CLR_RSVD3_SHIFT (31U)
  114276: line 26684 define USBPHY_DEBUG_CLR_RSVD3(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_CLR_RSVD3_SHIFT)) & USBPHY_DEBUG_CLR_RSVD3_MASK)
  1142f2: line 26689 define USBPHY_DEBUG_TOG_OTGIDPIOLOCK_MASK (0x1U)
  114320: line 26690 define USBPHY_DEBUG_TOG_OTGIDPIOLOCK_SHIFT (0U)
  11434d: line 26691 define USBPHY_DEBUG_TOG_OTGIDPIOLOCK(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_OTGIDPIOLOCK_SHIFT)) & USBPHY_DEBUG_TOG_OTGIDPIOLOCK_MASK)
  1143de: line 26692 define USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_MASK (0x2U)
  114414: line 26693 define USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_SHIFT (1U)
  114449: line 26694 define USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_SHIFT)) & USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_MASK)
  1144f2: line 26695 define USBPHY_DEBUG_TOG_HSTPULLDOWN_MASK (0xCU)
  11451f: line 26696 define USBPHY_DEBUG_TOG_HSTPULLDOWN_SHIFT (2U)
  11454b: line 26697 define USBPHY_DEBUG_TOG_HSTPULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_HSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_TOG_HSTPULLDOWN_MASK)
  1145d9: line 26698 define USBPHY_DEBUG_TOG_ENHSTPULLDOWN_MASK (0x30U)
  114609: line 26699 define USBPHY_DEBUG_TOG_ENHSTPULLDOWN_SHIFT (4U)
  114637: line 26700 define USBPHY_DEBUG_TOG_ENHSTPULLDOWN(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_ENHSTPULLDOWN_SHIFT)) & USBPHY_DEBUG_TOG_ENHSTPULLDOWN_MASK)
  1146cb: line 26701 define USBPHY_DEBUG_TOG_RSVD0_MASK (0xC0U)
  1146f3: line 26702 define USBPHY_DEBUG_TOG_RSVD0_SHIFT (6U)
  114719: line 26703 define USBPHY_DEBUG_TOG_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_RSVD0_SHIFT)) & USBPHY_DEBUG_TOG_RSVD0_MASK)
  114795: line 26704 define USBPHY_DEBUG_TOG_TX2RXCOUNT_MASK (0xF00U)
  1147c3: line 26705 define USBPHY_DEBUG_TOG_TX2RXCOUNT_SHIFT (8U)
  1147ee: line 26706 define USBPHY_DEBUG_TOG_TX2RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_TX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_TOG_TX2RXCOUNT_MASK)
  114879: line 26707 define USBPHY_DEBUG_TOG_ENTX2RXCOUNT_MASK (0x1000U)
  1148aa: line 26708 define USBPHY_DEBUG_TOG_ENTX2RXCOUNT_SHIFT (12U)
  1148d8: line 26709 define USBPHY_DEBUG_TOG_ENTX2RXCOUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_ENTX2RXCOUNT_SHIFT)) & USBPHY_DEBUG_TOG_ENTX2RXCOUNT_MASK)
  114969: line 26710 define USBPHY_DEBUG_TOG_RSVD1_MASK (0xE000U)
  114993: line 26711 define USBPHY_DEBUG_TOG_RSVD1_SHIFT (13U)
  1149ba: line 26712 define USBPHY_DEBUG_TOG_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_RSVD1_SHIFT)) & USBPHY_DEBUG_TOG_RSVD1_MASK)
  114a36: line 26713 define USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_MASK (0x1F0000U)
  114a6e: line 26714 define USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_SHIFT (16U)
  114aa1: line 26715 define USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_SHIFT)) & USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_MASK)
  114b41: line 26716 define USBPHY_DEBUG_TOG_RSVD2_MASK (0xE00000U)
  114b6d: line 26717 define USBPHY_DEBUG_TOG_RSVD2_SHIFT (21U)
  114b94: line 26718 define USBPHY_DEBUG_TOG_RSVD2(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_RSVD2_SHIFT)) & USBPHY_DEBUG_TOG_RSVD2_MASK)
  114c10: line 26719 define USBPHY_DEBUG_TOG_ENSQUELCHRESET_MASK (0x1000000U)
  114c46: line 26720 define USBPHY_DEBUG_TOG_ENSQUELCHRESET_SHIFT (24U)
  114c76: line 26721 define USBPHY_DEBUG_TOG_ENSQUELCHRESET(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_ENSQUELCHRESET_SHIFT)) & USBPHY_DEBUG_TOG_ENSQUELCHRESET_MASK)
  114d0d: line 26722 define USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_MASK (0x1E000000U)
  114d48: line 26723 define USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_SHIFT (25U)
  114d7c: line 26724 define USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_SHIFT)) & USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_MASK)
  114e1f: line 26725 define USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_MASK (0x20000000U)
  114e59: line 26726 define USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_SHIFT (29U)
  114e8c: line 26727 define USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_SHIFT)) & USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_MASK)
  114f2c: line 26728 define USBPHY_DEBUG_TOG_CLKGATE_MASK (0x40000000U)
  114f5c: line 26729 define USBPHY_DEBUG_TOG_CLKGATE_SHIFT (30U)
  114f85: line 26730 define USBPHY_DEBUG_TOG_CLKGATE(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_CLKGATE_SHIFT)) & USBPHY_DEBUG_TOG_CLKGATE_MASK)
  115007: line 26731 define USBPHY_DEBUG_TOG_RSVD3_MASK (0x80000000U)
  115035: line 26732 define USBPHY_DEBUG_TOG_RSVD3_SHIFT (31U)
  11505c: line 26733 define USBPHY_DEBUG_TOG_RSVD3(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG_TOG_RSVD3_SHIFT)) & USBPHY_DEBUG_TOG_RSVD3_MASK)
  1150d8: line 26738 define USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_MASK (0xFFFFU)
  115115: line 26739 define USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_SHIFT (0U)
  11514e: line 26740 define USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_SHIFT)) & USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_MASK)
  115203: line 26741 define USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_MASK (0x3FF0000U)
  115246: line 26742 define USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_SHIFT (16U)
  115283: line 26743 define USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_SHIFT)) & USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_MASK)
  115341: line 26744 define USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_MASK (0xFC000000U)
  11537b: line 26745 define USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_SHIFT (26U)
  1153ae: line 26746 define USBPHY_DEBUG0_STATUS_SQUELCH_COUNT(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_SHIFT)) & USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_MASK)
  11544e: line 26751 define USBPHY_DEBUG1_RSVD0_MASK (0x1FFFU)
  115475: line 26752 define USBPHY_DEBUG1_RSVD0_SHIFT (0U)
  115498: line 26753 define USBPHY_DEBUG1_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_RSVD0_SHIFT)) & USBPHY_DEBUG1_RSVD0_MASK)
  11550b: line 26754 define USBPHY_DEBUG1_ENTAILADJVD_MASK (0x6000U)
  115538: line 26755 define USBPHY_DEBUG1_ENTAILADJVD_SHIFT (13U)
  115562: line 26756 define USBPHY_DEBUG1_ENTAILADJVD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_ENTAILADJVD_SHIFT)) & USBPHY_DEBUG1_ENTAILADJVD_MASK)
  1155e7: line 26757 define USBPHY_DEBUG1_RSVD1_MASK (0xFFFF8000U)
  115612: line 26758 define USBPHY_DEBUG1_RSVD1_SHIFT (15U)
  115636: line 26759 define USBPHY_DEBUG1_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_RSVD1_SHIFT)) & USBPHY_DEBUG1_RSVD1_MASK)
  1156a9: line 26764 define USBPHY_DEBUG1_SET_RSVD0_MASK (0x1FFFU)
  1156d4: line 26765 define USBPHY_DEBUG1_SET_RSVD0_SHIFT (0U)
  1156fb: line 26766 define USBPHY_DEBUG1_SET_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_SET_RSVD0_SHIFT)) & USBPHY_DEBUG1_SET_RSVD0_MASK)
  11577a: line 26767 define USBPHY_DEBUG1_SET_ENTAILADJVD_MASK (0x6000U)
  1157ab: line 26768 define USBPHY_DEBUG1_SET_ENTAILADJVD_SHIFT (13U)
  1157d9: line 26769 define USBPHY_DEBUG1_SET_ENTAILADJVD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_SET_ENTAILADJVD_SHIFT)) & USBPHY_DEBUG1_SET_ENTAILADJVD_MASK)
  11586a: line 26770 define USBPHY_DEBUG1_SET_RSVD1_MASK (0xFFFF8000U)
  115899: line 26771 define USBPHY_DEBUG1_SET_RSVD1_SHIFT (15U)
  1158c1: line 26772 define USBPHY_DEBUG1_SET_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_SET_RSVD1_SHIFT)) & USBPHY_DEBUG1_SET_RSVD1_MASK)
  115940: line 26777 define USBPHY_DEBUG1_CLR_RSVD0_MASK (0x1FFFU)
  11596b: line 26778 define USBPHY_DEBUG1_CLR_RSVD0_SHIFT (0U)
  115992: line 26779 define USBPHY_DEBUG1_CLR_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_CLR_RSVD0_SHIFT)) & USBPHY_DEBUG1_CLR_RSVD0_MASK)
  115a11: line 26780 define USBPHY_DEBUG1_CLR_ENTAILADJVD_MASK (0x6000U)
  115a42: line 26781 define USBPHY_DEBUG1_CLR_ENTAILADJVD_SHIFT (13U)
  115a70: line 26782 define USBPHY_DEBUG1_CLR_ENTAILADJVD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_CLR_ENTAILADJVD_SHIFT)) & USBPHY_DEBUG1_CLR_ENTAILADJVD_MASK)
  115b01: line 26783 define USBPHY_DEBUG1_CLR_RSVD1_MASK (0xFFFF8000U)
  115b30: line 26784 define USBPHY_DEBUG1_CLR_RSVD1_SHIFT (15U)
  115b58: line 26785 define USBPHY_DEBUG1_CLR_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_CLR_RSVD1_SHIFT)) & USBPHY_DEBUG1_CLR_RSVD1_MASK)
  115bd7: line 26790 define USBPHY_DEBUG1_TOG_RSVD0_MASK (0x1FFFU)
  115c02: line 26791 define USBPHY_DEBUG1_TOG_RSVD0_SHIFT (0U)
  115c29: line 26792 define USBPHY_DEBUG1_TOG_RSVD0(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_TOG_RSVD0_SHIFT)) & USBPHY_DEBUG1_TOG_RSVD0_MASK)
  115ca8: line 26793 define USBPHY_DEBUG1_TOG_ENTAILADJVD_MASK (0x6000U)
  115cd9: line 26794 define USBPHY_DEBUG1_TOG_ENTAILADJVD_SHIFT (13U)
  115d07: line 26795 define USBPHY_DEBUG1_TOG_ENTAILADJVD(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_TOG_ENTAILADJVD_SHIFT)) & USBPHY_DEBUG1_TOG_ENTAILADJVD_MASK)
  115d98: line 26796 define USBPHY_DEBUG1_TOG_RSVD1_MASK (0xFFFF8000U)
  115dc7: line 26797 define USBPHY_DEBUG1_TOG_RSVD1_SHIFT (15U)
  115def: line 26798 define USBPHY_DEBUG1_TOG_RSVD1(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_DEBUG1_TOG_RSVD1_SHIFT)) & USBPHY_DEBUG1_TOG_RSVD1_MASK)
  115e6e: line 26803 define USBPHY_VERSION_STEP_MASK (0xFFFFU)
  115e95: line 26804 define USBPHY_VERSION_STEP_SHIFT (0U)
  115eb8: line 26805 define USBPHY_VERSION_STEP(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_VERSION_STEP_SHIFT)) & USBPHY_VERSION_STEP_MASK)
  115f2b: line 26806 define USBPHY_VERSION_MINOR_MASK (0xFF0000U)
  115f55: line 26807 define USBPHY_VERSION_MINOR_SHIFT (16U)
  115f7a: line 26808 define USBPHY_VERSION_MINOR(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_VERSION_MINOR_SHIFT)) & USBPHY_VERSION_MINOR_MASK)
  115ff0: line 26809 define USBPHY_VERSION_MAJOR_MASK (0xFF000000U)
  11601c: line 26810 define USBPHY_VERSION_MAJOR_SHIFT (24U)
  116041: line 26811 define USBPHY_VERSION_MAJOR(x) (((uint32_t)(((uint32_t)(x)) << USBPHY_VERSION_MAJOR_SHIFT)) & USBPHY_VERSION_MAJOR_MASK)
  1160b7: line 26822 define USBPHY1_BASE (0x400D9000u)
  1160d6: line 26824 define USBPHY1 ((USBPHY_Type *)USBPHY1_BASE)
  116100: line 26826 define USBPHY2_BASE (0x400DA000u)
  11611f: line 26828 define USBPHY2 ((USBPHY_Type *)USBPHY2_BASE)
  116149: line 26830 define USBPHY_BASE_ADDRS { 0u, USBPHY1_BASE, USBPHY2_BASE }
  116182: line 26832 define USBPHY_BASE_PTRS { (USBPHY_Type *)0u, USBPHY1, USBPHY2 }
  1161bf: line 26834 define USBPHY_IRQS { NotAvail_IRQn, USB_PHY1_IRQn, USB_PHY2_IRQn }
  1161ff: line 26836 define USBPHY_CTRL_ENDEVPLUGINDET_MASK USBPHY_CTRL_ENDEVPLUGINDETECT_MASK
  116246: line 26837 define USBPHY_CTRL_ENDEVPLUGINDET_SHIFT USBPHY_CTRL_ENDEVPLUGINDETECT_SHIFT
  11628f: line 26838 define USBPHY_CTRL_ENDEVPLUGINDET(x) USBPHY_CTRL_ENDEVPLUGINDETECT(x)
  1162d2: line 26839 define USBPHY_TX_TXCAL45DM_MASK USBPHY_TX_TXCAL45DN_MASK
  116308: line 26840 define USBPHY_TX_TXCAL45DM_SHIFT USBPHY_TX_TXCAL45DN_SHIFT
  116340: line 26841 define USBPHY_TX_TXCAL45DM(x) USBPHY_TX_TXCAL45DN(x)
  116372: line 26893 define USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_MASK (0x7U)
  1163aa: line 26894 define USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_SHIFT (0U)
  1163e1: line 26895 define USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_SHIFT)) & USB_ANALOG_VBUS_DETECT_VBUSVALID_THRESH_MASK)
  116490: line 26896 define USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_MASK (0x100000U)
  1164d1: line 26897 define USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_SHIFT (20U)
  11650d: line 26898 define USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_SHIFT)) & USB_ANALOG_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_MASK)
  1165c8: line 26899 define USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS_MASK (0x4000000U)
  116604: line 26900 define USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS_SHIFT (26U)
  11663a: line 26901 define USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS_SHIFT)) & USB_ANALOG_VBUS_DETECT_DISCHARGE_VBUS_MASK)
  1166e3: line 26902 define USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_MASK (0x8000000U)
  11671c: line 26903 define USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_SHIFT (27U)
  11674f: line 26904 define USB_ANALOG_VBUS_DETECT_CHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_SHIFT)) & USB_ANALOG_VBUS_DETECT_CHARGE_VBUS_MASK)
  1167ef: line 26908 define USB_ANALOG_VBUS_DETECT_COUNT (2U)
  116815: line 26912 define USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK (0x7U)
  116851: line 26913 define USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT (0U)
  11688c: line 26914 define USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT)) & USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK)
  116947: line 26915 define USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_MASK (0x100000U)
  11698c: line 26916 define USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_SHIFT (20U)
  1169cc: line 26917 define USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_SHIFT)) & USB_ANALOG_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_MASK)
  116a93: line 26918 define USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS_MASK (0x4000000U)
  116ad3: line 26919 define USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS_SHIFT (26U)
  116b0d: line 26920 define USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS_SHIFT)) & USB_ANALOG_VBUS_DETECT_SET_DISCHARGE_VBUS_MASK)
  116bc2: line 26921 define USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_MASK (0x8000000U)
  116bff: line 26922 define USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_SHIFT (27U)
  116c36: line 26923 define USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_SHIFT)) & USB_ANALOG_VBUS_DETECT_SET_CHARGE_VBUS_MASK)
  116ce2: line 26927 define USB_ANALOG_VBUS_DETECT_SET_COUNT (2U)
  116d0c: line 26931 define USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK (0x7U)
  116d48: line 26932 define USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT (0U)
  116d83: line 26933 define USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT)) & USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK)
  116e3e: line 26934 define USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_MASK (0x100000U)
  116e83: line 26935 define USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_SHIFT (20U)
  116ec3: line 26936 define USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_SHIFT)) & USB_ANALOG_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_MASK)
  116f8a: line 26937 define USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS_MASK (0x4000000U)
  116fca: line 26938 define USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS_SHIFT (26U)
  117004: line 26939 define USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS_SHIFT)) & USB_ANALOG_VBUS_DETECT_CLR_DISCHARGE_VBUS_MASK)
  1170b9: line 26940 define USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_MASK (0x8000000U)
  1170f6: line 26941 define USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_SHIFT (27U)
  11712d: line 26942 define USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_SHIFT)) & USB_ANALOG_VBUS_DETECT_CLR_CHARGE_VBUS_MASK)
  1171d9: line 26946 define USB_ANALOG_VBUS_DETECT_CLR_COUNT (2U)
  117203: line 26950 define USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK (0x7U)
  11723f: line 26951 define USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT (0U)
  11727a: line 26952 define USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT)) & USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK)
  117335: line 26953 define USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_MASK (0x100000U)
  11737a: line 26954 define USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_SHIFT (20U)
  1173ba: line 26955 define USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_SHIFT)) & USB_ANALOG_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_MASK)
  117481: line 26956 define USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS_MASK (0x4000000U)
  1174c1: line 26957 define USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS_SHIFT (26U)
  1174fb: line 26958 define USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS_SHIFT)) & USB_ANALOG_VBUS_DETECT_TOG_DISCHARGE_VBUS_MASK)
  1175b0: line 26959 define USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_MASK (0x8000000U)
  1175ed: line 26960 define USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_SHIFT (27U)
  117624: line 26961 define USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_SHIFT)) & USB_ANALOG_VBUS_DETECT_TOG_CHARGE_VBUS_MASK)
  1176d0: line 26965 define USB_ANALOG_VBUS_DETECT_TOG_COUNT (2U)
  1176fa: line 26969 define USB_ANALOG_CHRG_DETECT_CHK_CONTACT_MASK (0x40000U)
  117731: line 26970 define USB_ANALOG_CHRG_DETECT_CHK_CONTACT_SHIFT (18U)
  117764: line 26971 define USB_ANALOG_CHRG_DETECT_CHK_CONTACT(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_CHK_CONTACT_SHIFT)) & USB_ANALOG_CHRG_DETECT_CHK_CONTACT_MASK)
  117804: line 26972 define USB_ANALOG_CHRG_DETECT_CHK_CHRG_B_MASK (0x80000U)
  11783a: line 26973 define USB_ANALOG_CHRG_DETECT_CHK_CHRG_B_SHIFT (19U)
  11786c: line 26974 define USB_ANALOG_CHRG_DETECT_CHK_CHRG_B(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_CHK_CHRG_B_SHIFT)) & USB_ANALOG_CHRG_DETECT_CHK_CHRG_B_MASK)
  117909: line 26975 define USB_ANALOG_CHRG_DETECT_EN_B_MASK (0x100000U)
  11793a: line 26976 define USB_ANALOG_CHRG_DETECT_EN_B_SHIFT (20U)
  117966: line 26977 define USB_ANALOG_CHRG_DETECT_EN_B(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_EN_B_SHIFT)) & USB_ANALOG_CHRG_DETECT_EN_B_MASK)
  1179f1: line 26981 define USB_ANALOG_CHRG_DETECT_COUNT (2U)
  117a17: line 26985 define USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_MASK (0x40000U)
  117a52: line 26986 define USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_SHIFT (18U)
  117a89: line 26987 define USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_SHIFT)) & USB_ANALOG_CHRG_DETECT_SET_CHK_CONTACT_MASK)
  117b35: line 26988 define USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B_MASK (0x80000U)
  117b6f: line 26989 define USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B_SHIFT (19U)
  117ba5: line 26990 define USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B_SHIFT)) & USB_ANALOG_CHRG_DETECT_SET_CHK_CHRG_B_MASK)
  117c4e: line 26991 define USB_ANALOG_CHRG_DETECT_SET_EN_B_MASK (0x100000U)
  117c83: line 26992 define USB_ANALOG_CHRG_DETECT_SET_EN_B_SHIFT (20U)
  117cb3: line 26993 define USB_ANALOG_CHRG_DETECT_SET_EN_B(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_SET_EN_B_SHIFT)) & USB_ANALOG_CHRG_DETECT_SET_EN_B_MASK)
  117d4a: line 26997 define USB_ANALOG_CHRG_DETECT_SET_COUNT (2U)
  117d74: line 27001 define USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_MASK (0x40000U)
  117daf: line 27002 define USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_SHIFT (18U)
  117de6: line 27003 define USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_SHIFT)) & USB_ANALOG_CHRG_DETECT_CLR_CHK_CONTACT_MASK)
  117e92: line 27004 define USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B_MASK (0x80000U)
  117ecc: line 27005 define USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B_SHIFT (19U)
  117f02: line 27006 define USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B_SHIFT)) & USB_ANALOG_CHRG_DETECT_CLR_CHK_CHRG_B_MASK)
  117fab: line 27007 define USB_ANALOG_CHRG_DETECT_CLR_EN_B_MASK (0x100000U)
  117fe0: line 27008 define USB_ANALOG_CHRG_DETECT_CLR_EN_B_SHIFT (20U)
  118010: line 27009 define USB_ANALOG_CHRG_DETECT_CLR_EN_B(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_CLR_EN_B_SHIFT)) & USB_ANALOG_CHRG_DETECT_CLR_EN_B_MASK)
  1180a7: line 27013 define USB_ANALOG_CHRG_DETECT_CLR_COUNT (2U)
  1180d1: line 27017 define USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_MASK (0x40000U)
  11810c: line 27018 define USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_SHIFT (18U)
  118143: line 27019 define USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_SHIFT)) & USB_ANALOG_CHRG_DETECT_TOG_CHK_CONTACT_MASK)
  1181ef: line 27020 define USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B_MASK (0x80000U)
  118229: line 27021 define USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B_SHIFT (19U)
  11825f: line 27022 define USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B_SHIFT)) & USB_ANALOG_CHRG_DETECT_TOG_CHK_CHRG_B_MASK)
  118308: line 27023 define USB_ANALOG_CHRG_DETECT_TOG_EN_B_MASK (0x100000U)
  11833d: line 27024 define USB_ANALOG_CHRG_DETECT_TOG_EN_B_SHIFT (20U)
  11836d: line 27025 define USB_ANALOG_CHRG_DETECT_TOG_EN_B(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_TOG_EN_B_SHIFT)) & USB_ANALOG_CHRG_DETECT_TOG_EN_B_MASK)
  118404: line 27029 define USB_ANALOG_CHRG_DETECT_TOG_COUNT (2U)
  11842e: line 27033 define USB_ANALOG_VBUS_DETECT_STAT_SESSEND_MASK (0x1U)
  118462: line 27034 define USB_ANALOG_VBUS_DETECT_STAT_SESSEND_SHIFT (0U)
  118495: line 27035 define USB_ANALOG_VBUS_DETECT_STAT_SESSEND(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_STAT_SESSEND_SHIFT)) & USB_ANALOG_VBUS_DETECT_STAT_SESSEND_MASK)
  118538: line 27036 define USB_ANALOG_VBUS_DETECT_STAT_BVALID_MASK (0x2U)
  11856b: line 27037 define USB_ANALOG_VBUS_DETECT_STAT_BVALID_SHIFT (1U)
  11859d: line 27038 define USB_ANALOG_VBUS_DETECT_STAT_BVALID(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_STAT_BVALID_SHIFT)) & USB_ANALOG_VBUS_DETECT_STAT_BVALID_MASK)
  11863d: line 27039 define USB_ANALOG_VBUS_DETECT_STAT_AVALID_MASK (0x4U)
  118670: line 27040 define USB_ANALOG_VBUS_DETECT_STAT_AVALID_SHIFT (2U)
  1186a2: line 27041 define USB_ANALOG_VBUS_DETECT_STAT_AVALID(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_STAT_AVALID_SHIFT)) & USB_ANALOG_VBUS_DETECT_STAT_AVALID_MASK)
  118742: line 27042 define USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_MASK (0x8U)
  118779: line 27043 define USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_SHIFT (3U)
  1187af: line 27044 define USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_SHIFT)) & USB_ANALOG_VBUS_DETECT_STAT_VBUS_VALID_MASK)
  11885b: line 27048 define USB_ANALOG_VBUS_DETECT_STAT_COUNT (2U)
  118886: line 27052 define USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_MASK (0x1U)
  1188bf: line 27053 define USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_SHIFT (0U)
  1188f7: line 27054 define USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_SHIFT)) & USB_ANALOG_CHRG_DETECT_STAT_PLUG_CONTACT_MASK)
  1189a9: line 27055 define USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED_MASK (0x2U)
  1189e3: line 27056 define USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED_SHIFT (1U)
  118a1c: line 27057 define USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED_SHIFT)) & USB_ANALOG_CHRG_DETECT_STAT_CHRG_DETECTED_MASK)
  118ad1: line 27058 define USB_ANALOG_CHRG_DETECT_STAT_DM_STATE_MASK (0x4U)
  118b06: line 27059 define USB_ANALOG_CHRG_DETECT_STAT_DM_STATE_SHIFT (2U)
  118b3a: line 27060 define USB_ANALOG_CHRG_DETECT_STAT_DM_STATE(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_STAT_DM_STATE_SHIFT)) & USB_ANALOG_CHRG_DETECT_STAT_DM_STATE_MASK)
  118be0: line 27061 define USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_MASK (0x8U)
  118c15: line 27062 define USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_SHIFT (3U)
  118c49: line 27063 define USB_ANALOG_CHRG_DETECT_STAT_DP_STATE(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_SHIFT)) & USB_ANALOG_CHRG_DETECT_STAT_DP_STATE_MASK)
  118cef: line 27067 define USB_ANALOG_CHRG_DETECT_STAT_COUNT (2U)
  118d1a: line 27071 define USB_ANALOG_MISC_HS_USE_EXTERNAL_R_MASK (0x1U)
  118d4c: line 27072 define USB_ANALOG_MISC_HS_USE_EXTERNAL_R_SHIFT (0U)
  118d7d: line 27073 define USB_ANALOG_MISC_HS_USE_EXTERNAL_R(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_HS_USE_EXTERNAL_R_SHIFT)) & USB_ANALOG_MISC_HS_USE_EXTERNAL_R_MASK)
  118e1a: line 27074 define USB_ANALOG_MISC_EN_DEGLITCH_MASK (0x2U)
  118e46: line 27075 define USB_ANALOG_MISC_EN_DEGLITCH_SHIFT (1U)
  118e71: line 27076 define USB_ANALOG_MISC_EN_DEGLITCH(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_EN_DEGLITCH_SHIFT)) & USB_ANALOG_MISC_EN_DEGLITCH_MASK)
  118efc: line 27077 define USB_ANALOG_MISC_EN_CLK_UTMI_MASK (0x40000000U)
  118f2f: line 27078 define USB_ANALOG_MISC_EN_CLK_UTMI_SHIFT (30U)
  118f5b: line 27079 define USB_ANALOG_MISC_EN_CLK_UTMI(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_EN_CLK_UTMI_SHIFT)) & USB_ANALOG_MISC_EN_CLK_UTMI_MASK)
  118fe6: line 27083 define USB_ANALOG_MISC_COUNT (2U)
  119005: line 27087 define USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_MASK (0x1U)
  11903b: line 27088 define USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_SHIFT (0U)
  119070: line 27089 define USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_SHIFT)) & USB_ANALOG_MISC_SET_HS_USE_EXTERNAL_R_MASK)
  119119: line 27090 define USB_ANALOG_MISC_SET_EN_DEGLITCH_MASK (0x2U)
  119149: line 27091 define USB_ANALOG_MISC_SET_EN_DEGLITCH_SHIFT (1U)
  119178: line 27092 define USB_ANALOG_MISC_SET_EN_DEGLITCH(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_SET_EN_DEGLITCH_SHIFT)) & USB_ANALOG_MISC_SET_EN_DEGLITCH_MASK)
  11920f: line 27093 define USB_ANALOG_MISC_SET_EN_CLK_UTMI_MASK (0x40000000U)
  119246: line 27094 define USB_ANALOG_MISC_SET_EN_CLK_UTMI_SHIFT (30U)
  119276: line 27095 define USB_ANALOG_MISC_SET_EN_CLK_UTMI(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_SET_EN_CLK_UTMI_SHIFT)) & USB_ANALOG_MISC_SET_EN_CLK_UTMI_MASK)
  11930d: line 27099 define USB_ANALOG_MISC_SET_COUNT (2U)
  119330: line 27103 define USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_MASK (0x1U)
  119366: line 27104 define USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_SHIFT (0U)
  11939b: line 27105 define USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_SHIFT)) & USB_ANALOG_MISC_CLR_HS_USE_EXTERNAL_R_MASK)
  119444: line 27106 define USB_ANALOG_MISC_CLR_EN_DEGLITCH_MASK (0x2U)
  119474: line 27107 define USB_ANALOG_MISC_CLR_EN_DEGLITCH_SHIFT (1U)
  1194a3: line 27108 define USB_ANALOG_MISC_CLR_EN_DEGLITCH(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_CLR_EN_DEGLITCH_SHIFT)) & USB_ANALOG_MISC_CLR_EN_DEGLITCH_MASK)
  11953a: line 27109 define USB_ANALOG_MISC_CLR_EN_CLK_UTMI_MASK (0x40000000U)
  119571: line 27110 define USB_ANALOG_MISC_CLR_EN_CLK_UTMI_SHIFT (30U)
  1195a1: line 27111 define USB_ANALOG_MISC_CLR_EN_CLK_UTMI(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_CLR_EN_CLK_UTMI_SHIFT)) & USB_ANALOG_MISC_CLR_EN_CLK_UTMI_MASK)
  119638: line 27115 define USB_ANALOG_MISC_CLR_COUNT (2U)
  11965b: line 27119 define USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_MASK (0x1U)
  119691: line 27120 define USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_SHIFT (0U)
  1196c6: line 27121 define USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_SHIFT)) & USB_ANALOG_MISC_TOG_HS_USE_EXTERNAL_R_MASK)
  11976f: line 27122 define USB_ANALOG_MISC_TOG_EN_DEGLITCH_MASK (0x2U)
  11979f: line 27123 define USB_ANALOG_MISC_TOG_EN_DEGLITCH_SHIFT (1U)
  1197ce: line 27124 define USB_ANALOG_MISC_TOG_EN_DEGLITCH(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_TOG_EN_DEGLITCH_SHIFT)) & USB_ANALOG_MISC_TOG_EN_DEGLITCH_MASK)
  119865: line 27125 define USB_ANALOG_MISC_TOG_EN_CLK_UTMI_MASK (0x40000000U)
  11989c: line 27126 define USB_ANALOG_MISC_TOG_EN_CLK_UTMI_SHIFT (30U)
  1198cc: line 27127 define USB_ANALOG_MISC_TOG_EN_CLK_UTMI(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_MISC_TOG_EN_CLK_UTMI_SHIFT)) & USB_ANALOG_MISC_TOG_EN_CLK_UTMI_MASK)
  119963: line 27131 define USB_ANALOG_MISC_TOG_COUNT (2U)
  119986: line 27135 define USB_ANALOG_DIGPROG_SILICON_REVISION_MASK (0xFFFFFFFFU)
  1199c1: line 27136 define USB_ANALOG_DIGPROG_SILICON_REVISION_SHIFT (0U)
  1199f4: line 27137 define USB_ANALOG_DIGPROG_SILICON_REVISION(x) (((uint32_t)(((uint32_t)(x)) << USB_ANALOG_DIGPROG_SILICON_REVISION_SHIFT)) & USB_ANALOG_DIGPROG_SILICON_REVISION_MASK)
  119a97: line 27148 define USB_ANALOG_BASE (0x400D8000u)
  119ab9: line 27150 define USB_ANALOG ((USB_ANALOG_Type *)USB_ANALOG_BASE)
  119aed: line 27152 define USB_ANALOG_BASE_ADDRS { USB_ANALOG_BASE }
  119b1b: line 27154 define USB_ANALOG_BASE_PTRS { USB_ANALOG }
  119b43: line 27217 define USDHC_DS_ADDR_DS_ADDR_MASK (0xFFFFFFFFU)
  119b70: line 27218 define USDHC_DS_ADDR_DS_ADDR_SHIFT (0U)
  119b95: line 27219 define USDHC_DS_ADDR_DS_ADDR(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DS_ADDR_DS_ADDR_SHIFT)) & USDHC_DS_ADDR_DS_ADDR_MASK)
  119c0e: line 27224 define USDHC_BLK_ATT_BLKSIZE_MASK (0x1FFFU)
  119c37: line 27225 define USDHC_BLK_ATT_BLKSIZE_SHIFT (0U)
  119c5c: line 27226 define USDHC_BLK_ATT_BLKSIZE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_BLK_ATT_BLKSIZE_SHIFT)) & USDHC_BLK_ATT_BLKSIZE_MASK)
  119cd5: line 27227 define USDHC_BLK_ATT_BLKCNT_MASK (0xFFFF0000U)
  119d01: line 27228 define USDHC_BLK_ATT_BLKCNT_SHIFT (16U)
  119d26: line 27229 define USDHC_BLK_ATT_BLKCNT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_BLK_ATT_BLKCNT_SHIFT)) & USDHC_BLK_ATT_BLKCNT_MASK)
  119d9c: line 27234 define USDHC_CMD_ARG_CMDARG_MASK (0xFFFFFFFFU)
  119dc8: line 27235 define USDHC_CMD_ARG_CMDARG_SHIFT (0U)
  119dec: line 27236 define USDHC_CMD_ARG_CMDARG(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_ARG_CMDARG_SHIFT)) & USDHC_CMD_ARG_CMDARG_MASK)
  119e62: line 27241 define USDHC_CMD_XFR_TYP_RSPTYP_MASK (0x30000U)
  119e8f: line 27242 define USDHC_CMD_XFR_TYP_RSPTYP_SHIFT (16U)
  119eb8: line 27243 define USDHC_CMD_XFR_TYP_RSPTYP(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_XFR_TYP_RSPTYP_SHIFT)) & USDHC_CMD_XFR_TYP_RSPTYP_MASK)
  119f3a: line 27244 define USDHC_CMD_XFR_TYP_CCCEN_MASK (0x80000U)
  119f66: line 27245 define USDHC_CMD_XFR_TYP_CCCEN_SHIFT (19U)
  119f8e: line 27246 define USDHC_CMD_XFR_TYP_CCCEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_XFR_TYP_CCCEN_SHIFT)) & USDHC_CMD_XFR_TYP_CCCEN_MASK)
  11a00d: line 27247 define USDHC_CMD_XFR_TYP_CICEN_MASK (0x100000U)
  11a03a: line 27248 define USDHC_CMD_XFR_TYP_CICEN_SHIFT (20U)
  11a062: line 27249 define USDHC_CMD_XFR_TYP_CICEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_XFR_TYP_CICEN_SHIFT)) & USDHC_CMD_XFR_TYP_CICEN_MASK)
  11a0e1: line 27250 define USDHC_CMD_XFR_TYP_DPSEL_MASK (0x200000U)
  11a10e: line 27251 define USDHC_CMD_XFR_TYP_DPSEL_SHIFT (21U)
  11a136: line 27252 define USDHC_CMD_XFR_TYP_DPSEL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_XFR_TYP_DPSEL_SHIFT)) & USDHC_CMD_XFR_TYP_DPSEL_MASK)
  11a1b5: line 27253 define USDHC_CMD_XFR_TYP_CMDTYP_MASK (0xC00000U)
  11a1e3: line 27254 define USDHC_CMD_XFR_TYP_CMDTYP_SHIFT (22U)
  11a20c: line 27255 define USDHC_CMD_XFR_TYP_CMDTYP(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_XFR_TYP_CMDTYP_SHIFT)) & USDHC_CMD_XFR_TYP_CMDTYP_MASK)
  11a28e: line 27256 define USDHC_CMD_XFR_TYP_CMDINX_MASK (0x3F000000U)
  11a2be: line 27257 define USDHC_CMD_XFR_TYP_CMDINX_SHIFT (24U)
  11a2e7: line 27258 define USDHC_CMD_XFR_TYP_CMDINX(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_XFR_TYP_CMDINX_SHIFT)) & USDHC_CMD_XFR_TYP_CMDINX_MASK)
  11a369: line 27263 define USDHC_CMD_RSP0_CMDRSP0_MASK (0xFFFFFFFFU)
  11a397: line 27264 define USDHC_CMD_RSP0_CMDRSP0_SHIFT (0U)
  11a3bd: line 27265 define USDHC_CMD_RSP0_CMDRSP0(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_RSP0_CMDRSP0_SHIFT)) & USDHC_CMD_RSP0_CMDRSP0_MASK)
  11a439: line 27270 define USDHC_CMD_RSP1_CMDRSP1_MASK (0xFFFFFFFFU)
  11a467: line 27271 define USDHC_CMD_RSP1_CMDRSP1_SHIFT (0U)
  11a48d: line 27272 define USDHC_CMD_RSP1_CMDRSP1(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_RSP1_CMDRSP1_SHIFT)) & USDHC_CMD_RSP1_CMDRSP1_MASK)
  11a509: line 27277 define USDHC_CMD_RSP2_CMDRSP2_MASK (0xFFFFFFFFU)
  11a537: line 27278 define USDHC_CMD_RSP2_CMDRSP2_SHIFT (0U)
  11a55d: line 27279 define USDHC_CMD_RSP2_CMDRSP2(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_RSP2_CMDRSP2_SHIFT)) & USDHC_CMD_RSP2_CMDRSP2_MASK)
  11a5d9: line 27284 define USDHC_CMD_RSP3_CMDRSP3_MASK (0xFFFFFFFFU)
  11a607: line 27285 define USDHC_CMD_RSP3_CMDRSP3_SHIFT (0U)
  11a62d: line 27286 define USDHC_CMD_RSP3_CMDRSP3(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CMD_RSP3_CMDRSP3_SHIFT)) & USDHC_CMD_RSP3_CMDRSP3_MASK)
  11a6a9: line 27291 define USDHC_DATA_BUFF_ACC_PORT_DATCONT_MASK (0xFFFFFFFFU)
  11a6e1: line 27292 define USDHC_DATA_BUFF_ACC_PORT_DATCONT_SHIFT (0U)
  11a711: line 27293 define USDHC_DATA_BUFF_ACC_PORT_DATCONT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DATA_BUFF_ACC_PORT_DATCONT_SHIFT)) & USDHC_DATA_BUFF_ACC_PORT_DATCONT_MASK)
  11a7ab: line 27298 define USDHC_PRES_STATE_CIHB_MASK (0x1U)
  11a7d1: line 27299 define USDHC_PRES_STATE_CIHB_SHIFT (0U)
  11a7f6: line 27300 define USDHC_PRES_STATE_CIHB(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_CIHB_SHIFT)) & USDHC_PRES_STATE_CIHB_MASK)
  11a86f: line 27301 define USDHC_PRES_STATE_CDIHB_MASK (0x2U)
  11a896: line 27302 define USDHC_PRES_STATE_CDIHB_SHIFT (1U)
  11a8bc: line 27303 define USDHC_PRES_STATE_CDIHB(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_CDIHB_SHIFT)) & USDHC_PRES_STATE_CDIHB_MASK)
  11a938: line 27304 define USDHC_PRES_STATE_DLA_MASK (0x4U)
  11a95d: line 27305 define USDHC_PRES_STATE_DLA_SHIFT (2U)
  11a981: line 27306 define USDHC_PRES_STATE_DLA(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_DLA_SHIFT)) & USDHC_PRES_STATE_DLA_MASK)
  11a9f7: line 27307 define USDHC_PRES_STATE_SDSTB_MASK (0x8U)
  11aa1e: line 27308 define USDHC_PRES_STATE_SDSTB_SHIFT (3U)
  11aa44: line 27309 define USDHC_PRES_STATE_SDSTB(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_SDSTB_SHIFT)) & USDHC_PRES_STATE_SDSTB_MASK)
  11aac0: line 27310 define USDHC_PRES_STATE_IPGOFF_MASK (0x10U)
  11aae9: line 27311 define USDHC_PRES_STATE_IPGOFF_SHIFT (4U)
  11ab10: line 27312 define USDHC_PRES_STATE_IPGOFF(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_IPGOFF_SHIFT)) & USDHC_PRES_STATE_IPGOFF_MASK)
  11ab8f: line 27313 define USDHC_PRES_STATE_HCKOFF_MASK (0x20U)
  11abb8: line 27314 define USDHC_PRES_STATE_HCKOFF_SHIFT (5U)
  11abdf: line 27315 define USDHC_PRES_STATE_HCKOFF(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_HCKOFF_SHIFT)) & USDHC_PRES_STATE_HCKOFF_MASK)
  11ac5e: line 27316 define USDHC_PRES_STATE_PEROFF_MASK (0x40U)
  11ac87: line 27317 define USDHC_PRES_STATE_PEROFF_SHIFT (6U)
  11acae: line 27318 define USDHC_PRES_STATE_PEROFF(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_PEROFF_SHIFT)) & USDHC_PRES_STATE_PEROFF_MASK)
  11ad2d: line 27319 define USDHC_PRES_STATE_SDOFF_MASK (0x80U)
  11ad55: line 27320 define USDHC_PRES_STATE_SDOFF_SHIFT (7U)
  11ad7b: line 27321 define USDHC_PRES_STATE_SDOFF(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_SDOFF_SHIFT)) & USDHC_PRES_STATE_SDOFF_MASK)
  11adf7: line 27322 define USDHC_PRES_STATE_WTA_MASK (0x100U)
  11ae1e: line 27323 define USDHC_PRES_STATE_WTA_SHIFT (8U)
  11ae42: line 27324 define USDHC_PRES_STATE_WTA(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_WTA_SHIFT)) & USDHC_PRES_STATE_WTA_MASK)
  11aeb8: line 27325 define USDHC_PRES_STATE_RTA_MASK (0x200U)
  11aedf: line 27326 define USDHC_PRES_STATE_RTA_SHIFT (9U)
  11af03: line 27327 define USDHC_PRES_STATE_RTA(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_RTA_SHIFT)) & USDHC_PRES_STATE_RTA_MASK)
  11af79: line 27328 define USDHC_PRES_STATE_BWEN_MASK (0x400U)
  11afa1: line 27329 define USDHC_PRES_STATE_BWEN_SHIFT (10U)
  11afc7: line 27330 define USDHC_PRES_STATE_BWEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_BWEN_SHIFT)) & USDHC_PRES_STATE_BWEN_MASK)
  11b040: line 27331 define USDHC_PRES_STATE_BREN_MASK (0x800U)
  11b068: line 27332 define USDHC_PRES_STATE_BREN_SHIFT (11U)
  11b08e: line 27333 define USDHC_PRES_STATE_BREN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_BREN_SHIFT)) & USDHC_PRES_STATE_BREN_MASK)
  11b107: line 27334 define USDHC_PRES_STATE_RTR_MASK (0x1000U)
  11b12f: line 27335 define USDHC_PRES_STATE_RTR_SHIFT (12U)
  11b154: line 27336 define USDHC_PRES_STATE_RTR(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_RTR_SHIFT)) & USDHC_PRES_STATE_RTR_MASK)
  11b1ca: line 27337 define USDHC_PRES_STATE_TSCD_MASK (0x8000U)
  11b1f3: line 27338 define USDHC_PRES_STATE_TSCD_SHIFT (15U)
  11b219: line 27339 define USDHC_PRES_STATE_TSCD(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_TSCD_SHIFT)) & USDHC_PRES_STATE_TSCD_MASK)
  11b292: line 27340 define USDHC_PRES_STATE_CINST_MASK (0x10000U)
  11b2bd: line 27341 define USDHC_PRES_STATE_CINST_SHIFT (16U)
  11b2e4: line 27342 define USDHC_PRES_STATE_CINST(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_CINST_SHIFT)) & USDHC_PRES_STATE_CINST_MASK)
  11b360: line 27343 define USDHC_PRES_STATE_CDPL_MASK (0x40000U)
  11b38a: line 27344 define USDHC_PRES_STATE_CDPL_SHIFT (18U)
  11b3b0: line 27345 define USDHC_PRES_STATE_CDPL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_CDPL_SHIFT)) & USDHC_PRES_STATE_CDPL_MASK)
  11b429: line 27346 define USDHC_PRES_STATE_WPSPL_MASK (0x80000U)
  11b454: line 27347 define USDHC_PRES_STATE_WPSPL_SHIFT (19U)
  11b47b: line 27348 define USDHC_PRES_STATE_WPSPL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_WPSPL_SHIFT)) & USDHC_PRES_STATE_WPSPL_MASK)
  11b4f7: line 27349 define USDHC_PRES_STATE_CLSL_MASK (0x800000U)
  11b522: line 27350 define USDHC_PRES_STATE_CLSL_SHIFT (23U)
  11b548: line 27351 define USDHC_PRES_STATE_CLSL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_CLSL_SHIFT)) & USDHC_PRES_STATE_CLSL_MASK)
  11b5c1: line 27352 define USDHC_PRES_STATE_DLSL_MASK (0xFF000000U)
  11b5ee: line 27353 define USDHC_PRES_STATE_DLSL_SHIFT (24U)
  11b614: line 27354 define USDHC_PRES_STATE_DLSL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PRES_STATE_DLSL_SHIFT)) & USDHC_PRES_STATE_DLSL_MASK)
  11b68d: line 27359 define USDHC_PROT_CTRL_LCTL_MASK (0x1U)
  11b6b2: line 27360 define USDHC_PROT_CTRL_LCTL_SHIFT (0U)
  11b6d6: line 27361 define USDHC_PROT_CTRL_LCTL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_LCTL_SHIFT)) & USDHC_PROT_CTRL_LCTL_MASK)
  11b74c: line 27362 define USDHC_PROT_CTRL_DTW_MASK (0x6U)
  11b770: line 27363 define USDHC_PROT_CTRL_DTW_SHIFT (1U)
  11b793: line 27364 define USDHC_PROT_CTRL_DTW(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_DTW_SHIFT)) & USDHC_PROT_CTRL_DTW_MASK)
  11b806: line 27365 define USDHC_PROT_CTRL_D3CD_MASK (0x8U)
  11b82b: line 27366 define USDHC_PROT_CTRL_D3CD_SHIFT (3U)
  11b84f: line 27367 define USDHC_PROT_CTRL_D3CD(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_D3CD_SHIFT)) & USDHC_PROT_CTRL_D3CD_MASK)
  11b8c5: line 27368 define USDHC_PROT_CTRL_EMODE_MASK (0x30U)
  11b8ec: line 27369 define USDHC_PROT_CTRL_EMODE_SHIFT (4U)
  11b911: line 27370 define USDHC_PROT_CTRL_EMODE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_EMODE_SHIFT)) & USDHC_PROT_CTRL_EMODE_MASK)
  11b98a: line 27371 define USDHC_PROT_CTRL_CDTL_MASK (0x40U)
  11b9b0: line 27372 define USDHC_PROT_CTRL_CDTL_SHIFT (6U)
  11b9d4: line 27373 define USDHC_PROT_CTRL_CDTL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_CDTL_SHIFT)) & USDHC_PROT_CTRL_CDTL_MASK)
  11ba4a: line 27374 define USDHC_PROT_CTRL_CDSS_MASK (0x80U)
  11ba70: line 27375 define USDHC_PROT_CTRL_CDSS_SHIFT (7U)
  11ba94: line 27376 define USDHC_PROT_CTRL_CDSS(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_CDSS_SHIFT)) & USDHC_PROT_CTRL_CDSS_MASK)
  11bb0a: line 27377 define USDHC_PROT_CTRL_DMASEL_MASK (0x300U)
  11bb33: line 27378 define USDHC_PROT_CTRL_DMASEL_SHIFT (8U)
  11bb59: line 27379 define USDHC_PROT_CTRL_DMASEL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_DMASEL_SHIFT)) & USDHC_PROT_CTRL_DMASEL_MASK)
  11bbd5: line 27380 define USDHC_PROT_CTRL_SABGREQ_MASK (0x10000U)
  11bc01: line 27381 define USDHC_PROT_CTRL_SABGREQ_SHIFT (16U)
  11bc29: line 27382 define USDHC_PROT_CTRL_SABGREQ(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_SABGREQ_SHIFT)) & USDHC_PROT_CTRL_SABGREQ_MASK)
  11bca8: line 27383 define USDHC_PROT_CTRL_CREQ_MASK (0x20000U)
  11bcd1: line 27384 define USDHC_PROT_CTRL_CREQ_SHIFT (17U)
  11bcf6: line 27385 define USDHC_PROT_CTRL_CREQ(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_CREQ_SHIFT)) & USDHC_PROT_CTRL_CREQ_MASK)
  11bd6c: line 27386 define USDHC_PROT_CTRL_RWCTL_MASK (0x40000U)
  11bd96: line 27387 define USDHC_PROT_CTRL_RWCTL_SHIFT (18U)
  11bdbc: line 27388 define USDHC_PROT_CTRL_RWCTL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_RWCTL_SHIFT)) & USDHC_PROT_CTRL_RWCTL_MASK)
  11be35: line 27389 define USDHC_PROT_CTRL_IABG_MASK (0x80000U)
  11be5e: line 27390 define USDHC_PROT_CTRL_IABG_SHIFT (19U)
  11be83: line 27391 define USDHC_PROT_CTRL_IABG(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_IABG_SHIFT)) & USDHC_PROT_CTRL_IABG_MASK)
  11bef9: line 27392 define USDHC_PROT_CTRL_RD_DONE_NO_8CLK_MASK (0x100000U)
  11bf2e: line 27393 define USDHC_PROT_CTRL_RD_DONE_NO_8CLK_SHIFT (20U)
  11bf5e: line 27394 define USDHC_PROT_CTRL_RD_DONE_NO_8CLK(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_RD_DONE_NO_8CLK_SHIFT)) & USDHC_PROT_CTRL_RD_DONE_NO_8CLK_MASK)
  11bff5: line 27395 define USDHC_PROT_CTRL_WECINT_MASK (0x1000000U)
  11c022: line 27396 define USDHC_PROT_CTRL_WECINT_SHIFT (24U)
  11c049: line 27397 define USDHC_PROT_CTRL_WECINT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_WECINT_SHIFT)) & USDHC_PROT_CTRL_WECINT_MASK)
  11c0c5: line 27398 define USDHC_PROT_CTRL_WECINS_MASK (0x2000000U)
  11c0f2: line 27399 define USDHC_PROT_CTRL_WECINS_SHIFT (25U)
  11c119: line 27400 define USDHC_PROT_CTRL_WECINS(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_WECINS_SHIFT)) & USDHC_PROT_CTRL_WECINS_MASK)
  11c195: line 27401 define USDHC_PROT_CTRL_WECRM_MASK (0x4000000U)
  11c1c1: line 27402 define USDHC_PROT_CTRL_WECRM_SHIFT (26U)
  11c1e7: line 27403 define USDHC_PROT_CTRL_WECRM(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_WECRM_SHIFT)) & USDHC_PROT_CTRL_WECRM_MASK)
  11c260: line 27404 define USDHC_PROT_CTRL_BURST_LEN_EN_MASK (0x38000000U)
  11c294: line 27405 define USDHC_PROT_CTRL_BURST_LEN_EN_SHIFT (27U)
  11c2c1: line 27406 define USDHC_PROT_CTRL_BURST_LEN_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_BURST_LEN_EN_SHIFT)) & USDHC_PROT_CTRL_BURST_LEN_EN_MASK)
  11c34f: line 27407 define USDHC_PROT_CTRL_NON_EXACT_BLK_RD_MASK (0x40000000U)
  11c387: line 27408 define USDHC_PROT_CTRL_NON_EXACT_BLK_RD_SHIFT (30U)
  11c3b8: line 27409 define USDHC_PROT_CTRL_NON_EXACT_BLK_RD(x) (((uint32_t)(((uint32_t)(x)) << USDHC_PROT_CTRL_NON_EXACT_BLK_RD_SHIFT)) & USDHC_PROT_CTRL_NON_EXACT_BLK_RD_MASK)
  11c452: line 27414 define USDHC_SYS_CTRL_DVS_MASK (0xF0U)
  11c476: line 27415 define USDHC_SYS_CTRL_DVS_SHIFT (4U)
  11c498: line 27416 define USDHC_SYS_CTRL_DVS(x) (((uint32_t)(((uint32_t)(x)) << USDHC_SYS_CTRL_DVS_SHIFT)) & USDHC_SYS_CTRL_DVS_MASK)
  11c508: line 27417 define USDHC_SYS_CTRL_SDCLKFS_MASK (0xFF00U)
  11c532: line 27418 define USDHC_SYS_CTRL_SDCLKFS_SHIFT (8U)
  11c558: line 27419 define USDHC_SYS_CTRL_SDCLKFS(x) (((uint32_t)(((uint32_t)(x)) << USDHC_SYS_CTRL_SDCLKFS_SHIFT)) & USDHC_SYS_CTRL_SDCLKFS_MASK)
  11c5d4: line 27420 define USDHC_SYS_CTRL_DTOCV_MASK (0xF0000U)
  11c5fd: line 27421 define USDHC_SYS_CTRL_DTOCV_SHIFT (16U)
  11c622: line 27422 define USDHC_SYS_CTRL_DTOCV(x) (((uint32_t)(((uint32_t)(x)) << USDHC_SYS_CTRL_DTOCV_SHIFT)) & USDHC_SYS_CTRL_DTOCV_MASK)
  11c698: line 27423 define USDHC_SYS_CTRL_IPP_RST_N_MASK (0x800000U)
  11c6c6: line 27424 define USDHC_SYS_CTRL_IPP_RST_N_SHIFT (23U)
  11c6ef: line 27425 define USDHC_SYS_CTRL_IPP_RST_N(x) (((uint32_t)(((uint32_t)(x)) << USDHC_SYS_CTRL_IPP_RST_N_SHIFT)) & USDHC_SYS_CTRL_IPP_RST_N_MASK)
  11c771: line 27426 define USDHC_SYS_CTRL_RSTA_MASK (0x1000000U)
  11c79b: line 27427 define USDHC_SYS_CTRL_RSTA_SHIFT (24U)
  11c7bf: line 27428 define USDHC_SYS_CTRL_RSTA(x) (((uint32_t)(((uint32_t)(x)) << USDHC_SYS_CTRL_RSTA_SHIFT)) & USDHC_SYS_CTRL_RSTA_MASK)
  11c832: line 27429 define USDHC_SYS_CTRL_RSTC_MASK (0x2000000U)
  11c85c: line 27430 define USDHC_SYS_CTRL_RSTC_SHIFT (25U)
  11c880: line 27431 define USDHC_SYS_CTRL_RSTC(x) (((uint32_t)(((uint32_t)(x)) << USDHC_SYS_CTRL_RSTC_SHIFT)) & USDHC_SYS_CTRL_RSTC_MASK)
  11c8f3: line 27432 define USDHC_SYS_CTRL_RSTD_MASK (0x4000000U)
  11c91d: line 27433 define USDHC_SYS_CTRL_RSTD_SHIFT (26U)
  11c941: line 27434 define USDHC_SYS_CTRL_RSTD(x) (((uint32_t)(((uint32_t)(x)) << USDHC_SYS_CTRL_RSTD_SHIFT)) & USDHC_SYS_CTRL_RSTD_MASK)
  11c9b4: line 27435 define USDHC_SYS_CTRL_INITA_MASK (0x8000000U)
  11c9df: line 27436 define USDHC_SYS_CTRL_INITA_SHIFT (27U)
  11ca04: line 27437 define USDHC_SYS_CTRL_INITA(x) (((uint32_t)(((uint32_t)(x)) << USDHC_SYS_CTRL_INITA_SHIFT)) & USDHC_SYS_CTRL_INITA_MASK)
  11ca7a: line 27438 define USDHC_SYS_CTRL_RSTT_MASK (0x10000000U)
  11caa5: line 27439 define USDHC_SYS_CTRL_RSTT_SHIFT (28U)
  11cac9: line 27440 define USDHC_SYS_CTRL_RSTT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_SYS_CTRL_RSTT_SHIFT)) & USDHC_SYS_CTRL_RSTT_MASK)
  11cb3c: line 27445 define USDHC_INT_STATUS_CC_MASK (0x1U)
  11cb60: line 27446 define USDHC_INT_STATUS_CC_SHIFT (0U)
  11cb83: line 27447 define USDHC_INT_STATUS_CC(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_CC_SHIFT)) & USDHC_INT_STATUS_CC_MASK)
  11cbf6: line 27448 define USDHC_INT_STATUS_TC_MASK (0x2U)
  11cc1a: line 27449 define USDHC_INT_STATUS_TC_SHIFT (1U)
  11cc3d: line 27450 define USDHC_INT_STATUS_TC(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_TC_SHIFT)) & USDHC_INT_STATUS_TC_MASK)
  11ccb0: line 27451 define USDHC_INT_STATUS_BGE_MASK (0x4U)
  11ccd5: line 27452 define USDHC_INT_STATUS_BGE_SHIFT (2U)
  11ccf9: line 27453 define USDHC_INT_STATUS_BGE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_BGE_SHIFT)) & USDHC_INT_STATUS_BGE_MASK)
  11cd6f: line 27454 define USDHC_INT_STATUS_DINT_MASK (0x8U)
  11cd95: line 27455 define USDHC_INT_STATUS_DINT_SHIFT (3U)
  11cdba: line 27456 define USDHC_INT_STATUS_DINT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_DINT_SHIFT)) & USDHC_INT_STATUS_DINT_MASK)
  11ce33: line 27457 define USDHC_INT_STATUS_BWR_MASK (0x10U)
  11ce59: line 27458 define USDHC_INT_STATUS_BWR_SHIFT (4U)
  11ce7d: line 27459 define USDHC_INT_STATUS_BWR(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_BWR_SHIFT)) & USDHC_INT_STATUS_BWR_MASK)
  11cef3: line 27460 define USDHC_INT_STATUS_BRR_MASK (0x20U)
  11cf19: line 27461 define USDHC_INT_STATUS_BRR_SHIFT (5U)
  11cf3d: line 27462 define USDHC_INT_STATUS_BRR(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_BRR_SHIFT)) & USDHC_INT_STATUS_BRR_MASK)
  11cfb3: line 27463 define USDHC_INT_STATUS_CINS_MASK (0x40U)
  11cfda: line 27464 define USDHC_INT_STATUS_CINS_SHIFT (6U)
  11cfff: line 27465 define USDHC_INT_STATUS_CINS(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_CINS_SHIFT)) & USDHC_INT_STATUS_CINS_MASK)
  11d078: line 27466 define USDHC_INT_STATUS_CRM_MASK (0x80U)
  11d09e: line 27467 define USDHC_INT_STATUS_CRM_SHIFT (7U)
  11d0c2: line 27468 define USDHC_INT_STATUS_CRM(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_CRM_SHIFT)) & USDHC_INT_STATUS_CRM_MASK)
  11d138: line 27469 define USDHC_INT_STATUS_CINT_MASK (0x100U)
  11d160: line 27470 define USDHC_INT_STATUS_CINT_SHIFT (8U)
  11d185: line 27471 define USDHC_INT_STATUS_CINT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_CINT_SHIFT)) & USDHC_INT_STATUS_CINT_MASK)
  11d1fe: line 27472 define USDHC_INT_STATUS_RTE_MASK (0x1000U)
  11d226: line 27473 define USDHC_INT_STATUS_RTE_SHIFT (12U)
  11d24b: line 27474 define USDHC_INT_STATUS_RTE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_RTE_SHIFT)) & USDHC_INT_STATUS_RTE_MASK)
  11d2c1: line 27475 define USDHC_INT_STATUS_TP_MASK (0x4000U)
  11d2e8: line 27476 define USDHC_INT_STATUS_TP_SHIFT (14U)
  11d30c: line 27477 define USDHC_INT_STATUS_TP(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_TP_SHIFT)) & USDHC_INT_STATUS_TP_MASK)
  11d37f: line 27478 define USDHC_INT_STATUS_CTOE_MASK (0x10000U)
  11d3a9: line 27479 define USDHC_INT_STATUS_CTOE_SHIFT (16U)
  11d3cf: line 27480 define USDHC_INT_STATUS_CTOE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_CTOE_SHIFT)) & USDHC_INT_STATUS_CTOE_MASK)
  11d448: line 27481 define USDHC_INT_STATUS_CCE_MASK (0x20000U)
  11d471: line 27482 define USDHC_INT_STATUS_CCE_SHIFT (17U)
  11d496: line 27483 define USDHC_INT_STATUS_CCE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_CCE_SHIFT)) & USDHC_INT_STATUS_CCE_MASK)
  11d50c: line 27484 define USDHC_INT_STATUS_CEBE_MASK (0x40000U)
  11d536: line 27485 define USDHC_INT_STATUS_CEBE_SHIFT (18U)
  11d55c: line 27486 define USDHC_INT_STATUS_CEBE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_CEBE_SHIFT)) & USDHC_INT_STATUS_CEBE_MASK)
  11d5d5: line 27487 define USDHC_INT_STATUS_CIE_MASK (0x80000U)
  11d5fe: line 27488 define USDHC_INT_STATUS_CIE_SHIFT (19U)
  11d623: line 27489 define USDHC_INT_STATUS_CIE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_CIE_SHIFT)) & USDHC_INT_STATUS_CIE_MASK)
  11d699: line 27490 define USDHC_INT_STATUS_DTOE_MASK (0x100000U)
  11d6c4: line 27491 define USDHC_INT_STATUS_DTOE_SHIFT (20U)
  11d6ea: line 27492 define USDHC_INT_STATUS_DTOE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_DTOE_SHIFT)) & USDHC_INT_STATUS_DTOE_MASK)
  11d763: line 27493 define USDHC_INT_STATUS_DCE_MASK (0x200000U)
  11d78d: line 27494 define USDHC_INT_STATUS_DCE_SHIFT (21U)
  11d7b2: line 27495 define USDHC_INT_STATUS_DCE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_DCE_SHIFT)) & USDHC_INT_STATUS_DCE_MASK)
  11d828: line 27496 define USDHC_INT_STATUS_DEBE_MASK (0x400000U)
  11d853: line 27497 define USDHC_INT_STATUS_DEBE_SHIFT (22U)
  11d879: line 27498 define USDHC_INT_STATUS_DEBE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_DEBE_SHIFT)) & USDHC_INT_STATUS_DEBE_MASK)
  11d8f2: line 27499 define USDHC_INT_STATUS_AC12E_MASK (0x1000000U)
  11d91f: line 27500 define USDHC_INT_STATUS_AC12E_SHIFT (24U)
  11d946: line 27501 define USDHC_INT_STATUS_AC12E(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_AC12E_SHIFT)) & USDHC_INT_STATUS_AC12E_MASK)
  11d9c2: line 27502 define USDHC_INT_STATUS_TNE_MASK (0x4000000U)
  11d9ed: line 27503 define USDHC_INT_STATUS_TNE_SHIFT (26U)
  11da12: line 27504 define USDHC_INT_STATUS_TNE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_TNE_SHIFT)) & USDHC_INT_STATUS_TNE_MASK)
  11da88: line 27505 define USDHC_INT_STATUS_DMAE_MASK (0x10000000U)
  11dab5: line 27506 define USDHC_INT_STATUS_DMAE_SHIFT (28U)
  11dadb: line 27507 define USDHC_INT_STATUS_DMAE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_DMAE_SHIFT)) & USDHC_INT_STATUS_DMAE_MASK)
  11db54: line 27512 define USDHC_INT_STATUS_EN_CCSEN_MASK (0x1U)
  11db7e: line 27513 define USDHC_INT_STATUS_EN_CCSEN_SHIFT (0U)
  11dba7: line 27514 define USDHC_INT_STATUS_EN_CCSEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_CCSEN_SHIFT)) & USDHC_INT_STATUS_EN_CCSEN_MASK)
  11dc2c: line 27515 define USDHC_INT_STATUS_EN_TCSEN_MASK (0x2U)
  11dc56: line 27516 define USDHC_INT_STATUS_EN_TCSEN_SHIFT (1U)
  11dc7f: line 27517 define USDHC_INT_STATUS_EN_TCSEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_TCSEN_SHIFT)) & USDHC_INT_STATUS_EN_TCSEN_MASK)
  11dd04: line 27518 define USDHC_INT_STATUS_EN_BGESEN_MASK (0x4U)
  11dd2f: line 27519 define USDHC_INT_STATUS_EN_BGESEN_SHIFT (2U)
  11dd59: line 27520 define USDHC_INT_STATUS_EN_BGESEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_BGESEN_SHIFT)) & USDHC_INT_STATUS_EN_BGESEN_MASK)
  11dde1: line 27521 define USDHC_INT_STATUS_EN_DINTSEN_MASK (0x8U)
  11de0d: line 27522 define USDHC_INT_STATUS_EN_DINTSEN_SHIFT (3U)
  11de38: line 27523 define USDHC_INT_STATUS_EN_DINTSEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_DINTSEN_SHIFT)) & USDHC_INT_STATUS_EN_DINTSEN_MASK)
  11dec3: line 27524 define USDHC_INT_STATUS_EN_BWRSEN_MASK (0x10U)
  11deef: line 27525 define USDHC_INT_STATUS_EN_BWRSEN_SHIFT (4U)
  11df19: line 27526 define USDHC_INT_STATUS_EN_BWRSEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_BWRSEN_SHIFT)) & USDHC_INT_STATUS_EN_BWRSEN_MASK)
  11dfa1: line 27527 define USDHC_INT_STATUS_EN_BRRSEN_MASK (0x20U)
  11dfcd: line 27528 define USDHC_INT_STATUS_EN_BRRSEN_SHIFT (5U)
  11dff7: line 27529 define USDHC_INT_STATUS_EN_BRRSEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_BRRSEN_SHIFT)) & USDHC_INT_STATUS_EN_BRRSEN_MASK)
  11e07f: line 27530 define USDHC_INT_STATUS_EN_CINSSEN_MASK (0x40U)
  11e0ac: line 27531 define USDHC_INT_STATUS_EN_CINSSEN_SHIFT (6U)
  11e0d7: line 27532 define USDHC_INT_STATUS_EN_CINSSEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_CINSSEN_SHIFT)) & USDHC_INT_STATUS_EN_CINSSEN_MASK)
  11e162: line 27533 define USDHC_INT_STATUS_EN_CRMSEN_MASK (0x80U)
  11e18e: line 27534 define USDHC_INT_STATUS_EN_CRMSEN_SHIFT (7U)
  11e1b8: line 27535 define USDHC_INT_STATUS_EN_CRMSEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_CRMSEN_SHIFT)) & USDHC_INT_STATUS_EN_CRMSEN_MASK)
  11e240: line 27536 define USDHC_INT_STATUS_EN_CINTSEN_MASK (0x100U)
  11e26e: line 27537 define USDHC_INT_STATUS_EN_CINTSEN_SHIFT (8U)
  11e299: line 27538 define USDHC_INT_STATUS_EN_CINTSEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_CINTSEN_SHIFT)) & USDHC_INT_STATUS_EN_CINTSEN_MASK)
  11e324: line 27539 define USDHC_INT_STATUS_EN_RTESEN_MASK (0x1000U)
  11e352: line 27540 define USDHC_INT_STATUS_EN_RTESEN_SHIFT (12U)
  11e37d: line 27541 define USDHC_INT_STATUS_EN_RTESEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_RTESEN_SHIFT)) & USDHC_INT_STATUS_EN_RTESEN_MASK)
  11e405: line 27542 define USDHC_INT_STATUS_EN_TPSEN_MASK (0x4000U)
  11e432: line 27543 define USDHC_INT_STATUS_EN_TPSEN_SHIFT (14U)
  11e45c: line 27544 define USDHC_INT_STATUS_EN_TPSEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_TPSEN_SHIFT)) & USDHC_INT_STATUS_EN_TPSEN_MASK)
  11e4e1: line 27545 define USDHC_INT_STATUS_EN_CTOESEN_MASK (0x10000U)
  11e511: line 27546 define USDHC_INT_STATUS_EN_CTOESEN_SHIFT (16U)
  11e53d: line 27547 define USDHC_INT_STATUS_EN_CTOESEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_CTOESEN_SHIFT)) & USDHC_INT_STATUS_EN_CTOESEN_MASK)
  11e5c8: line 27548 define USDHC_INT_STATUS_EN_CCESEN_MASK (0x20000U)
  11e5f7: line 27549 define USDHC_INT_STATUS_EN_CCESEN_SHIFT (17U)
  11e622: line 27550 define USDHC_INT_STATUS_EN_CCESEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_CCESEN_SHIFT)) & USDHC_INT_STATUS_EN_CCESEN_MASK)
  11e6aa: line 27551 define USDHC_INT_STATUS_EN_CEBESEN_MASK (0x40000U)
  11e6da: line 27552 define USDHC_INT_STATUS_EN_CEBESEN_SHIFT (18U)
  11e706: line 27553 define USDHC_INT_STATUS_EN_CEBESEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_CEBESEN_SHIFT)) & USDHC_INT_STATUS_EN_CEBESEN_MASK)
  11e791: line 27554 define USDHC_INT_STATUS_EN_CIESEN_MASK (0x80000U)
  11e7c0: line 27555 define USDHC_INT_STATUS_EN_CIESEN_SHIFT (19U)
  11e7eb: line 27556 define USDHC_INT_STATUS_EN_CIESEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_CIESEN_SHIFT)) & USDHC_INT_STATUS_EN_CIESEN_MASK)
  11e873: line 27557 define USDHC_INT_STATUS_EN_DTOESEN_MASK (0x100000U)
  11e8a4: line 27558 define USDHC_INT_STATUS_EN_DTOESEN_SHIFT (20U)
  11e8d0: line 27559 define USDHC_INT_STATUS_EN_DTOESEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_DTOESEN_SHIFT)) & USDHC_INT_STATUS_EN_DTOESEN_MASK)
  11e95b: line 27560 define USDHC_INT_STATUS_EN_DCESEN_MASK (0x200000U)
  11e98b: line 27561 define USDHC_INT_STATUS_EN_DCESEN_SHIFT (21U)
  11e9b6: line 27562 define USDHC_INT_STATUS_EN_DCESEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_DCESEN_SHIFT)) & USDHC_INT_STATUS_EN_DCESEN_MASK)
  11ea3e: line 27563 define USDHC_INT_STATUS_EN_DEBESEN_MASK (0x400000U)
  11ea6f: line 27564 define USDHC_INT_STATUS_EN_DEBESEN_SHIFT (22U)
  11ea9b: line 27565 define USDHC_INT_STATUS_EN_DEBESEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_DEBESEN_SHIFT)) & USDHC_INT_STATUS_EN_DEBESEN_MASK)
  11eb26: line 27566 define USDHC_INT_STATUS_EN_AC12ESEN_MASK (0x1000000U)
  11eb59: line 27567 define USDHC_INT_STATUS_EN_AC12ESEN_SHIFT (24U)
  11eb86: line 27568 define USDHC_INT_STATUS_EN_AC12ESEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_AC12ESEN_SHIFT)) & USDHC_INT_STATUS_EN_AC12ESEN_MASK)
  11ec14: line 27569 define USDHC_INT_STATUS_EN_TNESEN_MASK (0x4000000U)
  11ec45: line 27570 define USDHC_INT_STATUS_EN_TNESEN_SHIFT (26U)
  11ec70: line 27571 define USDHC_INT_STATUS_EN_TNESEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_TNESEN_SHIFT)) & USDHC_INT_STATUS_EN_TNESEN_MASK)
  11ecf8: line 27572 define USDHC_INT_STATUS_EN_DMAESEN_MASK (0x10000000U)
  11ed2b: line 27573 define USDHC_INT_STATUS_EN_DMAESEN_SHIFT (28U)
  11ed57: line 27574 define USDHC_INT_STATUS_EN_DMAESEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_STATUS_EN_DMAESEN_SHIFT)) & USDHC_INT_STATUS_EN_DMAESEN_MASK)
  11ede2: line 27579 define USDHC_INT_SIGNAL_EN_CCIEN_MASK (0x1U)
  11ee0c: line 27580 define USDHC_INT_SIGNAL_EN_CCIEN_SHIFT (0U)
  11ee35: line 27581 define USDHC_INT_SIGNAL_EN_CCIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_CCIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_CCIEN_MASK)
  11eeba: line 27582 define USDHC_INT_SIGNAL_EN_TCIEN_MASK (0x2U)
  11eee4: line 27583 define USDHC_INT_SIGNAL_EN_TCIEN_SHIFT (1U)
  11ef0d: line 27584 define USDHC_INT_SIGNAL_EN_TCIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_TCIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_TCIEN_MASK)
  11ef92: line 27585 define USDHC_INT_SIGNAL_EN_BGEIEN_MASK (0x4U)
  11efbd: line 27586 define USDHC_INT_SIGNAL_EN_BGEIEN_SHIFT (2U)
  11efe7: line 27587 define USDHC_INT_SIGNAL_EN_BGEIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_BGEIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_BGEIEN_MASK)
  11f06f: line 27588 define USDHC_INT_SIGNAL_EN_DINTIEN_MASK (0x8U)
  11f09b: line 27589 define USDHC_INT_SIGNAL_EN_DINTIEN_SHIFT (3U)
  11f0c6: line 27590 define USDHC_INT_SIGNAL_EN_DINTIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_DINTIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_DINTIEN_MASK)
  11f151: line 27591 define USDHC_INT_SIGNAL_EN_BWRIEN_MASK (0x10U)
  11f17d: line 27592 define USDHC_INT_SIGNAL_EN_BWRIEN_SHIFT (4U)
  11f1a7: line 27593 define USDHC_INT_SIGNAL_EN_BWRIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_BWRIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_BWRIEN_MASK)
  11f22f: line 27594 define USDHC_INT_SIGNAL_EN_BRRIEN_MASK (0x20U)
  11f25b: line 27595 define USDHC_INT_SIGNAL_EN_BRRIEN_SHIFT (5U)
  11f285: line 27596 define USDHC_INT_SIGNAL_EN_BRRIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_BRRIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_BRRIEN_MASK)
  11f30d: line 27597 define USDHC_INT_SIGNAL_EN_CINSIEN_MASK (0x40U)
  11f33a: line 27598 define USDHC_INT_SIGNAL_EN_CINSIEN_SHIFT (6U)
  11f365: line 27599 define USDHC_INT_SIGNAL_EN_CINSIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_CINSIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_CINSIEN_MASK)
  11f3f0: line 27600 define USDHC_INT_SIGNAL_EN_CRMIEN_MASK (0x80U)
  11f41c: line 27601 define USDHC_INT_SIGNAL_EN_CRMIEN_SHIFT (7U)
  11f446: line 27602 define USDHC_INT_SIGNAL_EN_CRMIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_CRMIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_CRMIEN_MASK)
  11f4ce: line 27603 define USDHC_INT_SIGNAL_EN_CINTIEN_MASK (0x100U)
  11f4fc: line 27604 define USDHC_INT_SIGNAL_EN_CINTIEN_SHIFT (8U)
  11f527: line 27605 define USDHC_INT_SIGNAL_EN_CINTIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_CINTIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_CINTIEN_MASK)
  11f5b2: line 27606 define USDHC_INT_SIGNAL_EN_RTEIEN_MASK (0x1000U)
  11f5e0: line 27607 define USDHC_INT_SIGNAL_EN_RTEIEN_SHIFT (12U)
  11f60b: line 27608 define USDHC_INT_SIGNAL_EN_RTEIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_RTEIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_RTEIEN_MASK)
  11f693: line 27609 define USDHC_INT_SIGNAL_EN_TPIEN_MASK (0x4000U)
  11f6c0: line 27610 define USDHC_INT_SIGNAL_EN_TPIEN_SHIFT (14U)
  11f6ea: line 27611 define USDHC_INT_SIGNAL_EN_TPIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_TPIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_TPIEN_MASK)
  11f76f: line 27612 define USDHC_INT_SIGNAL_EN_CTOEIEN_MASK (0x10000U)
  11f79f: line 27613 define USDHC_INT_SIGNAL_EN_CTOEIEN_SHIFT (16U)
  11f7cb: line 27614 define USDHC_INT_SIGNAL_EN_CTOEIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_CTOEIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_CTOEIEN_MASK)
  11f856: line 27615 define USDHC_INT_SIGNAL_EN_CCEIEN_MASK (0x20000U)
  11f885: line 27616 define USDHC_INT_SIGNAL_EN_CCEIEN_SHIFT (17U)
  11f8b0: line 27617 define USDHC_INT_SIGNAL_EN_CCEIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_CCEIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_CCEIEN_MASK)
  11f938: line 27618 define USDHC_INT_SIGNAL_EN_CEBEIEN_MASK (0x40000U)
  11f968: line 27619 define USDHC_INT_SIGNAL_EN_CEBEIEN_SHIFT (18U)
  11f994: line 27620 define USDHC_INT_SIGNAL_EN_CEBEIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_CEBEIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_CEBEIEN_MASK)
  11fa1f: line 27621 define USDHC_INT_SIGNAL_EN_CIEIEN_MASK (0x80000U)
  11fa4e: line 27622 define USDHC_INT_SIGNAL_EN_CIEIEN_SHIFT (19U)
  11fa79: line 27623 define USDHC_INT_SIGNAL_EN_CIEIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_CIEIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_CIEIEN_MASK)
  11fb01: line 27624 define USDHC_INT_SIGNAL_EN_DTOEIEN_MASK (0x100000U)
  11fb32: line 27625 define USDHC_INT_SIGNAL_EN_DTOEIEN_SHIFT (20U)
  11fb5e: line 27626 define USDHC_INT_SIGNAL_EN_DTOEIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_DTOEIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_DTOEIEN_MASK)
  11fbe9: line 27627 define USDHC_INT_SIGNAL_EN_DCEIEN_MASK (0x200000U)
  11fc19: line 27628 define USDHC_INT_SIGNAL_EN_DCEIEN_SHIFT (21U)
  11fc44: line 27629 define USDHC_INT_SIGNAL_EN_DCEIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_DCEIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_DCEIEN_MASK)
  11fccc: line 27630 define USDHC_INT_SIGNAL_EN_DEBEIEN_MASK (0x400000U)
  11fcfd: line 27631 define USDHC_INT_SIGNAL_EN_DEBEIEN_SHIFT (22U)
  11fd29: line 27632 define USDHC_INT_SIGNAL_EN_DEBEIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_DEBEIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_DEBEIEN_MASK)
  11fdb4: line 27633 define USDHC_INT_SIGNAL_EN_AC12EIEN_MASK (0x1000000U)
  11fde7: line 27634 define USDHC_INT_SIGNAL_EN_AC12EIEN_SHIFT (24U)
  11fe14: line 27635 define USDHC_INT_SIGNAL_EN_AC12EIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_AC12EIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_AC12EIEN_MASK)
  11fea2: line 27636 define USDHC_INT_SIGNAL_EN_TNEIEN_MASK (0x4000000U)
  11fed3: line 27637 define USDHC_INT_SIGNAL_EN_TNEIEN_SHIFT (26U)
  11fefe: line 27638 define USDHC_INT_SIGNAL_EN_TNEIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_TNEIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_TNEIEN_MASK)
  11ff86: line 27639 define USDHC_INT_SIGNAL_EN_DMAEIEN_MASK (0x10000000U)
  11ffb9: line 27640 define USDHC_INT_SIGNAL_EN_DMAEIEN_SHIFT (28U)
  11ffe5: line 27641 define USDHC_INT_SIGNAL_EN_DMAEIEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_INT_SIGNAL_EN_DMAEIEN_SHIFT)) & USDHC_INT_SIGNAL_EN_DMAEIEN_MASK)
  120070: line 27646 define USDHC_AUTOCMD12_ERR_STATUS_AC12NE_MASK (0x1U)
  1200a2: line 27647 define USDHC_AUTOCMD12_ERR_STATUS_AC12NE_SHIFT (0U)
  1200d3: line 27648 define USDHC_AUTOCMD12_ERR_STATUS_AC12NE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_AUTOCMD12_ERR_STATUS_AC12NE_SHIFT)) & USDHC_AUTOCMD12_ERR_STATUS_AC12NE_MASK)
  120170: line 27649 define USDHC_AUTOCMD12_ERR_STATUS_AC12TOE_MASK (0x2U)
  1201a3: line 27650 define USDHC_AUTOCMD12_ERR_STATUS_AC12TOE_SHIFT (1U)
  1201d5: line 27651 define USDHC_AUTOCMD12_ERR_STATUS_AC12TOE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_AUTOCMD12_ERR_STATUS_AC12TOE_SHIFT)) & USDHC_AUTOCMD12_ERR_STATUS_AC12TOE_MASK)
  120275: line 27652 define USDHC_AUTOCMD12_ERR_STATUS_AC12EBE_MASK (0x4U)
  1202a8: line 27653 define USDHC_AUTOCMD12_ERR_STATUS_AC12EBE_SHIFT (2U)
  1202da: line 27654 define USDHC_AUTOCMD12_ERR_STATUS_AC12EBE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_AUTOCMD12_ERR_STATUS_AC12EBE_SHIFT)) & USDHC_AUTOCMD12_ERR_STATUS_AC12EBE_MASK)
  12037a: line 27655 define USDHC_AUTOCMD12_ERR_STATUS_AC12CE_MASK (0x8U)
  1203ac: line 27656 define USDHC_AUTOCMD12_ERR_STATUS_AC12CE_SHIFT (3U)
  1203dd: line 27657 define USDHC_AUTOCMD12_ERR_STATUS_AC12CE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_AUTOCMD12_ERR_STATUS_AC12CE_SHIFT)) & USDHC_AUTOCMD12_ERR_STATUS_AC12CE_MASK)
  12047a: line 27658 define USDHC_AUTOCMD12_ERR_STATUS_AC12IE_MASK (0x10U)
  1204ad: line 27659 define USDHC_AUTOCMD12_ERR_STATUS_AC12IE_SHIFT (4U)
  1204de: line 27660 define USDHC_AUTOCMD12_ERR_STATUS_AC12IE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_AUTOCMD12_ERR_STATUS_AC12IE_SHIFT)) & USDHC_AUTOCMD12_ERR_STATUS_AC12IE_MASK)
  12057b: line 27661 define USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_MASK (0x80U)
  1205b1: line 27662 define USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_SHIFT (7U)
  1205e5: line 27663 define USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E(x) (((uint32_t)(((uint32_t)(x)) << USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_SHIFT)) & USDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_MASK)
  12068b: line 27664 define USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_MASK (0x400000U)
  1206ca: line 27665 define USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_SHIFT (22U)
  120704: line 27666 define USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING(x) (((uint32_t)(((uint32_t)(x)) << USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_SHIFT)) & USDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_MASK)
  1207b9: line 27667 define USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_MASK (0x800000U)
  1207f5: line 27668 define USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_SHIFT (23U)
  12082c: line 27669 define USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_SHIFT)) & USDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_MASK)
  1208d8: line 27674 define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK (0x1U)
  12090a: line 27675 define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_SHIFT (0U)
  12093b: line 27676 define USDHC_HOST_CTRL_CAP_SDR50_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_SHIFT)) & USDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK)
  1209d8: line 27677 define USDHC_HOST_CTRL_CAP_SDR104_SUPPORT_MASK (0x2U)
  120a0b: line 27678 define USDHC_HOST_CTRL_CAP_SDR104_SUPPORT_SHIFT (1U)
  120a3d: line 27679 define USDHC_HOST_CTRL_CAP_SDR104_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_SDR104_SUPPORT_SHIFT)) & USDHC_HOST_CTRL_CAP_SDR104_SUPPORT_MASK)
  120add: line 27680 define USDHC_HOST_CTRL_CAP_DDR50_SUPPORT_MASK (0x4U)
  120b0f: line 27681 define USDHC_HOST_CTRL_CAP_DDR50_SUPPORT_SHIFT (2U)
  120b40: line 27682 define USDHC_HOST_CTRL_CAP_DDR50_SUPPORT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_DDR50_SUPPORT_SHIFT)) & USDHC_HOST_CTRL_CAP_DDR50_SUPPORT_MASK)
  120bdd: line 27683 define USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_MASK (0xF00U)
  120c17: line 27684 define USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_SHIFT (8U)
  120c4e: line 27685 define USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_SHIFT)) & USDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_MASK)
  120cfd: line 27686 define USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_MASK (0x2000U)
  120d35: line 27687 define USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_SHIFT (13U)
  120d6a: line 27688 define USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_SHIFT)) & USDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_MASK)
  120e10: line 27689 define USDHC_HOST_CTRL_CAP_RETUNING_MODE_MASK (0xC000U)
  120e45: line 27690 define USDHC_HOST_CTRL_CAP_RETUNING_MODE_SHIFT (14U)
  120e77: line 27691 define USDHC_HOST_CTRL_CAP_RETUNING_MODE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_RETUNING_MODE_SHIFT)) & USDHC_HOST_CTRL_CAP_RETUNING_MODE_MASK)
  120f14: line 27692 define USDHC_HOST_CTRL_CAP_MBL_MASK (0x70000U)
  120f40: line 27693 define USDHC_HOST_CTRL_CAP_MBL_SHIFT (16U)
  120f68: line 27694 define USDHC_HOST_CTRL_CAP_MBL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_MBL_SHIFT)) & USDHC_HOST_CTRL_CAP_MBL_MASK)
  120fe7: line 27695 define USDHC_HOST_CTRL_CAP_ADMAS_MASK (0x100000U)
  121016: line 27696 define USDHC_HOST_CTRL_CAP_ADMAS_SHIFT (20U)
  121040: line 27697 define USDHC_HOST_CTRL_CAP_ADMAS(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_ADMAS_SHIFT)) & USDHC_HOST_CTRL_CAP_ADMAS_MASK)
  1210c5: line 27698 define USDHC_HOST_CTRL_CAP_HSS_MASK (0x200000U)
  1210f2: line 27699 define USDHC_HOST_CTRL_CAP_HSS_SHIFT (21U)
  12111a: line 27700 define USDHC_HOST_CTRL_CAP_HSS(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_HSS_SHIFT)) & USDHC_HOST_CTRL_CAP_HSS_MASK)
  121199: line 27701 define USDHC_HOST_CTRL_CAP_DMAS_MASK (0x400000U)
  1211c7: line 27702 define USDHC_HOST_CTRL_CAP_DMAS_SHIFT (22U)
  1211f0: line 27703 define USDHC_HOST_CTRL_CAP_DMAS(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_DMAS_SHIFT)) & USDHC_HOST_CTRL_CAP_DMAS_MASK)
  121272: line 27704 define USDHC_HOST_CTRL_CAP_SRS_MASK (0x800000U)
  12129f: line 27705 define USDHC_HOST_CTRL_CAP_SRS_SHIFT (23U)
  1212c7: line 27706 define USDHC_HOST_CTRL_CAP_SRS(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_SRS_SHIFT)) & USDHC_HOST_CTRL_CAP_SRS_MASK)
  121346: line 27707 define USDHC_HOST_CTRL_CAP_VS33_MASK (0x1000000U)
  121375: line 27708 define USDHC_HOST_CTRL_CAP_VS33_SHIFT (24U)
  12139e: line 27709 define USDHC_HOST_CTRL_CAP_VS33(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_VS33_SHIFT)) & USDHC_HOST_CTRL_CAP_VS33_MASK)
  121420: line 27710 define USDHC_HOST_CTRL_CAP_VS30_MASK (0x2000000U)
  12144f: line 27711 define USDHC_HOST_CTRL_CAP_VS30_SHIFT (25U)
  121478: line 27712 define USDHC_HOST_CTRL_CAP_VS30(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_VS30_SHIFT)) & USDHC_HOST_CTRL_CAP_VS30_MASK)
  1214fa: line 27713 define USDHC_HOST_CTRL_CAP_VS18_MASK (0x4000000U)
  121529: line 27714 define USDHC_HOST_CTRL_CAP_VS18_SHIFT (26U)
  121552: line 27715 define USDHC_HOST_CTRL_CAP_VS18(x) (((uint32_t)(((uint32_t)(x)) << USDHC_HOST_CTRL_CAP_VS18_SHIFT)) & USDHC_HOST_CTRL_CAP_VS18_MASK)
  1215d4: line 27720 define USDHC_WTMK_LVL_RD_WML_MASK (0xFFU)
  1215fb: line 27721 define USDHC_WTMK_LVL_RD_WML_SHIFT (0U)
  121620: line 27722 define USDHC_WTMK_LVL_RD_WML(x) (((uint32_t)(((uint32_t)(x)) << USDHC_WTMK_LVL_RD_WML_SHIFT)) & USDHC_WTMK_LVL_RD_WML_MASK)
  121699: line 27723 define USDHC_WTMK_LVL_RD_BRST_LEN_MASK (0x1F00U)
  1216c7: line 27724 define USDHC_WTMK_LVL_RD_BRST_LEN_SHIFT (8U)
  1216f1: line 27725 define USDHC_WTMK_LVL_RD_BRST_LEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_WTMK_LVL_RD_BRST_LEN_SHIFT)) & USDHC_WTMK_LVL_RD_BRST_LEN_MASK)
  121779: line 27726 define USDHC_WTMK_LVL_WR_WML_MASK (0xFF0000U)
  1217a4: line 27727 define USDHC_WTMK_LVL_WR_WML_SHIFT (16U)
  1217ca: line 27728 define USDHC_WTMK_LVL_WR_WML(x) (((uint32_t)(((uint32_t)(x)) << USDHC_WTMK_LVL_WR_WML_SHIFT)) & USDHC_WTMK_LVL_WR_WML_MASK)
  121843: line 27729 define USDHC_WTMK_LVL_WR_BRST_LEN_MASK (0x1F000000U)
  121875: line 27730 define USDHC_WTMK_LVL_WR_BRST_LEN_SHIFT (24U)
  1218a0: line 27731 define USDHC_WTMK_LVL_WR_BRST_LEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_WTMK_LVL_WR_BRST_LEN_SHIFT)) & USDHC_WTMK_LVL_WR_BRST_LEN_MASK)
  121928: line 27736 define USDHC_MIX_CTRL_DMAEN_MASK (0x1U)
  12194d: line 27737 define USDHC_MIX_CTRL_DMAEN_SHIFT (0U)
  121971: line 27738 define USDHC_MIX_CTRL_DMAEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_DMAEN_SHIFT)) & USDHC_MIX_CTRL_DMAEN_MASK)
  1219e7: line 27739 define USDHC_MIX_CTRL_BCEN_MASK (0x2U)
  121a0b: line 27740 define USDHC_MIX_CTRL_BCEN_SHIFT (1U)
  121a2e: line 27741 define USDHC_MIX_CTRL_BCEN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_BCEN_SHIFT)) & USDHC_MIX_CTRL_BCEN_MASK)
  121aa1: line 27742 define USDHC_MIX_CTRL_AC12EN_MASK (0x4U)
  121ac7: line 27743 define USDHC_MIX_CTRL_AC12EN_SHIFT (2U)
  121aec: line 27744 define USDHC_MIX_CTRL_AC12EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_AC12EN_SHIFT)) & USDHC_MIX_CTRL_AC12EN_MASK)
  121b65: line 27745 define USDHC_MIX_CTRL_DDR_EN_MASK (0x8U)
  121b8b: line 27746 define USDHC_MIX_CTRL_DDR_EN_SHIFT (3U)
  121bb0: line 27747 define USDHC_MIX_CTRL_DDR_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_DDR_EN_SHIFT)) & USDHC_MIX_CTRL_DDR_EN_MASK)
  121c29: line 27748 define USDHC_MIX_CTRL_DTDSEL_MASK (0x10U)
  121c50: line 27749 define USDHC_MIX_CTRL_DTDSEL_SHIFT (4U)
  121c75: line 27750 define USDHC_MIX_CTRL_DTDSEL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_DTDSEL_SHIFT)) & USDHC_MIX_CTRL_DTDSEL_MASK)
  121cee: line 27751 define USDHC_MIX_CTRL_MSBSEL_MASK (0x20U)
  121d15: line 27752 define USDHC_MIX_CTRL_MSBSEL_SHIFT (5U)
  121d3a: line 27753 define USDHC_MIX_CTRL_MSBSEL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_MSBSEL_SHIFT)) & USDHC_MIX_CTRL_MSBSEL_MASK)
  121db3: line 27754 define USDHC_MIX_CTRL_NIBBLE_POS_MASK (0x40U)
  121dde: line 27755 define USDHC_MIX_CTRL_NIBBLE_POS_SHIFT (6U)
  121e07: line 27756 define USDHC_MIX_CTRL_NIBBLE_POS(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_NIBBLE_POS_SHIFT)) & USDHC_MIX_CTRL_NIBBLE_POS_MASK)
  121e8c: line 27757 define USDHC_MIX_CTRL_AC23EN_MASK (0x80U)
  121eb3: line 27758 define USDHC_MIX_CTRL_AC23EN_SHIFT (7U)
  121ed8: line 27759 define USDHC_MIX_CTRL_AC23EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_AC23EN_SHIFT)) & USDHC_MIX_CTRL_AC23EN_MASK)
  121f51: line 27760 define USDHC_MIX_CTRL_EXE_TUNE_MASK (0x400000U)
  121f7e: line 27761 define USDHC_MIX_CTRL_EXE_TUNE_SHIFT (22U)
  121fa6: line 27762 define USDHC_MIX_CTRL_EXE_TUNE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_EXE_TUNE_SHIFT)) & USDHC_MIX_CTRL_EXE_TUNE_MASK)
  122025: line 27763 define USDHC_MIX_CTRL_SMP_CLK_SEL_MASK (0x800000U)
  122055: line 27764 define USDHC_MIX_CTRL_SMP_CLK_SEL_SHIFT (23U)
  122080: line 27765 define USDHC_MIX_CTRL_SMP_CLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_SMP_CLK_SEL_SHIFT)) & USDHC_MIX_CTRL_SMP_CLK_SEL_MASK)
  122108: line 27766 define USDHC_MIX_CTRL_AUTO_TUNE_EN_MASK (0x1000000U)
  12213a: line 27767 define USDHC_MIX_CTRL_AUTO_TUNE_EN_SHIFT (24U)
  122166: line 27768 define USDHC_MIX_CTRL_AUTO_TUNE_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_AUTO_TUNE_EN_SHIFT)) & USDHC_MIX_CTRL_AUTO_TUNE_EN_MASK)
  1221f1: line 27769 define USDHC_MIX_CTRL_FBCLK_SEL_MASK (0x2000000U)
  122220: line 27770 define USDHC_MIX_CTRL_FBCLK_SEL_SHIFT (25U)
  122249: line 27771 define USDHC_MIX_CTRL_FBCLK_SEL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MIX_CTRL_FBCLK_SEL_SHIFT)) & USDHC_MIX_CTRL_FBCLK_SEL_MASK)
  1222cb: line 27776 define USDHC_FORCE_EVENT_FEVTAC12NE_MASK (0x1U)
  1222f8: line 27777 define USDHC_FORCE_EVENT_FEVTAC12NE_SHIFT (0U)
  122324: line 27778 define USDHC_FORCE_EVENT_FEVTAC12NE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTAC12NE_SHIFT)) & USDHC_FORCE_EVENT_FEVTAC12NE_MASK)
  1223b2: line 27779 define USDHC_FORCE_EVENT_FEVTAC12TOE_MASK (0x2U)
  1223e0: line 27780 define USDHC_FORCE_EVENT_FEVTAC12TOE_SHIFT (1U)
  12240d: line 27781 define USDHC_FORCE_EVENT_FEVTAC12TOE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTAC12TOE_SHIFT)) & USDHC_FORCE_EVENT_FEVTAC12TOE_MASK)
  12249e: line 27782 define USDHC_FORCE_EVENT_FEVTAC12CE_MASK (0x4U)
  1224cb: line 27783 define USDHC_FORCE_EVENT_FEVTAC12CE_SHIFT (2U)
  1224f7: line 27784 define USDHC_FORCE_EVENT_FEVTAC12CE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTAC12CE_SHIFT)) & USDHC_FORCE_EVENT_FEVTAC12CE_MASK)
  122585: line 27785 define USDHC_FORCE_EVENT_FEVTAC12EBE_MASK (0x8U)
  1225b3: line 27786 define USDHC_FORCE_EVENT_FEVTAC12EBE_SHIFT (3U)
  1225e0: line 27787 define USDHC_FORCE_EVENT_FEVTAC12EBE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTAC12EBE_SHIFT)) & USDHC_FORCE_EVENT_FEVTAC12EBE_MASK)
  122671: line 27788 define USDHC_FORCE_EVENT_FEVTAC12IE_MASK (0x10U)
  12269f: line 27789 define USDHC_FORCE_EVENT_FEVTAC12IE_SHIFT (4U)
  1226cb: line 27790 define USDHC_FORCE_EVENT_FEVTAC12IE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTAC12IE_SHIFT)) & USDHC_FORCE_EVENT_FEVTAC12IE_MASK)
  122759: line 27791 define USDHC_FORCE_EVENT_FEVTCNIBAC12E_MASK (0x80U)
  12278a: line 27792 define USDHC_FORCE_EVENT_FEVTCNIBAC12E_SHIFT (7U)
  1227b9: line 27793 define USDHC_FORCE_EVENT_FEVTCNIBAC12E(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTCNIBAC12E_SHIFT)) & USDHC_FORCE_EVENT_FEVTCNIBAC12E_MASK)
  122850: line 27794 define USDHC_FORCE_EVENT_FEVTCTOE_MASK (0x10000U)
  12287f: line 27795 define USDHC_FORCE_EVENT_FEVTCTOE_SHIFT (16U)
  1228aa: line 27796 define USDHC_FORCE_EVENT_FEVTCTOE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTCTOE_SHIFT)) & USDHC_FORCE_EVENT_FEVTCTOE_MASK)
  122932: line 27797 define USDHC_FORCE_EVENT_FEVTCCE_MASK (0x20000U)
  122960: line 27798 define USDHC_FORCE_EVENT_FEVTCCE_SHIFT (17U)
  12298a: line 27799 define USDHC_FORCE_EVENT_FEVTCCE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTCCE_SHIFT)) & USDHC_FORCE_EVENT_FEVTCCE_MASK)
  122a0f: line 27800 define USDHC_FORCE_EVENT_FEVTCEBE_MASK (0x40000U)
  122a3e: line 27801 define USDHC_FORCE_EVENT_FEVTCEBE_SHIFT (18U)
  122a69: line 27802 define USDHC_FORCE_EVENT_FEVTCEBE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTCEBE_SHIFT)) & USDHC_FORCE_EVENT_FEVTCEBE_MASK)
  122af1: line 27803 define USDHC_FORCE_EVENT_FEVTCIE_MASK (0x80000U)
  122b1f: line 27804 define USDHC_FORCE_EVENT_FEVTCIE_SHIFT (19U)
  122b49: line 27805 define USDHC_FORCE_EVENT_FEVTCIE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTCIE_SHIFT)) & USDHC_FORCE_EVENT_FEVTCIE_MASK)
  122bce: line 27806 define USDHC_FORCE_EVENT_FEVTDTOE_MASK (0x100000U)
  122bfe: line 27807 define USDHC_FORCE_EVENT_FEVTDTOE_SHIFT (20U)
  122c29: line 27808 define USDHC_FORCE_EVENT_FEVTDTOE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTDTOE_SHIFT)) & USDHC_FORCE_EVENT_FEVTDTOE_MASK)
  122cb1: line 27809 define USDHC_FORCE_EVENT_FEVTDCE_MASK (0x200000U)
  122ce0: line 27810 define USDHC_FORCE_EVENT_FEVTDCE_SHIFT (21U)
  122d0a: line 27811 define USDHC_FORCE_EVENT_FEVTDCE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTDCE_SHIFT)) & USDHC_FORCE_EVENT_FEVTDCE_MASK)
  122d8f: line 27812 define USDHC_FORCE_EVENT_FEVTDEBE_MASK (0x400000U)
  122dbf: line 27813 define USDHC_FORCE_EVENT_FEVTDEBE_SHIFT (22U)
  122dea: line 27814 define USDHC_FORCE_EVENT_FEVTDEBE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTDEBE_SHIFT)) & USDHC_FORCE_EVENT_FEVTDEBE_MASK)
  122e72: line 27815 define USDHC_FORCE_EVENT_FEVTAC12E_MASK (0x1000000U)
  122ea4: line 27816 define USDHC_FORCE_EVENT_FEVTAC12E_SHIFT (24U)
  122ed0: line 27817 define USDHC_FORCE_EVENT_FEVTAC12E(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTAC12E_SHIFT)) & USDHC_FORCE_EVENT_FEVTAC12E_MASK)
  122f5b: line 27818 define USDHC_FORCE_EVENT_FEVTTNE_MASK (0x4000000U)
  122f8b: line 27819 define USDHC_FORCE_EVENT_FEVTTNE_SHIFT (26U)
  122fb5: line 27820 define USDHC_FORCE_EVENT_FEVTTNE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTTNE_SHIFT)) & USDHC_FORCE_EVENT_FEVTTNE_MASK)
  12303a: line 27821 define USDHC_FORCE_EVENT_FEVTDMAE_MASK (0x10000000U)
  12306c: line 27822 define USDHC_FORCE_EVENT_FEVTDMAE_SHIFT (28U)
  123097: line 27823 define USDHC_FORCE_EVENT_FEVTDMAE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTDMAE_SHIFT)) & USDHC_FORCE_EVENT_FEVTDMAE_MASK)
  12311f: line 27824 define USDHC_FORCE_EVENT_FEVTCINT_MASK (0x80000000U)
  123151: line 27825 define USDHC_FORCE_EVENT_FEVTCINT_SHIFT (31U)
  12317c: line 27826 define USDHC_FORCE_EVENT_FEVTCINT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_FORCE_EVENT_FEVTCINT_SHIFT)) & USDHC_FORCE_EVENT_FEVTCINT_MASK)
  123204: line 27831 define USDHC_ADMA_ERR_STATUS_ADMAES_MASK (0x3U)
  123231: line 27832 define USDHC_ADMA_ERR_STATUS_ADMAES_SHIFT (0U)
  12325d: line 27833 define USDHC_ADMA_ERR_STATUS_ADMAES(x) (((uint32_t)(((uint32_t)(x)) << USDHC_ADMA_ERR_STATUS_ADMAES_SHIFT)) & USDHC_ADMA_ERR_STATUS_ADMAES_MASK)
  1232eb: line 27834 define USDHC_ADMA_ERR_STATUS_ADMALME_MASK (0x4U)
  123319: line 27835 define USDHC_ADMA_ERR_STATUS_ADMALME_SHIFT (2U)
  123346: line 27836 define USDHC_ADMA_ERR_STATUS_ADMALME(x) (((uint32_t)(((uint32_t)(x)) << USDHC_ADMA_ERR_STATUS_ADMALME_SHIFT)) & USDHC_ADMA_ERR_STATUS_ADMALME_MASK)
  1233d7: line 27837 define USDHC_ADMA_ERR_STATUS_ADMADCE_MASK (0x8U)
  123405: line 27838 define USDHC_ADMA_ERR_STATUS_ADMADCE_SHIFT (3U)
  123432: line 27839 define USDHC_ADMA_ERR_STATUS_ADMADCE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_ADMA_ERR_STATUS_ADMADCE_SHIFT)) & USDHC_ADMA_ERR_STATUS_ADMADCE_MASK)
  1234c3: line 27844 define USDHC_ADMA_SYS_ADDR_ADS_ADDR_MASK (0xFFFFFFFCU)
  1234f7: line 27845 define USDHC_ADMA_SYS_ADDR_ADS_ADDR_SHIFT (2U)
  123523: line 27846 define USDHC_ADMA_SYS_ADDR_ADS_ADDR(x) (((uint32_t)(((uint32_t)(x)) << USDHC_ADMA_SYS_ADDR_ADS_ADDR_SHIFT)) & USDHC_ADMA_SYS_ADDR_ADS_ADDR_MASK)
  1235b1: line 27851 define USDHC_DLL_CTRL_DLL_CTRL_ENABLE_MASK (0x1U)
  1235e0: line 27852 define USDHC_DLL_CTRL_DLL_CTRL_ENABLE_SHIFT (0U)
  12360e: line 27853 define USDHC_DLL_CTRL_DLL_CTRL_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_CTRL_DLL_CTRL_ENABLE_SHIFT)) & USDHC_DLL_CTRL_DLL_CTRL_ENABLE_MASK)
  1236a2: line 27854 define USDHC_DLL_CTRL_DLL_CTRL_RESET_MASK (0x2U)
  1236d0: line 27855 define USDHC_DLL_CTRL_DLL_CTRL_RESET_SHIFT (1U)
  1236fd: line 27856 define USDHC_DLL_CTRL_DLL_CTRL_RESET(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_CTRL_DLL_CTRL_RESET_SHIFT)) & USDHC_DLL_CTRL_DLL_CTRL_RESET_MASK)
  12378e: line 27857 define USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_MASK (0x4U)
  1237c4: line 27858 define USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_SHIFT (2U)
  1237f9: line 27859 define USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_SHIFT)) & USDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_MASK)
  1238a2: line 27860 define USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_MASK (0x78U)
  1238db: line 27861 define USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_SHIFT (3U)
  123912: line 27862 define USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_SHIFT)) & USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_MASK)
  1239c1: line 27863 define USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_MASK (0x80U)
  1239f6: line 27864 define USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_SHIFT (7U)
  123a29: line 27865 define USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_SHIFT)) & USDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_MASK)
  123acc: line 27866 define USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_MASK (0x100U)
  123b03: line 27867 define USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_SHIFT (8U)
  123b37: line 27868 define USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_SHIFT)) & USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_MASK)
  123bdd: line 27869 define USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_MASK (0xFE00U)
  123c19: line 27870 define USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT (9U)
  123c51: line 27871 define USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT)) & USDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_MASK)
  123d03: line 27872 define USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_MASK (0x70000U)
  123d3f: line 27873 define USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_SHIFT (16U)
  123d77: line 27874 define USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_SHIFT)) & USDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_MASK)
  123e26: line 27875 define USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_MASK (0xFF00000U)
  123e63: line 27876 define USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_SHIFT (20U)
  123e9a: line 27877 define USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_SHIFT)) & USDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_MASK)
  123f46: line 27878 define USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_MASK (0xF0000000U)
  123f84: line 27879 define USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_SHIFT (28U)
  123fbb: line 27880 define USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_SHIFT)) & USDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_MASK)
  124067: line 27885 define USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_MASK (0x1U)
  124099: line 27886 define USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_SHIFT (0U)
  1240ca: line 27887 define USDHC_DLL_STATUS_DLL_STS_SLV_LOCK(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_SHIFT)) & USDHC_DLL_STATUS_DLL_STS_SLV_LOCK_MASK)
  124167: line 27888 define USDHC_DLL_STATUS_DLL_STS_REF_LOCK_MASK (0x2U)
  124199: line 27889 define USDHC_DLL_STATUS_DLL_STS_REF_LOCK_SHIFT (1U)
  1241ca: line 27890 define USDHC_DLL_STATUS_DLL_STS_REF_LOCK(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_STATUS_DLL_STS_REF_LOCK_SHIFT)) & USDHC_DLL_STATUS_DLL_STS_REF_LOCK_MASK)
  124267: line 27891 define USDHC_DLL_STATUS_DLL_STS_SLV_SEL_MASK (0x1FCU)
  12429a: line 27892 define USDHC_DLL_STATUS_DLL_STS_SLV_SEL_SHIFT (2U)
  1242ca: line 27893 define USDHC_DLL_STATUS_DLL_STS_SLV_SEL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_STATUS_DLL_STS_SLV_SEL_SHIFT)) & USDHC_DLL_STATUS_DLL_STS_SLV_SEL_MASK)
  124364: line 27894 define USDHC_DLL_STATUS_DLL_STS_REF_SEL_MASK (0xFE00U)
  124398: line 27895 define USDHC_DLL_STATUS_DLL_STS_REF_SEL_SHIFT (9U)
  1243c8: line 27896 define USDHC_DLL_STATUS_DLL_STS_REF_SEL(x) (((uint32_t)(((uint32_t)(x)) << USDHC_DLL_STATUS_DLL_STS_REF_SEL_SHIFT)) & USDHC_DLL_STATUS_DLL_STS_REF_SEL_MASK)
  124462: line 27901 define USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_MASK (0xFU)
  12449f: line 27902 define USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_SHIFT (0U)
  1244db: line 27903 define USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_SHIFT)) & USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_MASK)
  124599: line 27904 define USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_MASK (0xF0U)
  1245d6: line 27905 define USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_SHIFT (4U)
  124611: line 27906 define USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_SHIFT)) & USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_MASK)
  1246cc: line 27907 define USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_MASK (0x7F00U)
  12470b: line 27908 define USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_SHIFT (8U)
  124746: line 27909 define USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_SHIFT)) & USDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_MASK)
  124801: line 27910 define USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_MASK (0x8000U)
  124837: line 27911 define USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_SHIFT (15U)
  12486a: line 27912 define USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_SHIFT)) & USDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_MASK)
  12490a: line 27913 define USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_MASK (0xF0000U)
  124946: line 27914 define USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_SHIFT (16U)
  12497e: line 27915 define USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_SHIFT)) & USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_MASK)
  124a2d: line 27916 define USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_MASK (0xF00000U)
  124a69: line 27917 define USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_SHIFT (20U)
  124aa0: line 27918 define USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_SHIFT)) & USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_MASK)
  124b4c: line 27919 define USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_MASK (0x7F000000U)
  124b8a: line 27920 define USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_SHIFT (24U)
  124bc1: line 27921 define USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_SHIFT)) & USDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_MASK)
  124c6d: line 27922 define USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_MASK (0x80000000U)
  124ca7: line 27923 define USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_SHIFT (31U)
  124cda: line 27924 define USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR(x) (((uint32_t)(((uint32_t)(x)) << USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_SHIFT)) & USDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_MASK)
  124d7a: line 27929 define USDHC_VEND_SPEC_VSELECT_MASK (0x2U)
  124da2: line 27930 define USDHC_VEND_SPEC_VSELECT_SHIFT (1U)
  124dc9: line 27931 define USDHC_VEND_SPEC_VSELECT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC_VSELECT_SHIFT)) & USDHC_VEND_SPEC_VSELECT_MASK)
  124e48: line 27932 define USDHC_VEND_SPEC_CONFLICT_CHK_EN_MASK (0x4U)
  124e78: line 27933 define USDHC_VEND_SPEC_CONFLICT_CHK_EN_SHIFT (2U)
  124ea7: line 27934 define USDHC_VEND_SPEC_CONFLICT_CHK_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC_CONFLICT_CHK_EN_SHIFT)) & USDHC_VEND_SPEC_CONFLICT_CHK_EN_MASK)
  124f3e: line 27935 define USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_MASK (0x8U)
  124f71: line 27936 define USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_SHIFT (3U)
  124fa3: line 27937 define USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_SHIFT)) & USDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_MASK)
  125043: line 27938 define USDHC_VEND_SPEC_FRC_SDCLK_ON_MASK (0x100U)
  125072: line 27939 define USDHC_VEND_SPEC_FRC_SDCLK_ON_SHIFT (8U)
  12509e: line 27940 define USDHC_VEND_SPEC_FRC_SDCLK_ON(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC_FRC_SDCLK_ON_SHIFT)) & USDHC_VEND_SPEC_FRC_SDCLK_ON_MASK)
  12512c: line 27941 define USDHC_VEND_SPEC_CRC_CHK_DIS_MASK (0x8000U)
  12515b: line 27942 define USDHC_VEND_SPEC_CRC_CHK_DIS_SHIFT (15U)
  125187: line 27943 define USDHC_VEND_SPEC_CRC_CHK_DIS(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC_CRC_CHK_DIS_SHIFT)) & USDHC_VEND_SPEC_CRC_CHK_DIS_MASK)
  125212: line 27944 define USDHC_VEND_SPEC_CMD_BYTE_EN_MASK (0x80000000U)
  125245: line 27945 define USDHC_VEND_SPEC_CMD_BYTE_EN_SHIFT (31U)
  125271: line 27946 define USDHC_VEND_SPEC_CMD_BYTE_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC_CMD_BYTE_EN_SHIFT)) & USDHC_VEND_SPEC_CMD_BYTE_EN_MASK)
  1252fc: line 27951 define USDHC_MMC_BOOT_DTOCV_ACK_MASK (0xFU)
  125325: line 27952 define USDHC_MMC_BOOT_DTOCV_ACK_SHIFT (0U)
  12534d: line 27953 define USDHC_MMC_BOOT_DTOCV_ACK(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MMC_BOOT_DTOCV_ACK_SHIFT)) & USDHC_MMC_BOOT_DTOCV_ACK_MASK)
  1253cf: line 27954 define USDHC_MMC_BOOT_BOOT_ACK_MASK (0x10U)
  1253f8: line 27955 define USDHC_MMC_BOOT_BOOT_ACK_SHIFT (4U)
  12541f: line 27956 define USDHC_MMC_BOOT_BOOT_ACK(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MMC_BOOT_BOOT_ACK_SHIFT)) & USDHC_MMC_BOOT_BOOT_ACK_MASK)
  12549e: line 27957 define USDHC_MMC_BOOT_BOOT_MODE_MASK (0x20U)
  1254c8: line 27958 define USDHC_MMC_BOOT_BOOT_MODE_SHIFT (5U)
  1254f0: line 27959 define USDHC_MMC_BOOT_BOOT_MODE(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MMC_BOOT_BOOT_MODE_SHIFT)) & USDHC_MMC_BOOT_BOOT_MODE_MASK)
  125572: line 27960 define USDHC_MMC_BOOT_BOOT_EN_MASK (0x40U)
  12559a: line 27961 define USDHC_MMC_BOOT_BOOT_EN_SHIFT (6U)
  1255c0: line 27962 define USDHC_MMC_BOOT_BOOT_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MMC_BOOT_BOOT_EN_SHIFT)) & USDHC_MMC_BOOT_BOOT_EN_MASK)
  12563c: line 27963 define USDHC_MMC_BOOT_AUTO_SABG_EN_MASK (0x80U)
  125669: line 27964 define USDHC_MMC_BOOT_AUTO_SABG_EN_SHIFT (7U)
  125694: line 27965 define USDHC_MMC_BOOT_AUTO_SABG_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MMC_BOOT_AUTO_SABG_EN_SHIFT)) & USDHC_MMC_BOOT_AUTO_SABG_EN_MASK)
  12571f: line 27966 define USDHC_MMC_BOOT_DISABLE_TIME_OUT_MASK (0x100U)
  125751: line 27967 define USDHC_MMC_BOOT_DISABLE_TIME_OUT_SHIFT (8U)
  125780: line 27968 define USDHC_MMC_BOOT_DISABLE_TIME_OUT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MMC_BOOT_DISABLE_TIME_OUT_SHIFT)) & USDHC_MMC_BOOT_DISABLE_TIME_OUT_MASK)
  125817: line 27969 define USDHC_MMC_BOOT_BOOT_BLK_CNT_MASK (0xFFFF0000U)
  12584a: line 27970 define USDHC_MMC_BOOT_BOOT_BLK_CNT_SHIFT (16U)
  125876: line 27971 define USDHC_MMC_BOOT_BOOT_BLK_CNT(x) (((uint32_t)(((uint32_t)(x)) << USDHC_MMC_BOOT_BOOT_BLK_CNT_SHIFT)) & USDHC_MMC_BOOT_BOOT_BLK_CNT_MASK)
  125901: line 27976 define USDHC_VEND_SPEC2_CARD_INT_D3_TEST_MASK (0x8U)
  125933: line 27977 define USDHC_VEND_SPEC2_CARD_INT_D3_TEST_SHIFT (3U)
  125964: line 27978 define USDHC_VEND_SPEC2_CARD_INT_D3_TEST(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC2_CARD_INT_D3_TEST_SHIFT)) & USDHC_VEND_SPEC2_CARD_INT_D3_TEST_MASK)
  125a01: line 27979 define USDHC_VEND_SPEC2_TUNING_8bit_EN_MASK (0x10U)
  125a32: line 27980 define USDHC_VEND_SPEC2_TUNING_8bit_EN_SHIFT (4U)
  125a61: line 27981 define USDHC_VEND_SPEC2_TUNING_8bit_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC2_TUNING_8bit_EN_SHIFT)) & USDHC_VEND_SPEC2_TUNING_8bit_EN_MASK)
  125af8: line 27982 define USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK (0x20U)
  125b29: line 27983 define USDHC_VEND_SPEC2_TUNING_1bit_EN_SHIFT (5U)
  125b58: line 27984 define USDHC_VEND_SPEC2_TUNING_1bit_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC2_TUNING_1bit_EN_SHIFT)) & USDHC_VEND_SPEC2_TUNING_1bit_EN_MASK)
  125bef: line 27985 define USDHC_VEND_SPEC2_TUNING_CMD_EN_MASK (0x40U)
  125c1f: line 27986 define USDHC_VEND_SPEC2_TUNING_CMD_EN_SHIFT (6U)
  125c4d: line 27987 define USDHC_VEND_SPEC2_TUNING_CMD_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC2_TUNING_CMD_EN_SHIFT)) & USDHC_VEND_SPEC2_TUNING_CMD_EN_MASK)
  125ce1: line 27988 define USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_MASK (0x1000U)
  125d15: line 27989 define USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_SHIFT (12U)
  125d46: line 27990 define USDHC_VEND_SPEC2_ACMD23_ARGU2_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_SHIFT)) & USDHC_VEND_SPEC2_ACMD23_ARGU2_EN_MASK)
  125de0: line 27991 define USDHC_VEND_SPEC2_PART_DLL_DEBUG_MASK (0x2000U)
  125e13: line 27992 define USDHC_VEND_SPEC2_PART_DLL_DEBUG_SHIFT (13U)
  125e43: line 27993 define USDHC_VEND_SPEC2_PART_DLL_DEBUG(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC2_PART_DLL_DEBUG_SHIFT)) & USDHC_VEND_SPEC2_PART_DLL_DEBUG_MASK)
  125eda: line 27994 define USDHC_VEND_SPEC2_BUS_RST_MASK (0x4000U)
  125f06: line 27995 define USDHC_VEND_SPEC2_BUS_RST_SHIFT (14U)
  125f2f: line 27996 define USDHC_VEND_SPEC2_BUS_RST(x) (((uint32_t)(((uint32_t)(x)) << USDHC_VEND_SPEC2_BUS_RST_SHIFT)) & USDHC_VEND_SPEC2_BUS_RST_MASK)
  125fb1: line 28001 define USDHC_TUNING_CTRL_TUNING_START_TAP_MASK (0xFFU)
  125fe5: line 28002 define USDHC_TUNING_CTRL_TUNING_START_TAP_SHIFT (0U)
  126017: line 28003 define USDHC_TUNING_CTRL_TUNING_START_TAP(x) (((uint32_t)(((uint32_t)(x)) << USDHC_TUNING_CTRL_TUNING_START_TAP_SHIFT)) & USDHC_TUNING_CTRL_TUNING_START_TAP_MASK)
  1260b7: line 28004 define USDHC_TUNING_CTRL_TUNING_COUNTER_MASK (0xFF00U)
  1260eb: line 28005 define USDHC_TUNING_CTRL_TUNING_COUNTER_SHIFT (8U)
  12611b: line 28006 define USDHC_TUNING_CTRL_TUNING_COUNTER(x) (((uint32_t)(((uint32_t)(x)) << USDHC_TUNING_CTRL_TUNING_COUNTER_SHIFT)) & USDHC_TUNING_CTRL_TUNING_COUNTER_MASK)
  1261b5: line 28007 define USDHC_TUNING_CTRL_TUNING_STEP_MASK (0x70000U)
  1261e7: line 28008 define USDHC_TUNING_CTRL_TUNING_STEP_SHIFT (16U)
  126215: line 28009 define USDHC_TUNING_CTRL_TUNING_STEP(x) (((uint32_t)(((uint32_t)(x)) << USDHC_TUNING_CTRL_TUNING_STEP_SHIFT)) & USDHC_TUNING_CTRL_TUNING_STEP_MASK)
  1262a6: line 28010 define USDHC_TUNING_CTRL_TUNING_WINDOW_MASK (0x700000U)
  1262db: line 28011 define USDHC_TUNING_CTRL_TUNING_WINDOW_SHIFT (20U)
  12630b: line 28012 define USDHC_TUNING_CTRL_TUNING_WINDOW(x) (((uint32_t)(((uint32_t)(x)) << USDHC_TUNING_CTRL_TUNING_WINDOW_SHIFT)) & USDHC_TUNING_CTRL_TUNING_WINDOW_MASK)
  1263a2: line 28013 define USDHC_TUNING_CTRL_STD_TUNING_EN_MASK (0x1000000U)
  1263d8: line 28014 define USDHC_TUNING_CTRL_STD_TUNING_EN_SHIFT (24U)
  126408: line 28015 define USDHC_TUNING_CTRL_STD_TUNING_EN(x) (((uint32_t)(((uint32_t)(x)) << USDHC_TUNING_CTRL_STD_TUNING_EN_SHIFT)) & USDHC_TUNING_CTRL_STD_TUNING_EN_MASK)
  12649f: line 28026 define USDHC1_BASE (0x402C0000u)
  1264bd: line 28028 define USDHC1 ((USDHC_Type *)USDHC1_BASE)
  1264e4: line 28030 define USDHC2_BASE (0x402C4000u)
  126502: line 28032 define USDHC2 ((USDHC_Type *)USDHC2_BASE)
  126529: line 28034 define USDHC_BASE_ADDRS { 0u, USDHC1_BASE, USDHC2_BASE }
  12655f: line 28036 define USDHC_BASE_PTRS { (USDHC_Type *)0u, USDHC1, USDHC2 }
  126598: line 28038 define USDHC_IRQS { NotAvail_IRQn, USDHC1_IRQn, USDHC2_IRQn }
  1265d3: line 28074 define WDOG_WCR_WDZST_MASK (0x1U)
  1265f2: line 28075 define WDOG_WCR_WDZST_SHIFT (0U)
  126610: line 28076 define WDOG_WCR_WDZST(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WCR_WDZST_SHIFT)) & WDOG_WCR_WDZST_MASK)
  126674: line 28077 define WDOG_WCR_WDBG_MASK (0x2U)
  126692: line 28078 define WDOG_WCR_WDBG_SHIFT (1U)
  1266af: line 28079 define WDOG_WCR_WDBG(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WCR_WDBG_SHIFT)) & WDOG_WCR_WDBG_MASK)
  126710: line 28080 define WDOG_WCR_WDE_MASK (0x4U)
  12672d: line 28081 define WDOG_WCR_WDE_SHIFT (2U)
  126749: line 28082 define WDOG_WCR_WDE(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WCR_WDE_SHIFT)) & WDOG_WCR_WDE_MASK)
  1267a7: line 28083 define WDOG_WCR_WDT_MASK (0x8U)
  1267c4: line 28084 define WDOG_WCR_WDT_SHIFT (3U)
  1267e0: line 28085 define WDOG_WCR_WDT(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WCR_WDT_SHIFT)) & WDOG_WCR_WDT_MASK)
  12683e: line 28086 define WDOG_WCR_SRS_MASK (0x10U)
  12685c: line 28087 define WDOG_WCR_SRS_SHIFT (4U)
  126878: line 28088 define WDOG_WCR_SRS(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WCR_SRS_SHIFT)) & WDOG_WCR_SRS_MASK)
  1268d6: line 28089 define WDOG_WCR_WDA_MASK (0x20U)
  1268f4: line 28090 define WDOG_WCR_WDA_SHIFT (5U)
  126910: line 28091 define WDOG_WCR_WDA(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WCR_WDA_SHIFT)) & WDOG_WCR_WDA_MASK)
  12696e: line 28092 define WDOG_WCR_SRE_MASK (0x40U)
  12698c: line 28093 define WDOG_WCR_SRE_SHIFT (6U)
  1269a8: line 28094 define WDOG_WCR_SRE(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WCR_SRE_SHIFT)) & WDOG_WCR_SRE_MASK)
  126a06: line 28095 define WDOG_WCR_WDW_MASK (0x80U)
  126a24: line 28096 define WDOG_WCR_WDW_SHIFT (7U)
  126a40: line 28097 define WDOG_WCR_WDW(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WCR_WDW_SHIFT)) & WDOG_WCR_WDW_MASK)
  126a9e: line 28098 define WDOG_WCR_WT_MASK (0xFF00U)
  126abd: line 28099 define WDOG_WCR_WT_SHIFT (8U)
  126ad8: line 28100 define WDOG_WCR_WT(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WCR_WT_SHIFT)) & WDOG_WCR_WT_MASK)
  126b33: line 28105 define WDOG_WSR_WSR_MASK (0xFFFFU)
  126b53: line 28106 define WDOG_WSR_WSR_SHIFT (0U)
  126b6f: line 28107 define WDOG_WSR_WSR(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WSR_WSR_SHIFT)) & WDOG_WSR_WSR_MASK)
  126bcd: line 28112 define WDOG_WRSR_SFTW_MASK (0x1U)
  126bec: line 28113 define WDOG_WRSR_SFTW_SHIFT (0U)
  126c0a: line 28114 define WDOG_WRSR_SFTW(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WRSR_SFTW_SHIFT)) & WDOG_WRSR_SFTW_MASK)
  126c6e: line 28115 define WDOG_WRSR_TOUT_MASK (0x2U)
  126c8d: line 28116 define WDOG_WRSR_TOUT_SHIFT (1U)
  126cab: line 28117 define WDOG_WRSR_TOUT(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WRSR_TOUT_SHIFT)) & WDOG_WRSR_TOUT_MASK)
  126d0f: line 28118 define WDOG_WRSR_POR_MASK (0x10U)
  126d2e: line 28119 define WDOG_WRSR_POR_SHIFT (4U)
  126d4b: line 28120 define WDOG_WRSR_POR(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WRSR_POR_SHIFT)) & WDOG_WRSR_POR_MASK)
  126dac: line 28125 define WDOG_WICR_WICT_MASK (0xFFU)
  126dcc: line 28126 define WDOG_WICR_WICT_SHIFT (0U)
  126dea: line 28127 define WDOG_WICR_WICT(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WICR_WICT_SHIFT)) & WDOG_WICR_WICT_MASK)
  126e4e: line 28128 define WDOG_WICR_WTIS_MASK (0x4000U)
  126e70: line 28129 define WDOG_WICR_WTIS_SHIFT (14U)
  126e8f: line 28130 define WDOG_WICR_WTIS(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WICR_WTIS_SHIFT)) & WDOG_WICR_WTIS_MASK)
  126ef3: line 28131 define WDOG_WICR_WIE_MASK (0x8000U)
  126f14: line 28132 define WDOG_WICR_WIE_SHIFT (15U)
  126f32: line 28133 define WDOG_WICR_WIE(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WICR_WIE_SHIFT)) & WDOG_WICR_WIE_MASK)
  126f93: line 28138 define WDOG_WMCR_PDE_MASK (0x1U)
  126fb1: line 28139 define WDOG_WMCR_PDE_SHIFT (0U)
  126fce: line 28140 define WDOG_WMCR_PDE(x) (((uint16_t)(((uint16_t)(x)) << WDOG_WMCR_PDE_SHIFT)) & WDOG_WMCR_PDE_MASK)
  12702f: line 28151 define WDOG1_BASE (0x400B8000u)
  12704c: line 28153 define WDOG1 ((WDOG_Type *)WDOG1_BASE)
  127070: line 28155 define WDOG2_BASE (0x400D0000u)
  12708d: line 28157 define WDOG2 ((WDOG_Type *)WDOG2_BASE)
  1270b1: line 28159 define WDOG_BASE_ADDRS { 0u, WDOG1_BASE, WDOG2_BASE }
  1270e4: line 28161 define WDOG_BASE_PTRS { (WDOG_Type *)0u, WDOG1, WDOG2 }
  127119: line 28163 define WDOG_IRQS { NotAvail_IRQn, WDOG1_IRQn, WDOG2_IRQn }
  127151: line 28262 define XBARA_SEL0_SEL0_MASK (0x7FU)
  127172: line 28263 define XBARA_SEL0_SEL0_SHIFT (0U)
  127191: line 28264 define XBARA_SEL0_SEL0(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL0_SEL0_SHIFT)) & XBARA_SEL0_SEL0_MASK)
  1271f8: line 28265 define XBARA_SEL0_SEL1_MASK (0x7F00U)
  12721b: line 28266 define XBARA_SEL0_SEL1_SHIFT (8U)
  12723a: line 28267 define XBARA_SEL0_SEL1(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL0_SEL1_SHIFT)) & XBARA_SEL0_SEL1_MASK)
  1272a1: line 28272 define XBARA_SEL1_SEL2_MASK (0x7FU)
  1272c2: line 28273 define XBARA_SEL1_SEL2_SHIFT (0U)
  1272e1: line 28274 define XBARA_SEL1_SEL2(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL1_SEL2_SHIFT)) & XBARA_SEL1_SEL2_MASK)
  127348: line 28275 define XBARA_SEL1_SEL3_MASK (0x7F00U)
  12736b: line 28276 define XBARA_SEL1_SEL3_SHIFT (8U)
  12738a: line 28277 define XBARA_SEL1_SEL3(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL1_SEL3_SHIFT)) & XBARA_SEL1_SEL3_MASK)
  1273f1: line 28282 define XBARA_SEL2_SEL4_MASK (0x7FU)
  127412: line 28283 define XBARA_SEL2_SEL4_SHIFT (0U)
  127431: line 28284 define XBARA_SEL2_SEL4(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL2_SEL4_SHIFT)) & XBARA_SEL2_SEL4_MASK)
  127498: line 28285 define XBARA_SEL2_SEL5_MASK (0x7F00U)
  1274bb: line 28286 define XBARA_SEL2_SEL5_SHIFT (8U)
  1274da: line 28287 define XBARA_SEL2_SEL5(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL2_SEL5_SHIFT)) & XBARA_SEL2_SEL5_MASK)
  127541: line 28292 define XBARA_SEL3_SEL6_MASK (0x7FU)
  127562: line 28293 define XBARA_SEL3_SEL6_SHIFT (0U)
  127581: line 28294 define XBARA_SEL3_SEL6(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL3_SEL6_SHIFT)) & XBARA_SEL3_SEL6_MASK)
  1275e8: line 28295 define XBARA_SEL3_SEL7_MASK (0x7F00U)
  12760b: line 28296 define XBARA_SEL3_SEL7_SHIFT (8U)
  12762a: line 28297 define XBARA_SEL3_SEL7(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL3_SEL7_SHIFT)) & XBARA_SEL3_SEL7_MASK)
  127691: line 28302 define XBARA_SEL4_SEL8_MASK (0x7FU)
  1276b2: line 28303 define XBARA_SEL4_SEL8_SHIFT (0U)
  1276d1: line 28304 define XBARA_SEL4_SEL8(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL4_SEL8_SHIFT)) & XBARA_SEL4_SEL8_MASK)
  127738: line 28305 define XBARA_SEL4_SEL9_MASK (0x7F00U)
  12775b: line 28306 define XBARA_SEL4_SEL9_SHIFT (8U)
  12777a: line 28307 define XBARA_SEL4_SEL9(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL4_SEL9_SHIFT)) & XBARA_SEL4_SEL9_MASK)
  1277e1: line 28312 define XBARA_SEL5_SEL10_MASK (0x7FU)
  127803: line 28313 define XBARA_SEL5_SEL10_SHIFT (0U)
  127823: line 28314 define XBARA_SEL5_SEL10(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL5_SEL10_SHIFT)) & XBARA_SEL5_SEL10_MASK)
  12788d: line 28315 define XBARA_SEL5_SEL11_MASK (0x7F00U)
  1278b1: line 28316 define XBARA_SEL5_SEL11_SHIFT (8U)
  1278d1: line 28317 define XBARA_SEL5_SEL11(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL5_SEL11_SHIFT)) & XBARA_SEL5_SEL11_MASK)
  12793b: line 28322 define XBARA_SEL6_SEL12_MASK (0x7FU)
  12795d: line 28323 define XBARA_SEL6_SEL12_SHIFT (0U)
  12797d: line 28324 define XBARA_SEL6_SEL12(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL6_SEL12_SHIFT)) & XBARA_SEL6_SEL12_MASK)
  1279e7: line 28325 define XBARA_SEL6_SEL13_MASK (0x7F00U)
  127a0b: line 28326 define XBARA_SEL6_SEL13_SHIFT (8U)
  127a2b: line 28327 define XBARA_SEL6_SEL13(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL6_SEL13_SHIFT)) & XBARA_SEL6_SEL13_MASK)
  127a95: line 28332 define XBARA_SEL7_SEL14_MASK (0x7FU)
  127ab7: line 28333 define XBARA_SEL7_SEL14_SHIFT (0U)
  127ad7: line 28334 define XBARA_SEL7_SEL14(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL7_SEL14_SHIFT)) & XBARA_SEL7_SEL14_MASK)
  127b41: line 28335 define XBARA_SEL7_SEL15_MASK (0x7F00U)
  127b65: line 28336 define XBARA_SEL7_SEL15_SHIFT (8U)
  127b85: line 28337 define XBARA_SEL7_SEL15(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL7_SEL15_SHIFT)) & XBARA_SEL7_SEL15_MASK)
  127bef: line 28342 define XBARA_SEL8_SEL16_MASK (0x7FU)
  127c11: line 28343 define XBARA_SEL8_SEL16_SHIFT (0U)
  127c31: line 28344 define XBARA_SEL8_SEL16(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL8_SEL16_SHIFT)) & XBARA_SEL8_SEL16_MASK)
  127c9b: line 28345 define XBARA_SEL8_SEL17_MASK (0x7F00U)
  127cbf: line 28346 define XBARA_SEL8_SEL17_SHIFT (8U)
  127cdf: line 28347 define XBARA_SEL8_SEL17(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL8_SEL17_SHIFT)) & XBARA_SEL8_SEL17_MASK)
  127d49: line 28352 define XBARA_SEL9_SEL18_MASK (0x7FU)
  127d6b: line 28353 define XBARA_SEL9_SEL18_SHIFT (0U)
  127d8b: line 28354 define XBARA_SEL9_SEL18(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL9_SEL18_SHIFT)) & XBARA_SEL9_SEL18_MASK)
  127df5: line 28355 define XBARA_SEL9_SEL19_MASK (0x7F00U)
  127e19: line 28356 define XBARA_SEL9_SEL19_SHIFT (8U)
  127e39: line 28357 define XBARA_SEL9_SEL19(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL9_SEL19_SHIFT)) & XBARA_SEL9_SEL19_MASK)
  127ea3: line 28362 define XBARA_SEL10_SEL20_MASK (0x7FU)
  127ec6: line 28363 define XBARA_SEL10_SEL20_SHIFT (0U)
  127ee7: line 28364 define XBARA_SEL10_SEL20(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL10_SEL20_SHIFT)) & XBARA_SEL10_SEL20_MASK)
  127f54: line 28365 define XBARA_SEL10_SEL21_MASK (0x7F00U)
  127f79: line 28366 define XBARA_SEL10_SEL21_SHIFT (8U)
  127f9a: line 28367 define XBARA_SEL10_SEL21(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL10_SEL21_SHIFT)) & XBARA_SEL10_SEL21_MASK)
  128007: line 28372 define XBARA_SEL11_SEL22_MASK (0x7FU)
  12802a: line 28373 define XBARA_SEL11_SEL22_SHIFT (0U)
  12804b: line 28374 define XBARA_SEL11_SEL22(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL11_SEL22_SHIFT)) & XBARA_SEL11_SEL22_MASK)
  1280b8: line 28375 define XBARA_SEL11_SEL23_MASK (0x7F00U)
  1280dd: line 28376 define XBARA_SEL11_SEL23_SHIFT (8U)
  1280fe: line 28377 define XBARA_SEL11_SEL23(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL11_SEL23_SHIFT)) & XBARA_SEL11_SEL23_MASK)
  12816b: line 28382 define XBARA_SEL12_SEL24_MASK (0x7FU)
  12818e: line 28383 define XBARA_SEL12_SEL24_SHIFT (0U)
  1281af: line 28384 define XBARA_SEL12_SEL24(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL12_SEL24_SHIFT)) & XBARA_SEL12_SEL24_MASK)
  12821c: line 28385 define XBARA_SEL12_SEL25_MASK (0x7F00U)
  128241: line 28386 define XBARA_SEL12_SEL25_SHIFT (8U)
  128262: line 28387 define XBARA_SEL12_SEL25(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL12_SEL25_SHIFT)) & XBARA_SEL12_SEL25_MASK)
  1282cf: line 28392 define XBARA_SEL13_SEL26_MASK (0x7FU)
  1282f2: line 28393 define XBARA_SEL13_SEL26_SHIFT (0U)
  128313: line 28394 define XBARA_SEL13_SEL26(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL13_SEL26_SHIFT)) & XBARA_SEL13_SEL26_MASK)
  128380: line 28395 define XBARA_SEL13_SEL27_MASK (0x7F00U)
  1283a5: line 28396 define XBARA_SEL13_SEL27_SHIFT (8U)
  1283c6: line 28397 define XBARA_SEL13_SEL27(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL13_SEL27_SHIFT)) & XBARA_SEL13_SEL27_MASK)
  128433: line 28402 define XBARA_SEL14_SEL28_MASK (0x7FU)
  128456: line 28403 define XBARA_SEL14_SEL28_SHIFT (0U)
  128477: line 28404 define XBARA_SEL14_SEL28(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL14_SEL28_SHIFT)) & XBARA_SEL14_SEL28_MASK)
  1284e4: line 28405 define XBARA_SEL14_SEL29_MASK (0x7F00U)
  128509: line 28406 define XBARA_SEL14_SEL29_SHIFT (8U)
  12852a: line 28407 define XBARA_SEL14_SEL29(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL14_SEL29_SHIFT)) & XBARA_SEL14_SEL29_MASK)
  128597: line 28412 define XBARA_SEL15_SEL30_MASK (0x7FU)
  1285ba: line 28413 define XBARA_SEL15_SEL30_SHIFT (0U)
  1285db: line 28414 define XBARA_SEL15_SEL30(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL15_SEL30_SHIFT)) & XBARA_SEL15_SEL30_MASK)
  128648: line 28415 define XBARA_SEL15_SEL31_MASK (0x7F00U)
  12866d: line 28416 define XBARA_SEL15_SEL31_SHIFT (8U)
  12868e: line 28417 define XBARA_SEL15_SEL31(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL15_SEL31_SHIFT)) & XBARA_SEL15_SEL31_MASK)
  1286fb: line 28422 define XBARA_SEL16_SEL32_MASK (0x7FU)
  12871e: line 28423 define XBARA_SEL16_SEL32_SHIFT (0U)
  12873f: line 28424 define XBARA_SEL16_SEL32(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL16_SEL32_SHIFT)) & XBARA_SEL16_SEL32_MASK)
  1287ac: line 28425 define XBARA_SEL16_SEL33_MASK (0x7F00U)
  1287d1: line 28426 define XBARA_SEL16_SEL33_SHIFT (8U)
  1287f2: line 28427 define XBARA_SEL16_SEL33(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL16_SEL33_SHIFT)) & XBARA_SEL16_SEL33_MASK)
  12885f: line 28432 define XBARA_SEL17_SEL34_MASK (0x7FU)
  128882: line 28433 define XBARA_SEL17_SEL34_SHIFT (0U)
  1288a3: line 28434 define XBARA_SEL17_SEL34(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL17_SEL34_SHIFT)) & XBARA_SEL17_SEL34_MASK)
  128910: line 28435 define XBARA_SEL17_SEL35_MASK (0x7F00U)
  128935: line 28436 define XBARA_SEL17_SEL35_SHIFT (8U)
  128956: line 28437 define XBARA_SEL17_SEL35(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL17_SEL35_SHIFT)) & XBARA_SEL17_SEL35_MASK)
  1289c3: line 28442 define XBARA_SEL18_SEL36_MASK (0x7FU)
  1289e6: line 28443 define XBARA_SEL18_SEL36_SHIFT (0U)
  128a07: line 28444 define XBARA_SEL18_SEL36(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL18_SEL36_SHIFT)) & XBARA_SEL18_SEL36_MASK)
  128a74: line 28445 define XBARA_SEL18_SEL37_MASK (0x7F00U)
  128a99: line 28446 define XBARA_SEL18_SEL37_SHIFT (8U)
  128aba: line 28447 define XBARA_SEL18_SEL37(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL18_SEL37_SHIFT)) & XBARA_SEL18_SEL37_MASK)
  128b27: line 28452 define XBARA_SEL19_SEL38_MASK (0x7FU)
  128b4a: line 28453 define XBARA_SEL19_SEL38_SHIFT (0U)
  128b6b: line 28454 define XBARA_SEL19_SEL38(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL19_SEL38_SHIFT)) & XBARA_SEL19_SEL38_MASK)
  128bd8: line 28455 define XBARA_SEL19_SEL39_MASK (0x7F00U)
  128bfd: line 28456 define XBARA_SEL19_SEL39_SHIFT (8U)
  128c1e: line 28457 define XBARA_SEL19_SEL39(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL19_SEL39_SHIFT)) & XBARA_SEL19_SEL39_MASK)
  128c8b: line 28462 define XBARA_SEL20_SEL40_MASK (0x7FU)
  128cae: line 28463 define XBARA_SEL20_SEL40_SHIFT (0U)
  128ccf: line 28464 define XBARA_SEL20_SEL40(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL20_SEL40_SHIFT)) & XBARA_SEL20_SEL40_MASK)
  128d3c: line 28465 define XBARA_SEL20_SEL41_MASK (0x7F00U)
  128d61: line 28466 define XBARA_SEL20_SEL41_SHIFT (8U)
  128d82: line 28467 define XBARA_SEL20_SEL41(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL20_SEL41_SHIFT)) & XBARA_SEL20_SEL41_MASK)
  128def: line 28472 define XBARA_SEL21_SEL42_MASK (0x7FU)
  128e12: line 28473 define XBARA_SEL21_SEL42_SHIFT (0U)
  128e33: line 28474 define XBARA_SEL21_SEL42(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL21_SEL42_SHIFT)) & XBARA_SEL21_SEL42_MASK)
  128ea0: line 28475 define XBARA_SEL21_SEL43_MASK (0x7F00U)
  128ec5: line 28476 define XBARA_SEL21_SEL43_SHIFT (8U)
  128ee6: line 28477 define XBARA_SEL21_SEL43(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL21_SEL43_SHIFT)) & XBARA_SEL21_SEL43_MASK)
  128f53: line 28482 define XBARA_SEL22_SEL44_MASK (0x7FU)
  128f76: line 28483 define XBARA_SEL22_SEL44_SHIFT (0U)
  128f97: line 28484 define XBARA_SEL22_SEL44(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL22_SEL44_SHIFT)) & XBARA_SEL22_SEL44_MASK)
  129004: line 28485 define XBARA_SEL22_SEL45_MASK (0x7F00U)
  129029: line 28486 define XBARA_SEL22_SEL45_SHIFT (8U)
  12904a: line 28487 define XBARA_SEL22_SEL45(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL22_SEL45_SHIFT)) & XBARA_SEL22_SEL45_MASK)
  1290b7: line 28492 define XBARA_SEL23_SEL46_MASK (0x7FU)
  1290da: line 28493 define XBARA_SEL23_SEL46_SHIFT (0U)
  1290fb: line 28494 define XBARA_SEL23_SEL46(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL23_SEL46_SHIFT)) & XBARA_SEL23_SEL46_MASK)
  129168: line 28495 define XBARA_SEL23_SEL47_MASK (0x7F00U)
  12918d: line 28496 define XBARA_SEL23_SEL47_SHIFT (8U)
  1291ae: line 28497 define XBARA_SEL23_SEL47(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL23_SEL47_SHIFT)) & XBARA_SEL23_SEL47_MASK)
  12921b: line 28502 define XBARA_SEL24_SEL48_MASK (0x7FU)
  12923e: line 28503 define XBARA_SEL24_SEL48_SHIFT (0U)
  12925f: line 28504 define XBARA_SEL24_SEL48(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL24_SEL48_SHIFT)) & XBARA_SEL24_SEL48_MASK)
  1292cc: line 28505 define XBARA_SEL24_SEL49_MASK (0x7F00U)
  1292f1: line 28506 define XBARA_SEL24_SEL49_SHIFT (8U)
  129312: line 28507 define XBARA_SEL24_SEL49(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL24_SEL49_SHIFT)) & XBARA_SEL24_SEL49_MASK)
  12937f: line 28512 define XBARA_SEL25_SEL50_MASK (0x7FU)
  1293a2: line 28513 define XBARA_SEL25_SEL50_SHIFT (0U)
  1293c3: line 28514 define XBARA_SEL25_SEL50(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL25_SEL50_SHIFT)) & XBARA_SEL25_SEL50_MASK)
  129430: line 28515 define XBARA_SEL25_SEL51_MASK (0x7F00U)
  129455: line 28516 define XBARA_SEL25_SEL51_SHIFT (8U)
  129476: line 28517 define XBARA_SEL25_SEL51(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL25_SEL51_SHIFT)) & XBARA_SEL25_SEL51_MASK)
  1294e3: line 28522 define XBARA_SEL26_SEL52_MASK (0x7FU)
  129506: line 28523 define XBARA_SEL26_SEL52_SHIFT (0U)
  129527: line 28524 define XBARA_SEL26_SEL52(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL26_SEL52_SHIFT)) & XBARA_SEL26_SEL52_MASK)
  129594: line 28525 define XBARA_SEL26_SEL53_MASK (0x7F00U)
  1295b9: line 28526 define XBARA_SEL26_SEL53_SHIFT (8U)
  1295da: line 28527 define XBARA_SEL26_SEL53(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL26_SEL53_SHIFT)) & XBARA_SEL26_SEL53_MASK)
  129647: line 28532 define XBARA_SEL27_SEL54_MASK (0x7FU)
  12966a: line 28533 define XBARA_SEL27_SEL54_SHIFT (0U)
  12968b: line 28534 define XBARA_SEL27_SEL54(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL27_SEL54_SHIFT)) & XBARA_SEL27_SEL54_MASK)
  1296f8: line 28535 define XBARA_SEL27_SEL55_MASK (0x7F00U)
  12971d: line 28536 define XBARA_SEL27_SEL55_SHIFT (8U)
  12973e: line 28537 define XBARA_SEL27_SEL55(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL27_SEL55_SHIFT)) & XBARA_SEL27_SEL55_MASK)
  1297ab: line 28542 define XBARA_SEL28_SEL56_MASK (0x7FU)
  1297ce: line 28543 define XBARA_SEL28_SEL56_SHIFT (0U)
  1297ef: line 28544 define XBARA_SEL28_SEL56(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL28_SEL56_SHIFT)) & XBARA_SEL28_SEL56_MASK)
  12985c: line 28545 define XBARA_SEL28_SEL57_MASK (0x7F00U)
  129881: line 28546 define XBARA_SEL28_SEL57_SHIFT (8U)
  1298a2: line 28547 define XBARA_SEL28_SEL57(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL28_SEL57_SHIFT)) & XBARA_SEL28_SEL57_MASK)
  12990f: line 28552 define XBARA_SEL29_SEL58_MASK (0x7FU)
  129932: line 28553 define XBARA_SEL29_SEL58_SHIFT (0U)
  129953: line 28554 define XBARA_SEL29_SEL58(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL29_SEL58_SHIFT)) & XBARA_SEL29_SEL58_MASK)
  1299c0: line 28555 define XBARA_SEL29_SEL59_MASK (0x7F00U)
  1299e5: line 28556 define XBARA_SEL29_SEL59_SHIFT (8U)
  129a06: line 28557 define XBARA_SEL29_SEL59(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL29_SEL59_SHIFT)) & XBARA_SEL29_SEL59_MASK)
  129a73: line 28562 define XBARA_SEL30_SEL60_MASK (0x7FU)
  129a96: line 28563 define XBARA_SEL30_SEL60_SHIFT (0U)
  129ab7: line 28564 define XBARA_SEL30_SEL60(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL30_SEL60_SHIFT)) & XBARA_SEL30_SEL60_MASK)
  129b24: line 28565 define XBARA_SEL30_SEL61_MASK (0x7F00U)
  129b49: line 28566 define XBARA_SEL30_SEL61_SHIFT (8U)
  129b6a: line 28567 define XBARA_SEL30_SEL61(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL30_SEL61_SHIFT)) & XBARA_SEL30_SEL61_MASK)
  129bd7: line 28572 define XBARA_SEL31_SEL62_MASK (0x7FU)
  129bfa: line 28573 define XBARA_SEL31_SEL62_SHIFT (0U)
  129c1b: line 28574 define XBARA_SEL31_SEL62(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL31_SEL62_SHIFT)) & XBARA_SEL31_SEL62_MASK)
  129c88: line 28575 define XBARA_SEL31_SEL63_MASK (0x7F00U)
  129cad: line 28576 define XBARA_SEL31_SEL63_SHIFT (8U)
  129cce: line 28577 define XBARA_SEL31_SEL63(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL31_SEL63_SHIFT)) & XBARA_SEL31_SEL63_MASK)
  129d3b: line 28582 define XBARA_SEL32_SEL64_MASK (0x7FU)
  129d5e: line 28583 define XBARA_SEL32_SEL64_SHIFT (0U)
  129d7f: line 28584 define XBARA_SEL32_SEL64(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL32_SEL64_SHIFT)) & XBARA_SEL32_SEL64_MASK)
  129dec: line 28585 define XBARA_SEL32_SEL65_MASK (0x7F00U)
  129e11: line 28586 define XBARA_SEL32_SEL65_SHIFT (8U)
  129e32: line 28587 define XBARA_SEL32_SEL65(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL32_SEL65_SHIFT)) & XBARA_SEL32_SEL65_MASK)
  129e9f: line 28592 define XBARA_SEL33_SEL66_MASK (0x7FU)
  129ec2: line 28593 define XBARA_SEL33_SEL66_SHIFT (0U)
  129ee3: line 28594 define XBARA_SEL33_SEL66(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL33_SEL66_SHIFT)) & XBARA_SEL33_SEL66_MASK)
  129f50: line 28595 define XBARA_SEL33_SEL67_MASK (0x7F00U)
  129f75: line 28596 define XBARA_SEL33_SEL67_SHIFT (8U)
  129f96: line 28597 define XBARA_SEL33_SEL67(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL33_SEL67_SHIFT)) & XBARA_SEL33_SEL67_MASK)
  12a003: line 28602 define XBARA_SEL34_SEL68_MASK (0x7FU)
  12a026: line 28603 define XBARA_SEL34_SEL68_SHIFT (0U)
  12a047: line 28604 define XBARA_SEL34_SEL68(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL34_SEL68_SHIFT)) & XBARA_SEL34_SEL68_MASK)
  12a0b4: line 28605 define XBARA_SEL34_SEL69_MASK (0x7F00U)
  12a0d9: line 28606 define XBARA_SEL34_SEL69_SHIFT (8U)
  12a0fa: line 28607 define XBARA_SEL34_SEL69(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL34_SEL69_SHIFT)) & XBARA_SEL34_SEL69_MASK)
  12a167: line 28612 define XBARA_SEL35_SEL70_MASK (0x7FU)
  12a18a: line 28613 define XBARA_SEL35_SEL70_SHIFT (0U)
  12a1ab: line 28614 define XBARA_SEL35_SEL70(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL35_SEL70_SHIFT)) & XBARA_SEL35_SEL70_MASK)
  12a218: line 28615 define XBARA_SEL35_SEL71_MASK (0x7F00U)
  12a23d: line 28616 define XBARA_SEL35_SEL71_SHIFT (8U)
  12a25e: line 28617 define XBARA_SEL35_SEL71(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL35_SEL71_SHIFT)) & XBARA_SEL35_SEL71_MASK)
  12a2cb: line 28622 define XBARA_SEL36_SEL72_MASK (0x7FU)
  12a2ee: line 28623 define XBARA_SEL36_SEL72_SHIFT (0U)
  12a30f: line 28624 define XBARA_SEL36_SEL72(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL36_SEL72_SHIFT)) & XBARA_SEL36_SEL72_MASK)
  12a37c: line 28625 define XBARA_SEL36_SEL73_MASK (0x7F00U)
  12a3a1: line 28626 define XBARA_SEL36_SEL73_SHIFT (8U)
  12a3c2: line 28627 define XBARA_SEL36_SEL73(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL36_SEL73_SHIFT)) & XBARA_SEL36_SEL73_MASK)
  12a42f: line 28632 define XBARA_SEL37_SEL74_MASK (0x7FU)
  12a452: line 28633 define XBARA_SEL37_SEL74_SHIFT (0U)
  12a473: line 28634 define XBARA_SEL37_SEL74(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL37_SEL74_SHIFT)) & XBARA_SEL37_SEL74_MASK)
  12a4e0: line 28635 define XBARA_SEL37_SEL75_MASK (0x7F00U)
  12a505: line 28636 define XBARA_SEL37_SEL75_SHIFT (8U)
  12a526: line 28637 define XBARA_SEL37_SEL75(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL37_SEL75_SHIFT)) & XBARA_SEL37_SEL75_MASK)
  12a593: line 28642 define XBARA_SEL38_SEL76_MASK (0x7FU)
  12a5b6: line 28643 define XBARA_SEL38_SEL76_SHIFT (0U)
  12a5d7: line 28644 define XBARA_SEL38_SEL76(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL38_SEL76_SHIFT)) & XBARA_SEL38_SEL76_MASK)
  12a644: line 28645 define XBARA_SEL38_SEL77_MASK (0x7F00U)
  12a669: line 28646 define XBARA_SEL38_SEL77_SHIFT (8U)
  12a68a: line 28647 define XBARA_SEL38_SEL77(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL38_SEL77_SHIFT)) & XBARA_SEL38_SEL77_MASK)
  12a6f7: line 28652 define XBARA_SEL39_SEL78_MASK (0x7FU)
  12a71a: line 28653 define XBARA_SEL39_SEL78_SHIFT (0U)
  12a73b: line 28654 define XBARA_SEL39_SEL78(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL39_SEL78_SHIFT)) & XBARA_SEL39_SEL78_MASK)
  12a7a8: line 28655 define XBARA_SEL39_SEL79_MASK (0x7F00U)
  12a7cd: line 28656 define XBARA_SEL39_SEL79_SHIFT (8U)
  12a7ee: line 28657 define XBARA_SEL39_SEL79(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL39_SEL79_SHIFT)) & XBARA_SEL39_SEL79_MASK)
  12a85b: line 28662 define XBARA_SEL40_SEL80_MASK (0x7FU)
  12a87e: line 28663 define XBARA_SEL40_SEL80_SHIFT (0U)
  12a89f: line 28664 define XBARA_SEL40_SEL80(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL40_SEL80_SHIFT)) & XBARA_SEL40_SEL80_MASK)
  12a90c: line 28665 define XBARA_SEL40_SEL81_MASK (0x7F00U)
  12a931: line 28666 define XBARA_SEL40_SEL81_SHIFT (8U)
  12a952: line 28667 define XBARA_SEL40_SEL81(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL40_SEL81_SHIFT)) & XBARA_SEL40_SEL81_MASK)
  12a9bf: line 28672 define XBARA_SEL41_SEL82_MASK (0x7FU)
  12a9e2: line 28673 define XBARA_SEL41_SEL82_SHIFT (0U)
  12aa03: line 28674 define XBARA_SEL41_SEL82(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL41_SEL82_SHIFT)) & XBARA_SEL41_SEL82_MASK)
  12aa70: line 28675 define XBARA_SEL41_SEL83_MASK (0x7F00U)
  12aa95: line 28676 define XBARA_SEL41_SEL83_SHIFT (8U)
  12aab6: line 28677 define XBARA_SEL41_SEL83(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL41_SEL83_SHIFT)) & XBARA_SEL41_SEL83_MASK)
  12ab23: line 28682 define XBARA_SEL42_SEL84_MASK (0x7FU)
  12ab46: line 28683 define XBARA_SEL42_SEL84_SHIFT (0U)
  12ab67: line 28684 define XBARA_SEL42_SEL84(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL42_SEL84_SHIFT)) & XBARA_SEL42_SEL84_MASK)
  12abd4: line 28685 define XBARA_SEL42_SEL85_MASK (0x7F00U)
  12abf9: line 28686 define XBARA_SEL42_SEL85_SHIFT (8U)
  12ac1a: line 28687 define XBARA_SEL42_SEL85(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL42_SEL85_SHIFT)) & XBARA_SEL42_SEL85_MASK)
  12ac87: line 28692 define XBARA_SEL43_SEL86_MASK (0x7FU)
  12acaa: line 28693 define XBARA_SEL43_SEL86_SHIFT (0U)
  12accb: line 28694 define XBARA_SEL43_SEL86(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL43_SEL86_SHIFT)) & XBARA_SEL43_SEL86_MASK)
  12ad38: line 28695 define XBARA_SEL43_SEL87_MASK (0x7F00U)
  12ad5d: line 28696 define XBARA_SEL43_SEL87_SHIFT (8U)
  12ad7e: line 28697 define XBARA_SEL43_SEL87(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL43_SEL87_SHIFT)) & XBARA_SEL43_SEL87_MASK)
  12adeb: line 28702 define XBARA_SEL44_SEL88_MASK (0x7FU)
  12ae0e: line 28703 define XBARA_SEL44_SEL88_SHIFT (0U)
  12ae2f: line 28704 define XBARA_SEL44_SEL88(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL44_SEL88_SHIFT)) & XBARA_SEL44_SEL88_MASK)
  12ae9c: line 28705 define XBARA_SEL44_SEL89_MASK (0x7F00U)
  12aec1: line 28706 define XBARA_SEL44_SEL89_SHIFT (8U)
  12aee2: line 28707 define XBARA_SEL44_SEL89(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL44_SEL89_SHIFT)) & XBARA_SEL44_SEL89_MASK)
  12af4f: line 28712 define XBARA_SEL45_SEL90_MASK (0x7FU)
  12af72: line 28713 define XBARA_SEL45_SEL90_SHIFT (0U)
  12af93: line 28714 define XBARA_SEL45_SEL90(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL45_SEL90_SHIFT)) & XBARA_SEL45_SEL90_MASK)
  12b000: line 28715 define XBARA_SEL45_SEL91_MASK (0x7F00U)
  12b025: line 28716 define XBARA_SEL45_SEL91_SHIFT (8U)
  12b046: line 28717 define XBARA_SEL45_SEL91(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL45_SEL91_SHIFT)) & XBARA_SEL45_SEL91_MASK)
  12b0b3: line 28722 define XBARA_SEL46_SEL92_MASK (0x7FU)
  12b0d6: line 28723 define XBARA_SEL46_SEL92_SHIFT (0U)
  12b0f7: line 28724 define XBARA_SEL46_SEL92(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL46_SEL92_SHIFT)) & XBARA_SEL46_SEL92_MASK)
  12b164: line 28725 define XBARA_SEL46_SEL93_MASK (0x7F00U)
  12b189: line 28726 define XBARA_SEL46_SEL93_SHIFT (8U)
  12b1aa: line 28727 define XBARA_SEL46_SEL93(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL46_SEL93_SHIFT)) & XBARA_SEL46_SEL93_MASK)
  12b217: line 28732 define XBARA_SEL47_SEL94_MASK (0x7FU)
  12b23a: line 28733 define XBARA_SEL47_SEL94_SHIFT (0U)
  12b25b: line 28734 define XBARA_SEL47_SEL94(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL47_SEL94_SHIFT)) & XBARA_SEL47_SEL94_MASK)
  12b2c8: line 28735 define XBARA_SEL47_SEL95_MASK (0x7F00U)
  12b2ed: line 28736 define XBARA_SEL47_SEL95_SHIFT (8U)
  12b30e: line 28737 define XBARA_SEL47_SEL95(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL47_SEL95_SHIFT)) & XBARA_SEL47_SEL95_MASK)
  12b37b: line 28742 define XBARA_SEL48_SEL96_MASK (0x7FU)
  12b39e: line 28743 define XBARA_SEL48_SEL96_SHIFT (0U)
  12b3bf: line 28744 define XBARA_SEL48_SEL96(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL48_SEL96_SHIFT)) & XBARA_SEL48_SEL96_MASK)
  12b42c: line 28745 define XBARA_SEL48_SEL97_MASK (0x7F00U)
  12b451: line 28746 define XBARA_SEL48_SEL97_SHIFT (8U)
  12b472: line 28747 define XBARA_SEL48_SEL97(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL48_SEL97_SHIFT)) & XBARA_SEL48_SEL97_MASK)
  12b4df: line 28752 define XBARA_SEL49_SEL98_MASK (0x7FU)
  12b502: line 28753 define XBARA_SEL49_SEL98_SHIFT (0U)
  12b523: line 28754 define XBARA_SEL49_SEL98(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL49_SEL98_SHIFT)) & XBARA_SEL49_SEL98_MASK)
  12b590: line 28755 define XBARA_SEL49_SEL99_MASK (0x7F00U)
  12b5b5: line 28756 define XBARA_SEL49_SEL99_SHIFT (8U)
  12b5d6: line 28757 define XBARA_SEL49_SEL99(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL49_SEL99_SHIFT)) & XBARA_SEL49_SEL99_MASK)
  12b643: line 28762 define XBARA_SEL50_SEL100_MASK (0x7FU)
  12b667: line 28763 define XBARA_SEL50_SEL100_SHIFT (0U)
  12b689: line 28764 define XBARA_SEL50_SEL100(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL50_SEL100_SHIFT)) & XBARA_SEL50_SEL100_MASK)
  12b6f9: line 28765 define XBARA_SEL50_SEL101_MASK (0x7F00U)
  12b71f: line 28766 define XBARA_SEL50_SEL101_SHIFT (8U)
  12b741: line 28767 define XBARA_SEL50_SEL101(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL50_SEL101_SHIFT)) & XBARA_SEL50_SEL101_MASK)
  12b7b1: line 28772 define XBARA_SEL51_SEL102_MASK (0x7FU)
  12b7d5: line 28773 define XBARA_SEL51_SEL102_SHIFT (0U)
  12b7f7: line 28774 define XBARA_SEL51_SEL102(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL51_SEL102_SHIFT)) & XBARA_SEL51_SEL102_MASK)
  12b867: line 28775 define XBARA_SEL51_SEL103_MASK (0x7F00U)
  12b88d: line 28776 define XBARA_SEL51_SEL103_SHIFT (8U)
  12b8af: line 28777 define XBARA_SEL51_SEL103(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL51_SEL103_SHIFT)) & XBARA_SEL51_SEL103_MASK)
  12b91f: line 28782 define XBARA_SEL52_SEL104_MASK (0x7FU)
  12b943: line 28783 define XBARA_SEL52_SEL104_SHIFT (0U)
  12b965: line 28784 define XBARA_SEL52_SEL104(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL52_SEL104_SHIFT)) & XBARA_SEL52_SEL104_MASK)
  12b9d5: line 28785 define XBARA_SEL52_SEL105_MASK (0x7F00U)
  12b9fb: line 28786 define XBARA_SEL52_SEL105_SHIFT (8U)
  12ba1d: line 28787 define XBARA_SEL52_SEL105(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL52_SEL105_SHIFT)) & XBARA_SEL52_SEL105_MASK)
  12ba8d: line 28792 define XBARA_SEL53_SEL106_MASK (0x7FU)
  12bab1: line 28793 define XBARA_SEL53_SEL106_SHIFT (0U)
  12bad3: line 28794 define XBARA_SEL53_SEL106(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL53_SEL106_SHIFT)) & XBARA_SEL53_SEL106_MASK)
  12bb43: line 28795 define XBARA_SEL53_SEL107_MASK (0x7F00U)
  12bb69: line 28796 define XBARA_SEL53_SEL107_SHIFT (8U)
  12bb8b: line 28797 define XBARA_SEL53_SEL107(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL53_SEL107_SHIFT)) & XBARA_SEL53_SEL107_MASK)
  12bbfb: line 28802 define XBARA_SEL54_SEL108_MASK (0x7FU)
  12bc1f: line 28803 define XBARA_SEL54_SEL108_SHIFT (0U)
  12bc41: line 28804 define XBARA_SEL54_SEL108(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL54_SEL108_SHIFT)) & XBARA_SEL54_SEL108_MASK)
  12bcb1: line 28805 define XBARA_SEL54_SEL109_MASK (0x7F00U)
  12bcd7: line 28806 define XBARA_SEL54_SEL109_SHIFT (8U)
  12bcf9: line 28807 define XBARA_SEL54_SEL109(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL54_SEL109_SHIFT)) & XBARA_SEL54_SEL109_MASK)
  12bd69: line 28812 define XBARA_SEL55_SEL110_MASK (0x7FU)
  12bd8d: line 28813 define XBARA_SEL55_SEL110_SHIFT (0U)
  12bdaf: line 28814 define XBARA_SEL55_SEL110(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL55_SEL110_SHIFT)) & XBARA_SEL55_SEL110_MASK)
  12be1f: line 28815 define XBARA_SEL55_SEL111_MASK (0x7F00U)
  12be45: line 28816 define XBARA_SEL55_SEL111_SHIFT (8U)
  12be67: line 28817 define XBARA_SEL55_SEL111(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL55_SEL111_SHIFT)) & XBARA_SEL55_SEL111_MASK)
  12bed7: line 28822 define XBARA_SEL56_SEL112_MASK (0x7FU)
  12befb: line 28823 define XBARA_SEL56_SEL112_SHIFT (0U)
  12bf1d: line 28824 define XBARA_SEL56_SEL112(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL56_SEL112_SHIFT)) & XBARA_SEL56_SEL112_MASK)
  12bf8d: line 28825 define XBARA_SEL56_SEL113_MASK (0x7F00U)
  12bfb3: line 28826 define XBARA_SEL56_SEL113_SHIFT (8U)
  12bfd5: line 28827 define XBARA_SEL56_SEL113(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL56_SEL113_SHIFT)) & XBARA_SEL56_SEL113_MASK)
  12c045: line 28832 define XBARA_SEL57_SEL114_MASK (0x7FU)
  12c069: line 28833 define XBARA_SEL57_SEL114_SHIFT (0U)
  12c08b: line 28834 define XBARA_SEL57_SEL114(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL57_SEL114_SHIFT)) & XBARA_SEL57_SEL114_MASK)
  12c0fb: line 28835 define XBARA_SEL57_SEL115_MASK (0x7F00U)
  12c121: line 28836 define XBARA_SEL57_SEL115_SHIFT (8U)
  12c143: line 28837 define XBARA_SEL57_SEL115(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL57_SEL115_SHIFT)) & XBARA_SEL57_SEL115_MASK)
  12c1b3: line 28842 define XBARA_SEL58_SEL116_MASK (0x7FU)
  12c1d7: line 28843 define XBARA_SEL58_SEL116_SHIFT (0U)
  12c1f9: line 28844 define XBARA_SEL58_SEL116(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL58_SEL116_SHIFT)) & XBARA_SEL58_SEL116_MASK)
  12c269: line 28845 define XBARA_SEL58_SEL117_MASK (0x7F00U)
  12c28f: line 28846 define XBARA_SEL58_SEL117_SHIFT (8U)
  12c2b1: line 28847 define XBARA_SEL58_SEL117(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL58_SEL117_SHIFT)) & XBARA_SEL58_SEL117_MASK)
  12c321: line 28852 define XBARA_SEL59_SEL118_MASK (0x7FU)
  12c345: line 28853 define XBARA_SEL59_SEL118_SHIFT (0U)
  12c367: line 28854 define XBARA_SEL59_SEL118(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL59_SEL118_SHIFT)) & XBARA_SEL59_SEL118_MASK)
  12c3d7: line 28855 define XBARA_SEL59_SEL119_MASK (0x7F00U)
  12c3fd: line 28856 define XBARA_SEL59_SEL119_SHIFT (8U)
  12c41f: line 28857 define XBARA_SEL59_SEL119(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL59_SEL119_SHIFT)) & XBARA_SEL59_SEL119_MASK)
  12c48f: line 28862 define XBARA_SEL60_SEL120_MASK (0x7FU)
  12c4b3: line 28863 define XBARA_SEL60_SEL120_SHIFT (0U)
  12c4d5: line 28864 define XBARA_SEL60_SEL120(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL60_SEL120_SHIFT)) & XBARA_SEL60_SEL120_MASK)
  12c545: line 28865 define XBARA_SEL60_SEL121_MASK (0x7F00U)
  12c56b: line 28866 define XBARA_SEL60_SEL121_SHIFT (8U)
  12c58d: line 28867 define XBARA_SEL60_SEL121(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL60_SEL121_SHIFT)) & XBARA_SEL60_SEL121_MASK)
  12c5fd: line 28872 define XBARA_SEL61_SEL122_MASK (0x7FU)
  12c621: line 28873 define XBARA_SEL61_SEL122_SHIFT (0U)
  12c643: line 28874 define XBARA_SEL61_SEL122(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL61_SEL122_SHIFT)) & XBARA_SEL61_SEL122_MASK)
  12c6b3: line 28875 define XBARA_SEL61_SEL123_MASK (0x7F00U)
  12c6d9: line 28876 define XBARA_SEL61_SEL123_SHIFT (8U)
  12c6fb: line 28877 define XBARA_SEL61_SEL123(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL61_SEL123_SHIFT)) & XBARA_SEL61_SEL123_MASK)
  12c76b: line 28882 define XBARA_SEL62_SEL124_MASK (0x7FU)
  12c78f: line 28883 define XBARA_SEL62_SEL124_SHIFT (0U)
  12c7b1: line 28884 define XBARA_SEL62_SEL124(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL62_SEL124_SHIFT)) & XBARA_SEL62_SEL124_MASK)
  12c821: line 28885 define XBARA_SEL62_SEL125_MASK (0x7F00U)
  12c847: line 28886 define XBARA_SEL62_SEL125_SHIFT (8U)
  12c869: line 28887 define XBARA_SEL62_SEL125(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL62_SEL125_SHIFT)) & XBARA_SEL62_SEL125_MASK)
  12c8d9: line 28892 define XBARA_SEL63_SEL126_MASK (0x7FU)
  12c8fd: line 28893 define XBARA_SEL63_SEL126_SHIFT (0U)
  12c91f: line 28894 define XBARA_SEL63_SEL126(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL63_SEL126_SHIFT)) & XBARA_SEL63_SEL126_MASK)
  12c98f: line 28895 define XBARA_SEL63_SEL127_MASK (0x7F00U)
  12c9b5: line 28896 define XBARA_SEL63_SEL127_SHIFT (8U)
  12c9d7: line 28897 define XBARA_SEL63_SEL127(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL63_SEL127_SHIFT)) & XBARA_SEL63_SEL127_MASK)
  12ca47: line 28902 define XBARA_SEL64_SEL128_MASK (0x7FU)
  12ca6b: line 28903 define XBARA_SEL64_SEL128_SHIFT (0U)
  12ca8d: line 28904 define XBARA_SEL64_SEL128(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL64_SEL128_SHIFT)) & XBARA_SEL64_SEL128_MASK)
  12cafd: line 28905 define XBARA_SEL64_SEL129_MASK (0x7F00U)
  12cb23: line 28906 define XBARA_SEL64_SEL129_SHIFT (8U)
  12cb45: line 28907 define XBARA_SEL64_SEL129(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL64_SEL129_SHIFT)) & XBARA_SEL64_SEL129_MASK)
  12cbb5: line 28912 define XBARA_SEL65_SEL130_MASK (0x7FU)
  12cbd9: line 28913 define XBARA_SEL65_SEL130_SHIFT (0U)
  12cbfb: line 28914 define XBARA_SEL65_SEL130(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL65_SEL130_SHIFT)) & XBARA_SEL65_SEL130_MASK)
  12cc6b: line 28915 define XBARA_SEL65_SEL131_MASK (0x7F00U)
  12cc91: line 28916 define XBARA_SEL65_SEL131_SHIFT (8U)
  12ccb3: line 28917 define XBARA_SEL65_SEL131(x) (((uint16_t)(((uint16_t)(x)) << XBARA_SEL65_SEL131_SHIFT)) & XBARA_SEL65_SEL131_MASK)
  12cd23: line 28922 define XBARA_CTRL0_DEN0_MASK (0x1U)
  12cd44: line 28923 define XBARA_CTRL0_DEN0_SHIFT (0U)
  12cd64: line 28924 define XBARA_CTRL0_DEN0(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL0_DEN0_SHIFT)) & XBARA_CTRL0_DEN0_MASK)
  12cdce: line 28925 define XBARA_CTRL0_IEN0_MASK (0x2U)
  12cdef: line 28926 define XBARA_CTRL0_IEN0_SHIFT (1U)
  12ce0f: line 28927 define XBARA_CTRL0_IEN0(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL0_IEN0_SHIFT)) & XBARA_CTRL0_IEN0_MASK)
  12ce79: line 28928 define XBARA_CTRL0_EDGE0_MASK (0xCU)
  12ce9b: line 28929 define XBARA_CTRL0_EDGE0_SHIFT (2U)
  12cebc: line 28930 define XBARA_CTRL0_EDGE0(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL0_EDGE0_SHIFT)) & XBARA_CTRL0_EDGE0_MASK)
  12cf29: line 28931 define XBARA_CTRL0_STS0_MASK (0x10U)
  12cf4b: line 28932 define XBARA_CTRL0_STS0_SHIFT (4U)
  12cf6b: line 28933 define XBARA_CTRL0_STS0(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL0_STS0_SHIFT)) & XBARA_CTRL0_STS0_MASK)
  12cfd5: line 28934 define XBARA_CTRL0_DEN1_MASK (0x100U)
  12cff8: line 28935 define XBARA_CTRL0_DEN1_SHIFT (8U)
  12d018: line 28936 define XBARA_CTRL0_DEN1(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL0_DEN1_SHIFT)) & XBARA_CTRL0_DEN1_MASK)
  12d082: line 28937 define XBARA_CTRL0_IEN1_MASK (0x200U)
  12d0a5: line 28938 define XBARA_CTRL0_IEN1_SHIFT (9U)
  12d0c5: line 28939 define XBARA_CTRL0_IEN1(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL0_IEN1_SHIFT)) & XBARA_CTRL0_IEN1_MASK)
  12d12f: line 28940 define XBARA_CTRL0_EDGE1_MASK (0xC00U)
  12d153: line 28941 define XBARA_CTRL0_EDGE1_SHIFT (10U)
  12d175: line 28942 define XBARA_CTRL0_EDGE1(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL0_EDGE1_SHIFT)) & XBARA_CTRL0_EDGE1_MASK)
  12d1e2: line 28943 define XBARA_CTRL0_STS1_MASK (0x1000U)
  12d206: line 28944 define XBARA_CTRL0_STS1_SHIFT (12U)
  12d227: line 28945 define XBARA_CTRL0_STS1(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL0_STS1_SHIFT)) & XBARA_CTRL0_STS1_MASK)
  12d291: line 28950 define XBARA_CTRL1_DEN2_MASK (0x1U)
  12d2b2: line 28951 define XBARA_CTRL1_DEN2_SHIFT (0U)
  12d2d2: line 28952 define XBARA_CTRL1_DEN2(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL1_DEN2_SHIFT)) & XBARA_CTRL1_DEN2_MASK)
  12d33c: line 28953 define XBARA_CTRL1_IEN2_MASK (0x2U)
  12d35d: line 28954 define XBARA_CTRL1_IEN2_SHIFT (1U)
  12d37d: line 28955 define XBARA_CTRL1_IEN2(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL1_IEN2_SHIFT)) & XBARA_CTRL1_IEN2_MASK)
  12d3e7: line 28956 define XBARA_CTRL1_EDGE2_MASK (0xCU)
  12d409: line 28957 define XBARA_CTRL1_EDGE2_SHIFT (2U)
  12d42a: line 28958 define XBARA_CTRL1_EDGE2(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL1_EDGE2_SHIFT)) & XBARA_CTRL1_EDGE2_MASK)
  12d497: line 28959 define XBARA_CTRL1_STS2_MASK (0x10U)
  12d4b9: line 28960 define XBARA_CTRL1_STS2_SHIFT (4U)
  12d4d9: line 28961 define XBARA_CTRL1_STS2(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL1_STS2_SHIFT)) & XBARA_CTRL1_STS2_MASK)
  12d543: line 28962 define XBARA_CTRL1_DEN3_MASK (0x100U)
  12d566: line 28963 define XBARA_CTRL1_DEN3_SHIFT (8U)
  12d586: line 28964 define XBARA_CTRL1_DEN3(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL1_DEN3_SHIFT)) & XBARA_CTRL1_DEN3_MASK)
  12d5f0: line 28965 define XBARA_CTRL1_IEN3_MASK (0x200U)
  12d613: line 28966 define XBARA_CTRL1_IEN3_SHIFT (9U)
  12d633: line 28967 define XBARA_CTRL1_IEN3(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL1_IEN3_SHIFT)) & XBARA_CTRL1_IEN3_MASK)
  12d69d: line 28968 define XBARA_CTRL1_EDGE3_MASK (0xC00U)
  12d6c1: line 28969 define XBARA_CTRL1_EDGE3_SHIFT (10U)
  12d6e3: line 28970 define XBARA_CTRL1_EDGE3(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL1_EDGE3_SHIFT)) & XBARA_CTRL1_EDGE3_MASK)
  12d750: line 28971 define XBARA_CTRL1_STS3_MASK (0x1000U)
  12d774: line 28972 define XBARA_CTRL1_STS3_SHIFT (12U)
  12d795: line 28973 define XBARA_CTRL1_STS3(x) (((uint16_t)(((uint16_t)(x)) << XBARA_CTRL1_STS3_SHIFT)) & XBARA_CTRL1_STS3_MASK)
  12d7ff: line 28984 define XBARA1_BASE (0x403BC000u)
  12d81d: line 28986 define XBARA1 ((XBARA_Type *)XBARA1_BASE)
  12d844: line 28988 define XBARA_BASE_ADDRS { XBARA1_BASE }
  12d869: line 28990 define XBARA_BASE_PTRS { XBARA1 }
  12d888: line 29029 define XBARB_SEL0_SEL0_MASK (0x3FU)
  12d8a9: line 29030 define XBARB_SEL0_SEL0_SHIFT (0U)
  12d8c8: line 29031 define XBARB_SEL0_SEL0(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL0_SEL0_SHIFT)) & XBARB_SEL0_SEL0_MASK)
  12d92f: line 29032 define XBARB_SEL0_SEL1_MASK (0x3F00U)
  12d952: line 29033 define XBARB_SEL0_SEL1_SHIFT (8U)
  12d971: line 29034 define XBARB_SEL0_SEL1(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL0_SEL1_SHIFT)) & XBARB_SEL0_SEL1_MASK)
  12d9d8: line 29039 define XBARB_SEL1_SEL2_MASK (0x3FU)
  12d9f9: line 29040 define XBARB_SEL1_SEL2_SHIFT (0U)
  12da18: line 29041 define XBARB_SEL1_SEL2(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL1_SEL2_SHIFT)) & XBARB_SEL1_SEL2_MASK)
  12da7f: line 29042 define XBARB_SEL1_SEL3_MASK (0x3F00U)
  12daa2: line 29043 define XBARB_SEL1_SEL3_SHIFT (8U)
  12dac1: line 29044 define XBARB_SEL1_SEL3(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL1_SEL3_SHIFT)) & XBARB_SEL1_SEL3_MASK)
  12db28: line 29049 define XBARB_SEL2_SEL4_MASK (0x3FU)
  12db49: line 29050 define XBARB_SEL2_SEL4_SHIFT (0U)
  12db68: line 29051 define XBARB_SEL2_SEL4(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL2_SEL4_SHIFT)) & XBARB_SEL2_SEL4_MASK)
  12dbcf: line 29052 define XBARB_SEL2_SEL5_MASK (0x3F00U)
  12dbf2: line 29053 define XBARB_SEL2_SEL5_SHIFT (8U)
  12dc11: line 29054 define XBARB_SEL2_SEL5(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL2_SEL5_SHIFT)) & XBARB_SEL2_SEL5_MASK)
  12dc78: line 29059 define XBARB_SEL3_SEL6_MASK (0x3FU)
  12dc99: line 29060 define XBARB_SEL3_SEL6_SHIFT (0U)
  12dcb8: line 29061 define XBARB_SEL3_SEL6(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL3_SEL6_SHIFT)) & XBARB_SEL3_SEL6_MASK)
  12dd1f: line 29062 define XBARB_SEL3_SEL7_MASK (0x3F00U)
  12dd42: line 29063 define XBARB_SEL3_SEL7_SHIFT (8U)
  12dd61: line 29064 define XBARB_SEL3_SEL7(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL3_SEL7_SHIFT)) & XBARB_SEL3_SEL7_MASK)
  12ddc8: line 29069 define XBARB_SEL4_SEL8_MASK (0x3FU)
  12dde9: line 29070 define XBARB_SEL4_SEL8_SHIFT (0U)
  12de08: line 29071 define XBARB_SEL4_SEL8(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL4_SEL8_SHIFT)) & XBARB_SEL4_SEL8_MASK)
  12de6f: line 29072 define XBARB_SEL4_SEL9_MASK (0x3F00U)
  12de92: line 29073 define XBARB_SEL4_SEL9_SHIFT (8U)
  12deb1: line 29074 define XBARB_SEL4_SEL9(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL4_SEL9_SHIFT)) & XBARB_SEL4_SEL9_MASK)
  12df18: line 29079 define XBARB_SEL5_SEL10_MASK (0x3FU)
  12df3a: line 29080 define XBARB_SEL5_SEL10_SHIFT (0U)
  12df5a: line 29081 define XBARB_SEL5_SEL10(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL5_SEL10_SHIFT)) & XBARB_SEL5_SEL10_MASK)
  12dfc4: line 29082 define XBARB_SEL5_SEL11_MASK (0x3F00U)
  12dfe8: line 29083 define XBARB_SEL5_SEL11_SHIFT (8U)
  12e008: line 29084 define XBARB_SEL5_SEL11(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL5_SEL11_SHIFT)) & XBARB_SEL5_SEL11_MASK)
  12e072: line 29089 define XBARB_SEL6_SEL12_MASK (0x3FU)
  12e094: line 29090 define XBARB_SEL6_SEL12_SHIFT (0U)
  12e0b4: line 29091 define XBARB_SEL6_SEL12(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL6_SEL12_SHIFT)) & XBARB_SEL6_SEL12_MASK)
  12e11e: line 29092 define XBARB_SEL6_SEL13_MASK (0x3F00U)
  12e142: line 29093 define XBARB_SEL6_SEL13_SHIFT (8U)
  12e162: line 29094 define XBARB_SEL6_SEL13(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL6_SEL13_SHIFT)) & XBARB_SEL6_SEL13_MASK)
  12e1cc: line 29099 define XBARB_SEL7_SEL14_MASK (0x3FU)
  12e1ee: line 29100 define XBARB_SEL7_SEL14_SHIFT (0U)
  12e20e: line 29101 define XBARB_SEL7_SEL14(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL7_SEL14_SHIFT)) & XBARB_SEL7_SEL14_MASK)
  12e278: line 29102 define XBARB_SEL7_SEL15_MASK (0x3F00U)
  12e29c: line 29103 define XBARB_SEL7_SEL15_SHIFT (8U)
  12e2bc: line 29104 define XBARB_SEL7_SEL15(x) (((uint16_t)(((uint16_t)(x)) << XBARB_SEL7_SEL15_SHIFT)) & XBARB_SEL7_SEL15_MASK)
  12e326: line 29115 define XBARB2_BASE (0x403C0000u)
  12e344: line 29117 define XBARB2 ((XBARB_Type *)XBARB2_BASE)
  12e36b: line 29119 define XBARB3_BASE (0x403C4000u)
  12e389: line 29121 define XBARB3 ((XBARB_Type *)XBARB3_BASE)
  12e3b0: line 29123 define XBARB_BASE_ADDRS { 0u, 0u, XBARB2_BASE, XBARB3_BASE }
  12e3ea: line 29125 define XBARB_BASE_PTRS { (XBARB_Type *)0u, (XBARB_Type *)0u, XBARB2, XBARB3 }
  12e435: line 29179 define XTALOSC24M_MISC0_REFTOP_PWD_MASK (0x1U)
  12e461: line 29180 define XTALOSC24M_MISC0_REFTOP_PWD_SHIFT (0U)
  12e48c: line 29181 define XTALOSC24M_MISC0_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_REFTOP_PWD_SHIFT)) & XTALOSC24M_MISC0_REFTOP_PWD_MASK)
  12e517: line 29182 define XTALOSC24M_MISC0_REFTOP_SELFBIASOFF_MASK (0x8U)
  12e54b: line 29183 define XTALOSC24M_MISC0_REFTOP_SELFBIASOFF_SHIFT (3U)
  12e57e: line 29184 define XTALOSC24M_MISC0_REFTOP_SELFBIASOFF(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_REFTOP_SELFBIASOFF_SHIFT)) & XTALOSC24M_MISC0_REFTOP_SELFBIASOFF_MASK)
  12e621: line 29185 define XTALOSC24M_MISC0_REFTOP_VBGADJ_MASK (0x70U)
  12e651: line 29186 define XTALOSC24M_MISC0_REFTOP_VBGADJ_SHIFT (4U)
  12e67f: line 29187 define XTALOSC24M_MISC0_REFTOP_VBGADJ(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_REFTOP_VBGADJ_SHIFT)) & XTALOSC24M_MISC0_REFTOP_VBGADJ_MASK)
  12e713: line 29188 define XTALOSC24M_MISC0_REFTOP_VBGUP_MASK (0x80U)
  12e742: line 29189 define XTALOSC24M_MISC0_REFTOP_VBGUP_SHIFT (7U)
  12e76f: line 29190 define XTALOSC24M_MISC0_REFTOP_VBGUP(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_REFTOP_VBGUP_SHIFT)) & XTALOSC24M_MISC0_REFTOP_VBGUP_MASK)
  12e800: line 29191 define XTALOSC24M_MISC0_STOP_MODE_CONFIG_MASK (0xC00U)
  12e834: line 29192 define XTALOSC24M_MISC0_STOP_MODE_CONFIG_SHIFT (10U)
  12e866: line 29193 define XTALOSC24M_MISC0_STOP_MODE_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_STOP_MODE_CONFIG_SHIFT)) & XTALOSC24M_MISC0_STOP_MODE_CONFIG_MASK)
  12e903: line 29194 define XTALOSC24M_MISC0_DISCON_HIGH_SNVS_MASK (0x1000U)
  12e938: line 29195 define XTALOSC24M_MISC0_DISCON_HIGH_SNVS_SHIFT (12U)
  12e96a: line 29196 define XTALOSC24M_MISC0_DISCON_HIGH_SNVS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_DISCON_HIGH_SNVS_SHIFT)) & XTALOSC24M_MISC0_DISCON_HIGH_SNVS_MASK)
  12ea07: line 29197 define XTALOSC24M_MISC0_OSC_I_MASK (0x6000U)
  12ea31: line 29198 define XTALOSC24M_MISC0_OSC_I_SHIFT (13U)
  12ea58: line 29199 define XTALOSC24M_MISC0_OSC_I(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_OSC_I_SHIFT)) & XTALOSC24M_MISC0_OSC_I_MASK)
  12ead4: line 29200 define XTALOSC24M_MISC0_OSC_XTALOK_MASK (0x8000U)
  12eb03: line 29201 define XTALOSC24M_MISC0_OSC_XTALOK_SHIFT (15U)
  12eb2f: line 29202 define XTALOSC24M_MISC0_OSC_XTALOK(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_OSC_XTALOK_SHIFT)) & XTALOSC24M_MISC0_OSC_XTALOK_MASK)
  12ebba: line 29203 define XTALOSC24M_MISC0_OSC_XTALOK_EN_MASK (0x10000U)
  12ebed: line 29204 define XTALOSC24M_MISC0_OSC_XTALOK_EN_SHIFT (16U)
  12ec1c: line 29205 define XTALOSC24M_MISC0_OSC_XTALOK_EN(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_OSC_XTALOK_EN_SHIFT)) & XTALOSC24M_MISC0_OSC_XTALOK_EN_MASK)
  12ecb0: line 29206 define XTALOSC24M_MISC0_CLKGATE_CTRL_MASK (0x2000000U)
  12ece4: line 29207 define XTALOSC24M_MISC0_CLKGATE_CTRL_SHIFT (25U)
  12ed12: line 29208 define XTALOSC24M_MISC0_CLKGATE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLKGATE_CTRL_SHIFT)) & XTALOSC24M_MISC0_CLKGATE_CTRL_MASK)
  12eda3: line 29209 define XTALOSC24M_MISC0_CLKGATE_DELAY_MASK (0x1C000000U)
  12edd9: line 29210 define XTALOSC24M_MISC0_CLKGATE_DELAY_SHIFT (26U)
  12ee08: line 29211 define XTALOSC24M_MISC0_CLKGATE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLKGATE_DELAY_SHIFT)) & XTALOSC24M_MISC0_CLKGATE_DELAY_MASK)
  12ee9c: line 29212 define XTALOSC24M_MISC0_RTC_XTAL_SOURCE_MASK (0x20000000U)
  12eed4: line 29213 define XTALOSC24M_MISC0_RTC_XTAL_SOURCE_SHIFT (29U)
  12ef05: line 29214 define XTALOSC24M_MISC0_RTC_XTAL_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_RTC_XTAL_SOURCE_SHIFT)) & XTALOSC24M_MISC0_RTC_XTAL_SOURCE_MASK)
  12ef9f: line 29215 define XTALOSC24M_MISC0_XTAL_24M_PWD_MASK (0x40000000U)
  12efd4: line 29216 define XTALOSC24M_MISC0_XTAL_24M_PWD_SHIFT (30U)
  12f002: line 29217 define XTALOSC24M_MISC0_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_XTAL_24M_PWD_SHIFT)) & XTALOSC24M_MISC0_XTAL_24M_PWD_MASK)
  12f093: line 29218 define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (0x80000000U)
  12f0ca: line 29219 define XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT (31U)
  12f0fa: line 29220 define XTALOSC24M_MISC0_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK)
  12f191: line 29225 define XTALOSC24M_MISC0_SET_REFTOP_PWD_MASK (0x1U)
  12f1c1: line 29226 define XTALOSC24M_MISC0_SET_REFTOP_PWD_SHIFT (0U)
  12f1f0: line 29227 define XTALOSC24M_MISC0_SET_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_REFTOP_PWD_SHIFT)) & XTALOSC24M_MISC0_SET_REFTOP_PWD_MASK)
  12f287: line 29228 define XTALOSC24M_MISC0_SET_REFTOP_SELFBIASOFF_MASK (0x8U)
  12f2bf: line 29229 define XTALOSC24M_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT (3U)
  12f2f6: line 29230 define XTALOSC24M_MISC0_SET_REFTOP_SELFBIASOFF(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT)) & XTALOSC24M_MISC0_SET_REFTOP_SELFBIASOFF_MASK)
  12f3a5: line 29231 define XTALOSC24M_MISC0_SET_REFTOP_VBGADJ_MASK (0x70U)
  12f3d9: line 29232 define XTALOSC24M_MISC0_SET_REFTOP_VBGADJ_SHIFT (4U)
  12f40b: line 29233 define XTALOSC24M_MISC0_SET_REFTOP_VBGADJ(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_REFTOP_VBGADJ_SHIFT)) & XTALOSC24M_MISC0_SET_REFTOP_VBGADJ_MASK)
  12f4ab: line 29234 define XTALOSC24M_MISC0_SET_REFTOP_VBGUP_MASK (0x80U)
  12f4de: line 29235 define XTALOSC24M_MISC0_SET_REFTOP_VBGUP_SHIFT (7U)
  12f50f: line 29236 define XTALOSC24M_MISC0_SET_REFTOP_VBGUP(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_REFTOP_VBGUP_SHIFT)) & XTALOSC24M_MISC0_SET_REFTOP_VBGUP_MASK)
  12f5ac: line 29237 define XTALOSC24M_MISC0_SET_STOP_MODE_CONFIG_MASK (0xC00U)
  12f5e4: line 29238 define XTALOSC24M_MISC0_SET_STOP_MODE_CONFIG_SHIFT (10U)
  12f61a: line 29239 define XTALOSC24M_MISC0_SET_STOP_MODE_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_STOP_MODE_CONFIG_SHIFT)) & XTALOSC24M_MISC0_SET_STOP_MODE_CONFIG_MASK)
  12f6c3: line 29240 define XTALOSC24M_MISC0_SET_DISCON_HIGH_SNVS_MASK (0x1000U)
  12f6fc: line 29241 define XTALOSC24M_MISC0_SET_DISCON_HIGH_SNVS_SHIFT (12U)
  12f732: line 29242 define XTALOSC24M_MISC0_SET_DISCON_HIGH_SNVS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_DISCON_HIGH_SNVS_SHIFT)) & XTALOSC24M_MISC0_SET_DISCON_HIGH_SNVS_MASK)
  12f7db: line 29243 define XTALOSC24M_MISC0_SET_OSC_I_MASK (0x6000U)
  12f809: line 29244 define XTALOSC24M_MISC0_SET_OSC_I_SHIFT (13U)
  12f834: line 29245 define XTALOSC24M_MISC0_SET_OSC_I(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_OSC_I_SHIFT)) & XTALOSC24M_MISC0_SET_OSC_I_MASK)
  12f8bc: line 29246 define XTALOSC24M_MISC0_SET_OSC_XTALOK_MASK (0x8000U)
  12f8ef: line 29247 define XTALOSC24M_MISC0_SET_OSC_XTALOK_SHIFT (15U)
  12f91f: line 29248 define XTALOSC24M_MISC0_SET_OSC_XTALOK(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_OSC_XTALOK_SHIFT)) & XTALOSC24M_MISC0_SET_OSC_XTALOK_MASK)
  12f9b6: line 29249 define XTALOSC24M_MISC0_SET_OSC_XTALOK_EN_MASK (0x10000U)
  12f9ed: line 29250 define XTALOSC24M_MISC0_SET_OSC_XTALOK_EN_SHIFT (16U)
  12fa20: line 29251 define XTALOSC24M_MISC0_SET_OSC_XTALOK_EN(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_OSC_XTALOK_EN_SHIFT)) & XTALOSC24M_MISC0_SET_OSC_XTALOK_EN_MASK)
  12fac0: line 29252 define XTALOSC24M_MISC0_SET_CLKGATE_CTRL_MASK (0x2000000U)
  12faf8: line 29253 define XTALOSC24M_MISC0_SET_CLKGATE_CTRL_SHIFT (25U)
  12fb2a: line 29254 define XTALOSC24M_MISC0_SET_CLKGATE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_CLKGATE_CTRL_SHIFT)) & XTALOSC24M_MISC0_SET_CLKGATE_CTRL_MASK)
  12fbc7: line 29255 define XTALOSC24M_MISC0_SET_CLKGATE_DELAY_MASK (0x1C000000U)
  12fc01: line 29256 define XTALOSC24M_MISC0_SET_CLKGATE_DELAY_SHIFT (26U)
  12fc34: line 29257 define XTALOSC24M_MISC0_SET_CLKGATE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_CLKGATE_DELAY_SHIFT)) & XTALOSC24M_MISC0_SET_CLKGATE_DELAY_MASK)
  12fcd4: line 29258 define XTALOSC24M_MISC0_SET_RTC_XTAL_SOURCE_MASK (0x20000000U)
  12fd10: line 29259 define XTALOSC24M_MISC0_SET_RTC_XTAL_SOURCE_SHIFT (29U)
  12fd45: line 29260 define XTALOSC24M_MISC0_SET_RTC_XTAL_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_RTC_XTAL_SOURCE_SHIFT)) & XTALOSC24M_MISC0_SET_RTC_XTAL_SOURCE_MASK)
  12fdeb: line 29261 define XTALOSC24M_MISC0_SET_XTAL_24M_PWD_MASK (0x40000000U)
  12fe24: line 29262 define XTALOSC24M_MISC0_SET_XTAL_24M_PWD_SHIFT (30U)
  12fe56: line 29263 define XTALOSC24M_MISC0_SET_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_XTAL_24M_PWD_SHIFT)) & XTALOSC24M_MISC0_SET_XTAL_24M_PWD_MASK)
  12fef3: line 29264 define XTALOSC24M_MISC0_SET_VID_PLL_PREDIV_MASK (0x80000000U)
  12ff2e: line 29265 define XTALOSC24M_MISC0_SET_VID_PLL_PREDIV_SHIFT (31U)
  12ff62: line 29266 define XTALOSC24M_MISC0_SET_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_SET_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_SET_VID_PLL_PREDIV_MASK)
  130005: line 29271 define XTALOSC24M_MISC0_CLR_REFTOP_PWD_MASK (0x1U)
  130035: line 29272 define XTALOSC24M_MISC0_CLR_REFTOP_PWD_SHIFT (0U)
  130064: line 29273 define XTALOSC24M_MISC0_CLR_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_REFTOP_PWD_SHIFT)) & XTALOSC24M_MISC0_CLR_REFTOP_PWD_MASK)
  1300fb: line 29274 define XTALOSC24M_MISC0_CLR_REFTOP_SELFBIASOFF_MASK (0x8U)
  130133: line 29275 define XTALOSC24M_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT (3U)
  13016a: line 29276 define XTALOSC24M_MISC0_CLR_REFTOP_SELFBIASOFF(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT)) & XTALOSC24M_MISC0_CLR_REFTOP_SELFBIASOFF_MASK)
  130219: line 29277 define XTALOSC24M_MISC0_CLR_REFTOP_VBGADJ_MASK (0x70U)
  13024d: line 29278 define XTALOSC24M_MISC0_CLR_REFTOP_VBGADJ_SHIFT (4U)
  13027f: line 29279 define XTALOSC24M_MISC0_CLR_REFTOP_VBGADJ(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_REFTOP_VBGADJ_SHIFT)) & XTALOSC24M_MISC0_CLR_REFTOP_VBGADJ_MASK)
  13031f: line 29280 define XTALOSC24M_MISC0_CLR_REFTOP_VBGUP_MASK (0x80U)
  130352: line 29281 define XTALOSC24M_MISC0_CLR_REFTOP_VBGUP_SHIFT (7U)
  130383: line 29282 define XTALOSC24M_MISC0_CLR_REFTOP_VBGUP(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_REFTOP_VBGUP_SHIFT)) & XTALOSC24M_MISC0_CLR_REFTOP_VBGUP_MASK)
  130420: line 29283 define XTALOSC24M_MISC0_CLR_STOP_MODE_CONFIG_MASK (0xC00U)
  130458: line 29284 define XTALOSC24M_MISC0_CLR_STOP_MODE_CONFIG_SHIFT (10U)
  13048e: line 29285 define XTALOSC24M_MISC0_CLR_STOP_MODE_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_STOP_MODE_CONFIG_SHIFT)) & XTALOSC24M_MISC0_CLR_STOP_MODE_CONFIG_MASK)
  130537: line 29286 define XTALOSC24M_MISC0_CLR_DISCON_HIGH_SNVS_MASK (0x1000U)
  130570: line 29287 define XTALOSC24M_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT (12U)
  1305a6: line 29288 define XTALOSC24M_MISC0_CLR_DISCON_HIGH_SNVS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_DISCON_HIGH_SNVS_SHIFT)) & XTALOSC24M_MISC0_CLR_DISCON_HIGH_SNVS_MASK)
  13064f: line 29289 define XTALOSC24M_MISC0_CLR_OSC_I_MASK (0x6000U)
  13067d: line 29290 define XTALOSC24M_MISC0_CLR_OSC_I_SHIFT (13U)
  1306a8: line 29291 define XTALOSC24M_MISC0_CLR_OSC_I(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_OSC_I_SHIFT)) & XTALOSC24M_MISC0_CLR_OSC_I_MASK)
  130730: line 29292 define XTALOSC24M_MISC0_CLR_OSC_XTALOK_MASK (0x8000U)
  130763: line 29293 define XTALOSC24M_MISC0_CLR_OSC_XTALOK_SHIFT (15U)
  130793: line 29294 define XTALOSC24M_MISC0_CLR_OSC_XTALOK(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_OSC_XTALOK_SHIFT)) & XTALOSC24M_MISC0_CLR_OSC_XTALOK_MASK)
  13082a: line 29295 define XTALOSC24M_MISC0_CLR_OSC_XTALOK_EN_MASK (0x10000U)
  130861: line 29296 define XTALOSC24M_MISC0_CLR_OSC_XTALOK_EN_SHIFT (16U)
  130894: line 29297 define XTALOSC24M_MISC0_CLR_OSC_XTALOK_EN(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_OSC_XTALOK_EN_SHIFT)) & XTALOSC24M_MISC0_CLR_OSC_XTALOK_EN_MASK)
  130934: line 29298 define XTALOSC24M_MISC0_CLR_CLKGATE_CTRL_MASK (0x2000000U)
  13096c: line 29299 define XTALOSC24M_MISC0_CLR_CLKGATE_CTRL_SHIFT (25U)
  13099e: line 29300 define XTALOSC24M_MISC0_CLR_CLKGATE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_CLKGATE_CTRL_SHIFT)) & XTALOSC24M_MISC0_CLR_CLKGATE_CTRL_MASK)
  130a3b: line 29301 define XTALOSC24M_MISC0_CLR_CLKGATE_DELAY_MASK (0x1C000000U)
  130a75: line 29302 define XTALOSC24M_MISC0_CLR_CLKGATE_DELAY_SHIFT (26U)
  130aa8: line 29303 define XTALOSC24M_MISC0_CLR_CLKGATE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_CLKGATE_DELAY_SHIFT)) & XTALOSC24M_MISC0_CLR_CLKGATE_DELAY_MASK)
  130b48: line 29304 define XTALOSC24M_MISC0_CLR_RTC_XTAL_SOURCE_MASK (0x20000000U)
  130b84: line 29305 define XTALOSC24M_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT (29U)
  130bb9: line 29306 define XTALOSC24M_MISC0_CLR_RTC_XTAL_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT)) & XTALOSC24M_MISC0_CLR_RTC_XTAL_SOURCE_MASK)
  130c5f: line 29307 define XTALOSC24M_MISC0_CLR_XTAL_24M_PWD_MASK (0x40000000U)
  130c98: line 29308 define XTALOSC24M_MISC0_CLR_XTAL_24M_PWD_SHIFT (30U)
  130cca: line 29309 define XTALOSC24M_MISC0_CLR_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_XTAL_24M_PWD_SHIFT)) & XTALOSC24M_MISC0_CLR_XTAL_24M_PWD_MASK)
  130d67: line 29310 define XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV_MASK (0x80000000U)
  130da2: line 29311 define XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV_SHIFT (31U)
  130dd6: line 29312 define XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_CLR_VID_PLL_PREDIV_MASK)
  130e79: line 29317 define XTALOSC24M_MISC0_TOG_REFTOP_PWD_MASK (0x1U)
  130ea9: line 29318 define XTALOSC24M_MISC0_TOG_REFTOP_PWD_SHIFT (0U)
  130ed8: line 29319 define XTALOSC24M_MISC0_TOG_REFTOP_PWD(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_REFTOP_PWD_SHIFT)) & XTALOSC24M_MISC0_TOG_REFTOP_PWD_MASK)
  130f6f: line 29320 define XTALOSC24M_MISC0_TOG_REFTOP_SELFBIASOFF_MASK (0x8U)
  130fa7: line 29321 define XTALOSC24M_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT (3U)
  130fde: line 29322 define XTALOSC24M_MISC0_TOG_REFTOP_SELFBIASOFF(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT)) & XTALOSC24M_MISC0_TOG_REFTOP_SELFBIASOFF_MASK)
  13108d: line 29323 define XTALOSC24M_MISC0_TOG_REFTOP_VBGADJ_MASK (0x70U)
  1310c1: line 29324 define XTALOSC24M_MISC0_TOG_REFTOP_VBGADJ_SHIFT (4U)
  1310f3: line 29325 define XTALOSC24M_MISC0_TOG_REFTOP_VBGADJ(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_REFTOP_VBGADJ_SHIFT)) & XTALOSC24M_MISC0_TOG_REFTOP_VBGADJ_MASK)
  131193: line 29326 define XTALOSC24M_MISC0_TOG_REFTOP_VBGUP_MASK (0x80U)
  1311c6: line 29327 define XTALOSC24M_MISC0_TOG_REFTOP_VBGUP_SHIFT (7U)
  1311f7: line 29328 define XTALOSC24M_MISC0_TOG_REFTOP_VBGUP(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_REFTOP_VBGUP_SHIFT)) & XTALOSC24M_MISC0_TOG_REFTOP_VBGUP_MASK)
  131294: line 29329 define XTALOSC24M_MISC0_TOG_STOP_MODE_CONFIG_MASK (0xC00U)
  1312cc: line 29330 define XTALOSC24M_MISC0_TOG_STOP_MODE_CONFIG_SHIFT (10U)
  131302: line 29331 define XTALOSC24M_MISC0_TOG_STOP_MODE_CONFIG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_STOP_MODE_CONFIG_SHIFT)) & XTALOSC24M_MISC0_TOG_STOP_MODE_CONFIG_MASK)
  1313ab: line 29332 define XTALOSC24M_MISC0_TOG_DISCON_HIGH_SNVS_MASK (0x1000U)
  1313e4: line 29333 define XTALOSC24M_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT (12U)
  13141a: line 29334 define XTALOSC24M_MISC0_TOG_DISCON_HIGH_SNVS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_DISCON_HIGH_SNVS_SHIFT)) & XTALOSC24M_MISC0_TOG_DISCON_HIGH_SNVS_MASK)
  1314c3: line 29335 define XTALOSC24M_MISC0_TOG_OSC_I_MASK (0x6000U)
  1314f1: line 29336 define XTALOSC24M_MISC0_TOG_OSC_I_SHIFT (13U)
  13151c: line 29337 define XTALOSC24M_MISC0_TOG_OSC_I(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_OSC_I_SHIFT)) & XTALOSC24M_MISC0_TOG_OSC_I_MASK)
  1315a4: line 29338 define XTALOSC24M_MISC0_TOG_OSC_XTALOK_MASK (0x8000U)
  1315d7: line 29339 define XTALOSC24M_MISC0_TOG_OSC_XTALOK_SHIFT (15U)
  131607: line 29340 define XTALOSC24M_MISC0_TOG_OSC_XTALOK(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_OSC_XTALOK_SHIFT)) & XTALOSC24M_MISC0_TOG_OSC_XTALOK_MASK)
  13169e: line 29341 define XTALOSC24M_MISC0_TOG_OSC_XTALOK_EN_MASK (0x10000U)
  1316d5: line 29342 define XTALOSC24M_MISC0_TOG_OSC_XTALOK_EN_SHIFT (16U)
  131708: line 29343 define XTALOSC24M_MISC0_TOG_OSC_XTALOK_EN(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_OSC_XTALOK_EN_SHIFT)) & XTALOSC24M_MISC0_TOG_OSC_XTALOK_EN_MASK)
  1317a8: line 29344 define XTALOSC24M_MISC0_TOG_CLKGATE_CTRL_MASK (0x2000000U)
  1317e0: line 29345 define XTALOSC24M_MISC0_TOG_CLKGATE_CTRL_SHIFT (25U)
  131812: line 29346 define XTALOSC24M_MISC0_TOG_CLKGATE_CTRL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_CLKGATE_CTRL_SHIFT)) & XTALOSC24M_MISC0_TOG_CLKGATE_CTRL_MASK)
  1318af: line 29347 define XTALOSC24M_MISC0_TOG_CLKGATE_DELAY_MASK (0x1C000000U)
  1318e9: line 29348 define XTALOSC24M_MISC0_TOG_CLKGATE_DELAY_SHIFT (26U)
  13191c: line 29349 define XTALOSC24M_MISC0_TOG_CLKGATE_DELAY(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_CLKGATE_DELAY_SHIFT)) & XTALOSC24M_MISC0_TOG_CLKGATE_DELAY_MASK)
  1319bc: line 29350 define XTALOSC24M_MISC0_TOG_RTC_XTAL_SOURCE_MASK (0x20000000U)
  1319f8: line 29351 define XTALOSC24M_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT (29U)
  131a2d: line 29352 define XTALOSC24M_MISC0_TOG_RTC_XTAL_SOURCE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT)) & XTALOSC24M_MISC0_TOG_RTC_XTAL_SOURCE_MASK)
  131ad3: line 29353 define XTALOSC24M_MISC0_TOG_XTAL_24M_PWD_MASK (0x40000000U)
  131b0c: line 29354 define XTALOSC24M_MISC0_TOG_XTAL_24M_PWD_SHIFT (30U)
  131b3e: line 29355 define XTALOSC24M_MISC0_TOG_XTAL_24M_PWD(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_XTAL_24M_PWD_SHIFT)) & XTALOSC24M_MISC0_TOG_XTAL_24M_PWD_MASK)
  131bdb: line 29356 define XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV_MASK (0x80000000U)
  131c16: line 29357 define XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV_SHIFT (31U)
  131c4a: line 29358 define XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_TOG_VID_PLL_PREDIV_MASK)
  131ced: line 29363 define XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_MASK (0x1U)
  131d1e: line 29364 define XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_SHIFT (0U)
  131d4e: line 29365 define XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_MASK)
  131de8: line 29366 define XTALOSC24M_LOWPWR_CTRL_OSC_SEL_MASK (0x10U)
  131e18: line 29367 define XTALOSC24M_LOWPWR_CTRL_OSC_SEL_SHIFT (4U)
  131e46: line 29368 define XTALOSC24M_LOWPWR_CTRL_OSC_SEL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_OSC_SEL_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_OSC_SEL_MASK)
  131eda: line 29369 define XTALOSC24M_LOWPWR_CTRL_LPBG_SEL_MASK (0x20U)
  131f0b: line 29370 define XTALOSC24M_LOWPWR_CTRL_LPBG_SEL_SHIFT (5U)
  131f3a: line 29371 define XTALOSC24M_LOWPWR_CTRL_LPBG_SEL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_LPBG_SEL_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_LPBG_SEL_MASK)
  131fd1: line 29372 define XTALOSC24M_LOWPWR_CTRL_LPBG_TEST_MASK (0x40U)
  132003: line 29373 define XTALOSC24M_LOWPWR_CTRL_LPBG_TEST_SHIFT (6U)
  132033: line 29374 define XTALOSC24M_LOWPWR_CTRL_LPBG_TEST(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_LPBG_TEST_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_LPBG_TEST_MASK)
  1320cd: line 29375 define XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF_MASK (0x80U)
  132106: line 29376 define XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF_SHIFT (7U)
  13213d: line 29377 define XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF_MASK)
  1321ec: line 29378 define XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE_MASK (0x100U)
  132220: line 29379 define XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE_SHIFT (8U)
  132251: line 29380 define XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE_MASK)
  1322ee: line 29381 define XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE_MASK (0x200U)
  132322: line 29382 define XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE_SHIFT (9U)
  132353: line 29383 define XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE_MASK)
  1323f0: line 29384 define XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE_MASK (0x400U)
  132425: line 29385 define XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE_SHIFT (10U)
  132458: line 29386 define XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE_MASK)
  1324f8: line 29387 define XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE_MASK (0x800U)
  132531: line 29388 define XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE_SHIFT (11U)
  132568: line 29389 define XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE_MASK)
  132614: line 29390 define XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_MASK (0x2000U)
  132650: line 29391 define XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_SHIFT (13U)
  132689: line 29392 define XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_MASK)
  13273b: line 29393 define XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_MASK (0xC000U)
  132779: line 29394 define XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_SHIFT (14U)
  1327b4: line 29395 define XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_MASK)
  13286c: line 29396 define XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_MASK (0x10000U)
  1328aa: line 29397 define XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_SHIFT (16U)
  1328e4: line 29398 define XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_MASK)
  132999: line 29399 define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (0x20000U)
  1329d0: line 29400 define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT (17U)
  132a03: line 29401 define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK)
  132aa3: line 29402 define XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE_MASK (0x40000U)
  132ada: line 29403 define XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE_SHIFT (18U)
  132b0d: line 29404 define XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE_MASK)
  132bad: line 29409 define XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_MASK (0x1U)
  132be2: line 29410 define XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_SHIFT (0U)
  132c16: line 29411 define XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_MASK)
  132cbc: line 29412 define XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_MASK (0x10U)
  132cf0: line 29413 define XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_SHIFT (4U)
  132d22: line 29414 define XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_MASK)
  132dc2: line 29415 define XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL_MASK (0x20U)
  132df7: line 29416 define XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL_SHIFT (5U)
  132e2a: line 29417 define XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL_MASK)
  132ecd: line 29418 define XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST_MASK (0x40U)
  132f03: line 29419 define XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST_SHIFT (6U)
  132f37: line 29420 define XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST_MASK)
  132fdd: line 29421 define XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_MASK (0x80U)
  13301a: line 29422 define XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_SHIFT (7U)
  133055: line 29423 define XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_MASK)
  133110: line 29424 define XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE_MASK (0x100U)
  133148: line 29425 define XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE_SHIFT (8U)
  13317d: line 29426 define XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE_MASK)
  133226: line 29427 define XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE_MASK (0x200U)
  13325e: line 29428 define XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE_SHIFT (9U)
  133293: line 29429 define XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE_MASK)
  13333c: line 29430 define XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE_MASK (0x400U)
  133375: line 29431 define XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE_SHIFT (10U)
  1333ac: line 29432 define XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE_MASK)
  133458: line 29433 define XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_MASK (0x800U)
  133495: line 29434 define XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_SHIFT (11U)
  1334d0: line 29435 define XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_MASK)
  133588: line 29436 define XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_MASK (0x2000U)
  1335c8: line 29437 define XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_SHIFT (13U)
  133605: line 29438 define XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_MASK)
  1336c3: line 29439 define XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_MASK (0xC000U)
  133705: line 29440 define XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_SHIFT (14U)
  133744: line 29441 define XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_MASK)
  133808: line 29442 define XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_MASK (0x10000U)
  13384a: line 29443 define XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_SHIFT (16U)
  133888: line 29444 define XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_MASK)
  133949: line 29445 define XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK (0x20000U)
  133984: line 29446 define XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT (17U)
  1339bb: line 29447 define XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK)
  133a67: line 29448 define XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE_MASK (0x40000U)
  133aa2: line 29449 define XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE_SHIFT (18U)
  133ad9: line 29450 define XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE_MASK)
  133b85: line 29455 define XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_MASK (0x1U)
  133bba: line 29456 define XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_SHIFT (0U)
  133bee: line 29457 define XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_MASK)
  133c94: line 29458 define XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_MASK (0x10U)
  133cc8: line 29459 define XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_SHIFT (4U)
  133cfa: line 29460 define XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_MASK)
  133d9a: line 29461 define XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL_MASK (0x20U)
  133dcf: line 29462 define XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL_SHIFT (5U)
  133e02: line 29463 define XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL_MASK)
  133ea5: line 29464 define XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST_MASK (0x40U)
  133edb: line 29465 define XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST_SHIFT (6U)
  133f0f: line 29466 define XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST_MASK)
  133fb5: line 29467 define XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_MASK (0x80U)
  133ff2: line 29468 define XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_SHIFT (7U)
  13402d: line 29469 define XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_MASK)
  1340e8: line 29470 define XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE_MASK (0x100U)
  134120: line 29471 define XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE_SHIFT (8U)
  134155: line 29472 define XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE_MASK)
  1341fe: line 29473 define XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE_MASK (0x200U)
  134236: line 29474 define XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE_SHIFT (9U)
  13426b: line 29475 define XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE_MASK)
  134314: line 29476 define XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE_MASK (0x400U)
  13434d: line 29477 define XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE_SHIFT (10U)
  134384: line 29478 define XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE_MASK)
  134430: line 29479 define XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_MASK (0x800U)
  13446d: line 29480 define XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_SHIFT (11U)
  1344a8: line 29481 define XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_MASK)
  134560: line 29482 define XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_MASK (0x2000U)
  1345a0: line 29483 define XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_SHIFT (13U)
  1345dd: line 29484 define XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_MASK)
  13469b: line 29485 define XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_MASK (0xC000U)
  1346dd: line 29486 define XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_SHIFT (14U)
  13471c: line 29487 define XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_MASK)
  1347e0: line 29488 define XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_MASK (0x10000U)
  134822: line 29489 define XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_SHIFT (16U)
  134860: line 29490 define XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_MASK)
  134921: line 29491 define XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK (0x20000U)
  13495c: line 29492 define XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT (17U)
  134993: line 29493 define XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK)
  134a3f: line 29494 define XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE_MASK (0x40000U)
  134a7a: line 29495 define XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE_SHIFT (18U)
  134ab1: line 29496 define XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE_MASK)
  134b5d: line 29501 define XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_MASK (0x1U)
  134b92: line 29502 define XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_SHIFT (0U)
  134bc6: line 29503 define XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_MASK)
  134c6c: line 29504 define XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_MASK (0x10U)
  134ca0: line 29505 define XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_SHIFT (4U)
  134cd2: line 29506 define XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_MASK)
  134d72: line 29507 define XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL_MASK (0x20U)
  134da7: line 29508 define XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL_SHIFT (5U)
  134dda: line 29509 define XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL_MASK)
  134e7d: line 29510 define XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST_MASK (0x40U)
  134eb3: line 29511 define XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST_SHIFT (6U)
  134ee7: line 29512 define XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST_MASK)
  134f8d: line 29513 define XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_MASK (0x80U)
  134fca: line 29514 define XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_SHIFT (7U)
  135005: line 29515 define XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_MASK)
  1350c0: line 29516 define XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE_MASK (0x100U)
  1350f8: line 29517 define XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE_SHIFT (8U)
  13512d: line 29518 define XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE_MASK)
  1351d6: line 29519 define XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE_MASK (0x200U)
  13520e: line 29520 define XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE_SHIFT (9U)
  135243: line 29521 define XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE_MASK)
  1352ec: line 29522 define XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE_MASK (0x400U)
  135325: line 29523 define XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE_SHIFT (10U)
  13535c: line 29524 define XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE_MASK)
  135408: line 29525 define XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_MASK (0x800U)
  135445: line 29526 define XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_SHIFT (11U)
  135480: line 29527 define XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_MASK)
  135538: line 29528 define XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_MASK (0x2000U)
  135578: line 29529 define XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_SHIFT (13U)
  1355b5: line 29530 define XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_MASK)
  135673: line 29531 define XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_MASK (0xC000U)
  1356b5: line 29532 define XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_SHIFT (14U)
  1356f4: line 29533 define XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_MASK)
  1357b8: line 29534 define XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_MASK (0x10000U)
  1357fa: line 29535 define XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_SHIFT (16U)
  135838: line 29536 define XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_MASK)
  1358f9: line 29537 define XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK (0x20000U)
  135934: line 29538 define XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT (17U)
  13596b: line 29539 define XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK)
  135a17: line 29540 define XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE_MASK (0x40000U)
  135a52: line 29541 define XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE_SHIFT (18U)
  135a89: line 29542 define XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE_MASK)
  135b35: line 29547 define XTALOSC24M_OSC_CONFIG0_START_MASK (0x1U)
  135b62: line 29548 define XTALOSC24M_OSC_CONFIG0_START_SHIFT (0U)
  135b8e: line 29549 define XTALOSC24M_OSC_CONFIG0_START(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_START_SHIFT)) & XTALOSC24M_OSC_CONFIG0_START_MASK)
  135c1c: line 29550 define XTALOSC24M_OSC_CONFIG0_ENABLE_MASK (0x2U)
  135c4a: line 29551 define XTALOSC24M_OSC_CONFIG0_ENABLE_SHIFT (1U)
  135c77: line 29552 define XTALOSC24M_OSC_CONFIG0_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_ENABLE_SHIFT)) & XTALOSC24M_OSC_CONFIG0_ENABLE_MASK)
  135d08: line 29553 define XTALOSC24M_OSC_CONFIG0_BYPASS_MASK (0x4U)
  135d36: line 29554 define XTALOSC24M_OSC_CONFIG0_BYPASS_SHIFT (2U)
  135d63: line 29555 define XTALOSC24M_OSC_CONFIG0_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_BYPASS_SHIFT)) & XTALOSC24M_OSC_CONFIG0_BYPASS_MASK)
  135df4: line 29556 define XTALOSC24M_OSC_CONFIG0_INVERT_MASK (0x8U)
  135e22: line 29557 define XTALOSC24M_OSC_CONFIG0_INVERT_SHIFT (3U)
  135e4f: line 29558 define XTALOSC24M_OSC_CONFIG0_INVERT(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_INVERT_SHIFT)) & XTALOSC24M_OSC_CONFIG0_INVERT_MASK)
  135ee0: line 29559 define XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_MASK (0xFF0U)
  135f15: line 29560 define XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_SHIFT (4U)
  135f47: line 29561 define XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_SHIFT)) & XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_MASK)
  135fe7: line 29562 define XTALOSC24M_OSC_CONFIG0_HYST_PLUS_MASK (0xF000U)
  13601b: line 29563 define XTALOSC24M_OSC_CONFIG0_HYST_PLUS_SHIFT (12U)
  13604c: line 29564 define XTALOSC24M_OSC_CONFIG0_HYST_PLUS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_HYST_PLUS_SHIFT)) & XTALOSC24M_OSC_CONFIG0_HYST_PLUS_MASK)
  1360e6: line 29565 define XTALOSC24M_OSC_CONFIG0_HYST_MINUS_MASK (0xF0000U)
  13611c: line 29566 define XTALOSC24M_OSC_CONFIG0_HYST_MINUS_SHIFT (16U)
  13614e: line 29567 define XTALOSC24M_OSC_CONFIG0_HYST_MINUS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_HYST_MINUS_SHIFT)) & XTALOSC24M_OSC_CONFIG0_HYST_MINUS_MASK)
  1361eb: line 29568 define XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_MASK (0xFF000000U)
  136229: line 29569 define XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_SHIFT (24U)
  136260: line 29570 define XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_MASK)
  13630c: line 29575 define XTALOSC24M_OSC_CONFIG0_SET_START_MASK (0x1U)
  13633d: line 29576 define XTALOSC24M_OSC_CONFIG0_SET_START_SHIFT (0U)
  13636d: line 29577 define XTALOSC24M_OSC_CONFIG0_SET_START(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_SET_START_SHIFT)) & XTALOSC24M_OSC_CONFIG0_SET_START_MASK)
  136407: line 29578 define XTALOSC24M_OSC_CONFIG0_SET_ENABLE_MASK (0x2U)
  136439: line 29579 define XTALOSC24M_OSC_CONFIG0_SET_ENABLE_SHIFT (1U)
  13646a: line 29580 define XTALOSC24M_OSC_CONFIG0_SET_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_SET_ENABLE_SHIFT)) & XTALOSC24M_OSC_CONFIG0_SET_ENABLE_MASK)
  136507: line 29581 define XTALOSC24M_OSC_CONFIG0_SET_BYPASS_MASK (0x4U)
  136539: line 29582 define XTALOSC24M_OSC_CONFIG0_SET_BYPASS_SHIFT (2U)
  13656a: line 29583 define XTALOSC24M_OSC_CONFIG0_SET_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_SET_BYPASS_SHIFT)) & XTALOSC24M_OSC_CONFIG0_SET_BYPASS_MASK)
  136607: line 29584 define XTALOSC24M_OSC_CONFIG0_SET_INVERT_MASK (0x8U)
  136639: line 29585 define XTALOSC24M_OSC_CONFIG0_SET_INVERT_SHIFT (3U)
  13666a: line 29586 define XTALOSC24M_OSC_CONFIG0_SET_INVERT(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_SET_INVERT_SHIFT)) & XTALOSC24M_OSC_CONFIG0_SET_INVERT_MASK)
  136707: line 29587 define XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_MASK (0xFF0U)
  136740: line 29588 define XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_SHIFT (4U)
  136776: line 29589 define XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_SHIFT)) & XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_MASK)
  136822: line 29590 define XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_MASK (0xF000U)
  13685a: line 29591 define XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_SHIFT (12U)
  13688f: line 29592 define XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_SHIFT)) & XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_MASK)
  136935: line 29593 define XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_MASK (0xF0000U)
  13696f: line 29594 define XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_SHIFT (16U)
  1369a5: line 29595 define XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_SHIFT)) & XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_MASK)
  136a4e: line 29596 define XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_MASK (0xFF000000U)
  136a90: line 29597 define XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_SHIFT (24U)
  136acb: line 29598 define XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_MASK)
  136b83: line 29603 define XTALOSC24M_OSC_CONFIG0_CLR_START_MASK (0x1U)
  136bb4: line 29604 define XTALOSC24M_OSC_CONFIG0_CLR_START_SHIFT (0U)
  136be4: line 29605 define XTALOSC24M_OSC_CONFIG0_CLR_START(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_CLR_START_SHIFT)) & XTALOSC24M_OSC_CONFIG0_CLR_START_MASK)
  136c7e: line 29606 define XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_MASK (0x2U)
  136cb0: line 29607 define XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_SHIFT (1U)
  136ce1: line 29608 define XTALOSC24M_OSC_CONFIG0_CLR_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_SHIFT)) & XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_MASK)
  136d7e: line 29609 define XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_MASK (0x4U)
  136db0: line 29610 define XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_SHIFT (2U)
  136de1: line 29611 define XTALOSC24M_OSC_CONFIG0_CLR_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_SHIFT)) & XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_MASK)
  136e7e: line 29612 define XTALOSC24M_OSC_CONFIG0_CLR_INVERT_MASK (0x8U)
  136eb0: line 29613 define XTALOSC24M_OSC_CONFIG0_CLR_INVERT_SHIFT (3U)
  136ee1: line 29614 define XTALOSC24M_OSC_CONFIG0_CLR_INVERT(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_CLR_INVERT_SHIFT)) & XTALOSC24M_OSC_CONFIG0_CLR_INVERT_MASK)
  136f7e: line 29615 define XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_MASK (0xFF0U)
  136fb7: line 29616 define XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_SHIFT (4U)
  136fed: line 29617 define XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_SHIFT)) & XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_MASK)
  137099: line 29618 define XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_MASK (0xF000U)
  1370d1: line 29619 define XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_SHIFT (12U)
  137106: line 29620 define XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_SHIFT)) & XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_MASK)
  1371ac: line 29621 define XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_MASK (0xF0000U)
  1371e6: line 29622 define XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_SHIFT (16U)
  13721c: line 29623 define XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_SHIFT)) & XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_MASK)
  1372c5: line 29624 define XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_MASK (0xFF000000U)
  137307: line 29625 define XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_SHIFT (24U)
  137342: line 29626 define XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_MASK)
  1373fa: line 29631 define XTALOSC24M_OSC_CONFIG0_TOG_START_MASK (0x1U)
  13742b: line 29632 define XTALOSC24M_OSC_CONFIG0_TOG_START_SHIFT (0U)
  13745b: line 29633 define XTALOSC24M_OSC_CONFIG0_TOG_START(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_TOG_START_SHIFT)) & XTALOSC24M_OSC_CONFIG0_TOG_START_MASK)
  1374f5: line 29634 define XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_MASK (0x2U)
  137527: line 29635 define XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_SHIFT (1U)
  137558: line 29636 define XTALOSC24M_OSC_CONFIG0_TOG_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_SHIFT)) & XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_MASK)
  1375f5: line 29637 define XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_MASK (0x4U)
  137627: line 29638 define XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_SHIFT (2U)
  137658: line 29639 define XTALOSC24M_OSC_CONFIG0_TOG_BYPASS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_SHIFT)) & XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_MASK)
  1376f5: line 29640 define XTALOSC24M_OSC_CONFIG0_TOG_INVERT_MASK (0x8U)
  137727: line 29641 define XTALOSC24M_OSC_CONFIG0_TOG_INVERT_SHIFT (3U)
  137758: line 29642 define XTALOSC24M_OSC_CONFIG0_TOG_INVERT(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_TOG_INVERT_SHIFT)) & XTALOSC24M_OSC_CONFIG0_TOG_INVERT_MASK)
  1377f5: line 29643 define XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_MASK (0xFF0U)
  13782e: line 29644 define XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_SHIFT (4U)
  137864: line 29645 define XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_SHIFT)) & XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_MASK)
  137910: line 29646 define XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_MASK (0xF000U)
  137948: line 29647 define XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_SHIFT (12U)
  13797d: line 29648 define XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_SHIFT)) & XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_MASK)
  137a23: line 29649 define XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_MASK (0xF0000U)
  137a5d: line 29650 define XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_SHIFT (16U)
  137a93: line 29651 define XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_SHIFT)) & XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_MASK)
  137b3c: line 29652 define XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_MASK (0xFF000000U)
  137b7e: line 29653 define XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_SHIFT (24U)
  137bb9: line 29654 define XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_MASK)
  137c71: line 29659 define XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_MASK (0xFFFU)
  137ca7: line 29660 define XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_SHIFT (0U)
  137cda: line 29661 define XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_MASK)
  137d7d: line 29662 define XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_MASK (0xFFF00000U)
  137db8: line 29663 define XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_SHIFT (20U)
  137dec: line 29664 define XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_MASK)
  137e8f: line 29669 define XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_MASK (0xFFFU)
  137ec9: line 29670 define XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_SHIFT (0U)
  137f00: line 29671 define XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_MASK)
  137faf: line 29672 define XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_MASK (0xFFF00000U)
  137fee: line 29673 define XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_SHIFT (20U)
  138026: line 29674 define XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_MASK)
  1380d5: line 29679 define XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_MASK (0xFFFU)
  13810f: line 29680 define XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_SHIFT (0U)
  138146: line 29681 define XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_MASK)
  1381f5: line 29682 define XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_MASK (0xFFF00000U)
  138234: line 29683 define XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_SHIFT (20U)
  13826c: line 29684 define XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_MASK)
  13831b: line 29689 define XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_MASK (0xFFFU)
  138355: line 29690 define XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_SHIFT (0U)
  13838c: line 29691 define XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_MASK)
  13843b: line 29692 define XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_MASK (0xFFF00000U)
  13847a: line 29693 define XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_SHIFT (20U)
  1384b2: line 29694 define XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_SHIFT)) & XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_MASK)
  138561: line 29699 define XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_MASK (0xFFFU)
  138597: line 29700 define XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_SHIFT (0U)
  1385ca: line 29701 define XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_MASK)
  13866d: line 29702 define XTALOSC24M_OSC_CONFIG2_ENABLE_1M_MASK (0x10000U)
  1386a2: line 29703 define XTALOSC24M_OSC_CONFIG2_ENABLE_1M_SHIFT (16U)
  1386d3: line 29704 define XTALOSC24M_OSC_CONFIG2_ENABLE_1M(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_ENABLE_1M_SHIFT)) & XTALOSC24M_OSC_CONFIG2_ENABLE_1M_MASK)
  13876d: line 29705 define XTALOSC24M_OSC_CONFIG2_MUX_1M_MASK (0x20000U)
  13879f: line 29706 define XTALOSC24M_OSC_CONFIG2_MUX_1M_SHIFT (17U)
  1387cd: line 29707 define XTALOSC24M_OSC_CONFIG2_MUX_1M(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_MUX_1M_SHIFT)) & XTALOSC24M_OSC_CONFIG2_MUX_1M_MASK)
  13885e: line 29708 define XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_MASK (0x80000000U)
  13889a: line 29709 define XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_SHIFT (31U)
  1388cf: line 29710 define XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_SHIFT)) & XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_MASK)
  138975: line 29715 define XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_MASK (0xFFFU)
  1389af: line 29716 define XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_SHIFT (0U)
  1389e6: line 29717 define XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_MASK)
  138a95: line 29718 define XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_MASK (0x10000U)
  138ace: line 29719 define XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_SHIFT (16U)
  138b03: line 29720 define XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_SHIFT)) & XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_MASK)
  138ba9: line 29721 define XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_MASK (0x20000U)
  138bdf: line 29722 define XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_SHIFT (17U)
  138c11: line 29723 define XTALOSC24M_OSC_CONFIG2_SET_MUX_1M(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_SHIFT)) & XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_MASK)
  138cae: line 29724 define XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_MASK (0x80000000U)
  138cee: line 29725 define XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_SHIFT (31U)
  138d27: line 29726 define XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_SHIFT)) & XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_MASK)
  138dd9: line 29731 define XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_MASK (0xFFFU)
  138e13: line 29732 define XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_SHIFT (0U)
  138e4a: line 29733 define XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_MASK)
  138ef9: line 29734 define XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_MASK (0x10000U)
  138f32: line 29735 define XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_SHIFT (16U)
  138f67: line 29736 define XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_SHIFT)) & XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_MASK)
  13900d: line 29737 define XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_MASK (0x20000U)
  139043: line 29738 define XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_SHIFT (17U)
  139075: line 29739 define XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_SHIFT)) & XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_MASK)
  139112: line 29740 define XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_MASK (0x80000000U)
  139152: line 29741 define XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_SHIFT (31U)
  13918b: line 29742 define XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_SHIFT)) & XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_MASK)
  13923d: line 29747 define XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_MASK (0xFFFU)
  139277: line 29748 define XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_SHIFT (0U)
  1392ae: line 29749 define XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_SHIFT)) & XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_MASK)
  13935d: line 29750 define XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_MASK (0x10000U)
  139396: line 29751 define XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_SHIFT (16U)
  1393cb: line 29752 define XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_SHIFT)) & XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_MASK)
  139471: line 29753 define XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_MASK (0x20000U)
  1394a7: line 29754 define XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_SHIFT (17U)
  1394d9: line 29755 define XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_SHIFT)) & XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_MASK)
  139576: line 29756 define XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_MASK (0x80000000U)
  1395b6: line 29757 define XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_SHIFT (31U)
  1395ef: line 29758 define XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL(x) (((uint32_t)(((uint32_t)(x)) << XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_SHIFT)) & XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_MASK)
  1396a1: line 29769 define XTALOSC24M_BASE (0x400D8000u)
  1396c3: line 29771 define XTALOSC24M ((XTALOSC24M_Type *)XTALOSC24M_BASE)
  1396f7: line 29773 define XTALOSC24M_BASE_ADDRS { XTALOSC24M_BASE }
  139725: line 29775 define XTALOSC24M_BASE_PTRS { XTALOSC24M }
  13974d: line 29830 define NXP_VAL2FLD(field,value) (((value) << (field ## _SHIFT)) & (field ## _MASK))
  13979e: line 29837 define NXP_FLD2VAL(field,value) (((value) & (field ## _MASK)) >> (field ## _SHIFT))
  1397ef: end include
  1397f0: end of translation unit


** Section #77 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 164 bytes

  000000: Header:
    length 160 (not including this field)
    version 3
    prologue length 150
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 50 41 43 4b 5c 4e 58 50 5c 4d 49 4d 58 52 54 31 30 35 32 5f 44 46 50 5c 31 30 2e 30 2e 31 5c 00
  00004a:  directory "..\..\libraries\CMSIS\Include\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 43 4d 53 49 53 5c 49 6e 63 6c 75 64 65 5c 00
  000069:  directory ""                 : 00
  00006a:  file "MIMXRT1052.h": dir 1 time 0x0 length 0: 4d 49 4d 58 52 54 31 30 35 32 2e 68 00 01 00 00
  00007a:  file "core_cm7.h": dir 2 time 0x0 length 0: 63 6f 72 65 5f 63 6d 37 2e 68 00 02 00 00
  000088:  file "system_MIMXRT1052.h": dir 1 time 0x0 length 0: 73 79 73 74 65 6d 5f 4d 49 4d 58 52 54 31 30 35 32 2e 68 00 01 00 00
  00009f:  file ""                      : 00
  0000a0:  DW_LNS_negate_stmt           : 06
  0000a1:  DW_LNE_end sequence          : 00 01 01          00000000: C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\MIMXRT1052.h:1.0 [


** Section #78 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 65336 bytes

  000000: Header:
    size 0xff34 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 16  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\MIMXRT1052.h
  000047:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  00008e:   DW_AT_language DW_LANG_C99
  000090:   DW_AT_macro_info 0x0
  000094:   DW_AT_stmt_list 0x0
  000098:   18  = 0x4 (DW_TAG_enumeration_type)
  000099:     DW_AT_sibling 0xc01
  00009b:     DW_AT_name IRQn
  0000a0:     DW_AT_byte_size 0x2
  0000a1:     21  = 0x28 (DW_TAG_enumerator)
  0000a2:       DW_AT_name NotAvail_IRQn
  0000b0:       DW_AT_const_value -0x80
  0000b2:     21  = 0x28 (DW_TAG_enumerator)
  0000b3:       DW_AT_name NonMaskableInt_IRQn
  0000c7:       DW_AT_const_value -0xe
  0000c8:     21  = 0x28 (DW_TAG_enumerator)
  0000c9:       DW_AT_name HardFault_IRQn
  0000d8:       DW_AT_const_value -0xd
  0000d9:     21  = 0x28 (DW_TAG_enumerator)
  0000da:       DW_AT_name MemoryManagement_IRQn
  0000f0:       DW_AT_const_value -0xc
  0000f1:     21  = 0x28 (DW_TAG_enumerator)
  0000f2:       DW_AT_name BusFault_IRQn
  000100:       DW_AT_const_value -0xb
  000101:     21  = 0x28 (DW_TAG_enumerator)
  000102:       DW_AT_name UsageFault_IRQn
  000112:       DW_AT_const_value -0xa
  000113:     21  = 0x28 (DW_TAG_enumerator)
  000114:       DW_AT_name SVCall_IRQn
  000120:       DW_AT_const_value -0x5
  000121:     21  = 0x28 (DW_TAG_enumerator)
  000122:       DW_AT_name DebugMonitor_IRQn
  000134:       DW_AT_const_value -0x4
  000135:     21  = 0x28 (DW_TAG_enumerator)
  000136:       DW_AT_name PendSV_IRQn
  000142:       DW_AT_const_value -0x2
  000143:     21  = 0x28 (DW_TAG_enumerator)
  000144:       DW_AT_name SysTick_IRQn
  000151:       DW_AT_const_value -0x1
  000152:     21  = 0x28 (DW_TAG_enumerator)
  000153:       DW_AT_name DMA0_DMA16_IRQn
  000163:       DW_AT_const_value 0x0
  000164:     21  = 0x28 (DW_TAG_enumerator)
  000165:       DW_AT_name DMA1_DMA17_IRQn
  000175:       DW_AT_const_value 0x1
  000176:     21  = 0x28 (DW_TAG_enumerator)
  000177:       DW_AT_name DMA2_DMA18_IRQn
  000187:       DW_AT_const_value 0x2
  000188:     21  = 0x28 (DW_TAG_enumerator)
  000189:       DW_AT_name DMA3_DMA19_IRQn
  000199:       DW_AT_const_value 0x3
  00019a:     21  = 0x28 (DW_TAG_enumerator)
  00019b:       DW_AT_name DMA4_DMA20_IRQn
  0001ab:       DW_AT_const_value 0x4
  0001ac:     21  = 0x28 (DW_TAG_enumerator)
  0001ad:       DW_AT_name DMA5_DMA21_IRQn
  0001bd:       DW_AT_const_value 0x5
  0001be:     21  = 0x28 (DW_TAG_enumerator)
  0001bf:       DW_AT_name DMA6_DMA22_IRQn
  0001cf:       DW_AT_const_value 0x6
  0001d0:     21  = 0x28 (DW_TAG_enumerator)
  0001d1:       DW_AT_name DMA7_DMA23_IRQn
  0001e1:       DW_AT_const_value 0x7
  0001e2:     21  = 0x28 (DW_TAG_enumerator)
  0001e3:       DW_AT_name DMA8_DMA24_IRQn
  0001f3:       DW_AT_const_value 0x8
  0001f4:     21  = 0x28 (DW_TAG_enumerator)
  0001f5:       DW_AT_name DMA9_DMA25_IRQn
  000205:       DW_AT_const_value 0x9
  000206:     21  = 0x28 (DW_TAG_enumerator)
  000207:       DW_AT_name DMA10_DMA26_IRQn
  000218:       DW_AT_const_value 0xa
  000219:     21  = 0x28 (DW_TAG_enumerator)
  00021a:       DW_AT_name DMA11_DMA27_IRQn
  00022b:       DW_AT_const_value 0xb
  00022c:     21  = 0x28 (DW_TAG_enumerator)
  00022d:       DW_AT_name DMA12_DMA28_IRQn
  00023e:       DW_AT_const_value 0xc
  00023f:     21  = 0x28 (DW_TAG_enumerator)
  000240:       DW_AT_name DMA13_DMA29_IRQn
  000251:       DW_AT_const_value 0xd
  000252:     21  = 0x28 (DW_TAG_enumerator)
  000253:       DW_AT_name DMA14_DMA30_IRQn
  000264:       DW_AT_const_value 0xe
  000265:     21  = 0x28 (DW_TAG_enumerator)
  000266:       DW_AT_name DMA15_DMA31_IRQn
  000277:       DW_AT_const_value 0xf
  000278:     21  = 0x28 (DW_TAG_enumerator)
  000279:       DW_AT_name DMA_ERROR_IRQn
  000288:       DW_AT_const_value 0x10
  000289:     21  = 0x28 (DW_TAG_enumerator)
  00028a:       DW_AT_name CTI0_ERROR_IRQn
  00029a:       DW_AT_const_value 0x11
  00029b:     21  = 0x28 (DW_TAG_enumerator)
  00029c:       DW_AT_name CTI1_ERROR_IRQn
  0002ac:       DW_AT_const_value 0x12
  0002ad:     21  = 0x28 (DW_TAG_enumerator)
  0002ae:       DW_AT_name CORE_IRQn
  0002b8:       DW_AT_const_value 0x13
  0002b9:     21  = 0x28 (DW_TAG_enumerator)
  0002ba:       DW_AT_name LPUART1_IRQn
  0002c7:       DW_AT_const_value 0x14
  0002c8:     21  = 0x28 (DW_TAG_enumerator)
  0002c9:       DW_AT_name LPUART2_IRQn
  0002d6:       DW_AT_const_value 0x15
  0002d7:     21  = 0x28 (DW_TAG_enumerator)
  0002d8:       DW_AT_name LPUART3_IRQn
  0002e5:       DW_AT_const_value 0x16
  0002e6:     21  = 0x28 (DW_TAG_enumerator)
  0002e7:       DW_AT_name LPUART4_IRQn
  0002f4:       DW_AT_const_value 0x17
  0002f5:     21  = 0x28 (DW_TAG_enumerator)
  0002f6:       DW_AT_name LPUART5_IRQn
  000303:       DW_AT_const_value 0x18
  000304:     21  = 0x28 (DW_TAG_enumerator)
  000305:       DW_AT_name LPUART6_IRQn
  000312:       DW_AT_const_value 0x19
  000313:     21  = 0x28 (DW_TAG_enumerator)
  000314:       DW_AT_name LPUART7_IRQn
  000321:       DW_AT_const_value 0x1a
  000322:     21  = 0x28 (DW_TAG_enumerator)
  000323:       DW_AT_name LPUART8_IRQn
  000330:       DW_AT_const_value 0x1b
  000331:     21  = 0x28 (DW_TAG_enumerator)
  000332:       DW_AT_name LPI2C1_IRQn
  00033e:       DW_AT_const_value 0x1c
  00033f:     21  = 0x28 (DW_TAG_enumerator)
  000340:       DW_AT_name LPI2C2_IRQn
  00034c:       DW_AT_const_value 0x1d
  00034d:     21  = 0x28 (DW_TAG_enumerator)
  00034e:       DW_AT_name LPI2C3_IRQn
  00035a:       DW_AT_const_value 0x1e
  00035b:     21  = 0x28 (DW_TAG_enumerator)
  00035c:       DW_AT_name LPI2C4_IRQn
  000368:       DW_AT_const_value 0x1f
  000369:     21  = 0x28 (DW_TAG_enumerator)
  00036a:       DW_AT_name LPSPI1_IRQn
  000376:       DW_AT_const_value 0x20
  000377:     21  = 0x28 (DW_TAG_enumerator)
  000378:       DW_AT_name LPSPI2_IRQn
  000384:       DW_AT_const_value 0x21
  000385:     21  = 0x28 (DW_TAG_enumerator)
  000386:       DW_AT_name LPSPI3_IRQn
  000392:       DW_AT_const_value 0x22
  000393:     21  = 0x28 (DW_TAG_enumerator)
  000394:       DW_AT_name LPSPI4_IRQn
  0003a0:       DW_AT_const_value 0x23
  0003a1:     21  = 0x28 (DW_TAG_enumerator)
  0003a2:       DW_AT_name CAN1_IRQn
  0003ac:       DW_AT_const_value 0x24
  0003ad:     21  = 0x28 (DW_TAG_enumerator)
  0003ae:       DW_AT_name CAN2_IRQn
  0003b8:       DW_AT_const_value 0x25
  0003b9:     21  = 0x28 (DW_TAG_enumerator)
  0003ba:       DW_AT_name FLEXRAM_IRQn
  0003c7:       DW_AT_const_value 0x26
  0003c8:     21  = 0x28 (DW_TAG_enumerator)
  0003c9:       DW_AT_name KPP_IRQn
  0003d2:       DW_AT_const_value 0x27
  0003d3:     21  = 0x28 (DW_TAG_enumerator)
  0003d4:       DW_AT_name TSC_DIG_IRQn
  0003e1:       DW_AT_const_value 0x28
  0003e2:     21  = 0x28 (DW_TAG_enumerator)
  0003e3:       DW_AT_name GPR_IRQ_IRQn
  0003f0:       DW_AT_const_value 0x29
  0003f1:     21  = 0x28 (DW_TAG_enumerator)
  0003f2:       DW_AT_name LCDIF_IRQn
  0003fd:       DW_AT_const_value 0x2a
  0003fe:     21  = 0x28 (DW_TAG_enumerator)
  0003ff:       DW_AT_name CSI_IRQn
  000408:       DW_AT_const_value 0x2b
  000409:     21  = 0x28 (DW_TAG_enumerator)
  00040a:       DW_AT_name PXP_IRQn
  000413:       DW_AT_const_value 0x2c
  000414:     21  = 0x28 (DW_TAG_enumerator)
  000415:       DW_AT_name WDOG2_IRQn
  000420:       DW_AT_const_value 0x2d
  000421:     21  = 0x28 (DW_TAG_enumerator)
  000422:       DW_AT_name SNVS_HP_WRAPPER_IRQn
  000437:       DW_AT_const_value 0x2e
  000438:     21  = 0x28 (DW_TAG_enumerator)
  000439:       DW_AT_name SNVS_HP_WRAPPER_TZ_IRQn
  000451:       DW_AT_const_value 0x2f
  000452:     21  = 0x28 (DW_TAG_enumerator)
  000453:       DW_AT_name SNVS_LP_WRAPPER_IRQn
  000468:       DW_AT_const_value 0x30
  000469:     21  = 0x28 (DW_TAG_enumerator)
  00046a:       DW_AT_name CSU_IRQn
  000473:       DW_AT_const_value 0x31
  000474:     21  = 0x28 (DW_TAG_enumerator)
  000475:       DW_AT_name DCP_IRQn
  00047e:       DW_AT_const_value 0x32
  00047f:     21  = 0x28 (DW_TAG_enumerator)
  000480:       DW_AT_name DCP_VMI_IRQn
  00048d:       DW_AT_const_value 0x33
  00048e:     21  = 0x28 (DW_TAG_enumerator)
  00048f:       DW_AT_name Reserved68_IRQn
  00049f:       DW_AT_const_value 0x34
  0004a0:     21  = 0x28 (DW_TAG_enumerator)
  0004a1:       DW_AT_name TRNG_IRQn
  0004ab:       DW_AT_const_value 0x35
  0004ac:     21  = 0x28 (DW_TAG_enumerator)
  0004ad:       DW_AT_name SJC_IRQn
  0004b6:       DW_AT_const_value 0x36
  0004b7:     21  = 0x28 (DW_TAG_enumerator)
  0004b8:       DW_AT_name BEE_IRQn
  0004c1:       DW_AT_const_value 0x37
  0004c2:     21  = 0x28 (DW_TAG_enumerator)
  0004c3:       DW_AT_name SAI1_IRQn
  0004cd:       DW_AT_const_value 0x38
  0004ce:     21  = 0x28 (DW_TAG_enumerator)
  0004cf:       DW_AT_name SAI2_IRQn
  0004d9:       DW_AT_const_value 0x39
  0004da:     21  = 0x28 (DW_TAG_enumerator)
  0004db:       DW_AT_name SAI3_RX_IRQn
  0004e8:       DW_AT_const_value 0x3a
  0004e9:     21  = 0x28 (DW_TAG_enumerator)
  0004ea:       DW_AT_name SAI3_TX_IRQn
  0004f7:       DW_AT_const_value 0x3b
  0004f8:     21  = 0x28 (DW_TAG_enumerator)
  0004f9:       DW_AT_name SPDIF_IRQn
  000504:       DW_AT_const_value 0x3c
  000505:     21  = 0x28 (DW_TAG_enumerator)
  000506:       DW_AT_name ANATOP_EVENT0_IRQn
  000519:       DW_AT_const_value 0x3d
  00051a:     21  = 0x28 (DW_TAG_enumerator)
  00051b:       DW_AT_name ANATOP_EVENT1_IRQn
  00052e:       DW_AT_const_value 0x3e
  00052f:     21  = 0x28 (DW_TAG_enumerator)
  000530:       DW_AT_name ANATOP_TAMP_LOW_HIGH_IRQn
  00054a:       DW_AT_const_value 0x3f
  00054b:     21  = 0x28 (DW_TAG_enumerator)
  00054c:       DW_AT_name ANATOP_TEMP_PANIC_IRQn
  000563:       DW_AT_const_value 0x40
  000565:     21  = 0x28 (DW_TAG_enumerator)
  000566:       DW_AT_name USB_PHY1_IRQn
  000574:       DW_AT_const_value 0x41
  000576:     21  = 0x28 (DW_TAG_enumerator)
  000577:       DW_AT_name USB_PHY2_IRQn
  000585:       DW_AT_const_value 0x42
  000587:     21  = 0x28 (DW_TAG_enumerator)
  000588:       DW_AT_name ADC1_IRQn
  000592:       DW_AT_const_value 0x43
  000594:     21  = 0x28 (DW_TAG_enumerator)
  000595:       DW_AT_name ADC2_IRQn
  00059f:       DW_AT_const_value 0x44
  0005a1:     21  = 0x28 (DW_TAG_enumerator)
  0005a2:       DW_AT_name DCDC_IRQn
  0005ac:       DW_AT_const_value 0x45
  0005ae:     21  = 0x28 (DW_TAG_enumerator)
  0005af:       DW_AT_name Reserved86_IRQn
  0005bf:       DW_AT_const_value 0x46
  0005c1:     21  = 0x28 (DW_TAG_enumerator)
  0005c2:       DW_AT_name Reserved87_IRQn
  0005d2:       DW_AT_const_value 0x47
  0005d4:     21  = 0x28 (DW_TAG_enumerator)
  0005d5:       DW_AT_name GPIO1_INT0_IRQn
  0005e5:       DW_AT_const_value 0x48
  0005e7:     21  = 0x28 (DW_TAG_enumerator)
  0005e8:       DW_AT_name GPIO1_INT1_IRQn
  0005f8:       DW_AT_const_value 0x49
  0005fa:     21  = 0x28 (DW_TAG_enumerator)
  0005fb:       DW_AT_name GPIO1_INT2_IRQn
  00060b:       DW_AT_const_value 0x4a
  00060d:     21  = 0x28 (DW_TAG_enumerator)
  00060e:       DW_AT_name GPIO1_INT3_IRQn
  00061e:       DW_AT_const_value 0x4b
  000620:     21  = 0x28 (DW_TAG_enumerator)
  000621:       DW_AT_name GPIO1_INT4_IRQn
  000631:       DW_AT_const_value 0x4c
  000633:     21  = 0x28 (DW_TAG_enumerator)
  000634:       DW_AT_name GPIO1_INT5_IRQn
  000644:       DW_AT_const_value 0x4d
  000646:     21  = 0x28 (DW_TAG_enumerator)
  000647:       DW_AT_name GPIO1_INT6_IRQn
  000657:       DW_AT_const_value 0x4e
  000659:     21  = 0x28 (DW_TAG_enumerator)
  00065a:       DW_AT_name GPIO1_INT7_IRQn
  00066a:       DW_AT_const_value 0x4f
  00066c:     21  = 0x28 (DW_TAG_enumerator)
  00066d:       DW_AT_name GPIO1_Combined_0_15_IRQn
  000686:       DW_AT_const_value 0x50
  000688:     21  = 0x28 (DW_TAG_enumerator)
  000689:       DW_AT_name GPIO1_Combined_16_31_IRQn
  0006a3:       DW_AT_const_value 0x51
  0006a5:     21  = 0x28 (DW_TAG_enumerator)
  0006a6:       DW_AT_name GPIO2_Combined_0_15_IRQn
  0006bf:       DW_AT_const_value 0x52
  0006c1:     21  = 0x28 (DW_TAG_enumerator)
  0006c2:       DW_AT_name GPIO2_Combined_16_31_IRQn
  0006dc:       DW_AT_const_value 0x53
  0006de:     21  = 0x28 (DW_TAG_enumerator)
  0006df:       DW_AT_name GPIO3_Combined_0_15_IRQn
  0006f8:       DW_AT_const_value 0x54
  0006fa:     21  = 0x28 (DW_TAG_enumerator)
  0006fb:       DW_AT_name GPIO3_Combined_16_31_IRQn
  000715:       DW_AT_const_value 0x55
  000717:     21  = 0x28 (DW_TAG_enumerator)
  000718:       DW_AT_name GPIO4_Combined_0_15_IRQn
  000731:       DW_AT_const_value 0x56
  000733:     21  = 0x28 (DW_TAG_enumerator)
  000734:       DW_AT_name GPIO4_Combined_16_31_IRQn
  00074e:       DW_AT_const_value 0x57
  000750:     21  = 0x28 (DW_TAG_enumerator)
  000751:       DW_AT_name GPIO5_Combined_0_15_IRQn
  00076a:       DW_AT_const_value 0x58
  00076c:     21  = 0x28 (DW_TAG_enumerator)
  00076d:       DW_AT_name GPIO5_Combined_16_31_IRQn
  000787:       DW_AT_const_value 0x59
  000789:     21  = 0x28 (DW_TAG_enumerator)
  00078a:       DW_AT_name FLEXIO1_IRQn
  000797:       DW_AT_const_value 0x5a
  000799:     21  = 0x28 (DW_TAG_enumerator)
  00079a:       DW_AT_name FLEXIO2_IRQn
  0007a7:       DW_AT_const_value 0x5b
  0007a9:     21  = 0x28 (DW_TAG_enumerator)
  0007aa:       DW_AT_name WDOG1_IRQn
  0007b5:       DW_AT_const_value 0x5c
  0007b7:     21  = 0x28 (DW_TAG_enumerator)
  0007b8:       DW_AT_name RTWDOG_IRQn
  0007c4:       DW_AT_const_value 0x5d
  0007c6:     21  = 0x28 (DW_TAG_enumerator)
  0007c7:       DW_AT_name EWM_IRQn
  0007d0:       DW_AT_const_value 0x5e
  0007d2:     21  = 0x28 (DW_TAG_enumerator)
  0007d3:       DW_AT_name CCM_1_IRQn
  0007de:       DW_AT_const_value 0x5f
  0007e0:     21  = 0x28 (DW_TAG_enumerator)
  0007e1:       DW_AT_name CCM_2_IRQn
  0007ec:       DW_AT_const_value 0x60
  0007ee:     21  = 0x28 (DW_TAG_enumerator)
  0007ef:       DW_AT_name GPC_IRQn
  0007f8:       DW_AT_const_value 0x61
  0007fa:     21  = 0x28 (DW_TAG_enumerator)
  0007fb:       DW_AT_name SRC_IRQn
  000804:       DW_AT_const_value 0x62
  000806:     21  = 0x28 (DW_TAG_enumerator)
  000807:       DW_AT_name Reserved115_IRQn
  000818:       DW_AT_const_value 0x63
  00081a:     21  = 0x28 (DW_TAG_enumerator)
  00081b:       DW_AT_name GPT1_IRQn
  000825:       DW_AT_const_value 0x64
  000827:     21  = 0x28 (DW_TAG_enumerator)
  000828:       DW_AT_name GPT2_IRQn
  000832:       DW_AT_const_value 0x65
  000834:     21  = 0x28 (DW_TAG_enumerator)
  000835:       DW_AT_name PWM1_0_IRQn
  000841:       DW_AT_const_value 0x66
  000843:     21  = 0x28 (DW_TAG_enumerator)
  000844:       DW_AT_name PWM1_1_IRQn
  000850:       DW_AT_const_value 0x67
  000852:     21  = 0x28 (DW_TAG_enumerator)
  000853:       DW_AT_name PWM1_2_IRQn
  00085f:       DW_AT_const_value 0x68
  000861:     21  = 0x28 (DW_TAG_enumerator)
  000862:       DW_AT_name PWM1_3_IRQn
  00086e:       DW_AT_const_value 0x69
  000870:     21  = 0x28 (DW_TAG_enumerator)
  000871:       DW_AT_name PWM1_FAULT_IRQn
  000881:       DW_AT_const_value 0x6a
  000883:     21  = 0x28 (DW_TAG_enumerator)
  000884:       DW_AT_name Reserved123_IRQn
  000895:       DW_AT_const_value 0x6b
  000897:     21  = 0x28 (DW_TAG_enumerator)
  000898:       DW_AT_name FLEXSPI_IRQn
  0008a5:       DW_AT_const_value 0x6c
  0008a7:     21  = 0x28 (DW_TAG_enumerator)
  0008a8:       DW_AT_name SEMC_IRQn
  0008b2:       DW_AT_const_value 0x6d
  0008b4:     21  = 0x28 (DW_TAG_enumerator)
  0008b5:       DW_AT_name USDHC1_IRQn
  0008c1:       DW_AT_const_value 0x6e
  0008c3:     21  = 0x28 (DW_TAG_enumerator)
  0008c4:       DW_AT_name USDHC2_IRQn
  0008d0:       DW_AT_const_value 0x6f
  0008d2:     21  = 0x28 (DW_TAG_enumerator)
  0008d3:       DW_AT_name USB_OTG2_IRQn
  0008e1:       DW_AT_const_value 0x70
  0008e3:     21  = 0x28 (DW_TAG_enumerator)
  0008e4:       DW_AT_name USB_OTG1_IRQn
  0008f2:       DW_AT_const_value 0x71
  0008f4:     21  = 0x28 (DW_TAG_enumerator)
  0008f5:       DW_AT_name ENET_IRQn
  0008ff:       DW_AT_const_value 0x72
  000901:     21  = 0x28 (DW_TAG_enumerator)
  000902:       DW_AT_name ENET_1588_Timer_IRQn
  000917:       DW_AT_const_value 0x73
  000919:     21  = 0x28 (DW_TAG_enumerator)
  00091a:       DW_AT_name XBAR1_IRQ_0_1_IRQn
  00092d:       DW_AT_const_value 0x74
  00092f:     21  = 0x28 (DW_TAG_enumerator)
  000930:       DW_AT_name XBAR1_IRQ_2_3_IRQn
  000943:       DW_AT_const_value 0x75
  000945:     21  = 0x28 (DW_TAG_enumerator)
  000946:       DW_AT_name ADC_ETC_IRQ0_IRQn
  000958:       DW_AT_const_value 0x76
  00095a:     21  = 0x28 (DW_TAG_enumerator)
  00095b:       DW_AT_name ADC_ETC_IRQ1_IRQn
  00096d:       DW_AT_const_value 0x77
  00096f:     21  = 0x28 (DW_TAG_enumerator)
  000970:       DW_AT_name ADC_ETC_IRQ2_IRQn
  000982:       DW_AT_const_value 0x78
  000984:     21  = 0x28 (DW_TAG_enumerator)
  000985:       DW_AT_name ADC_ETC_ERROR_IRQ_IRQn
  00099c:       DW_AT_const_value 0x79
  00099e:     21  = 0x28 (DW_TAG_enumerator)
  00099f:       DW_AT_name PIT_IRQn
  0009a8:       DW_AT_const_value 0x7a
  0009aa:     21  = 0x28 (DW_TAG_enumerator)
  0009ab:       DW_AT_name ACMP1_IRQn
  0009b6:       DW_AT_const_value 0x7b
  0009b8:     21  = 0x28 (DW_TAG_enumerator)
  0009b9:       DW_AT_name ACMP2_IRQn
  0009c4:       DW_AT_const_value 0x7c
  0009c6:     21  = 0x28 (DW_TAG_enumerator)
  0009c7:       DW_AT_name ACMP3_IRQn
  0009d2:       DW_AT_const_value 0x7d
  0009d4:     21  = 0x28 (DW_TAG_enumerator)
  0009d5:       DW_AT_name ACMP4_IRQn
  0009e0:       DW_AT_const_value 0x7e
  0009e2:     21  = 0x28 (DW_TAG_enumerator)
  0009e3:       DW_AT_name Reserved143_IRQn
  0009f4:       DW_AT_const_value 0x7f
  0009f6:     21  = 0x28 (DW_TAG_enumerator)
  0009f7:       DW_AT_name Reserved144_IRQn
  000a08:       DW_AT_const_value 0x80
  000a0a:     21  = 0x28 (DW_TAG_enumerator)
  000a0b:       DW_AT_name ENC1_IRQn
  000a15:       DW_AT_const_value 0x81
  000a17:     21  = 0x28 (DW_TAG_enumerator)
  000a18:       DW_AT_name ENC2_IRQn
  000a22:       DW_AT_const_value 0x82
  000a24:     21  = 0x28 (DW_TAG_enumerator)
  000a25:       DW_AT_name ENC3_IRQn
  000a2f:       DW_AT_const_value 0x83
  000a31:     21  = 0x28 (DW_TAG_enumerator)
  000a32:       DW_AT_name ENC4_IRQn
  000a3c:       DW_AT_const_value 0x84
  000a3e:     21  = 0x28 (DW_TAG_enumerator)
  000a3f:       DW_AT_name TMR1_IRQn
  000a49:       DW_AT_const_value 0x85
  000a4b:     21  = 0x28 (DW_TAG_enumerator)
  000a4c:       DW_AT_name TMR2_IRQn
  000a56:       DW_AT_const_value 0x86
  000a58:     21  = 0x28 (DW_TAG_enumerator)
  000a59:       DW_AT_name TMR3_IRQn
  000a63:       DW_AT_const_value 0x87
  000a65:     21  = 0x28 (DW_TAG_enumerator)
  000a66:       DW_AT_name TMR4_IRQn
  000a70:       DW_AT_const_value 0x88
  000a72:     21  = 0x28 (DW_TAG_enumerator)
  000a73:       DW_AT_name PWM2_0_IRQn
  000a7f:       DW_AT_const_value 0x89
  000a81:     21  = 0x28 (DW_TAG_enumerator)
  000a82:       DW_AT_name PWM2_1_IRQn
  000a8e:       DW_AT_const_value 0x8a
  000a90:     21  = 0x28 (DW_TAG_enumerator)
  000a91:       DW_AT_name PWM2_2_IRQn
  000a9d:       DW_AT_const_value 0x8b
  000a9f:     21  = 0x28 (DW_TAG_enumerator)
  000aa0:       DW_AT_name PWM2_3_IRQn
  000aac:       DW_AT_const_value 0x8c
  000aae:     21  = 0x28 (DW_TAG_enumerator)
  000aaf:       DW_AT_name PWM2_FAULT_IRQn
  000abf:       DW_AT_const_value 0x8d
  000ac1:     21  = 0x28 (DW_TAG_enumerator)
  000ac2:       DW_AT_name PWM3_0_IRQn
  000ace:       DW_AT_const_value 0x8e
  000ad0:     21  = 0x28 (DW_TAG_enumerator)
  000ad1:       DW_AT_name PWM3_1_IRQn
  000add:       DW_AT_const_value 0x8f
  000adf:     21  = 0x28 (DW_TAG_enumerator)
  000ae0:       DW_AT_name PWM3_2_IRQn
  000aec:       DW_AT_const_value 0x90
  000aee:     21  = 0x28 (DW_TAG_enumerator)
  000aef:       DW_AT_name PWM3_3_IRQn
  000afb:       DW_AT_const_value 0x91
  000afd:     21  = 0x28 (DW_TAG_enumerator)
  000afe:       DW_AT_name PWM3_FAULT_IRQn
  000b0e:       DW_AT_const_value 0x92
  000b10:     21  = 0x28 (DW_TAG_enumerator)
  000b11:       DW_AT_name PWM4_0_IRQn
  000b1d:       DW_AT_const_value 0x93
  000b1f:     21  = 0x28 (DW_TAG_enumerator)
  000b20:       DW_AT_name PWM4_1_IRQn
  000b2c:       DW_AT_const_value 0x94
  000b2e:     21  = 0x28 (DW_TAG_enumerator)
  000b2f:       DW_AT_name PWM4_2_IRQn
  000b3b:       DW_AT_const_value 0x95
  000b3d:     21  = 0x28 (DW_TAG_enumerator)
  000b3e:       DW_AT_name PWM4_3_IRQn
  000b4a:       DW_AT_const_value 0x96
  000b4c:     21  = 0x28 (DW_TAG_enumerator)
  000b4d:       DW_AT_name PWM4_FAULT_IRQn
  000b5d:       DW_AT_const_value 0x97
  000b5f:     21  = 0x28 (DW_TAG_enumerator)
  000b60:       DW_AT_name Reserved168_IRQn
  000b71:       DW_AT_const_value 0x98
  000b73:     21  = 0x28 (DW_TAG_enumerator)
  000b74:       DW_AT_name Reserved169_IRQn
  000b85:       DW_AT_const_value 0x99
  000b87:     21  = 0x28 (DW_TAG_enumerator)
  000b88:       DW_AT_name Reserved170_IRQn
  000b99:       DW_AT_const_value 0x9a
  000b9b:     21  = 0x28 (DW_TAG_enumerator)
  000b9c:       DW_AT_name Reserved171_IRQn
  000bad:       DW_AT_const_value 0x9b
  000baf:     21  = 0x28 (DW_TAG_enumerator)
  000bb0:       DW_AT_name Reserved172_IRQn
  000bc1:       DW_AT_const_value 0x9c
  000bc3:     21  = 0x28 (DW_TAG_enumerator)
  000bc4:       DW_AT_name Reserved173_IRQn
  000bd5:       DW_AT_const_value 0x9d
  000bd7:     21  = 0x28 (DW_TAG_enumerator)
  000bd8:       DW_AT_name SJC_ARM_DEBUG_IRQn
  000beb:       DW_AT_const_value 0x9e
  000bed:     21  = 0x28 (DW_TAG_enumerator)
  000bee:       DW_AT_name NMI_WAKEUP_IRQn
  000bfe:       DW_AT_const_value 0x9f
  000c00:     0  null
  000c01:   80  = 0x16 (DW_TAG_typedef)
  000c02:     DW_AT_name IRQn_Type
  000c0c:     DW_AT_type indirect DW_FORM_ref2 0x98
  000c0f:     DW_AT_decl_file 0x1
  000c10:     DW_AT_decl_line 0x10e
  000c12:     DW_AT_decl_column 0x3
  000c13:   18  = 0x4 (DW_TAG_enumeration_type)
  000c14:     DW_AT_sibling 0x1ba8
  000c16:     DW_AT_name _dma_request_source
  000c2a:     DW_AT_byte_size 0x2
  000c2b:     20  = 0x28 (DW_TAG_enumerator)
  000c2c:       DW_AT_name kDmaRequestMuxFlexIO1Request0Request1
  000c52:       DW_AT_const_value indirect DW_FORM_data2 0x100
  000c55:     20  = 0x28 (DW_TAG_enumerator)
  000c56:       DW_AT_name kDmaRequestMuxFlexIO2Request0Request1
  000c7c:       DW_AT_const_value indirect DW_FORM_data2 0x101
  000c7f:     20  = 0x28 (DW_TAG_enumerator)
  000c80:       DW_AT_name kDmaRequestMuxLPUART1Tx
  000c98:       DW_AT_const_value indirect DW_FORM_data2 0x102
  000c9b:     20  = 0x28 (DW_TAG_enumerator)
  000c9c:       DW_AT_name kDmaRequestMuxLPUART1Rx
  000cb4:       DW_AT_const_value indirect DW_FORM_data2 0x103
  000cb7:     20  = 0x28 (DW_TAG_enumerator)
  000cb8:       DW_AT_name kDmaRequestMuxLPUART3Tx
  000cd0:       DW_AT_const_value indirect DW_FORM_data2 0x104
  000cd3:     20  = 0x28 (DW_TAG_enumerator)
  000cd4:       DW_AT_name kDmaRequestMuxLPUART3Rx
  000cec:       DW_AT_const_value indirect DW_FORM_data2 0x105
  000cef:     20  = 0x28 (DW_TAG_enumerator)
  000cf0:       DW_AT_name kDmaRequestMuxLPUART5Tx
  000d08:       DW_AT_const_value indirect DW_FORM_data2 0x106
  000d0b:     20  = 0x28 (DW_TAG_enumerator)
  000d0c:       DW_AT_name kDmaRequestMuxLPUART5Rx
  000d24:       DW_AT_const_value indirect DW_FORM_data2 0x107
  000d27:     20  = 0x28 (DW_TAG_enumerator)
  000d28:       DW_AT_name kDmaRequestMuxLPUART7Tx
  000d40:       DW_AT_const_value indirect DW_FORM_data2 0x108
  000d43:     20  = 0x28 (DW_TAG_enumerator)
  000d44:       DW_AT_name kDmaRequestMuxLPUART7Rx
  000d5c:       DW_AT_const_value indirect DW_FORM_data2 0x109
  000d5f:     20  = 0x28 (DW_TAG_enumerator)
  000d60:       DW_AT_name kDmaRequestMuxCSI
  000d72:       DW_AT_const_value indirect DW_FORM_data2 0x10c
  000d75:     20  = 0x28 (DW_TAG_enumerator)
  000d76:       DW_AT_name kDmaRequestMuxLPSPI1Rx
  000d8d:       DW_AT_const_value indirect DW_FORM_data2 0x10d
  000d90:     20  = 0x28 (DW_TAG_enumerator)
  000d91:       DW_AT_name kDmaRequestMuxLPSPI1Tx
  000da8:       DW_AT_const_value indirect DW_FORM_data2 0x10e
  000dab:     20  = 0x28 (DW_TAG_enumerator)
  000dac:       DW_AT_name kDmaRequestMuxLPSPI3Rx
  000dc3:       DW_AT_const_value indirect DW_FORM_data2 0x10f
  000dc6:     20  = 0x28 (DW_TAG_enumerator)
  000dc7:       DW_AT_name kDmaRequestMuxLPSPI3Tx
  000dde:       DW_AT_const_value indirect DW_FORM_data2 0x110
  000de1:     20  = 0x28 (DW_TAG_enumerator)
  000de2:       DW_AT_name kDmaRequestMuxLPI2C1
  000df7:       DW_AT_const_value indirect DW_FORM_data2 0x111
  000dfa:     20  = 0x28 (DW_TAG_enumerator)
  000dfb:       DW_AT_name kDmaRequestMuxLPI2C3
  000e10:       DW_AT_const_value indirect DW_FORM_data2 0x112
  000e13:     20  = 0x28 (DW_TAG_enumerator)
  000e14:       DW_AT_name kDmaRequestMuxSai1Rx
  000e29:       DW_AT_const_value indirect DW_FORM_data2 0x113
  000e2c:     20  = 0x28 (DW_TAG_enumerator)
  000e2d:       DW_AT_name kDmaRequestMuxSai1Tx
  000e42:       DW_AT_const_value indirect DW_FORM_data2 0x114
  000e45:     20  = 0x28 (DW_TAG_enumerator)
  000e46:       DW_AT_name kDmaRequestMuxSai2Rx
  000e5b:       DW_AT_const_value indirect DW_FORM_data2 0x115
  000e5e:     20  = 0x28 (DW_TAG_enumerator)
  000e5f:       DW_AT_name kDmaRequestMuxSai2Tx
  000e74:       DW_AT_const_value indirect DW_FORM_data2 0x116
  000e77:     20  = 0x28 (DW_TAG_enumerator)
  000e78:       DW_AT_name kDmaRequestMuxADC_ETC
  000e8e:       DW_AT_const_value indirect DW_FORM_data2 0x117
  000e91:     20  = 0x28 (DW_TAG_enumerator)
  000e92:       DW_AT_name kDmaRequestMuxADC1
  000ea5:       DW_AT_const_value indirect DW_FORM_data2 0x118
  000ea8:     20  = 0x28 (DW_TAG_enumerator)
  000ea9:       DW_AT_name kDmaRequestMuxACMP1
  000ebd:       DW_AT_const_value indirect DW_FORM_data2 0x119
  000ec0:     20  = 0x28 (DW_TAG_enumerator)
  000ec1:       DW_AT_name kDmaRequestMuxACMP2
  000ed5:       DW_AT_const_value indirect DW_FORM_data2 0x11a
  000ed8:     20  = 0x28 (DW_TAG_enumerator)
  000ed9:       DW_AT_name kDmaRequestMuxFlexSPIRx
  000ef1:       DW_AT_const_value indirect DW_FORM_data2 0x11c
  000ef4:     20  = 0x28 (DW_TAG_enumerator)
  000ef5:       DW_AT_name kDmaRequestMuxFlexSPITx
  000f0d:       DW_AT_const_value indirect DW_FORM_data2 0x11d
  000f10:     20  = 0x28 (DW_TAG_enumerator)
  000f11:       DW_AT_name kDmaRequestMuxXBAR1Request0
  000f2d:       DW_AT_const_value indirect DW_FORM_data2 0x11e
  000f30:     20  = 0x28 (DW_TAG_enumerator)
  000f31:       DW_AT_name kDmaRequestMuxXBAR1Request1
  000f4d:       DW_AT_const_value indirect DW_FORM_data2 0x11f
  000f50:     20  = 0x28 (DW_TAG_enumerator)
  000f51:       DW_AT_name kDmaRequestMuxFlexPWM1CaptureSub0
  000f73:       DW_AT_const_value indirect DW_FORM_data2 0x120
  000f76:     20  = 0x28 (DW_TAG_enumerator)
  000f77:       DW_AT_name kDmaRequestMuxFlexPWM1CaptureSub1
  000f99:       DW_AT_const_value indirect DW_FORM_data2 0x121
  000f9c:     20  = 0x28 (DW_TAG_enumerator)
  000f9d:       DW_AT_name kDmaRequestMuxFlexPWM1CaptureSub2
  000fbf:       DW_AT_const_value indirect DW_FORM_data2 0x122
  000fc2:     20  = 0x28 (DW_TAG_enumerator)
  000fc3:       DW_AT_name kDmaRequestMuxFlexPWM1CaptureSub3
  000fe5:       DW_AT_const_value indirect DW_FORM_data2 0x123
  000fe8:     20  = 0x28 (DW_TAG_enumerator)
  000fe9:       DW_AT_name kDmaRequestMuxFlexPWM1ValueSub0
  001009:       DW_AT_const_value indirect DW_FORM_data2 0x124
  00100c:     20  = 0x28 (DW_TAG_enumerator)
  00100d:       DW_AT_name kDmaRequestMuxFlexPWM1ValueSub1
  00102d:       DW_AT_const_value indirect DW_FORM_data2 0x125
  001030:     20  = 0x28 (DW_TAG_enumerator)
  001031:       DW_AT_name kDmaRequestMuxFlexPWM1ValueSub2
  001051:       DW_AT_const_value indirect DW_FORM_data2 0x126
  001054:     20  = 0x28 (DW_TAG_enumerator)
  001055:       DW_AT_name kDmaRequestMuxFlexPWM1ValueSub3
  001075:       DW_AT_const_value indirect DW_FORM_data2 0x127
  001078:     20  = 0x28 (DW_TAG_enumerator)
  001079:       DW_AT_name kDmaRequestMuxFlexPWM3CaptureSub0
  00109b:       DW_AT_const_value indirect DW_FORM_data2 0x128
  00109e:     20  = 0x28 (DW_TAG_enumerator)
  00109f:       DW_AT_name kDmaRequestMuxFlexPWM3CaptureSub1
  0010c1:       DW_AT_const_value indirect DW_FORM_data2 0x129
  0010c4:     20  = 0x28 (DW_TAG_enumerator)
  0010c5:       DW_AT_name kDmaRequestMuxFlexPWM3CaptureSub2
  0010e7:       DW_AT_const_value indirect DW_FORM_data2 0x12a
  0010ea:     20  = 0x28 (DW_TAG_enumerator)
  0010eb:       DW_AT_name kDmaRequestMuxFlexPWM3CaptureSub3
  00110d:       DW_AT_const_value indirect DW_FORM_data2 0x12b
  001110:     20  = 0x28 (DW_TAG_enumerator)
  001111:       DW_AT_name kDmaRequestMuxFlexPWM3ValueSub0
  001131:       DW_AT_const_value indirect DW_FORM_data2 0x12c
  001134:     20  = 0x28 (DW_TAG_enumerator)
  001135:       DW_AT_name kDmaRequestMuxFlexPWM3ValueSub1
  001155:       DW_AT_const_value indirect DW_FORM_data2 0x12d
  001158:     20  = 0x28 (DW_TAG_enumerator)
  001159:       DW_AT_name kDmaRequestMuxFlexPWM3ValueSub2
  001179:       DW_AT_const_value indirect DW_FORM_data2 0x12e
  00117c:     20  = 0x28 (DW_TAG_enumerator)
  00117d:       DW_AT_name kDmaRequestMuxFlexPWM3ValueSub3
  00119d:       DW_AT_const_value indirect DW_FORM_data2 0x12f
  0011a0:     20  = 0x28 (DW_TAG_enumerator)
  0011a1:       DW_AT_name kDmaRequestMuxQTIMER1CaptTimer0
  0011c1:       DW_AT_const_value indirect DW_FORM_data2 0x130
  0011c4:     20  = 0x28 (DW_TAG_enumerator)
  0011c5:       DW_AT_name kDmaRequestMuxQTIMER1CaptTimer1
  0011e5:       DW_AT_const_value indirect DW_FORM_data2 0x131
  0011e8:     20  = 0x28 (DW_TAG_enumerator)
  0011e9:       DW_AT_name kDmaRequestMuxQTIMER1CaptTimer2
  001209:       DW_AT_const_value indirect DW_FORM_data2 0x132
  00120c:     20  = 0x28 (DW_TAG_enumerator)
  00120d:       DW_AT_name kDmaRequestMuxQTIMER1CaptTimer3
  00122d:       DW_AT_const_value indirect DW_FORM_data2 0x133
  001230:     20  = 0x28 (DW_TAG_enumerator)
  001231:       DW_AT_name kDmaRequestMuxQTIMER1Cmpld1Timer0Cmpld2Timer1
  00125f:       DW_AT_const_value indirect DW_FORM_data2 0x134
  001262:     20  = 0x28 (DW_TAG_enumerator)
  001263:       DW_AT_name kDmaRequestMuxQTIMER1Cmpld1Timer1Cmpld2Timer0
  001291:       DW_AT_const_value indirect DW_FORM_data2 0x135
  001294:     20  = 0x28 (DW_TAG_enumerator)
  001295:       DW_AT_name kDmaRequestMuxQTIMER1Cmpld1Timer2Cmpld2Timer3
  0012c3:       DW_AT_const_value indirect DW_FORM_data2 0x136
  0012c6:     20  = 0x28 (DW_TAG_enumerator)
  0012c7:       DW_AT_name kDmaRequestMuxQTIMER1Cmpld1Timer3Cmpld2Timer2
  0012f5:       DW_AT_const_value indirect DW_FORM_data2 0x137
  0012f8:     20  = 0x28 (DW_TAG_enumerator)
  0012f9:       DW_AT_name kDmaRequestMuxQTIMER3CaptTimer0Cmpld1Timer0Cmpld2Timer1
  001331:       DW_AT_const_value indirect DW_FORM_data2 0x138
  001334:     20  = 0x28 (DW_TAG_enumerator)
  001335:       DW_AT_name kDmaRequestMuxQTIMER3CaptTimer1Cmpld1Timer0Cmpld2Timer1
  00136d:       DW_AT_const_value indirect DW_FORM_data2 0x139
  001370:     20  = 0x28 (DW_TAG_enumerator)
  001371:       DW_AT_name kDmaRequestMuxQTIMER3CaptTimer2Cmpld1Timer0Cmpld2Timer1
  0013a9:       DW_AT_const_value indirect DW_FORM_data2 0x13a
  0013ac:     20  = 0x28 (DW_TAG_enumerator)
  0013ad:       DW_AT_name kDmaRequestMuxQTIMER3CaptTimer3Cmpld1Timer0Cmpld2Timer1
  0013e5:       DW_AT_const_value indirect DW_FORM_data2 0x13b
  0013e8:     20  = 0x28 (DW_TAG_enumerator)
  0013e9:       DW_AT_name kDmaRequestMuxFlexIO1Request2Request3
  00140f:       DW_AT_const_value indirect DW_FORM_data2 0x140
  001412:     20  = 0x28 (DW_TAG_enumerator)
  001413:       DW_AT_name kDmaRequestMuxFlexIO2Request2Request3
  001439:       DW_AT_const_value indirect DW_FORM_data2 0x141
  00143c:     20  = 0x28 (DW_TAG_enumerator)
  00143d:       DW_AT_name kDmaRequestMuxLPUART2Tx
  001455:       DW_AT_const_value indirect DW_FORM_data2 0x142
  001458:     20  = 0x28 (DW_TAG_enumerator)
  001459:       DW_AT_name kDmaRequestMuxLPUART2Rx
  001471:       DW_AT_const_value indirect DW_FORM_data2 0x143
  001474:     20  = 0x28 (DW_TAG_enumerator)
  001475:       DW_AT_name kDmaRequestMuxLPUART4Tx
  00148d:       DW_AT_const_value indirect DW_FORM_data2 0x144
  001490:     20  = 0x28 (DW_TAG_enumerator)
  001491:       DW_AT_name kDmaRequestMuxLPUART4Rx
  0014a9:       DW_AT_const_value indirect DW_FORM_data2 0x145
  0014ac:     20  = 0x28 (DW_TAG_enumerator)
  0014ad:       DW_AT_name kDmaRequestMuxLPUART6Tx
  0014c5:       DW_AT_const_value indirect DW_FORM_data2 0x146
  0014c8:     20  = 0x28 (DW_TAG_enumerator)
  0014c9:       DW_AT_name kDmaRequestMuxLPUART6Rx
  0014e1:       DW_AT_const_value indirect DW_FORM_data2 0x147
  0014e4:     20  = 0x28 (DW_TAG_enumerator)
  0014e5:       DW_AT_name kDmaRequestMuxLPUART8Tx
  0014fd:       DW_AT_const_value indirect DW_FORM_data2 0x148
  001500:     20  = 0x28 (DW_TAG_enumerator)
  001501:       DW_AT_name kDmaRequestMuxLPUART8Rx
  001519:       DW_AT_const_value indirect DW_FORM_data2 0x149
  00151c:     20  = 0x28 (DW_TAG_enumerator)
  00151d:       DW_AT_name kDmaRequestMuxPxp
  00152f:       DW_AT_const_value indirect DW_FORM_data2 0x14b
  001532:     20  = 0x28 (DW_TAG_enumerator)
  001533:       DW_AT_name kDmaRequestMuxLCDIF
  001547:       DW_AT_const_value indirect DW_FORM_data2 0x14c
  00154a:     20  = 0x28 (DW_TAG_enumerator)
  00154b:       DW_AT_name kDmaRequestMuxLPSPI2Rx
  001562:       DW_AT_const_value indirect DW_FORM_data2 0x14d
  001565:     20  = 0x28 (DW_TAG_enumerator)
  001566:       DW_AT_name kDmaRequestMuxLPSPI2Tx
  00157d:       DW_AT_const_value indirect DW_FORM_data2 0x14e
  001580:     20  = 0x28 (DW_TAG_enumerator)
  001581:       DW_AT_name kDmaRequestMuxLPSPI4Rx
  001598:       DW_AT_const_value indirect DW_FORM_data2 0x14f
  00159b:     20  = 0x28 (DW_TAG_enumerator)
  00159c:       DW_AT_name kDmaRequestMuxLPSPI4Tx
  0015b3:       DW_AT_const_value indirect DW_FORM_data2 0x150
  0015b6:     20  = 0x28 (DW_TAG_enumerator)
  0015b7:       DW_AT_name kDmaRequestMuxLPI2C2
  0015cc:       DW_AT_const_value indirect DW_FORM_data2 0x151
  0015cf:     20  = 0x28 (DW_TAG_enumerator)
  0015d0:       DW_AT_name kDmaRequestMuxLPI2C4
  0015e5:       DW_AT_const_value indirect DW_FORM_data2 0x152
  0015e8:     20  = 0x28 (DW_TAG_enumerator)
  0015e9:       DW_AT_name kDmaRequestMuxSai3Rx
  0015fe:       DW_AT_const_value indirect DW_FORM_data2 0x153
  001601:     20  = 0x28 (DW_TAG_enumerator)
  001602:       DW_AT_name kDmaRequestMuxSai3Tx
  001617:       DW_AT_const_value indirect DW_FORM_data2 0x154
  00161a:     20  = 0x28 (DW_TAG_enumerator)
  00161b:       DW_AT_name kDmaRequestMuxSpdifRx
  001631:       DW_AT_const_value indirect DW_FORM_data2 0x155
  001634:     20  = 0x28 (DW_TAG_enumerator)
  001635:       DW_AT_name kDmaRequestMuxSpdifTx
  00164b:       DW_AT_const_value indirect DW_FORM_data2 0x156
  00164e:     20  = 0x28 (DW_TAG_enumerator)
  00164f:       DW_AT_name kDmaRequestMuxADC2
  001662:       DW_AT_const_value indirect DW_FORM_data2 0x158
  001665:     20  = 0x28 (DW_TAG_enumerator)
  001666:       DW_AT_name kDmaRequestMuxACMP3
  00167a:       DW_AT_const_value indirect DW_FORM_data2 0x159
  00167d:     20  = 0x28 (DW_TAG_enumerator)
  00167e:       DW_AT_name kDmaRequestMuxACMP4
  001692:       DW_AT_const_value indirect DW_FORM_data2 0x15a
  001695:     20  = 0x28 (DW_TAG_enumerator)
  001696:       DW_AT_name kDmaRequestMuxEnetTimer0
  0016af:       DW_AT_const_value indirect DW_FORM_data2 0x15c
  0016b2:     20  = 0x28 (DW_TAG_enumerator)
  0016b3:       DW_AT_name kDmaRequestMuxEnetTimer1
  0016cc:       DW_AT_const_value indirect DW_FORM_data2 0x15d
  0016cf:     20  = 0x28 (DW_TAG_enumerator)
  0016d0:       DW_AT_name kDmaRequestMuxXBAR1Request2
  0016ec:       DW_AT_const_value indirect DW_FORM_data2 0x15e
  0016ef:     20  = 0x28 (DW_TAG_enumerator)
  0016f0:       DW_AT_name kDmaRequestMuxXBAR1Request3
  00170c:       DW_AT_const_value indirect DW_FORM_data2 0x15f
  00170f:     20  = 0x28 (DW_TAG_enumerator)
  001710:       DW_AT_name kDmaRequestMuxFlexPWM2CaptureSub0
  001732:       DW_AT_const_value indirect DW_FORM_data2 0x160
  001735:     20  = 0x28 (DW_TAG_enumerator)
  001736:       DW_AT_name kDmaRequestMuxFlexPWM2CaptureSub1
  001758:       DW_AT_const_value indirect DW_FORM_data2 0x161
  00175b:     20  = 0x28 (DW_TAG_enumerator)
  00175c:       DW_AT_name kDmaRequestMuxFlexPWM2CaptureSub2
  00177e:       DW_AT_const_value indirect DW_FORM_data2 0x162
  001781:     20  = 0x28 (DW_TAG_enumerator)
  001782:       DW_AT_name kDmaRequestMuxFlexPWM2CaptureSub3
  0017a4:       DW_AT_const_value indirect DW_FORM_data2 0x163
  0017a7:     20  = 0x28 (DW_TAG_enumerator)
  0017a8:       DW_AT_name kDmaRequestMuxFlexPWM2ValueSub0
  0017c8:       DW_AT_const_value indirect DW_FORM_data2 0x164
  0017cb:     20  = 0x28 (DW_TAG_enumerator)
  0017cc:       DW_AT_name kDmaRequestMuxFlexPWM2ValueSub1
  0017ec:       DW_AT_const_value indirect DW_FORM_data2 0x165
  0017ef:     20  = 0x28 (DW_TAG_enumerator)
  0017f0:       DW_AT_name kDmaRequestMuxFlexPWM2ValueSub2
  001810:       DW_AT_const_value indirect DW_FORM_data2 0x166
  001813:     20  = 0x28 (DW_TAG_enumerator)
  001814:       DW_AT_name kDmaRequestMuxFlexPWM2ValueSub3
  001834:       DW_AT_const_value indirect DW_FORM_data2 0x167
  001837:     20  = 0x28 (DW_TAG_enumerator)
  001838:       DW_AT_name kDmaRequestMuxFlexPWM4CaptureSub0
  00185a:       DW_AT_const_value indirect DW_FORM_data2 0x168
  00185d:     20  = 0x28 (DW_TAG_enumerator)
  00185e:       DW_AT_name kDmaRequestMuxFlexPWM4CaptureSub1
  001880:       DW_AT_const_value indirect DW_FORM_data2 0x169
  001883:     20  = 0x28 (DW_TAG_enumerator)
  001884:       DW_AT_name kDmaRequestMuxFlexPWM4CaptureSub2
  0018a6:       DW_AT_const_value indirect DW_FORM_data2 0x16a
  0018a9:     20  = 0x28 (DW_TAG_enumerator)
  0018aa:       DW_AT_name kDmaRequestMuxFlexPWM4CaptureSub3
  0018cc:       DW_AT_const_value indirect DW_FORM_data2 0x16b
  0018cf:     20  = 0x28 (DW_TAG_enumerator)
  0018d0:       DW_AT_name kDmaRequestMuxFlexPWM4ValueSub0
  0018f0:       DW_AT_const_value indirect DW_FORM_data2 0x16c
  0018f3:     20  = 0x28 (DW_TAG_enumerator)
  0018f4:       DW_AT_name kDmaRequestMuxFlexPWM4ValueSub1
  001914:       DW_AT_const_value indirect DW_FORM_data2 0x16d
  001917:     20  = 0x28 (DW_TAG_enumerator)
  001918:       DW_AT_name kDmaRequestMuxFlexPWM4ValueSub2
  001938:       DW_AT_const_value indirect DW_FORM_data2 0x16e
  00193b:     20  = 0x28 (DW_TAG_enumerator)
  00193c:       DW_AT_name kDmaRequestMuxFlexPWM4ValueSub3
  00195c:       DW_AT_const_value indirect DW_FORM_data2 0x16f
  00195f:     20  = 0x28 (DW_TAG_enumerator)
  001960:       DW_AT_name kDmaRequestMuxQTIMER2CaptTimer0
  001980:       DW_AT_const_value indirect DW_FORM_data2 0x170
  001983:     20  = 0x28 (DW_TAG_enumerator)
  001984:       DW_AT_name kDmaRequestMuxQTIMER2CaptTimer1
  0019a4:       DW_AT_const_value indirect DW_FORM_data2 0x171
  0019a7:     20  = 0x28 (DW_TAG_enumerator)
  0019a8:       DW_AT_name kDmaRequestMuxQTIMER2CaptTimer2
  0019c8:       DW_AT_const_value indirect DW_FORM_data2 0x172
  0019cb:     20  = 0x28 (DW_TAG_enumerator)
  0019cc:       DW_AT_name kDmaRequestMuxQTIMER2CaptTimer3
  0019ec:       DW_AT_const_value indirect DW_FORM_data2 0x173
  0019ef:     20  = 0x28 (DW_TAG_enumerator)
  0019f0:       DW_AT_name kDmaRequestMuxQTIMER2Cmpld1Timer0Cmpld2Timer1
  001a1e:       DW_AT_const_value indirect DW_FORM_data2 0x174
  001a21:     20  = 0x28 (DW_TAG_enumerator)
  001a22:       DW_AT_name kDmaRequestMuxQTIMER2Cmpld1Timer1Cmpld2Timer0
  001a50:       DW_AT_const_value indirect DW_FORM_data2 0x175
  001a53:     20  = 0x28 (DW_TAG_enumerator)
  001a54:       DW_AT_name kDmaRequestMuxQTIMER2Cmpld1Timer2Cmpld2Timer3
  001a82:       DW_AT_const_value indirect DW_FORM_data2 0x176
  001a85:     20  = 0x28 (DW_TAG_enumerator)
  001a86:       DW_AT_name kDmaRequestMuxQTIMER2Cmpld1Timer3Cmpld2Timer2
  001ab4:       DW_AT_const_value indirect DW_FORM_data2 0x177
  001ab7:     20  = 0x28 (DW_TAG_enumerator)
  001ab8:       DW_AT_name kDmaRequestMuxQTIMER4CaptTimer0Cmpld1Timer0Cmpld2Timer1
  001af0:       DW_AT_const_value indirect DW_FORM_data2 0x178
  001af3:     20  = 0x28 (DW_TAG_enumerator)
  001af4:       DW_AT_name kDmaRequestMuxQTIMER4CaptTimer1Cmpld1Timer0Cmpld2Timer1
  001b2c:       DW_AT_const_value indirect DW_FORM_data2 0x179
  001b2f:     20  = 0x28 (DW_TAG_enumerator)
  001b30:       DW_AT_name kDmaRequestMuxQTIMER4CaptTimer2Cmpld1Timer0Cmpld2Timer1
  001b68:       DW_AT_const_value indirect DW_FORM_data2 0x17a
  001b6b:     20  = 0x28 (DW_TAG_enumerator)
  001b6c:       DW_AT_name kDmaRequestMuxQTIMER4CaptTimer3Cmpld1Timer0Cmpld2Timer1
  001ba4:       DW_AT_const_value indirect DW_FORM_data2 0x17b
  001ba7:     0  null
  001ba8:   80  = 0x16 (DW_TAG_typedef)
  001ba9:     DW_AT_name dma_request_source_t
  001bbe:     DW_AT_type indirect DW_FORM_ref2 0xc13
  001bc1:     DW_AT_decl_file 0x1
  001bc2:     DW_AT_decl_line 0x1b9
  001bc4:     DW_AT_decl_column 0x3
  001bc5:   18  = 0x4 (DW_TAG_enumeration_type)
  001bc6:     DW_AT_sibling 0x2e8d
  001bc8:     DW_AT_name _iomuxc_sw_mux_ctl_pad
  001bdf:     DW_AT_byte_size 0x1
  001be0:     20  = 0x28 (DW_TAG_enumerator)
  001be1:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_00
  001c04:       DW_AT_const_value indirect DW_FORM_data1 0x0
  001c06:     20  = 0x28 (DW_TAG_enumerator)
  001c07:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_01
  001c2a:       DW_AT_const_value indirect DW_FORM_data1 0x1
  001c2c:     20  = 0x28 (DW_TAG_enumerator)
  001c2d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_02
  001c50:       DW_AT_const_value indirect DW_FORM_data1 0x2
  001c52:     20  = 0x28 (DW_TAG_enumerator)
  001c53:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_03
  001c76:       DW_AT_const_value indirect DW_FORM_data1 0x3
  001c78:     20  = 0x28 (DW_TAG_enumerator)
  001c79:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_04
  001c9c:       DW_AT_const_value indirect DW_FORM_data1 0x4
  001c9e:     20  = 0x28 (DW_TAG_enumerator)
  001c9f:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_05
  001cc2:       DW_AT_const_value indirect DW_FORM_data1 0x5
  001cc4:     20  = 0x28 (DW_TAG_enumerator)
  001cc5:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_06
  001ce8:       DW_AT_const_value indirect DW_FORM_data1 0x6
  001cea:     20  = 0x28 (DW_TAG_enumerator)
  001ceb:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_07
  001d0e:       DW_AT_const_value indirect DW_FORM_data1 0x7
  001d10:     20  = 0x28 (DW_TAG_enumerator)
  001d11:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_08
  001d34:       DW_AT_const_value indirect DW_FORM_data1 0x8
  001d36:     20  = 0x28 (DW_TAG_enumerator)
  001d37:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_09
  001d5a:       DW_AT_const_value indirect DW_FORM_data1 0x9
  001d5c:     20  = 0x28 (DW_TAG_enumerator)
  001d5d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_10
  001d80:       DW_AT_const_value indirect DW_FORM_data1 0xa
  001d82:     20  = 0x28 (DW_TAG_enumerator)
  001d83:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_11
  001da6:       DW_AT_const_value indirect DW_FORM_data1 0xb
  001da8:     20  = 0x28 (DW_TAG_enumerator)
  001da9:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_12
  001dcc:       DW_AT_const_value indirect DW_FORM_data1 0xc
  001dce:     20  = 0x28 (DW_TAG_enumerator)
  001dcf:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_13
  001df2:       DW_AT_const_value indirect DW_FORM_data1 0xd
  001df4:     20  = 0x28 (DW_TAG_enumerator)
  001df5:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_14
  001e18:       DW_AT_const_value indirect DW_FORM_data1 0xe
  001e1a:     20  = 0x28 (DW_TAG_enumerator)
  001e1b:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_15
  001e3e:       DW_AT_const_value indirect DW_FORM_data1 0xf
  001e40:     20  = 0x28 (DW_TAG_enumerator)
  001e41:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_16
  001e64:       DW_AT_const_value indirect DW_FORM_data1 0x10
  001e66:     20  = 0x28 (DW_TAG_enumerator)
  001e67:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_17
  001e8a:       DW_AT_const_value indirect DW_FORM_data1 0x11
  001e8c:     20  = 0x28 (DW_TAG_enumerator)
  001e8d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_18
  001eb0:       DW_AT_const_value indirect DW_FORM_data1 0x12
  001eb2:     20  = 0x28 (DW_TAG_enumerator)
  001eb3:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_19
  001ed6:       DW_AT_const_value indirect DW_FORM_data1 0x13
  001ed8:     20  = 0x28 (DW_TAG_enumerator)
  001ed9:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_20
  001efc:       DW_AT_const_value indirect DW_FORM_data1 0x14
  001efe:     20  = 0x28 (DW_TAG_enumerator)
  001eff:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_21
  001f22:       DW_AT_const_value indirect DW_FORM_data1 0x15
  001f24:     20  = 0x28 (DW_TAG_enumerator)
  001f25:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22
  001f48:       DW_AT_const_value indirect DW_FORM_data1 0x16
  001f4a:     20  = 0x28 (DW_TAG_enumerator)
  001f4b:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23
  001f6e:       DW_AT_const_value indirect DW_FORM_data1 0x17
  001f70:     20  = 0x28 (DW_TAG_enumerator)
  001f71:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24
  001f94:       DW_AT_const_value indirect DW_FORM_data1 0x18
  001f96:     20  = 0x28 (DW_TAG_enumerator)
  001f97:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25
  001fba:       DW_AT_const_value indirect DW_FORM_data1 0x19
  001fbc:     20  = 0x28 (DW_TAG_enumerator)
  001fbd:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26
  001fe0:       DW_AT_const_value indirect DW_FORM_data1 0x1a
  001fe2:     20  = 0x28 (DW_TAG_enumerator)
  001fe3:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27
  002006:       DW_AT_const_value indirect DW_FORM_data1 0x1b
  002008:     20  = 0x28 (DW_TAG_enumerator)
  002009:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28
  00202c:       DW_AT_const_value indirect DW_FORM_data1 0x1c
  00202e:     20  = 0x28 (DW_TAG_enumerator)
  00202f:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29
  002052:       DW_AT_const_value indirect DW_FORM_data1 0x1d
  002054:     20  = 0x28 (DW_TAG_enumerator)
  002055:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_30
  002078:       DW_AT_const_value indirect DW_FORM_data1 0x1e
  00207a:     20  = 0x28 (DW_TAG_enumerator)
  00207b:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_31
  00209e:       DW_AT_const_value indirect DW_FORM_data1 0x1f
  0020a0:     20  = 0x28 (DW_TAG_enumerator)
  0020a1:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_32
  0020c4:       DW_AT_const_value indirect DW_FORM_data1 0x20
  0020c6:     20  = 0x28 (DW_TAG_enumerator)
  0020c7:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_33
  0020ea:       DW_AT_const_value indirect DW_FORM_data1 0x21
  0020ec:     20  = 0x28 (DW_TAG_enumerator)
  0020ed:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_34
  002110:       DW_AT_const_value indirect DW_FORM_data1 0x22
  002112:     20  = 0x28 (DW_TAG_enumerator)
  002113:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_35
  002136:       DW_AT_const_value indirect DW_FORM_data1 0x23
  002138:     20  = 0x28 (DW_TAG_enumerator)
  002139:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_36
  00215c:       DW_AT_const_value indirect DW_FORM_data1 0x24
  00215e:     20  = 0x28 (DW_TAG_enumerator)
  00215f:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_37
  002182:       DW_AT_const_value indirect DW_FORM_data1 0x25
  002184:     20  = 0x28 (DW_TAG_enumerator)
  002185:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_38
  0021a8:       DW_AT_const_value indirect DW_FORM_data1 0x26
  0021aa:     20  = 0x28 (DW_TAG_enumerator)
  0021ab:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_39
  0021ce:       DW_AT_const_value indirect DW_FORM_data1 0x27
  0021d0:     20  = 0x28 (DW_TAG_enumerator)
  0021d1:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_40
  0021f4:       DW_AT_const_value indirect DW_FORM_data1 0x28
  0021f6:     20  = 0x28 (DW_TAG_enumerator)
  0021f7:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_41
  00221a:       DW_AT_const_value indirect DW_FORM_data1 0x29
  00221c:     20  = 0x28 (DW_TAG_enumerator)
  00221d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_00
  002242:       DW_AT_const_value indirect DW_FORM_data1 0x2a
  002244:     20  = 0x28 (DW_TAG_enumerator)
  002245:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_01
  00226a:       DW_AT_const_value indirect DW_FORM_data1 0x2b
  00226c:     20  = 0x28 (DW_TAG_enumerator)
  00226d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_02
  002292:       DW_AT_const_value indirect DW_FORM_data1 0x2c
  002294:     20  = 0x28 (DW_TAG_enumerator)
  002295:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_03
  0022ba:       DW_AT_const_value indirect DW_FORM_data1 0x2d
  0022bc:     20  = 0x28 (DW_TAG_enumerator)
  0022bd:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_04
  0022e2:       DW_AT_const_value indirect DW_FORM_data1 0x2e
  0022e4:     20  = 0x28 (DW_TAG_enumerator)
  0022e5:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_05
  00230a:       DW_AT_const_value indirect DW_FORM_data1 0x2f
  00230c:     20  = 0x28 (DW_TAG_enumerator)
  00230d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_06
  002332:       DW_AT_const_value indirect DW_FORM_data1 0x30
  002334:     20  = 0x28 (DW_TAG_enumerator)
  002335:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_07
  00235a:       DW_AT_const_value indirect DW_FORM_data1 0x31
  00235c:     20  = 0x28 (DW_TAG_enumerator)
  00235d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_08
  002382:       DW_AT_const_value indirect DW_FORM_data1 0x32
  002384:     20  = 0x28 (DW_TAG_enumerator)
  002385:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_09
  0023aa:       DW_AT_const_value indirect DW_FORM_data1 0x33
  0023ac:     20  = 0x28 (DW_TAG_enumerator)
  0023ad:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_10
  0023d2:       DW_AT_const_value indirect DW_FORM_data1 0x34
  0023d4:     20  = 0x28 (DW_TAG_enumerator)
  0023d5:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_11
  0023fa:       DW_AT_const_value indirect DW_FORM_data1 0x35
  0023fc:     20  = 0x28 (DW_TAG_enumerator)
  0023fd:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_12
  002422:       DW_AT_const_value indirect DW_FORM_data1 0x36
  002424:     20  = 0x28 (DW_TAG_enumerator)
  002425:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_13
  00244a:       DW_AT_const_value indirect DW_FORM_data1 0x37
  00244c:     20  = 0x28 (DW_TAG_enumerator)
  00244d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_14
  002472:       DW_AT_const_value indirect DW_FORM_data1 0x38
  002474:     20  = 0x28 (DW_TAG_enumerator)
  002475:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B0_15
  00249a:       DW_AT_const_value indirect DW_FORM_data1 0x39
  00249c:     20  = 0x28 (DW_TAG_enumerator)
  00249d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_00
  0024c2:       DW_AT_const_value indirect DW_FORM_data1 0x3a
  0024c4:     20  = 0x28 (DW_TAG_enumerator)
  0024c5:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_01
  0024ea:       DW_AT_const_value indirect DW_FORM_data1 0x3b
  0024ec:     20  = 0x28 (DW_TAG_enumerator)
  0024ed:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_02
  002512:       DW_AT_const_value indirect DW_FORM_data1 0x3c
  002514:     20  = 0x28 (DW_TAG_enumerator)
  002515:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_03
  00253a:       DW_AT_const_value indirect DW_FORM_data1 0x3d
  00253c:     20  = 0x28 (DW_TAG_enumerator)
  00253d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_04
  002562:       DW_AT_const_value indirect DW_FORM_data1 0x3e
  002564:     20  = 0x28 (DW_TAG_enumerator)
  002565:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_05
  00258a:       DW_AT_const_value indirect DW_FORM_data1 0x3f
  00258c:     20  = 0x28 (DW_TAG_enumerator)
  00258d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_06
  0025b2:       DW_AT_const_value indirect DW_FORM_data1 0x40
  0025b4:     20  = 0x28 (DW_TAG_enumerator)
  0025b5:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_07
  0025da:       DW_AT_const_value indirect DW_FORM_data1 0x41
  0025dc:     20  = 0x28 (DW_TAG_enumerator)
  0025dd:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_08
  002602:       DW_AT_const_value indirect DW_FORM_data1 0x42
  002604:     20  = 0x28 (DW_TAG_enumerator)
  002605:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_09
  00262a:       DW_AT_const_value indirect DW_FORM_data1 0x43
  00262c:     20  = 0x28 (DW_TAG_enumerator)
  00262d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_10
  002652:       DW_AT_const_value indirect DW_FORM_data1 0x44
  002654:     20  = 0x28 (DW_TAG_enumerator)
  002655:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_11
  00267a:       DW_AT_const_value indirect DW_FORM_data1 0x45
  00267c:     20  = 0x28 (DW_TAG_enumerator)
  00267d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_12
  0026a2:       DW_AT_const_value indirect DW_FORM_data1 0x46
  0026a4:     20  = 0x28 (DW_TAG_enumerator)
  0026a5:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_13
  0026ca:       DW_AT_const_value indirect DW_FORM_data1 0x47
  0026cc:     20  = 0x28 (DW_TAG_enumerator)
  0026cd:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_14
  0026f2:       DW_AT_const_value indirect DW_FORM_data1 0x48
  0026f4:     20  = 0x28 (DW_TAG_enumerator)
  0026f5:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_AD_B1_15
  00271a:       DW_AT_const_value indirect DW_FORM_data1 0x49
  00271c:     20  = 0x28 (DW_TAG_enumerator)
  00271d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_00
  00273f:       DW_AT_const_value indirect DW_FORM_data1 0x4a
  002741:     20  = 0x28 (DW_TAG_enumerator)
  002742:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_01
  002764:       DW_AT_const_value indirect DW_FORM_data1 0x4b
  002766:     20  = 0x28 (DW_TAG_enumerator)
  002767:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_02
  002789:       DW_AT_const_value indirect DW_FORM_data1 0x4c
  00278b:     20  = 0x28 (DW_TAG_enumerator)
  00278c:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_03
  0027ae:       DW_AT_const_value indirect DW_FORM_data1 0x4d
  0027b0:     20  = 0x28 (DW_TAG_enumerator)
  0027b1:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_04
  0027d3:       DW_AT_const_value indirect DW_FORM_data1 0x4e
  0027d5:     20  = 0x28 (DW_TAG_enumerator)
  0027d6:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_05
  0027f8:       DW_AT_const_value indirect DW_FORM_data1 0x4f
  0027fa:     20  = 0x28 (DW_TAG_enumerator)
  0027fb:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_06
  00281d:       DW_AT_const_value indirect DW_FORM_data1 0x50
  00281f:     20  = 0x28 (DW_TAG_enumerator)
  002820:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_07
  002842:       DW_AT_const_value indirect DW_FORM_data1 0x51
  002844:     20  = 0x28 (DW_TAG_enumerator)
  002845:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_08
  002867:       DW_AT_const_value indirect DW_FORM_data1 0x52
  002869:     20  = 0x28 (DW_TAG_enumerator)
  00286a:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_09
  00288c:       DW_AT_const_value indirect DW_FORM_data1 0x53
  00288e:     20  = 0x28 (DW_TAG_enumerator)
  00288f:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_10
  0028b1:       DW_AT_const_value indirect DW_FORM_data1 0x54
  0028b3:     20  = 0x28 (DW_TAG_enumerator)
  0028b4:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_11
  0028d6:       DW_AT_const_value indirect DW_FORM_data1 0x55
  0028d8:     20  = 0x28 (DW_TAG_enumerator)
  0028d9:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_12
  0028fb:       DW_AT_const_value indirect DW_FORM_data1 0x56
  0028fd:     20  = 0x28 (DW_TAG_enumerator)
  0028fe:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_13
  002920:       DW_AT_const_value indirect DW_FORM_data1 0x57
  002922:     20  = 0x28 (DW_TAG_enumerator)
  002923:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_14
  002945:       DW_AT_const_value indirect DW_FORM_data1 0x58
  002947:     20  = 0x28 (DW_TAG_enumerator)
  002948:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B0_15
  00296a:       DW_AT_const_value indirect DW_FORM_data1 0x59
  00296c:     20  = 0x28 (DW_TAG_enumerator)
  00296d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_00
  00298f:       DW_AT_const_value indirect DW_FORM_data1 0x5a
  002991:     20  = 0x28 (DW_TAG_enumerator)
  002992:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_01
  0029b4:       DW_AT_const_value indirect DW_FORM_data1 0x5b
  0029b6:     20  = 0x28 (DW_TAG_enumerator)
  0029b7:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_02
  0029d9:       DW_AT_const_value indirect DW_FORM_data1 0x5c
  0029db:     20  = 0x28 (DW_TAG_enumerator)
  0029dc:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_03
  0029fe:       DW_AT_const_value indirect DW_FORM_data1 0x5d
  002a00:     20  = 0x28 (DW_TAG_enumerator)
  002a01:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_04
  002a23:       DW_AT_const_value indirect DW_FORM_data1 0x5e
  002a25:     20  = 0x28 (DW_TAG_enumerator)
  002a26:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_05
  002a48:       DW_AT_const_value indirect DW_FORM_data1 0x5f
  002a4a:     20  = 0x28 (DW_TAG_enumerator)
  002a4b:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_06
  002a6d:       DW_AT_const_value indirect DW_FORM_data1 0x60
  002a6f:     20  = 0x28 (DW_TAG_enumerator)
  002a70:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_07
  002a92:       DW_AT_const_value indirect DW_FORM_data1 0x61
  002a94:     20  = 0x28 (DW_TAG_enumerator)
  002a95:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_08
  002ab7:       DW_AT_const_value indirect DW_FORM_data1 0x62
  002ab9:     20  = 0x28 (DW_TAG_enumerator)
  002aba:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_09
  002adc:       DW_AT_const_value indirect DW_FORM_data1 0x63
  002ade:     20  = 0x28 (DW_TAG_enumerator)
  002adf:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_10
  002b01:       DW_AT_const_value indirect DW_FORM_data1 0x64
  002b03:     20  = 0x28 (DW_TAG_enumerator)
  002b04:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_11
  002b26:       DW_AT_const_value indirect DW_FORM_data1 0x65
  002b28:     20  = 0x28 (DW_TAG_enumerator)
  002b29:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_12
  002b4b:       DW_AT_const_value indirect DW_FORM_data1 0x66
  002b4d:     20  = 0x28 (DW_TAG_enumerator)
  002b4e:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_13
  002b70:       DW_AT_const_value indirect DW_FORM_data1 0x67
  002b72:     20  = 0x28 (DW_TAG_enumerator)
  002b73:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_14
  002b95:       DW_AT_const_value indirect DW_FORM_data1 0x68
  002b97:     20  = 0x28 (DW_TAG_enumerator)
  002b98:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_B1_15
  002bba:       DW_AT_const_value indirect DW_FORM_data1 0x69
  002bbc:     20  = 0x28 (DW_TAG_enumerator)
  002bbd:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_00
  002be2:       DW_AT_const_value indirect DW_FORM_data1 0x6a
  002be4:     20  = 0x28 (DW_TAG_enumerator)
  002be5:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_01
  002c0a:       DW_AT_const_value indirect DW_FORM_data1 0x6b
  002c0c:     20  = 0x28 (DW_TAG_enumerator)
  002c0d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_02
  002c32:       DW_AT_const_value indirect DW_FORM_data1 0x6c
  002c34:     20  = 0x28 (DW_TAG_enumerator)
  002c35:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_03
  002c5a:       DW_AT_const_value indirect DW_FORM_data1 0x6d
  002c5c:     20  = 0x28 (DW_TAG_enumerator)
  002c5d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_04
  002c82:       DW_AT_const_value indirect DW_FORM_data1 0x6e
  002c84:     20  = 0x28 (DW_TAG_enumerator)
  002c85:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B0_05
  002caa:       DW_AT_const_value indirect DW_FORM_data1 0x6f
  002cac:     20  = 0x28 (DW_TAG_enumerator)
  002cad:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_00
  002cd2:       DW_AT_const_value indirect DW_FORM_data1 0x70
  002cd4:     20  = 0x28 (DW_TAG_enumerator)
  002cd5:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_01
  002cfa:       DW_AT_const_value indirect DW_FORM_data1 0x71
  002cfc:     20  = 0x28 (DW_TAG_enumerator)
  002cfd:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_02
  002d22:       DW_AT_const_value indirect DW_FORM_data1 0x72
  002d24:     20  = 0x28 (DW_TAG_enumerator)
  002d25:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_03
  002d4a:       DW_AT_const_value indirect DW_FORM_data1 0x73
  002d4c:     20  = 0x28 (DW_TAG_enumerator)
  002d4d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_04
  002d72:       DW_AT_const_value indirect DW_FORM_data1 0x74
  002d74:     20  = 0x28 (DW_TAG_enumerator)
  002d75:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_05
  002d9a:       DW_AT_const_value indirect DW_FORM_data1 0x75
  002d9c:     20  = 0x28 (DW_TAG_enumerator)
  002d9d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_06
  002dc2:       DW_AT_const_value indirect DW_FORM_data1 0x76
  002dc4:     20  = 0x28 (DW_TAG_enumerator)
  002dc5:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_07
  002dea:       DW_AT_const_value indirect DW_FORM_data1 0x77
  002dec:     20  = 0x28 (DW_TAG_enumerator)
  002ded:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_08
  002e12:       DW_AT_const_value indirect DW_FORM_data1 0x78
  002e14:     20  = 0x28 (DW_TAG_enumerator)
  002e15:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_09
  002e3a:       DW_AT_const_value indirect DW_FORM_data1 0x79
  002e3c:     20  = 0x28 (DW_TAG_enumerator)
  002e3d:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_10
  002e62:       DW_AT_const_value indirect DW_FORM_data1 0x7a
  002e64:     20  = 0x28 (DW_TAG_enumerator)
  002e65:       DW_AT_name kIOMUXC_SW_MUX_CTL_PAD_GPIO_SD_B1_11
  002e8a:       DW_AT_const_value indirect DW_FORM_data1 0x7b
  002e8c:     0  null
  002e8d:   80  = 0x16 (DW_TAG_typedef)
  002e8e:     DW_AT_name iomuxc_sw_mux_ctl_pad_t
  002ea6:     DW_AT_type indirect DW_FORM_ref2 0x1bc5
  002ea9:     DW_AT_decl_file 0x1
  002eaa:     DW_AT_decl_line 0x248
  002eac:     DW_AT_decl_column 0x3
  002ead:   18  = 0x4 (DW_TAG_enumeration_type)
  002eae:     DW_AT_sibling 0x4176
  002eb1:     DW_AT_name _iomuxc_sw_pad_ctl_pad
  002ec8:     DW_AT_byte_size 0x1
  002ec9:     20  = 0x28 (DW_TAG_enumerator)
  002eca:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_00
  002eed:       DW_AT_const_value indirect DW_FORM_data1 0x0
  002eef:     20  = 0x28 (DW_TAG_enumerator)
  002ef0:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_01
  002f13:       DW_AT_const_value indirect DW_FORM_data1 0x1
  002f15:     20  = 0x28 (DW_TAG_enumerator)
  002f16:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_02
  002f39:       DW_AT_const_value indirect DW_FORM_data1 0x2
  002f3b:     20  = 0x28 (DW_TAG_enumerator)
  002f3c:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_03
  002f5f:       DW_AT_const_value indirect DW_FORM_data1 0x3
  002f61:     20  = 0x28 (DW_TAG_enumerator)
  002f62:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_04
  002f85:       DW_AT_const_value indirect DW_FORM_data1 0x4
  002f87:     20  = 0x28 (DW_TAG_enumerator)
  002f88:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_05
  002fab:       DW_AT_const_value indirect DW_FORM_data1 0x5
  002fad:     20  = 0x28 (DW_TAG_enumerator)
  002fae:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_06
  002fd1:       DW_AT_const_value indirect DW_FORM_data1 0x6
  002fd3:     20  = 0x28 (DW_TAG_enumerator)
  002fd4:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_07
  002ff7:       DW_AT_const_value indirect DW_FORM_data1 0x7
  002ff9:     20  = 0x28 (DW_TAG_enumerator)
  002ffa:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_08
  00301d:       DW_AT_const_value indirect DW_FORM_data1 0x8
  00301f:     20  = 0x28 (DW_TAG_enumerator)
  003020:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_09
  003043:       DW_AT_const_value indirect DW_FORM_data1 0x9
  003045:     20  = 0x28 (DW_TAG_enumerator)
  003046:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_10
  003069:       DW_AT_const_value indirect DW_FORM_data1 0xa
  00306b:     20  = 0x28 (DW_TAG_enumerator)
  00306c:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_11
  00308f:       DW_AT_const_value indirect DW_FORM_data1 0xb
  003091:     20  = 0x28 (DW_TAG_enumerator)
  003092:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_12
  0030b5:       DW_AT_const_value indirect DW_FORM_data1 0xc
  0030b7:     20  = 0x28 (DW_TAG_enumerator)
  0030b8:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_13
  0030db:       DW_AT_const_value indirect DW_FORM_data1 0xd
  0030dd:     20  = 0x28 (DW_TAG_enumerator)
  0030de:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_14
  003101:       DW_AT_const_value indirect DW_FORM_data1 0xe
  003103:     20  = 0x28 (DW_TAG_enumerator)
  003104:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_15
  003127:       DW_AT_const_value indirect DW_FORM_data1 0xf
  003129:     20  = 0x28 (DW_TAG_enumerator)
  00312a:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_16
  00314d:       DW_AT_const_value indirect DW_FORM_data1 0x10
  00314f:     20  = 0x28 (DW_TAG_enumerator)
  003150:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_17
  003173:       DW_AT_const_value indirect DW_FORM_data1 0x11
  003175:     20  = 0x28 (DW_TAG_enumerator)
  003176:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_18
  003199:       DW_AT_const_value indirect DW_FORM_data1 0x12
  00319b:     20  = 0x28 (DW_TAG_enumerator)
  00319c:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_19
  0031bf:       DW_AT_const_value indirect DW_FORM_data1 0x13
  0031c1:     20  = 0x28 (DW_TAG_enumerator)
  0031c2:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_20
  0031e5:       DW_AT_const_value indirect DW_FORM_data1 0x14
  0031e7:     20  = 0x28 (DW_TAG_enumerator)
  0031e8:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_21
  00320b:       DW_AT_const_value indirect DW_FORM_data1 0x15
  00320d:     20  = 0x28 (DW_TAG_enumerator)
  00320e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22
  003231:       DW_AT_const_value indirect DW_FORM_data1 0x16
  003233:     20  = 0x28 (DW_TAG_enumerator)
  003234:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23
  003257:       DW_AT_const_value indirect DW_FORM_data1 0x17
  003259:     20  = 0x28 (DW_TAG_enumerator)
  00325a:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24
  00327d:       DW_AT_const_value indirect DW_FORM_data1 0x18
  00327f:     20  = 0x28 (DW_TAG_enumerator)
  003280:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25
  0032a3:       DW_AT_const_value indirect DW_FORM_data1 0x19
  0032a5:     20  = 0x28 (DW_TAG_enumerator)
  0032a6:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26
  0032c9:       DW_AT_const_value indirect DW_FORM_data1 0x1a
  0032cb:     20  = 0x28 (DW_TAG_enumerator)
  0032cc:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27
  0032ef:       DW_AT_const_value indirect DW_FORM_data1 0x1b
  0032f1:     20  = 0x28 (DW_TAG_enumerator)
  0032f2:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28
  003315:       DW_AT_const_value indirect DW_FORM_data1 0x1c
  003317:     20  = 0x28 (DW_TAG_enumerator)
  003318:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29
  00333b:       DW_AT_const_value indirect DW_FORM_data1 0x1d
  00333d:     20  = 0x28 (DW_TAG_enumerator)
  00333e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_30
  003361:       DW_AT_const_value indirect DW_FORM_data1 0x1e
  003363:     20  = 0x28 (DW_TAG_enumerator)
  003364:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_31
  003387:       DW_AT_const_value indirect DW_FORM_data1 0x1f
  003389:     20  = 0x28 (DW_TAG_enumerator)
  00338a:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_32
  0033ad:       DW_AT_const_value indirect DW_FORM_data1 0x20
  0033af:     20  = 0x28 (DW_TAG_enumerator)
  0033b0:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_33
  0033d3:       DW_AT_const_value indirect DW_FORM_data1 0x21
  0033d5:     20  = 0x28 (DW_TAG_enumerator)
  0033d6:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_34
  0033f9:       DW_AT_const_value indirect DW_FORM_data1 0x22
  0033fb:     20  = 0x28 (DW_TAG_enumerator)
  0033fc:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_35
  00341f:       DW_AT_const_value indirect DW_FORM_data1 0x23
  003421:     20  = 0x28 (DW_TAG_enumerator)
  003422:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_36
  003445:       DW_AT_const_value indirect DW_FORM_data1 0x24
  003447:     20  = 0x28 (DW_TAG_enumerator)
  003448:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_37
  00346b:       DW_AT_const_value indirect DW_FORM_data1 0x25
  00346d:     20  = 0x28 (DW_TAG_enumerator)
  00346e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_38
  003491:       DW_AT_const_value indirect DW_FORM_data1 0x26
  003493:     20  = 0x28 (DW_TAG_enumerator)
  003494:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_39
  0034b7:       DW_AT_const_value indirect DW_FORM_data1 0x27
  0034b9:     20  = 0x28 (DW_TAG_enumerator)
  0034ba:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_40
  0034dd:       DW_AT_const_value indirect DW_FORM_data1 0x28
  0034df:     20  = 0x28 (DW_TAG_enumerator)
  0034e0:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_41
  003503:       DW_AT_const_value indirect DW_FORM_data1 0x29
  003505:     20  = 0x28 (DW_TAG_enumerator)
  003506:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_00
  00352b:       DW_AT_const_value indirect DW_FORM_data1 0x2a
  00352d:     20  = 0x28 (DW_TAG_enumerator)
  00352e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_01
  003553:       DW_AT_const_value indirect DW_FORM_data1 0x2b
  003555:     20  = 0x28 (DW_TAG_enumerator)
  003556:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_02
  00357b:       DW_AT_const_value indirect DW_FORM_data1 0x2c
  00357d:     20  = 0x28 (DW_TAG_enumerator)
  00357e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_03
  0035a3:       DW_AT_const_value indirect DW_FORM_data1 0x2d
  0035a5:     20  = 0x28 (DW_TAG_enumerator)
  0035a6:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_04
  0035cb:       DW_AT_const_value indirect DW_FORM_data1 0x2e
  0035cd:     20  = 0x28 (DW_TAG_enumerator)
  0035ce:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_05
  0035f3:       DW_AT_const_value indirect DW_FORM_data1 0x2f
  0035f5:     20  = 0x28 (DW_TAG_enumerator)
  0035f6:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_06
  00361b:       DW_AT_const_value indirect DW_FORM_data1 0x30
  00361d:     20  = 0x28 (DW_TAG_enumerator)
  00361e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_07
  003643:       DW_AT_const_value indirect DW_FORM_data1 0x31
  003645:     20  = 0x28 (DW_TAG_enumerator)
  003646:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_08
  00366b:       DW_AT_const_value indirect DW_FORM_data1 0x32
  00366d:     20  = 0x28 (DW_TAG_enumerator)
  00366e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_09
  003693:       DW_AT_const_value indirect DW_FORM_data1 0x33
  003695:     20  = 0x28 (DW_TAG_enumerator)
  003696:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_10
  0036bb:       DW_AT_const_value indirect DW_FORM_data1 0x34
  0036bd:     20  = 0x28 (DW_TAG_enumerator)
  0036be:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_11
  0036e3:       DW_AT_const_value indirect DW_FORM_data1 0x35
  0036e5:     20  = 0x28 (DW_TAG_enumerator)
  0036e6:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_12
  00370b:       DW_AT_const_value indirect DW_FORM_data1 0x36
  00370d:     20  = 0x28 (DW_TAG_enumerator)
  00370e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_13
  003733:       DW_AT_const_value indirect DW_FORM_data1 0x37
  003735:     20  = 0x28 (DW_TAG_enumerator)
  003736:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_14
  00375b:       DW_AT_const_value indirect DW_FORM_data1 0x38
  00375d:     20  = 0x28 (DW_TAG_enumerator)
  00375e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B0_15
  003783:       DW_AT_const_value indirect DW_FORM_data1 0x39
  003785:     20  = 0x28 (DW_TAG_enumerator)
  003786:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_00
  0037ab:       DW_AT_const_value indirect DW_FORM_data1 0x3a
  0037ad:     20  = 0x28 (DW_TAG_enumerator)
  0037ae:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_01
  0037d3:       DW_AT_const_value indirect DW_FORM_data1 0x3b
  0037d5:     20  = 0x28 (DW_TAG_enumerator)
  0037d6:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_02
  0037fb:       DW_AT_const_value indirect DW_FORM_data1 0x3c
  0037fd:     20  = 0x28 (DW_TAG_enumerator)
  0037fe:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_03
  003823:       DW_AT_const_value indirect DW_FORM_data1 0x3d
  003825:     20  = 0x28 (DW_TAG_enumerator)
  003826:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_04
  00384b:       DW_AT_const_value indirect DW_FORM_data1 0x3e
  00384d:     20  = 0x28 (DW_TAG_enumerator)
  00384e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_05
  003873:       DW_AT_const_value indirect DW_FORM_data1 0x3f
  003875:     20  = 0x28 (DW_TAG_enumerator)
  003876:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_06
  00389b:       DW_AT_const_value indirect DW_FORM_data1 0x40
  00389d:     20  = 0x28 (DW_TAG_enumerator)
  00389e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_07
  0038c3:       DW_AT_const_value indirect DW_FORM_data1 0x41
  0038c5:     20  = 0x28 (DW_TAG_enumerator)
  0038c6:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_08
  0038eb:       DW_AT_const_value indirect DW_FORM_data1 0x42
  0038ed:     20  = 0x28 (DW_TAG_enumerator)
  0038ee:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_09
  003913:       DW_AT_const_value indirect DW_FORM_data1 0x43
  003915:     20  = 0x28 (DW_TAG_enumerator)
  003916:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_10
  00393b:       DW_AT_const_value indirect DW_FORM_data1 0x44
  00393d:     20  = 0x28 (DW_TAG_enumerator)
  00393e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_11
  003963:       DW_AT_const_value indirect DW_FORM_data1 0x45
  003965:     20  = 0x28 (DW_TAG_enumerator)
  003966:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_12
  00398b:       DW_AT_const_value indirect DW_FORM_data1 0x46
  00398d:     20  = 0x28 (DW_TAG_enumerator)
  00398e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_13
  0039b3:       DW_AT_const_value indirect DW_FORM_data1 0x47
  0039b5:     20  = 0x28 (DW_TAG_enumerator)
  0039b6:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_14
  0039db:       DW_AT_const_value indirect DW_FORM_data1 0x48
  0039dd:     20  = 0x28 (DW_TAG_enumerator)
  0039de:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_AD_B1_15
  003a03:       DW_AT_const_value indirect DW_FORM_data1 0x49
  003a05:     20  = 0x28 (DW_TAG_enumerator)
  003a06:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_00
  003a28:       DW_AT_const_value indirect DW_FORM_data1 0x4a
  003a2a:     20  = 0x28 (DW_TAG_enumerator)
  003a2b:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_01
  003a4d:       DW_AT_const_value indirect DW_FORM_data1 0x4b
  003a4f:     20  = 0x28 (DW_TAG_enumerator)
  003a50:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_02
  003a72:       DW_AT_const_value indirect DW_FORM_data1 0x4c
  003a74:     20  = 0x28 (DW_TAG_enumerator)
  003a75:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_03
  003a97:       DW_AT_const_value indirect DW_FORM_data1 0x4d
  003a99:     20  = 0x28 (DW_TAG_enumerator)
  003a9a:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_04
  003abc:       DW_AT_const_value indirect DW_FORM_data1 0x4e
  003abe:     20  = 0x28 (DW_TAG_enumerator)
  003abf:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_05
  003ae1:       DW_AT_const_value indirect DW_FORM_data1 0x4f
  003ae3:     20  = 0x28 (DW_TAG_enumerator)
  003ae4:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_06
  003b06:       DW_AT_const_value indirect DW_FORM_data1 0x50
  003b08:     20  = 0x28 (DW_TAG_enumerator)
  003b09:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_07
  003b2b:       DW_AT_const_value indirect DW_FORM_data1 0x51
  003b2d:     20  = 0x28 (DW_TAG_enumerator)
  003b2e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_08
  003b50:       DW_AT_const_value indirect DW_FORM_data1 0x52
  003b52:     20  = 0x28 (DW_TAG_enumerator)
  003b53:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_09
  003b75:       DW_AT_const_value indirect DW_FORM_data1 0x53
  003b77:     20  = 0x28 (DW_TAG_enumerator)
  003b78:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_10
  003b9a:       DW_AT_const_value indirect DW_FORM_data1 0x54
  003b9c:     20  = 0x28 (DW_TAG_enumerator)
  003b9d:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_11
  003bbf:       DW_AT_const_value indirect DW_FORM_data1 0x55
  003bc1:     20  = 0x28 (DW_TAG_enumerator)
  003bc2:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_12
  003be4:       DW_AT_const_value indirect DW_FORM_data1 0x56
  003be6:     20  = 0x28 (DW_TAG_enumerator)
  003be7:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_13
  003c09:       DW_AT_const_value indirect DW_FORM_data1 0x57
  003c0b:     20  = 0x28 (DW_TAG_enumerator)
  003c0c:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_14
  003c2e:       DW_AT_const_value indirect DW_FORM_data1 0x58
  003c30:     20  = 0x28 (DW_TAG_enumerator)
  003c31:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B0_15
  003c53:       DW_AT_const_value indirect DW_FORM_data1 0x59
  003c55:     20  = 0x28 (DW_TAG_enumerator)
  003c56:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_00
  003c78:       DW_AT_const_value indirect DW_FORM_data1 0x5a
  003c7a:     20  = 0x28 (DW_TAG_enumerator)
  003c7b:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_01
  003c9d:       DW_AT_const_value indirect DW_FORM_data1 0x5b
  003c9f:     20  = 0x28 (DW_TAG_enumerator)
  003ca0:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_02
  003cc2:       DW_AT_const_value indirect DW_FORM_data1 0x5c
  003cc4:     20  = 0x28 (DW_TAG_enumerator)
  003cc5:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_03
  003ce7:       DW_AT_const_value indirect DW_FORM_data1 0x5d
  003ce9:     20  = 0x28 (DW_TAG_enumerator)
  003cea:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_04
  003d0c:       DW_AT_const_value indirect DW_FORM_data1 0x5e
  003d0e:     20  = 0x28 (DW_TAG_enumerator)
  003d0f:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_05
  003d31:       DW_AT_const_value indirect DW_FORM_data1 0x5f
  003d33:     20  = 0x28 (DW_TAG_enumerator)
  003d34:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_06
  003d56:       DW_AT_const_value indirect DW_FORM_data1 0x60
  003d58:     20  = 0x28 (DW_TAG_enumerator)
  003d59:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_07
  003d7b:       DW_AT_const_value indirect DW_FORM_data1 0x61
  003d7d:     20  = 0x28 (DW_TAG_enumerator)
  003d7e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_08
  003da0:       DW_AT_const_value indirect DW_FORM_data1 0x62
  003da2:     20  = 0x28 (DW_TAG_enumerator)
  003da3:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_09
  003dc5:       DW_AT_const_value indirect DW_FORM_data1 0x63
  003dc7:     20  = 0x28 (DW_TAG_enumerator)
  003dc8:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_10
  003dea:       DW_AT_const_value indirect DW_FORM_data1 0x64
  003dec:     20  = 0x28 (DW_TAG_enumerator)
  003ded:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_11
  003e0f:       DW_AT_const_value indirect DW_FORM_data1 0x65
  003e11:     20  = 0x28 (DW_TAG_enumerator)
  003e12:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_12
  003e34:       DW_AT_const_value indirect DW_FORM_data1 0x66
  003e36:     20  = 0x28 (DW_TAG_enumerator)
  003e37:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_13
  003e59:       DW_AT_const_value indirect DW_FORM_data1 0x67
  003e5b:     20  = 0x28 (DW_TAG_enumerator)
  003e5c:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_14
  003e7e:       DW_AT_const_value indirect DW_FORM_data1 0x68
  003e80:     20  = 0x28 (DW_TAG_enumerator)
  003e81:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_B1_15
  003ea3:       DW_AT_const_value indirect DW_FORM_data1 0x69
  003ea5:     20  = 0x28 (DW_TAG_enumerator)
  003ea6:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_00
  003ecb:       DW_AT_const_value indirect DW_FORM_data1 0x6a
  003ecd:     20  = 0x28 (DW_TAG_enumerator)
  003ece:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_01
  003ef3:       DW_AT_const_value indirect DW_FORM_data1 0x6b
  003ef5:     20  = 0x28 (DW_TAG_enumerator)
  003ef6:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_02
  003f1b:       DW_AT_const_value indirect DW_FORM_data1 0x6c
  003f1d:     20  = 0x28 (DW_TAG_enumerator)
  003f1e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_03
  003f43:       DW_AT_const_value indirect DW_FORM_data1 0x6d
  003f45:     20  = 0x28 (DW_TAG_enumerator)
  003f46:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_04
  003f6b:       DW_AT_const_value indirect DW_FORM_data1 0x6e
  003f6d:     20  = 0x28 (DW_TAG_enumerator)
  003f6e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B0_05
  003f93:       DW_AT_const_value indirect DW_FORM_data1 0x6f
  003f95:     20  = 0x28 (DW_TAG_enumerator)
  003f96:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_00
  003fbb:       DW_AT_const_value indirect DW_FORM_data1 0x70
  003fbd:     20  = 0x28 (DW_TAG_enumerator)
  003fbe:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_01
  003fe3:       DW_AT_const_value indirect DW_FORM_data1 0x71
  003fe5:     20  = 0x28 (DW_TAG_enumerator)
  003fe6:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_02
  00400b:       DW_AT_const_value indirect DW_FORM_data1 0x72
  00400d:     20  = 0x28 (DW_TAG_enumerator)
  00400e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_03
  004033:       DW_AT_const_value indirect DW_FORM_data1 0x73
  004035:     20  = 0x28 (DW_TAG_enumerator)
  004036:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_04
  00405b:       DW_AT_const_value indirect DW_FORM_data1 0x74
  00405d:     20  = 0x28 (DW_TAG_enumerator)
  00405e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_05
  004083:       DW_AT_const_value indirect DW_FORM_data1 0x75
  004085:     20  = 0x28 (DW_TAG_enumerator)
  004086:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_06
  0040ab:       DW_AT_const_value indirect DW_FORM_data1 0x76
  0040ad:     20  = 0x28 (DW_TAG_enumerator)
  0040ae:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_07
  0040d3:       DW_AT_const_value indirect DW_FORM_data1 0x77
  0040d5:     20  = 0x28 (DW_TAG_enumerator)
  0040d6:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_08
  0040fb:       DW_AT_const_value indirect DW_FORM_data1 0x78
  0040fd:     20  = 0x28 (DW_TAG_enumerator)
  0040fe:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_09
  004123:       DW_AT_const_value indirect DW_FORM_data1 0x79
  004125:     20  = 0x28 (DW_TAG_enumerator)
  004126:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_10
  00414b:       DW_AT_const_value indirect DW_FORM_data1 0x7a
  00414d:     20  = 0x28 (DW_TAG_enumerator)
  00414e:       DW_AT_name kIOMUXC_SW_PAD_CTL_PAD_GPIO_SD_B1_11
  004173:       DW_AT_const_value indirect DW_FORM_data1 0x7b
  004175:     0  null
  004176:   80  = 0x16 (DW_TAG_typedef)
  004177:     DW_AT_name iomuxc_sw_pad_ctl_pad_t
  00418f:     DW_AT_type indirect DW_FORM_ref2 0x2ead
  004192:     DW_AT_decl_file 0x1
  004193:     DW_AT_decl_line 0x2d7
  004195:     DW_AT_decl_column 0x3
  004196:   18  = 0x4 (DW_TAG_enumeration_type)
  004197:     DW_AT_sibling 0x57a0
  00419a:     DW_AT_name _iomuxc_select_input
  0041af:     DW_AT_byte_size 0x1
  0041b0:     20  = 0x28 (DW_TAG_enumerator)
  0041b1:       DW_AT_name kIOMUXC_ANATOP_USB_OTG1_ID_SELECT_INPUT
  0041d9:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0041db:     20  = 0x28 (DW_TAG_enumerator)
  0041dc:       DW_AT_name kIOMUXC_ANATOP_USB_OTG2_ID_SELECT_INPUT
  004204:       DW_AT_const_value indirect DW_FORM_data1 0x1
  004206:     20  = 0x28 (DW_TAG_enumerator)
  004207:       DW_AT_name kIOMUXC_CCM_PMIC_READY_SELECT_INPUT
  00422b:       DW_AT_const_value indirect DW_FORM_data1 0x2
  00422d:     20  = 0x28 (DW_TAG_enumerator)
  00422e:       DW_AT_name kIOMUXC_CSI_DATA02_SELECT_INPUT
  00424e:       DW_AT_const_value indirect DW_FORM_data1 0x3
  004250:     20  = 0x28 (DW_TAG_enumerator)
  004251:       DW_AT_name kIOMUXC_CSI_DATA03_SELECT_INPUT
  004271:       DW_AT_const_value indirect DW_FORM_data1 0x4
  004273:     20  = 0x28 (DW_TAG_enumerator)
  004274:       DW_AT_name kIOMUXC_CSI_DATA04_SELECT_INPUT
  004294:       DW_AT_const_value indirect DW_FORM_data1 0x5
  004296:     20  = 0x28 (DW_TAG_enumerator)
  004297:       DW_AT_name kIOMUXC_CSI_DATA05_SELECT_INPUT
  0042b7:       DW_AT_const_value indirect DW_FORM_data1 0x6
  0042b9:     20  = 0x28 (DW_TAG_enumerator)
  0042ba:       DW_AT_name kIOMUXC_CSI_DATA06_SELECT_INPUT
  0042da:       DW_AT_const_value indirect DW_FORM_data1 0x7
  0042dc:     20  = 0x28 (DW_TAG_enumerator)
  0042dd:       DW_AT_name kIOMUXC_CSI_DATA07_SELECT_INPUT
  0042fd:       DW_AT_const_value indirect DW_FORM_data1 0x8
  0042ff:     20  = 0x28 (DW_TAG_enumerator)
  004300:       DW_AT_name kIOMUXC_CSI_DATA08_SELECT_INPUT
  004320:       DW_AT_const_value indirect DW_FORM_data1 0x9
  004322:     20  = 0x28 (DW_TAG_enumerator)
  004323:       DW_AT_name kIOMUXC_CSI_DATA09_SELECT_INPUT
  004343:       DW_AT_const_value indirect DW_FORM_data1 0xa
  004345:     20  = 0x28 (DW_TAG_enumerator)
  004346:       DW_AT_name kIOMUXC_CSI_HSYNC_SELECT_INPUT
  004365:       DW_AT_const_value indirect DW_FORM_data1 0xb
  004367:     20  = 0x28 (DW_TAG_enumerator)
  004368:       DW_AT_name kIOMUXC_CSI_PIXCLK_SELECT_INPUT
  004388:       DW_AT_const_value indirect DW_FORM_data1 0xc
  00438a:     20  = 0x28 (DW_TAG_enumerator)
  00438b:       DW_AT_name kIOMUXC_CSI_VSYNC_SELECT_INPUT
  0043aa:       DW_AT_const_value indirect DW_FORM_data1 0xd
  0043ac:     20  = 0x28 (DW_TAG_enumerator)
  0043ad:       DW_AT_name kIOMUXC_ENET_IPG_CLK_RMII_SELECT_INPUT
  0043d4:       DW_AT_const_value indirect DW_FORM_data1 0xe
  0043d6:     20  = 0x28 (DW_TAG_enumerator)
  0043d7:       DW_AT_name kIOMUXC_ENET_MDIO_SELECT_INPUT
  0043f6:       DW_AT_const_value indirect DW_FORM_data1 0xf
  0043f8:     20  = 0x28 (DW_TAG_enumerator)
  0043f9:       DW_AT_name kIOMUXC_ENET0_RXDATA_SELECT_INPUT
  00441b:       DW_AT_const_value indirect DW_FORM_data1 0x10
  00441d:     20  = 0x28 (DW_TAG_enumerator)
  00441e:       DW_AT_name kIOMUXC_ENET1_RXDATA_SELECT_INPUT
  004440:       DW_AT_const_value indirect DW_FORM_data1 0x11
  004442:     20  = 0x28 (DW_TAG_enumerator)
  004443:       DW_AT_name kIOMUXC_ENET_RXEN_SELECT_INPUT
  004462:       DW_AT_const_value indirect DW_FORM_data1 0x12
  004464:     20  = 0x28 (DW_TAG_enumerator)
  004465:       DW_AT_name kIOMUXC_ENET_RXERR_SELECT_INPUT
  004485:       DW_AT_const_value indirect DW_FORM_data1 0x13
  004487:     20  = 0x28 (DW_TAG_enumerator)
  004488:       DW_AT_name kIOMUXC_ENET0_TIMER_SELECT_INPUT
  0044a9:       DW_AT_const_value indirect DW_FORM_data1 0x14
  0044ab:     20  = 0x28 (DW_TAG_enumerator)
  0044ac:       DW_AT_name kIOMUXC_ENET_TXCLK_SELECT_INPUT
  0044cc:       DW_AT_const_value indirect DW_FORM_data1 0x15
  0044ce:     20  = 0x28 (DW_TAG_enumerator)
  0044cf:       DW_AT_name kIOMUXC_FLEXCAN1_RX_SELECT_INPUT
  0044f0:       DW_AT_const_value indirect DW_FORM_data1 0x16
  0044f2:     20  = 0x28 (DW_TAG_enumerator)
  0044f3:       DW_AT_name kIOMUXC_FLEXCAN2_RX_SELECT_INPUT
  004514:       DW_AT_const_value indirect DW_FORM_data1 0x17
  004516:     20  = 0x28 (DW_TAG_enumerator)
  004517:       DW_AT_name kIOMUXC_FLEXPWM1_PWMA3_SELECT_INPUT
  00453b:       DW_AT_const_value indirect DW_FORM_data1 0x18
  00453d:     20  = 0x28 (DW_TAG_enumerator)
  00453e:       DW_AT_name kIOMUXC_FLEXPWM1_PWMA0_SELECT_INPUT
  004562:       DW_AT_const_value indirect DW_FORM_data1 0x19
  004564:     20  = 0x28 (DW_TAG_enumerator)
  004565:       DW_AT_name kIOMUXC_FLEXPWM1_PWMA1_SELECT_INPUT
  004589:       DW_AT_const_value indirect DW_FORM_data1 0x1a
  00458b:     20  = 0x28 (DW_TAG_enumerator)
  00458c:       DW_AT_name kIOMUXC_FLEXPWM1_PWMA2_SELECT_INPUT
  0045b0:       DW_AT_const_value indirect DW_FORM_data1 0x1b
  0045b2:     20  = 0x28 (DW_TAG_enumerator)
  0045b3:       DW_AT_name kIOMUXC_FLEXPWM1_PWMB3_SELECT_INPUT
  0045d7:       DW_AT_const_value indirect DW_FORM_data1 0x1c
  0045d9:     20  = 0x28 (DW_TAG_enumerator)
  0045da:       DW_AT_name kIOMUXC_FLEXPWM1_PWMB0_SELECT_INPUT
  0045fe:       DW_AT_const_value indirect DW_FORM_data1 0x1d
  004600:     20  = 0x28 (DW_TAG_enumerator)
  004601:       DW_AT_name kIOMUXC_FLEXPWM1_PWMB1_SELECT_INPUT
  004625:       DW_AT_const_value indirect DW_FORM_data1 0x1e
  004627:     20  = 0x28 (DW_TAG_enumerator)
  004628:       DW_AT_name kIOMUXC_FLEXPWM1_PWMB2_SELECT_INPUT
  00464c:       DW_AT_const_value indirect DW_FORM_data1 0x1f
  00464e:     20  = 0x28 (DW_TAG_enumerator)
  00464f:       DW_AT_name kIOMUXC_FLEXPWM2_PWMA3_SELECT_INPUT
  004673:       DW_AT_const_value indirect DW_FORM_data1 0x20
  004675:     20  = 0x28 (DW_TAG_enumerator)
  004676:       DW_AT_name kIOMUXC_FLEXPWM2_PWMA0_SELECT_INPUT
  00469a:       DW_AT_const_value indirect DW_FORM_data1 0x21
  00469c:     20  = 0x28 (DW_TAG_enumerator)
  00469d:       DW_AT_name kIOMUXC_FLEXPWM2_PWMA1_SELECT_INPUT
  0046c1:       DW_AT_const_value indirect DW_FORM_data1 0x22
  0046c3:     20  = 0x28 (DW_TAG_enumerator)
  0046c4:       DW_AT_name kIOMUXC_FLEXPWM2_PWMA2_SELECT_INPUT
  0046e8:       DW_AT_const_value indirect DW_FORM_data1 0x23
  0046ea:     20  = 0x28 (DW_TAG_enumerator)
  0046eb:       DW_AT_name kIOMUXC_FLEXPWM2_PWMB3_SELECT_INPUT
  00470f:       DW_AT_const_value indirect DW_FORM_data1 0x24
  004711:     20  = 0x28 (DW_TAG_enumerator)
  004712:       DW_AT_name kIOMUXC_FLEXPWM2_PWMB0_SELECT_INPUT
  004736:       DW_AT_const_value indirect DW_FORM_data1 0x25
  004738:     20  = 0x28 (DW_TAG_enumerator)
  004739:       DW_AT_name kIOMUXC_FLEXPWM2_PWMB1_SELECT_INPUT
  00475d:       DW_AT_const_value indirect DW_FORM_data1 0x26
  00475f:     20  = 0x28 (DW_TAG_enumerator)
  004760:       DW_AT_name kIOMUXC_FLEXPWM2_PWMB2_SELECT_INPUT
  004784:       DW_AT_const_value indirect DW_FORM_data1 0x27
  004786:     20  = 0x28 (DW_TAG_enumerator)
  004787:       DW_AT_name kIOMUXC_FLEXPWM4_PWMA0_SELECT_INPUT
  0047ab:       DW_AT_const_value indirect DW_FORM_data1 0x28
  0047ad:     20  = 0x28 (DW_TAG_enumerator)
  0047ae:       DW_AT_name kIOMUXC_FLEXPWM4_PWMA1_SELECT_INPUT
  0047d2:       DW_AT_const_value indirect DW_FORM_data1 0x29
  0047d4:     20  = 0x28 (DW_TAG_enumerator)
  0047d5:       DW_AT_name kIOMUXC_FLEXPWM4_PWMA2_SELECT_INPUT
  0047f9:       DW_AT_const_value indirect DW_FORM_data1 0x2a
  0047fb:     20  = 0x28 (DW_TAG_enumerator)
  0047fc:       DW_AT_name kIOMUXC_FLEXPWM4_PWMA3_SELECT_INPUT
  004820:       DW_AT_const_value indirect DW_FORM_data1 0x2b
  004822:     20  = 0x28 (DW_TAG_enumerator)
  004823:       DW_AT_name kIOMUXC_FLEXSPIA_DQS_SELECT_INPUT
  004845:       DW_AT_const_value indirect DW_FORM_data1 0x2c
  004847:     20  = 0x28 (DW_TAG_enumerator)
  004848:       DW_AT_name kIOMUXC_FLEXSPIA_DATA0_SELECT_INPUT
  00486c:       DW_AT_const_value indirect DW_FORM_data1 0x2d
  00486e:     20  = 0x28 (DW_TAG_enumerator)
  00486f:       DW_AT_name kIOMUXC_FLEXSPIA_DATA1_SELECT_INPUT
  004893:       DW_AT_const_value indirect DW_FORM_data1 0x2e
  004895:     20  = 0x28 (DW_TAG_enumerator)
  004896:       DW_AT_name kIOMUXC_FLEXSPIA_DATA2_SELECT_INPUT
  0048ba:       DW_AT_const_value indirect DW_FORM_data1 0x2f
  0048bc:     20  = 0x28 (DW_TAG_enumerator)
  0048bd:       DW_AT_name kIOMUXC_FLEXSPIA_DATA3_SELECT_INPUT
  0048e1:       DW_AT_const_value indirect DW_FORM_data1 0x30
  0048e3:     20  = 0x28 (DW_TAG_enumerator)
  0048e4:       DW_AT_name kIOMUXC_FLEXSPIB_DATA0_SELECT_INPUT
  004908:       DW_AT_const_value indirect DW_FORM_data1 0x31
  00490a:     20  = 0x28 (DW_TAG_enumerator)
  00490b:       DW_AT_name kIOMUXC_FLEXSPIB_DATA1_SELECT_INPUT
  00492f:       DW_AT_const_value indirect DW_FORM_data1 0x32
  004931:     20  = 0x28 (DW_TAG_enumerator)
  004932:       DW_AT_name kIOMUXC_FLEXSPIB_DATA2_SELECT_INPUT
  004956:       DW_AT_const_value indirect DW_FORM_data1 0x33
  004958:     20  = 0x28 (DW_TAG_enumerator)
  004959:       DW_AT_name kIOMUXC_FLEXSPIB_DATA3_SELECT_INPUT
  00497d:       DW_AT_const_value indirect DW_FORM_data1 0x34
  00497f:     20  = 0x28 (DW_TAG_enumerator)
  004980:       DW_AT_name kIOMUXC_FLEXSPIA_SCK_SELECT_INPUT
  0049a2:       DW_AT_const_value indirect DW_FORM_data1 0x35
  0049a4:     20  = 0x28 (DW_TAG_enumerator)
  0049a5:       DW_AT_name kIOMUXC_LPI2C1_SCL_SELECT_INPUT
  0049c5:       DW_AT_const_value indirect DW_FORM_data1 0x36
  0049c7:     20  = 0x28 (DW_TAG_enumerator)
  0049c8:       DW_AT_name kIOMUXC_LPI2C1_SDA_SELECT_INPUT
  0049e8:       DW_AT_const_value indirect DW_FORM_data1 0x37
  0049ea:     20  = 0x28 (DW_TAG_enumerator)
  0049eb:       DW_AT_name kIOMUXC_LPI2C2_SCL_SELECT_INPUT
  004a0b:       DW_AT_const_value indirect DW_FORM_data1 0x38
  004a0d:     20  = 0x28 (DW_TAG_enumerator)
  004a0e:       DW_AT_name kIOMUXC_LPI2C2_SDA_SELECT_INPUT
  004a2e:       DW_AT_const_value indirect DW_FORM_data1 0x39
  004a30:     20  = 0x28 (DW_TAG_enumerator)
  004a31:       DW_AT_name kIOMUXC_LPI2C3_SCL_SELECT_INPUT
  004a51:       DW_AT_const_value indirect DW_FORM_data1 0x3a
  004a53:     20  = 0x28 (DW_TAG_enumerator)
  004a54:       DW_AT_name kIOMUXC_LPI2C3_SDA_SELECT_INPUT
  004a74:       DW_AT_const_value indirect DW_FORM_data1 0x3b
  004a76:     20  = 0x28 (DW_TAG_enumerator)
  004a77:       DW_AT_name kIOMUXC_LPI2C4_SCL_SELECT_INPUT
  004a97:       DW_AT_const_value indirect DW_FORM_data1 0x3c
  004a99:     20  = 0x28 (DW_TAG_enumerator)
  004a9a:       DW_AT_name kIOMUXC_LPI2C4_SDA_SELECT_INPUT
  004aba:       DW_AT_const_value indirect DW_FORM_data1 0x3d
  004abc:     20  = 0x28 (DW_TAG_enumerator)
  004abd:       DW_AT_name kIOMUXC_LPSPI1_PCS0_SELECT_INPUT
  004ade:       DW_AT_const_value indirect DW_FORM_data1 0x3e
  004ae0:     20  = 0x28 (DW_TAG_enumerator)
  004ae1:       DW_AT_name kIOMUXC_LPSPI1_SCK_SELECT_INPUT
  004b01:       DW_AT_const_value indirect DW_FORM_data1 0x3f
  004b03:     20  = 0x28 (DW_TAG_enumerator)
  004b04:       DW_AT_name kIOMUXC_LPSPI1_SDI_SELECT_INPUT
  004b24:       DW_AT_const_value indirect DW_FORM_data1 0x40
  004b26:     20  = 0x28 (DW_TAG_enumerator)
  004b27:       DW_AT_name kIOMUXC_LPSPI1_SDO_SELECT_INPUT
  004b47:       DW_AT_const_value indirect DW_FORM_data1 0x41
  004b49:     20  = 0x28 (DW_TAG_enumerator)
  004b4a:       DW_AT_name kIOMUXC_LPSPI2_PCS0_SELECT_INPUT
  004b6b:       DW_AT_const_value indirect DW_FORM_data1 0x42
  004b6d:     20  = 0x28 (DW_TAG_enumerator)
  004b6e:       DW_AT_name kIOMUXC_LPSPI2_SCK_SELECT_INPUT
  004b8e:       DW_AT_const_value indirect DW_FORM_data1 0x43
  004b90:     20  = 0x28 (DW_TAG_enumerator)
  004b91:       DW_AT_name kIOMUXC_LPSPI2_SDI_SELECT_INPUT
  004bb1:       DW_AT_const_value indirect DW_FORM_data1 0x44
  004bb3:     20  = 0x28 (DW_TAG_enumerator)
  004bb4:       DW_AT_name kIOMUXC_LPSPI2_SDO_SELECT_INPUT
  004bd4:       DW_AT_const_value indirect DW_FORM_data1 0x45
  004bd6:     20  = 0x28 (DW_TAG_enumerator)
  004bd7:       DW_AT_name kIOMUXC_LPSPI3_PCS0_SELECT_INPUT
  004bf8:       DW_AT_const_value indirect DW_FORM_data1 0x46
  004bfa:     20  = 0x28 (DW_TAG_enumerator)
  004bfb:       DW_AT_name kIOMUXC_LPSPI3_SCK_SELECT_INPUT
  004c1b:       DW_AT_const_value indirect DW_FORM_data1 0x47
  004c1d:     20  = 0x28 (DW_TAG_enumerator)
  004c1e:       DW_AT_name kIOMUXC_LPSPI3_SDI_SELECT_INPUT
  004c3e:       DW_AT_const_value indirect DW_FORM_data1 0x48
  004c40:     20  = 0x28 (DW_TAG_enumerator)
  004c41:       DW_AT_name kIOMUXC_LPSPI3_SDO_SELECT_INPUT
  004c61:       DW_AT_const_value indirect DW_FORM_data1 0x49
  004c63:     20  = 0x28 (DW_TAG_enumerator)
  004c64:       DW_AT_name kIOMUXC_LPSPI4_PCS0_SELECT_INPUT
  004c85:       DW_AT_const_value indirect DW_FORM_data1 0x4a
  004c87:     20  = 0x28 (DW_TAG_enumerator)
  004c88:       DW_AT_name kIOMUXC_LPSPI4_SCK_SELECT_INPUT
  004ca8:       DW_AT_const_value indirect DW_FORM_data1 0x4b
  004caa:     20  = 0x28 (DW_TAG_enumerator)
  004cab:       DW_AT_name kIOMUXC_LPSPI4_SDI_SELECT_INPUT
  004ccb:       DW_AT_const_value indirect DW_FORM_data1 0x4c
  004ccd:     20  = 0x28 (DW_TAG_enumerator)
  004cce:       DW_AT_name kIOMUXC_LPSPI4_SDO_SELECT_INPUT
  004cee:       DW_AT_const_value indirect DW_FORM_data1 0x4d
  004cf0:     20  = 0x28 (DW_TAG_enumerator)
  004cf1:       DW_AT_name kIOMUXC_LPUART2_RX_SELECT_INPUT
  004d11:       DW_AT_const_value indirect DW_FORM_data1 0x4e
  004d13:     20  = 0x28 (DW_TAG_enumerator)
  004d14:       DW_AT_name kIOMUXC_LPUART2_TX_SELECT_INPUT
  004d34:       DW_AT_const_value indirect DW_FORM_data1 0x4f
  004d36:     20  = 0x28 (DW_TAG_enumerator)
  004d37:       DW_AT_name kIOMUXC_LPUART3_CTS_B_SELECT_INPUT
  004d5a:       DW_AT_const_value indirect DW_FORM_data1 0x50
  004d5c:     20  = 0x28 (DW_TAG_enumerator)
  004d5d:       DW_AT_name kIOMUXC_LPUART3_RX_SELECT_INPUT
  004d7d:       DW_AT_const_value indirect DW_FORM_data1 0x51
  004d7f:     20  = 0x28 (DW_TAG_enumerator)
  004d80:       DW_AT_name kIOMUXC_LPUART3_TX_SELECT_INPUT
  004da0:       DW_AT_const_value indirect DW_FORM_data1 0x52
  004da2:     20  = 0x28 (DW_TAG_enumerator)
  004da3:       DW_AT_name kIOMUXC_LPUART4_RX_SELECT_INPUT
  004dc3:       DW_AT_const_value indirect DW_FORM_data1 0x53
  004dc5:     20  = 0x28 (DW_TAG_enumerator)
  004dc6:       DW_AT_name kIOMUXC_LPUART4_TX_SELECT_INPUT
  004de6:       DW_AT_const_value indirect DW_FORM_data1 0x54
  004de8:     20  = 0x28 (DW_TAG_enumerator)
  004de9:       DW_AT_name kIOMUXC_LPUART5_RX_SELECT_INPUT
  004e09:       DW_AT_const_value indirect DW_FORM_data1 0x55
  004e0b:     20  = 0x28 (DW_TAG_enumerator)
  004e0c:       DW_AT_name kIOMUXC_LPUART5_TX_SELECT_INPUT
  004e2c:       DW_AT_const_value indirect DW_FORM_data1 0x56
  004e2e:     20  = 0x28 (DW_TAG_enumerator)
  004e2f:       DW_AT_name kIOMUXC_LPUART6_RX_SELECT_INPUT
  004e4f:       DW_AT_const_value indirect DW_FORM_data1 0x57
  004e51:     20  = 0x28 (DW_TAG_enumerator)
  004e52:       DW_AT_name kIOMUXC_LPUART6_TX_SELECT_INPUT
  004e72:       DW_AT_const_value indirect DW_FORM_data1 0x58
  004e74:     20  = 0x28 (DW_TAG_enumerator)
  004e75:       DW_AT_name kIOMUXC_LPUART7_RX_SELECT_INPUT
  004e95:       DW_AT_const_value indirect DW_FORM_data1 0x59
  004e97:     20  = 0x28 (DW_TAG_enumerator)
  004e98:       DW_AT_name kIOMUXC_LPUART7_TX_SELECT_INPUT
  004eb8:       DW_AT_const_value indirect DW_FORM_data1 0x5a
  004eba:     20  = 0x28 (DW_TAG_enumerator)
  004ebb:       DW_AT_name kIOMUXC_LPUART8_RX_SELECT_INPUT
  004edb:       DW_AT_const_value indirect DW_FORM_data1 0x5b
  004edd:     20  = 0x28 (DW_TAG_enumerator)
  004ede:       DW_AT_name kIOMUXC_LPUART8_TX_SELECT_INPUT
  004efe:       DW_AT_const_value indirect DW_FORM_data1 0x5c
  004f00:     20  = 0x28 (DW_TAG_enumerator)
  004f01:       DW_AT_name kIOMUXC_NMI_SELECT_INPUT
  004f1a:       DW_AT_const_value indirect DW_FORM_data1 0x5d
  004f1c:     20  = 0x28 (DW_TAG_enumerator)
  004f1d:       DW_AT_name kIOMUXC_QTIMER2_TIMER0_SELECT_INPUT
  004f41:       DW_AT_const_value indirect DW_FORM_data1 0x5e
  004f43:     20  = 0x28 (DW_TAG_enumerator)
  004f44:       DW_AT_name kIOMUXC_QTIMER2_TIMER1_SELECT_INPUT
  004f68:       DW_AT_const_value indirect DW_FORM_data1 0x5f
  004f6a:     20  = 0x28 (DW_TAG_enumerator)
  004f6b:       DW_AT_name kIOMUXC_QTIMER2_TIMER2_SELECT_INPUT
  004f8f:       DW_AT_const_value indirect DW_FORM_data1 0x60
  004f91:     20  = 0x28 (DW_TAG_enumerator)
  004f92:       DW_AT_name kIOMUXC_QTIMER2_TIMER3_SELECT_INPUT
  004fb6:       DW_AT_const_value indirect DW_FORM_data1 0x61
  004fb8:     20  = 0x28 (DW_TAG_enumerator)
  004fb9:       DW_AT_name kIOMUXC_QTIMER3_TIMER0_SELECT_INPUT
  004fdd:       DW_AT_const_value indirect DW_FORM_data1 0x62
  004fdf:     20  = 0x28 (DW_TAG_enumerator)
  004fe0:       DW_AT_name kIOMUXC_QTIMER3_TIMER1_SELECT_INPUT
  005004:       DW_AT_const_value indirect DW_FORM_data1 0x63
  005006:     20  = 0x28 (DW_TAG_enumerator)
  005007:       DW_AT_name kIOMUXC_QTIMER3_TIMER2_SELECT_INPUT
  00502b:       DW_AT_const_value indirect DW_FORM_data1 0x64
  00502d:     20  = 0x28 (DW_TAG_enumerator)
  00502e:       DW_AT_name kIOMUXC_QTIMER3_TIMER3_SELECT_INPUT
  005052:       DW_AT_const_value indirect DW_FORM_data1 0x65
  005054:     20  = 0x28 (DW_TAG_enumerator)
  005055:       DW_AT_name kIOMUXC_SAI1_MCLK2_SELECT_INPUT
  005075:       DW_AT_const_value indirect DW_FORM_data1 0x66
  005077:     20  = 0x28 (DW_TAG_enumerator)
  005078:       DW_AT_name kIOMUXC_SAI1_RX_BCLK_SELECT_INPUT
  00509a:       DW_AT_const_value indirect DW_FORM_data1 0x67
  00509c:     20  = 0x28 (DW_TAG_enumerator)
  00509d:       DW_AT_name kIOMUXC_SAI1_RX_DATA0_SELECT_INPUT
  0050c0:       DW_AT_const_value indirect DW_FORM_data1 0x68
  0050c2:     20  = 0x28 (DW_TAG_enumerator)
  0050c3:       DW_AT_name kIOMUXC_SAI1_RX_DATA1_SELECT_INPUT
  0050e6:       DW_AT_const_value indirect DW_FORM_data1 0x69
  0050e8:     20  = 0x28 (DW_TAG_enumerator)
  0050e9:       DW_AT_name kIOMUXC_SAI1_RX_DATA2_SELECT_INPUT
  00510c:       DW_AT_const_value indirect DW_FORM_data1 0x6a
  00510e:     20  = 0x28 (DW_TAG_enumerator)
  00510f:       DW_AT_name kIOMUXC_SAI1_RX_DATA3_SELECT_INPUT
  005132:       DW_AT_const_value indirect DW_FORM_data1 0x6b
  005134:     20  = 0x28 (DW_TAG_enumerator)
  005135:       DW_AT_name kIOMUXC_SAI1_RX_SYNC_SELECT_INPUT
  005157:       DW_AT_const_value indirect DW_FORM_data1 0x6c
  005159:     20  = 0x28 (DW_TAG_enumerator)
  00515a:       DW_AT_name kIOMUXC_SAI1_TX_BCLK_SELECT_INPUT
  00517c:       DW_AT_const_value indirect DW_FORM_data1 0x6d
  00517e:     20  = 0x28 (DW_TAG_enumerator)
  00517f:       DW_AT_name kIOMUXC_SAI1_TX_SYNC_SELECT_INPUT
  0051a1:       DW_AT_const_value indirect DW_FORM_data1 0x6e
  0051a3:     20  = 0x28 (DW_TAG_enumerator)
  0051a4:       DW_AT_name kIOMUXC_SAI2_MCLK2_SELECT_INPUT
  0051c4:       DW_AT_const_value indirect DW_FORM_data1 0x6f
  0051c6:     20  = 0x28 (DW_TAG_enumerator)
  0051c7:       DW_AT_name kIOMUXC_SAI2_RX_BCLK_SELECT_INPUT
  0051e9:       DW_AT_const_value indirect DW_FORM_data1 0x70
  0051eb:     20  = 0x28 (DW_TAG_enumerator)
  0051ec:       DW_AT_name kIOMUXC_SAI2_RX_DATA0_SELECT_INPUT
  00520f:       DW_AT_const_value indirect DW_FORM_data1 0x71
  005211:     20  = 0x28 (DW_TAG_enumerator)
  005212:       DW_AT_name kIOMUXC_SAI2_RX_SYNC_SELECT_INPUT
  005234:       DW_AT_const_value indirect DW_FORM_data1 0x72
  005236:     20  = 0x28 (DW_TAG_enumerator)
  005237:       DW_AT_name kIOMUXC_SAI2_TX_BCLK_SELECT_INPUT
  005259:       DW_AT_const_value indirect DW_FORM_data1 0x73
  00525b:     20  = 0x28 (DW_TAG_enumerator)
  00525c:       DW_AT_name kIOMUXC_SAI2_TX_SYNC_SELECT_INPUT
  00527e:       DW_AT_const_value indirect DW_FORM_data1 0x74
  005280:     20  = 0x28 (DW_TAG_enumerator)
  005281:       DW_AT_name kIOMUXC_SPDIF_IN_SELECT_INPUT
  00529f:       DW_AT_const_value indirect DW_FORM_data1 0x75
  0052a1:     20  = 0x28 (DW_TAG_enumerator)
  0052a2:       DW_AT_name kIOMUXC_USB_OTG2_OC_SELECT_INPUT
  0052c3:       DW_AT_const_value indirect DW_FORM_data1 0x76
  0052c5:     20  = 0x28 (DW_TAG_enumerator)
  0052c6:       DW_AT_name kIOMUXC_USB_OTG1_OC_SELECT_INPUT
  0052e7:       DW_AT_const_value indirect DW_FORM_data1 0x77
  0052e9:     20  = 0x28 (DW_TAG_enumerator)
  0052ea:       DW_AT_name kIOMUXC_USDHC1_CD_B_SELECT_INPUT
  00530b:       DW_AT_const_value indirect DW_FORM_data1 0x78
  00530d:     20  = 0x28 (DW_TAG_enumerator)
  00530e:       DW_AT_name kIOMUXC_USDHC1_WP_SELECT_INPUT
  00532d:       DW_AT_const_value indirect DW_FORM_data1 0x79
  00532f:     20  = 0x28 (DW_TAG_enumerator)
  005330:       DW_AT_name kIOMUXC_USDHC2_CLK_SELECT_INPUT
  005350:       DW_AT_const_value indirect DW_FORM_data1 0x7a
  005352:     20  = 0x28 (DW_TAG_enumerator)
  005353:       DW_AT_name kIOMUXC_USDHC2_CD_B_SELECT_INPUT
  005374:       DW_AT_const_value indirect DW_FORM_data1 0x7b
  005376:     20  = 0x28 (DW_TAG_enumerator)
  005377:       DW_AT_name kIOMUXC_USDHC2_CMD_SELECT_INPUT
  005397:       DW_AT_const_value indirect DW_FORM_data1 0x7c
  005399:     20  = 0x28 (DW_TAG_enumerator)
  00539a:       DW_AT_name kIOMUXC_USDHC2_DATA0_SELECT_INPUT
  0053bc:       DW_AT_const_value indirect DW_FORM_data1 0x7d
  0053be:     20  = 0x28 (DW_TAG_enumerator)
  0053bf:       DW_AT_name kIOMUXC_USDHC2_DATA1_SELECT_INPUT
  0053e1:       DW_AT_const_value indirect DW_FORM_data1 0x7e
  0053e3:     20  = 0x28 (DW_TAG_enumerator)
  0053e4:       DW_AT_name kIOMUXC_USDHC2_DATA2_SELECT_INPUT
  005406:       DW_AT_const_value indirect DW_FORM_data1 0x7f
  005408:     20  = 0x28 (DW_TAG_enumerator)
  005409:       DW_AT_name kIOMUXC_USDHC2_DATA3_SELECT_INPUT
  00542b:       DW_AT_const_value indirect DW_FORM_data1 0x80
  00542d:     20  = 0x28 (DW_TAG_enumerator)
  00542e:       DW_AT_name kIOMUXC_USDHC2_DATA4_SELECT_INPUT
  005450:       DW_AT_const_value indirect DW_FORM_data1 0x81
  005452:     20  = 0x28 (DW_TAG_enumerator)
  005453:       DW_AT_name kIOMUXC_USDHC2_DATA5_SELECT_INPUT
  005475:       DW_AT_const_value indirect DW_FORM_data1 0x82
  005477:     20  = 0x28 (DW_TAG_enumerator)
  005478:       DW_AT_name kIOMUXC_USDHC2_DATA6_SELECT_INPUT
  00549a:       DW_AT_const_value indirect DW_FORM_data1 0x83
  00549c:     20  = 0x28 (DW_TAG_enumerator)
  00549d:       DW_AT_name kIOMUXC_USDHC2_DATA7_SELECT_INPUT
  0054bf:       DW_AT_const_value indirect DW_FORM_data1 0x84
  0054c1:     20  = 0x28 (DW_TAG_enumerator)
  0054c2:       DW_AT_name kIOMUXC_USDHC2_WP_SELECT_INPUT
  0054e1:       DW_AT_const_value indirect DW_FORM_data1 0x85
  0054e3:     20  = 0x28 (DW_TAG_enumerator)
  0054e4:       DW_AT_name kIOMUXC_XBAR1_IN02_SELECT_INPUT
  005504:       DW_AT_const_value indirect DW_FORM_data1 0x86
  005506:     20  = 0x28 (DW_TAG_enumerator)
  005507:       DW_AT_name kIOMUXC_XBAR1_IN03_SELECT_INPUT
  005527:       DW_AT_const_value indirect DW_FORM_data1 0x87
  005529:     20  = 0x28 (DW_TAG_enumerator)
  00552a:       DW_AT_name kIOMUXC_XBAR1_IN04_SELECT_INPUT
  00554a:       DW_AT_const_value indirect DW_FORM_data1 0x88
  00554c:     20  = 0x28 (DW_TAG_enumerator)
  00554d:       DW_AT_name kIOMUXC_XBAR1_IN05_SELECT_INPUT
  00556d:       DW_AT_const_value indirect DW_FORM_data1 0x89
  00556f:     20  = 0x28 (DW_TAG_enumerator)
  005570:       DW_AT_name kIOMUXC_XBAR1_IN06_SELECT_INPUT
  005590:       DW_AT_const_value indirect DW_FORM_data1 0x8a
  005592:     20  = 0x28 (DW_TAG_enumerator)
  005593:       DW_AT_name kIOMUXC_XBAR1_IN07_SELECT_INPUT
  0055b3:       DW_AT_const_value indirect DW_FORM_data1 0x8b
  0055b5:     20  = 0x28 (DW_TAG_enumerator)
  0055b6:       DW_AT_name kIOMUXC_XBAR1_IN08_SELECT_INPUT
  0055d6:       DW_AT_const_value indirect DW_FORM_data1 0x8c
  0055d8:     20  = 0x28 (DW_TAG_enumerator)
  0055d9:       DW_AT_name kIOMUXC_XBAR1_IN09_SELECT_INPUT
  0055f9:       DW_AT_const_value indirect DW_FORM_data1 0x8d
  0055fb:     20  = 0x28 (DW_TAG_enumerator)
  0055fc:       DW_AT_name kIOMUXC_XBAR1_IN17_SELECT_INPUT
  00561c:       DW_AT_const_value indirect DW_FORM_data1 0x8e
  00561e:     20  = 0x28 (DW_TAG_enumerator)
  00561f:       DW_AT_name kIOMUXC_XBAR1_IN18_SELECT_INPUT
  00563f:       DW_AT_const_value indirect DW_FORM_data1 0x8f
  005641:     20  = 0x28 (DW_TAG_enumerator)
  005642:       DW_AT_name kIOMUXC_XBAR1_IN20_SELECT_INPUT
  005662:       DW_AT_const_value indirect DW_FORM_data1 0x90
  005664:     20  = 0x28 (DW_TAG_enumerator)
  005665:       DW_AT_name kIOMUXC_XBAR1_IN22_SELECT_INPUT
  005685:       DW_AT_const_value indirect DW_FORM_data1 0x91
  005687:     20  = 0x28 (DW_TAG_enumerator)
  005688:       DW_AT_name kIOMUXC_XBAR1_IN23_SELECT_INPUT
  0056a8:       DW_AT_const_value indirect DW_FORM_data1 0x92
  0056aa:     20  = 0x28 (DW_TAG_enumerator)
  0056ab:       DW_AT_name kIOMUXC_XBAR1_IN24_SELECT_INPUT
  0056cb:       DW_AT_const_value indirect DW_FORM_data1 0x93
  0056cd:     20  = 0x28 (DW_TAG_enumerator)
  0056ce:       DW_AT_name kIOMUXC_XBAR1_IN14_SELECT_INPUT
  0056ee:       DW_AT_const_value indirect DW_FORM_data1 0x94
  0056f0:     20  = 0x28 (DW_TAG_enumerator)
  0056f1:       DW_AT_name kIOMUXC_XBAR1_IN15_SELECT_INPUT
  005711:       DW_AT_const_value indirect DW_FORM_data1 0x95
  005713:     20  = 0x28 (DW_TAG_enumerator)
  005714:       DW_AT_name kIOMUXC_XBAR1_IN16_SELECT_INPUT
  005734:       DW_AT_const_value indirect DW_FORM_data1 0x96
  005736:     20  = 0x28 (DW_TAG_enumerator)
  005737:       DW_AT_name kIOMUXC_XBAR1_IN25_SELECT_INPUT
  005757:       DW_AT_const_value indirect DW_FORM_data1 0x97
  005759:     20  = 0x28 (DW_TAG_enumerator)
  00575a:       DW_AT_name kIOMUXC_XBAR1_IN19_SELECT_INPUT
  00577a:       DW_AT_const_value indirect DW_FORM_data1 0x98
  00577c:     20  = 0x28 (DW_TAG_enumerator)
  00577d:       DW_AT_name kIOMUXC_XBAR1_IN21_SELECT_INPUT
  00579d:       DW_AT_const_value indirect DW_FORM_data1 0x99
  00579f:     0  null
  0057a0:   80  = 0x16 (DW_TAG_typedef)
  0057a1:     DW_AT_name iomuxc_select_input_t
  0057b7:     DW_AT_type indirect DW_FORM_ref2 0x4196
  0057ba:     DW_AT_decl_file 0x1
  0057bb:     DW_AT_decl_line 0x37c
  0057bd:     DW_AT_decl_column 0x3
  0057be:   18  = 0x4 (DW_TAG_enumeration_type)
  0057bf:     DW_AT_sibling 0x719e
  0057c2:     DW_AT_name _xbar_input_signal
  0057d5:     DW_AT_byte_size 0x2
  0057d6:     20  = 0x28 (DW_TAG_enumerator)
  0057d7:       DW_AT_name kXBARA1_InputLogicLow
  0057ed:       DW_AT_const_value indirect DW_FORM_data2 0x100
  0057f0:     20  = 0x28 (DW_TAG_enumerator)
  0057f1:       DW_AT_name kXBARA1_InputLogicHigh
  005808:       DW_AT_const_value indirect DW_FORM_data2 0x101
  00580b:     20  = 0x28 (DW_TAG_enumerator)
  00580c:       DW_AT_name kXBARA1_InputIomuxXbarIn02
  005827:       DW_AT_const_value indirect DW_FORM_data2 0x102
  00582a:     20  = 0x28 (DW_TAG_enumerator)
  00582b:       DW_AT_name kXBARA1_InputIomuxXbarIn03
  005846:       DW_AT_const_value indirect DW_FORM_data2 0x103
  005849:     20  = 0x28 (DW_TAG_enumerator)
  00584a:       DW_AT_name kXBARA1_InputIomuxXbarInout04
  005868:       DW_AT_const_value indirect DW_FORM_data2 0x104
  00586b:     20  = 0x28 (DW_TAG_enumerator)
  00586c:       DW_AT_name kXBARA1_InputIomuxXbarInout05
  00588a:       DW_AT_const_value indirect DW_FORM_data2 0x105
  00588d:     20  = 0x28 (DW_TAG_enumerator)
  00588e:       DW_AT_name kXBARA1_InputIomuxXbarInout06
  0058ac:       DW_AT_const_value indirect DW_FORM_data2 0x106
  0058af:     20  = 0x28 (DW_TAG_enumerator)
  0058b0:       DW_AT_name kXBARA1_InputIomuxXbarInout07
  0058ce:       DW_AT_const_value indirect DW_FORM_data2 0x107
  0058d1:     20  = 0x28 (DW_TAG_enumerator)
  0058d2:       DW_AT_name kXBARA1_InputIomuxXbarInout08
  0058f0:       DW_AT_const_value indirect DW_FORM_data2 0x108
  0058f3:     20  = 0x28 (DW_TAG_enumerator)
  0058f4:       DW_AT_name kXBARA1_InputIomuxXbarInout09
  005912:       DW_AT_const_value indirect DW_FORM_data2 0x109
  005915:     20  = 0x28 (DW_TAG_enumerator)
  005916:       DW_AT_name kXBARA1_InputIomuxXbarInout10
  005934:       DW_AT_const_value indirect DW_FORM_data2 0x10a
  005937:     20  = 0x28 (DW_TAG_enumerator)
  005938:       DW_AT_name kXBARA1_InputIomuxXbarInout11
  005956:       DW_AT_const_value indirect DW_FORM_data2 0x10b
  005959:     20  = 0x28 (DW_TAG_enumerator)
  00595a:       DW_AT_name kXBARA1_InputIomuxXbarInout12
  005978:       DW_AT_const_value indirect DW_FORM_data2 0x10c
  00597b:     20  = 0x28 (DW_TAG_enumerator)
  00597c:       DW_AT_name kXBARA1_InputIomuxXbarInout13
  00599a:       DW_AT_const_value indirect DW_FORM_data2 0x10d
  00599d:     20  = 0x28 (DW_TAG_enumerator)
  00599e:       DW_AT_name kXBARA1_InputIomuxXbarInout14
  0059bc:       DW_AT_const_value indirect DW_FORM_data2 0x10e
  0059bf:     20  = 0x28 (DW_TAG_enumerator)
  0059c0:       DW_AT_name kXBARA1_InputIomuxXbarInout15
  0059de:       DW_AT_const_value indirect DW_FORM_data2 0x10f
  0059e1:     20  = 0x28 (DW_TAG_enumerator)
  0059e2:       DW_AT_name kXBARA1_InputIomuxXbarInout16
  005a00:       DW_AT_const_value indirect DW_FORM_data2 0x110
  005a03:     20  = 0x28 (DW_TAG_enumerator)
  005a04:       DW_AT_name kXBARA1_InputIomuxXbarInout17
  005a22:       DW_AT_const_value indirect DW_FORM_data2 0x111
  005a25:     20  = 0x28 (DW_TAG_enumerator)
  005a26:       DW_AT_name kXBARA1_InputIomuxXbarInout18
  005a44:       DW_AT_const_value indirect DW_FORM_data2 0x112
  005a47:     20  = 0x28 (DW_TAG_enumerator)
  005a48:       DW_AT_name kXBARA1_InputIomuxXbarInout19
  005a66:       DW_AT_const_value indirect DW_FORM_data2 0x113
  005a69:     20  = 0x28 (DW_TAG_enumerator)
  005a6a:       DW_AT_name kXBARA1_InputIomuxXbarIn20
  005a85:       DW_AT_const_value indirect DW_FORM_data2 0x114
  005a88:     20  = 0x28 (DW_TAG_enumerator)
  005a89:       DW_AT_name kXBARA1_InputIomuxXbarIn21
  005aa4:       DW_AT_const_value indirect DW_FORM_data2 0x115
  005aa7:     20  = 0x28 (DW_TAG_enumerator)
  005aa8:       DW_AT_name kXBARA1_InputIomuxXbarIn22
  005ac3:       DW_AT_const_value indirect DW_FORM_data2 0x116
  005ac6:     20  = 0x28 (DW_TAG_enumerator)
  005ac7:       DW_AT_name kXBARA1_InputIomuxXbarIn23
  005ae2:       DW_AT_const_value indirect DW_FORM_data2 0x117
  005ae5:     20  = 0x28 (DW_TAG_enumerator)
  005ae6:       DW_AT_name kXBARA1_InputIomuxXbarIn24
  005b01:       DW_AT_const_value indirect DW_FORM_data2 0x118
  005b04:     20  = 0x28 (DW_TAG_enumerator)
  005b05:       DW_AT_name kXBARA1_InputIomuxXbarIn25
  005b20:       DW_AT_const_value indirect DW_FORM_data2 0x119
  005b23:     20  = 0x28 (DW_TAG_enumerator)
  005b24:       DW_AT_name kXBARA1_InputAcmp1Out
  005b3a:       DW_AT_const_value indirect DW_FORM_data2 0x11a
  005b3d:     20  = 0x28 (DW_TAG_enumerator)
  005b3e:       DW_AT_name kXBARA1_InputAcmp2Out
  005b54:       DW_AT_const_value indirect DW_FORM_data2 0x11b
  005b57:     20  = 0x28 (DW_TAG_enumerator)
  005b58:       DW_AT_name kXBARA1_InputAcmp3Out
  005b6e:       DW_AT_const_value indirect DW_FORM_data2 0x11c
  005b71:     20  = 0x28 (DW_TAG_enumerator)
  005b72:       DW_AT_name kXBARA1_InputAcmp4Out
  005b88:       DW_AT_const_value indirect DW_FORM_data2 0x11d
  005b8b:     20  = 0x28 (DW_TAG_enumerator)
  005b8c:       DW_AT_name kXBARA1_InputRESERVED30
  005ba4:       DW_AT_const_value indirect DW_FORM_data2 0x11e
  005ba7:     20  = 0x28 (DW_TAG_enumerator)
  005ba8:       DW_AT_name kXBARA1_InputRESERVED31
  005bc0:       DW_AT_const_value indirect DW_FORM_data2 0x11f
  005bc3:     20  = 0x28 (DW_TAG_enumerator)
  005bc4:       DW_AT_name kXBARA1_InputQtimer3Tmr0Output
  005be3:       DW_AT_const_value indirect DW_FORM_data2 0x120
  005be6:     20  = 0x28 (DW_TAG_enumerator)
  005be7:       DW_AT_name kXBARA1_InputQtimer3Tmr1Output
  005c06:       DW_AT_const_value indirect DW_FORM_data2 0x121
  005c09:     20  = 0x28 (DW_TAG_enumerator)
  005c0a:       DW_AT_name kXBARA1_InputQtimer3Tmr2Output
  005c29:       DW_AT_const_value indirect DW_FORM_data2 0x122
  005c2c:     20  = 0x28 (DW_TAG_enumerator)
  005c2d:       DW_AT_name kXBARA1_InputQtimer3Tmr3Output
  005c4c:       DW_AT_const_value indirect DW_FORM_data2 0x123
  005c4f:     20  = 0x28 (DW_TAG_enumerator)
  005c50:       DW_AT_name kXBARA1_InputQtimer4Tmr0Output
  005c6f:       DW_AT_const_value indirect DW_FORM_data2 0x124
  005c72:     20  = 0x28 (DW_TAG_enumerator)
  005c73:       DW_AT_name kXBARA1_InputQtimer4Tmr1Output
  005c92:       DW_AT_const_value indirect DW_FORM_data2 0x125
  005c95:     20  = 0x28 (DW_TAG_enumerator)
  005c96:       DW_AT_name kXBARA1_InputQtimer4Tmr2Output
  005cb5:       DW_AT_const_value indirect DW_FORM_data2 0x126
  005cb8:     20  = 0x28 (DW_TAG_enumerator)
  005cb9:       DW_AT_name kXBARA1_InputQtimer4Tmr3Output
  005cd8:       DW_AT_const_value indirect DW_FORM_data2 0x127
  005cdb:     20  = 0x28 (DW_TAG_enumerator)
  005cdc:       DW_AT_name kXBARA1_InputFlexpwm1Pwm1OutTrig01
  005cff:       DW_AT_const_value indirect DW_FORM_data2 0x128
  005d02:     20  = 0x28 (DW_TAG_enumerator)
  005d03:       DW_AT_name kXBARA1_InputFlexpwm1Pwm2OutTrig01
  005d26:       DW_AT_const_value indirect DW_FORM_data2 0x129
  005d29:     20  = 0x28 (DW_TAG_enumerator)
  005d2a:       DW_AT_name kXBARA1_InputFlexpwm1Pwm3OutTrig01
  005d4d:       DW_AT_const_value indirect DW_FORM_data2 0x12a
  005d50:     20  = 0x28 (DW_TAG_enumerator)
  005d51:       DW_AT_name kXBARA1_InputFlexpwm1Pwm4OutTrig01
  005d74:       DW_AT_const_value indirect DW_FORM_data2 0x12b
  005d77:     20  = 0x28 (DW_TAG_enumerator)
  005d78:       DW_AT_name kXBARA1_InputFlexpwm2Pwm1OutTrig01
  005d9b:       DW_AT_const_value indirect DW_FORM_data2 0x12c
  005d9e:     20  = 0x28 (DW_TAG_enumerator)
  005d9f:       DW_AT_name kXBARA1_InputFlexpwm2Pwm2OutTrig01
  005dc2:       DW_AT_const_value indirect DW_FORM_data2 0x12d
  005dc5:     20  = 0x28 (DW_TAG_enumerator)
  005dc6:       DW_AT_name kXBARA1_InputFlexpwm2Pwm3OutTrig01
  005de9:       DW_AT_const_value indirect DW_FORM_data2 0x12e
  005dec:     20  = 0x28 (DW_TAG_enumerator)
  005ded:       DW_AT_name kXBARA1_InputFlexpwm2Pwm4OutTrig01
  005e10:       DW_AT_const_value indirect DW_FORM_data2 0x12f
  005e13:     20  = 0x28 (DW_TAG_enumerator)
  005e14:       DW_AT_name kXBARA1_InputFlexpwm3Pwm1OutTrig01
  005e37:       DW_AT_const_value indirect DW_FORM_data2 0x130
  005e3a:     20  = 0x28 (DW_TAG_enumerator)
  005e3b:       DW_AT_name kXBARA1_InputFlexpwm3Pwm2OutTrig01
  005e5e:       DW_AT_const_value indirect DW_FORM_data2 0x131
  005e61:     20  = 0x28 (DW_TAG_enumerator)
  005e62:       DW_AT_name kXBARA1_InputFlexpwm3Pwm3OutTrig01
  005e85:       DW_AT_const_value indirect DW_FORM_data2 0x132
  005e88:     20  = 0x28 (DW_TAG_enumerator)
  005e89:       DW_AT_name kXBARA1_InputFlexpwm3Pwm4OutTrig01
  005eac:       DW_AT_const_value indirect DW_FORM_data2 0x133
  005eaf:     20  = 0x28 (DW_TAG_enumerator)
  005eb0:       DW_AT_name kXBARA1_InputFlexpwm4Pwm1OutTrig01
  005ed3:       DW_AT_const_value indirect DW_FORM_data2 0x134
  005ed6:     20  = 0x28 (DW_TAG_enumerator)
  005ed7:       DW_AT_name kXBARA1_InputFlexpwm4Pwm2OutTrig01
  005efa:       DW_AT_const_value indirect DW_FORM_data2 0x135
  005efd:     20  = 0x28 (DW_TAG_enumerator)
  005efe:       DW_AT_name kXBARA1_InputFlexpwm4Pwm3OutTrig01
  005f21:       DW_AT_const_value indirect DW_FORM_data2 0x136
  005f24:     20  = 0x28 (DW_TAG_enumerator)
  005f25:       DW_AT_name kXBARA1_InputFlexpwm4Pwm4OutTrig01
  005f48:       DW_AT_const_value indirect DW_FORM_data2 0x137
  005f4b:     20  = 0x28 (DW_TAG_enumerator)
  005f4c:       DW_AT_name kXBARA1_InputPitTrigger0
  005f65:       DW_AT_const_value indirect DW_FORM_data2 0x138
  005f68:     20  = 0x28 (DW_TAG_enumerator)
  005f69:       DW_AT_name kXBARA1_InputPitTrigger1
  005f82:       DW_AT_const_value indirect DW_FORM_data2 0x139
  005f85:     20  = 0x28 (DW_TAG_enumerator)
  005f86:       DW_AT_name kXBARA1_InputPitTrigger2
  005f9f:       DW_AT_const_value indirect DW_FORM_data2 0x13a
  005fa2:     20  = 0x28 (DW_TAG_enumerator)
  005fa3:       DW_AT_name kXBARA1_InputPitTrigger3
  005fbc:       DW_AT_const_value indirect DW_FORM_data2 0x13b
  005fbf:     20  = 0x28 (DW_TAG_enumerator)
  005fc0:       DW_AT_name kXBARA1_InputEnc1PosMatch
  005fda:       DW_AT_const_value indirect DW_FORM_data2 0x13c
  005fdd:     20  = 0x28 (DW_TAG_enumerator)
  005fde:       DW_AT_name kXBARA1_InputEnc2PosMatch
  005ff8:       DW_AT_const_value indirect DW_FORM_data2 0x13d
  005ffb:     20  = 0x28 (DW_TAG_enumerator)
  005ffc:       DW_AT_name kXBARA1_InputEnc3PosMatch
  006016:       DW_AT_const_value indirect DW_FORM_data2 0x13e
  006019:     20  = 0x28 (DW_TAG_enumerator)
  00601a:       DW_AT_name kXBARA1_InputEnc4PosMatch
  006034:       DW_AT_const_value indirect DW_FORM_data2 0x13f
  006037:     20  = 0x28 (DW_TAG_enumerator)
  006038:       DW_AT_name kXBARA1_InputDmaDone0
  00604e:       DW_AT_const_value indirect DW_FORM_data2 0x140
  006051:     20  = 0x28 (DW_TAG_enumerator)
  006052:       DW_AT_name kXBARA1_InputDmaDone1
  006068:       DW_AT_const_value indirect DW_FORM_data2 0x141
  00606b:     20  = 0x28 (DW_TAG_enumerator)
  00606c:       DW_AT_name kXBARA1_InputDmaDone2
  006082:       DW_AT_const_value indirect DW_FORM_data2 0x142
  006085:     20  = 0x28 (DW_TAG_enumerator)
  006086:       DW_AT_name kXBARA1_InputDmaDone3
  00609c:       DW_AT_const_value indirect DW_FORM_data2 0x143
  00609f:     20  = 0x28 (DW_TAG_enumerator)
  0060a0:       DW_AT_name kXBARA1_InputDmaDone4
  0060b6:       DW_AT_const_value indirect DW_FORM_data2 0x144
  0060b9:     20  = 0x28 (DW_TAG_enumerator)
  0060ba:       DW_AT_name kXBARA1_InputDmaDone5
  0060d0:       DW_AT_const_value indirect DW_FORM_data2 0x145
  0060d3:     20  = 0x28 (DW_TAG_enumerator)
  0060d4:       DW_AT_name kXBARA1_InputDmaDone6
  0060ea:       DW_AT_const_value indirect DW_FORM_data2 0x146
  0060ed:     20  = 0x28 (DW_TAG_enumerator)
  0060ee:       DW_AT_name kXBARA1_InputDmaDone7
  006104:       DW_AT_const_value indirect DW_FORM_data2 0x147
  006107:     20  = 0x28 (DW_TAG_enumerator)
  006108:       DW_AT_name kXBARA1_InputAoi1Out0
  00611e:       DW_AT_const_value indirect DW_FORM_data2 0x148
  006121:     20  = 0x28 (DW_TAG_enumerator)
  006122:       DW_AT_name kXBARA1_InputAoi1Out1
  006138:       DW_AT_const_value indirect DW_FORM_data2 0x149
  00613b:     20  = 0x28 (DW_TAG_enumerator)
  00613c:       DW_AT_name kXBARA1_InputAoi1Out2
  006152:       DW_AT_const_value indirect DW_FORM_data2 0x14a
  006155:     20  = 0x28 (DW_TAG_enumerator)
  006156:       DW_AT_name kXBARA1_InputAoi1Out3
  00616c:       DW_AT_const_value indirect DW_FORM_data2 0x14b
  00616f:     20  = 0x28 (DW_TAG_enumerator)
  006170:       DW_AT_name kXBARA1_InputAoi2Out0
  006186:       DW_AT_const_value indirect DW_FORM_data2 0x14c
  006189:     20  = 0x28 (DW_TAG_enumerator)
  00618a:       DW_AT_name kXBARA1_InputAoi2Out1
  0061a0:       DW_AT_const_value indirect DW_FORM_data2 0x14d
  0061a3:     20  = 0x28 (DW_TAG_enumerator)
  0061a4:       DW_AT_name kXBARA1_InputAoi2Out2
  0061ba:       DW_AT_const_value indirect DW_FORM_data2 0x14e
  0061bd:     20  = 0x28 (DW_TAG_enumerator)
  0061be:       DW_AT_name kXBARA1_InputAoi2Out3
  0061d4:       DW_AT_const_value indirect DW_FORM_data2 0x14f
  0061d7:     20  = 0x28 (DW_TAG_enumerator)
  0061d8:       DW_AT_name kXBARA1_InputAdcEtcXbar0Coco0
  0061f6:       DW_AT_const_value indirect DW_FORM_data2 0x150
  0061f9:     20  = 0x28 (DW_TAG_enumerator)
  0061fa:       DW_AT_name kXBARA1_InputAdcEtcXbar0Coco1
  006218:       DW_AT_const_value indirect DW_FORM_data2 0x151
  00621b:     20  = 0x28 (DW_TAG_enumerator)
  00621c:       DW_AT_name kXBARA1_InputAdcEtcXbar0Coco2
  00623a:       DW_AT_const_value indirect DW_FORM_data2 0x152
  00623d:     20  = 0x28 (DW_TAG_enumerator)
  00623e:       DW_AT_name kXBARA1_InputAdcEtcXbar0Coco3
  00625c:       DW_AT_const_value indirect DW_FORM_data2 0x153
  00625f:     20  = 0x28 (DW_TAG_enumerator)
  006260:       DW_AT_name kXBARA1_InputAdcEtcXbar1Coco0
  00627e:       DW_AT_const_value indirect DW_FORM_data2 0x154
  006281:     20  = 0x28 (DW_TAG_enumerator)
  006282:       DW_AT_name kXBARA1_InputAdcEtcXbar1Coco1
  0062a0:       DW_AT_const_value indirect DW_FORM_data2 0x155
  0062a3:     20  = 0x28 (DW_TAG_enumerator)
  0062a4:       DW_AT_name kXBARA1_InputAdcEtcXbar1Coco2
  0062c2:       DW_AT_const_value indirect DW_FORM_data2 0x156
  0062c5:     20  = 0x28 (DW_TAG_enumerator)
  0062c6:       DW_AT_name kXBARA1_InputAdcEtcXbar1Coco3
  0062e4:       DW_AT_const_value indirect DW_FORM_data2 0x157
  0062e7:     20  = 0x28 (DW_TAG_enumerator)
  0062e8:       DW_AT_name kXBARB2_InputLogicLow
  0062fe:       DW_AT_const_value indirect DW_FORM_data2 0x200
  006301:     20  = 0x28 (DW_TAG_enumerator)
  006302:       DW_AT_name kXBARB2_InputLogicHigh
  006319:       DW_AT_const_value indirect DW_FORM_data2 0x201
  00631c:     20  = 0x28 (DW_TAG_enumerator)
  00631d:       DW_AT_name kXBARB2_InputRESERVED2
  006334:       DW_AT_const_value indirect DW_FORM_data2 0x202
  006337:     20  = 0x28 (DW_TAG_enumerator)
  006338:       DW_AT_name kXBARB2_InputRESERVED3
  00634f:       DW_AT_const_value indirect DW_FORM_data2 0x203
  006352:     20  = 0x28 (DW_TAG_enumerator)
  006353:       DW_AT_name kXBARB2_InputRESERVED4
  00636a:       DW_AT_const_value indirect DW_FORM_data2 0x204
  00636d:     20  = 0x28 (DW_TAG_enumerator)
  00636e:       DW_AT_name kXBARB2_InputRESERVED5
  006385:       DW_AT_const_value indirect DW_FORM_data2 0x205
  006388:     20  = 0x28 (DW_TAG_enumerator)
  006389:       DW_AT_name kXBARB2_InputAcmp1Out
  00639f:       DW_AT_const_value indirect DW_FORM_data2 0x206
  0063a2:     20  = 0x28 (DW_TAG_enumerator)
  0063a3:       DW_AT_name kXBARB2_InputAcmp2Out
  0063b9:       DW_AT_const_value indirect DW_FORM_data2 0x207
  0063bc:     20  = 0x28 (DW_TAG_enumerator)
  0063bd:       DW_AT_name kXBARB2_InputAcmp3Out
  0063d3:       DW_AT_const_value indirect DW_FORM_data2 0x208
  0063d6:     20  = 0x28 (DW_TAG_enumerator)
  0063d7:       DW_AT_name kXBARB2_InputAcmp4Out
  0063ed:       DW_AT_const_value indirect DW_FORM_data2 0x209
  0063f0:     20  = 0x28 (DW_TAG_enumerator)
  0063f1:       DW_AT_name kXBARB2_InputRESERVED10
  006409:       DW_AT_const_value indirect DW_FORM_data2 0x20a
  00640c:     20  = 0x28 (DW_TAG_enumerator)
  00640d:       DW_AT_name kXBARB2_InputRESERVED11
  006425:       DW_AT_const_value indirect DW_FORM_data2 0x20b
  006428:     20  = 0x28 (DW_TAG_enumerator)
  006429:       DW_AT_name kXBARB2_InputQtimer3Tmr0Output
  006448:       DW_AT_const_value indirect DW_FORM_data2 0x20c
  00644b:     20  = 0x28 (DW_TAG_enumerator)
  00644c:       DW_AT_name kXBARB2_InputQtimer3Tmr1Output
  00646b:       DW_AT_const_value indirect DW_FORM_data2 0x20d
  00646e:     20  = 0x28 (DW_TAG_enumerator)
  00646f:       DW_AT_name kXBARB2_InputQtimer3Tmr2Output
  00648e:       DW_AT_const_value indirect DW_FORM_data2 0x20e
  006491:     20  = 0x28 (DW_TAG_enumerator)
  006492:       DW_AT_name kXBARB2_InputQtimer3Tmr3Output
  0064b1:       DW_AT_const_value indirect DW_FORM_data2 0x20f
  0064b4:     20  = 0x28 (DW_TAG_enumerator)
  0064b5:       DW_AT_name kXBARB2_InputQtimer4Tmr0Output
  0064d4:       DW_AT_const_value indirect DW_FORM_data2 0x210
  0064d7:     20  = 0x28 (DW_TAG_enumerator)
  0064d8:       DW_AT_name kXBARB2_InputQtimer4Tmr1Output
  0064f7:       DW_AT_const_value indirect DW_FORM_data2 0x211
  0064fa:     20  = 0x28 (DW_TAG_enumerator)
  0064fb:       DW_AT_name kXBARB2_InputQtimer4Tmr2Output
  00651a:       DW_AT_const_value indirect DW_FORM_data2 0x212
  00651d:     20  = 0x28 (DW_TAG_enumerator)
  00651e:       DW_AT_name kXBARB2_InputQtimer4Tmr3Output
  00653d:       DW_AT_const_value indirect DW_FORM_data2 0x213
  006540:     20  = 0x28 (DW_TAG_enumerator)
  006541:       DW_AT_name kXBARB2_InputFlexpwm1Pwm1OutTrig01
  006564:       DW_AT_const_value indirect DW_FORM_data2 0x214
  006567:     20  = 0x28 (DW_TAG_enumerator)
  006568:       DW_AT_name kXBARB2_InputFlexpwm1Pwm2OutTrig01
  00658b:       DW_AT_const_value indirect DW_FORM_data2 0x215
  00658e:     20  = 0x28 (DW_TAG_enumerator)
  00658f:       DW_AT_name kXBARB2_InputFlexpwm1Pwm3OutTrig01
  0065b2:       DW_AT_const_value indirect DW_FORM_data2 0x216
  0065b5:     20  = 0x28 (DW_TAG_enumerator)
  0065b6:       DW_AT_name kXBARB2_InputFlexpwm1Pwm4OutTrig01
  0065d9:       DW_AT_const_value indirect DW_FORM_data2 0x217
  0065dc:     20  = 0x28 (DW_TAG_enumerator)
  0065dd:       DW_AT_name kXBARB2_InputFlexpwm2Pwm1OutTrig01
  006600:       DW_AT_const_value indirect DW_FORM_data2 0x218
  006603:     20  = 0x28 (DW_TAG_enumerator)
  006604:       DW_AT_name kXBARB2_InputFlexpwm2Pwm2OutTrig01
  006627:       DW_AT_const_value indirect DW_FORM_data2 0x219
  00662a:     20  = 0x28 (DW_TAG_enumerator)
  00662b:       DW_AT_name kXBARB2_InputFlexpwm2Pwm3OutTrig01
  00664e:       DW_AT_const_value indirect DW_FORM_data2 0x21a
  006651:     20  = 0x28 (DW_TAG_enumerator)
  006652:       DW_AT_name kXBARB2_InputFlexpwm2Pwm4OutTrig01
  006675:       DW_AT_const_value indirect DW_FORM_data2 0x21b
  006678:     20  = 0x28 (DW_TAG_enumerator)
  006679:       DW_AT_name kXBARB2_InputFlexpwm3Pwm1OutTrig01
  00669c:       DW_AT_const_value indirect DW_FORM_data2 0x21c
  00669f:     20  = 0x28 (DW_TAG_enumerator)
  0066a0:       DW_AT_name kXBARB2_InputFlexpwm3Pwm2OutTrig01
  0066c3:       DW_AT_const_value indirect DW_FORM_data2 0x21d
  0066c6:     20  = 0x28 (DW_TAG_enumerator)
  0066c7:       DW_AT_name kXBARB2_InputFlexpwm3Pwm3OutTrig01
  0066ea:       DW_AT_const_value indirect DW_FORM_data2 0x21e
  0066ed:     20  = 0x28 (DW_TAG_enumerator)
  0066ee:       DW_AT_name kXBARB2_InputFlexpwm3Pwm4OutTrig01
  006711:       DW_AT_const_value indirect DW_FORM_data2 0x21f
  006714:     20  = 0x28 (DW_TAG_enumerator)
  006715:       DW_AT_name kXBARB2_InputFlexpwm4Pwm1OutTrig01
  006738:       DW_AT_const_value indirect DW_FORM_data2 0x220
  00673b:     20  = 0x28 (DW_TAG_enumerator)
  00673c:       DW_AT_name kXBARB2_InputFlexpwm4Pwm2OutTrig01
  00675f:       DW_AT_const_value indirect DW_FORM_data2 0x221
  006762:     20  = 0x28 (DW_TAG_enumerator)
  006763:       DW_AT_name kXBARB2_InputFlexpwm4Pwm3OutTrig01
  006786:       DW_AT_const_value indirect DW_FORM_data2 0x222
  006789:     20  = 0x28 (DW_TAG_enumerator)
  00678a:       DW_AT_name kXBARB2_InputFlexpwm4Pwm4OutTrig01
  0067ad:       DW_AT_const_value indirect DW_FORM_data2 0x223
  0067b0:     20  = 0x28 (DW_TAG_enumerator)
  0067b1:       DW_AT_name kXBARB2_InputPitTrigger0
  0067ca:       DW_AT_const_value indirect DW_FORM_data2 0x224
  0067cd:     20  = 0x28 (DW_TAG_enumerator)
  0067ce:       DW_AT_name kXBARB2_InputPitTrigger1
  0067e7:       DW_AT_const_value indirect DW_FORM_data2 0x225
  0067ea:     20  = 0x28 (DW_TAG_enumerator)
  0067eb:       DW_AT_name kXBARB2_InputAdcEtcXbar0Coco0
  006809:       DW_AT_const_value indirect DW_FORM_data2 0x226
  00680c:     20  = 0x28 (DW_TAG_enumerator)
  00680d:       DW_AT_name kXBARB2_InputAdcEtcXbar0Coco1
  00682b:       DW_AT_const_value indirect DW_FORM_data2 0x227
  00682e:     20  = 0x28 (DW_TAG_enumerator)
  00682f:       DW_AT_name kXBARB2_InputAdcEtcXbar0Coco2
  00684d:       DW_AT_const_value indirect DW_FORM_data2 0x228
  006850:     20  = 0x28 (DW_TAG_enumerator)
  006851:       DW_AT_name kXBARB2_InputAdcEtcXbar0Coco3
  00686f:       DW_AT_const_value indirect DW_FORM_data2 0x229
  006872:     20  = 0x28 (DW_TAG_enumerator)
  006873:       DW_AT_name kXBARB2_InputAdcEtcXbar1Coco0
  006891:       DW_AT_const_value indirect DW_FORM_data2 0x22a
  006894:     20  = 0x28 (DW_TAG_enumerator)
  006895:       DW_AT_name kXBARB2_InputAdcEtcXbar1Coco1
  0068b3:       DW_AT_const_value indirect DW_FORM_data2 0x22b
  0068b6:     20  = 0x28 (DW_TAG_enumerator)
  0068b7:       DW_AT_name kXBARB2_InputAdcEtcXbar1Coco2
  0068d5:       DW_AT_const_value indirect DW_FORM_data2 0x22c
  0068d8:     20  = 0x28 (DW_TAG_enumerator)
  0068d9:       DW_AT_name kXBARB2_InputAdcEtcXbar1Coco3
  0068f7:       DW_AT_const_value indirect DW_FORM_data2 0x22d
  0068fa:     20  = 0x28 (DW_TAG_enumerator)
  0068fb:       DW_AT_name kXBARB2_InputEnc1PosMatch
  006915:       DW_AT_const_value indirect DW_FORM_data2 0x22e
  006918:     20  = 0x28 (DW_TAG_enumerator)
  006919:       DW_AT_name kXBARB2_InputEnc2PosMatch
  006933:       DW_AT_const_value indirect DW_FORM_data2 0x22f
  006936:     20  = 0x28 (DW_TAG_enumerator)
  006937:       DW_AT_name kXBARB2_InputEnc3PosMatch
  006951:       DW_AT_const_value indirect DW_FORM_data2 0x230
  006954:     20  = 0x28 (DW_TAG_enumerator)
  006955:       DW_AT_name kXBARB2_InputEnc4PosMatch
  00696f:       DW_AT_const_value indirect DW_FORM_data2 0x231
  006972:     20  = 0x28 (DW_TAG_enumerator)
  006973:       DW_AT_name kXBARB2_InputDmaDone0
  006989:       DW_AT_const_value indirect DW_FORM_data2 0x232
  00698c:     20  = 0x28 (DW_TAG_enumerator)
  00698d:       DW_AT_name kXBARB2_InputDmaDone1
  0069a3:       DW_AT_const_value indirect DW_FORM_data2 0x233
  0069a6:     20  = 0x28 (DW_TAG_enumerator)
  0069a7:       DW_AT_name kXBARB2_InputDmaDone2
  0069bd:       DW_AT_const_value indirect DW_FORM_data2 0x234
  0069c0:     20  = 0x28 (DW_TAG_enumerator)
  0069c1:       DW_AT_name kXBARB2_InputDmaDone3
  0069d7:       DW_AT_const_value indirect DW_FORM_data2 0x235
  0069da:     20  = 0x28 (DW_TAG_enumerator)
  0069db:       DW_AT_name kXBARB2_InputDmaDone4
  0069f1:       DW_AT_const_value indirect DW_FORM_data2 0x236
  0069f4:     20  = 0x28 (DW_TAG_enumerator)
  0069f5:       DW_AT_name kXBARB2_InputDmaDone5
  006a0b:       DW_AT_const_value indirect DW_FORM_data2 0x237
  006a0e:     20  = 0x28 (DW_TAG_enumerator)
  006a0f:       DW_AT_name kXBARB2_InputDmaDone6
  006a25:       DW_AT_const_value indirect DW_FORM_data2 0x238
  006a28:     20  = 0x28 (DW_TAG_enumerator)
  006a29:       DW_AT_name kXBARB2_InputDmaDone7
  006a3f:       DW_AT_const_value indirect DW_FORM_data2 0x239
  006a42:     20  = 0x28 (DW_TAG_enumerator)
  006a43:       DW_AT_name kXBARB3_InputLogicLow
  006a59:       DW_AT_const_value indirect DW_FORM_data2 0x300
  006a5c:     20  = 0x28 (DW_TAG_enumerator)
  006a5d:       DW_AT_name kXBARB3_InputLogicHigh
  006a74:       DW_AT_const_value indirect DW_FORM_data2 0x301
  006a77:     20  = 0x28 (DW_TAG_enumerator)
  006a78:       DW_AT_name kXBARB3_InputRESERVED2
  006a8f:       DW_AT_const_value indirect DW_FORM_data2 0x302
  006a92:     20  = 0x28 (DW_TAG_enumerator)
  006a93:       DW_AT_name kXBARB3_InputRESERVED3
  006aaa:       DW_AT_const_value indirect DW_FORM_data2 0x303
  006aad:     20  = 0x28 (DW_TAG_enumerator)
  006aae:       DW_AT_name kXBARB3_InputRESERVED4
  006ac5:       DW_AT_const_value indirect DW_FORM_data2 0x304
  006ac8:     20  = 0x28 (DW_TAG_enumerator)
  006ac9:       DW_AT_name kXBARB3_InputRESERVED5
  006ae0:       DW_AT_const_value indirect DW_FORM_data2 0x305
  006ae3:     20  = 0x28 (DW_TAG_enumerator)
  006ae4:       DW_AT_name kXBARB3_InputAcmp1Out
  006afa:       DW_AT_const_value indirect DW_FORM_data2 0x306
  006afd:     20  = 0x28 (DW_TAG_enumerator)
  006afe:       DW_AT_name kXBARB3_InputAcmp2Out
  006b14:       DW_AT_const_value indirect DW_FORM_data2 0x307
  006b17:     20  = 0x28 (DW_TAG_enumerator)
  006b18:       DW_AT_name kXBARB3_InputAcmp3Out
  006b2e:       DW_AT_const_value indirect DW_FORM_data2 0x308
  006b31:     20  = 0x28 (DW_TAG_enumerator)
  006b32:       DW_AT_name kXBARB3_InputAcmp4Out
  006b48:       DW_AT_const_value indirect DW_FORM_data2 0x309
  006b4b:     20  = 0x28 (DW_TAG_enumerator)
  006b4c:       DW_AT_name kXBARB3_InputRESERVED10
  006b64:       DW_AT_const_value indirect DW_FORM_data2 0x30a
  006b67:     20  = 0x28 (DW_TAG_enumerator)
  006b68:       DW_AT_name kXBARB3_InputRESERVED11
  006b80:       DW_AT_const_value indirect DW_FORM_data2 0x30b
  006b83:     20  = 0x28 (DW_TAG_enumerator)
  006b84:       DW_AT_name kXBARB3_InputQtimer3Tmr0Output
  006ba3:       DW_AT_const_value indirect DW_FORM_data2 0x30c
  006ba6:     20  = 0x28 (DW_TAG_enumerator)
  006ba7:       DW_AT_name kXBARB3_InputQtimer3Tmr1Output
  006bc6:       DW_AT_const_value indirect DW_FORM_data2 0x30d
  006bc9:     20  = 0x28 (DW_TAG_enumerator)
  006bca:       DW_AT_name kXBARB3_InputQtimer3Tmr2Output
  006be9:       DW_AT_const_value indirect DW_FORM_data2 0x30e
  006bec:     20  = 0x28 (DW_TAG_enumerator)
  006bed:       DW_AT_name kXBARB3_InputQtimer3Tmr3Output
  006c0c:       DW_AT_const_value indirect DW_FORM_data2 0x30f
  006c0f:     20  = 0x28 (DW_TAG_enumerator)
  006c10:       DW_AT_name kXBARB3_InputQtimer4Tmr0Output
  006c2f:       DW_AT_const_value indirect DW_FORM_data2 0x310
  006c32:     20  = 0x28 (DW_TAG_enumerator)
  006c33:       DW_AT_name kXBARB3_InputQtimer4Tmr1Output
  006c52:       DW_AT_const_value indirect DW_FORM_data2 0x311
  006c55:     20  = 0x28 (DW_TAG_enumerator)
  006c56:       DW_AT_name kXBARB3_InputQtimer4Tmr2Output
  006c75:       DW_AT_const_value indirect DW_FORM_data2 0x312
  006c78:     20  = 0x28 (DW_TAG_enumerator)
  006c79:       DW_AT_name kXBARB3_InputQtimer4Tmr3Output
  006c98:       DW_AT_const_value indirect DW_FORM_data2 0x313
  006c9b:     20  = 0x28 (DW_TAG_enumerator)
  006c9c:       DW_AT_name kXBARB3_InputFlexpwm1Pwm1OutTrig01
  006cbf:       DW_AT_const_value indirect DW_FORM_data2 0x314
  006cc2:     20  = 0x28 (DW_TAG_enumerator)
  006cc3:       DW_AT_name kXBARB3_InputFlexpwm1Pwm2OutTrig01
  006ce6:       DW_AT_const_value indirect DW_FORM_data2 0x315
  006ce9:     20  = 0x28 (DW_TAG_enumerator)
  006cea:       DW_AT_name kXBARB3_InputFlexpwm1Pwm3OutTrig01
  006d0d:       DW_AT_const_value indirect DW_FORM_data2 0x316
  006d10:     20  = 0x28 (DW_TAG_enumerator)
  006d11:       DW_AT_name kXBARB3_InputFlexpwm1Pwm4OutTrig01
  006d34:       DW_AT_const_value indirect DW_FORM_data2 0x317
  006d37:     20  = 0x28 (DW_TAG_enumerator)
  006d38:       DW_AT_name kXBARB3_InputFlexpwm2Pwm1OutTrig01
  006d5b:       DW_AT_const_value indirect DW_FORM_data2 0x318
  006d5e:     20  = 0x28 (DW_TAG_enumerator)
  006d5f:       DW_AT_name kXBARB3_InputFlexpwm2Pwm2OutTrig01
  006d82:       DW_AT_const_value indirect DW_FORM_data2 0x319
  006d85:     20  = 0x28 (DW_TAG_enumerator)
  006d86:       DW_AT_name kXBARB3_InputFlexpwm2Pwm3OutTrig01
  006da9:       DW_AT_const_value indirect DW_FORM_data2 0x31a
  006dac:     20  = 0x28 (DW_TAG_enumerator)
  006dad:       DW_AT_name kXBARB3_InputFlexpwm2Pwm4OutTrig01
  006dd0:       DW_AT_const_value indirect DW_FORM_data2 0x31b
  006dd3:     20  = 0x28 (DW_TAG_enumerator)
  006dd4:       DW_AT_name kXBARB3_InputFlexpwm3Pwm1OutTrig01
  006df7:       DW_AT_const_value indirect DW_FORM_data2 0x31c
  006dfa:     20  = 0x28 (DW_TAG_enumerator)
  006dfb:       DW_AT_name kXBARB3_InputFlexpwm3Pwm2OutTrig01
  006e1e:       DW_AT_const_value indirect DW_FORM_data2 0x31d
  006e21:     20  = 0x28 (DW_TAG_enumerator)
  006e22:       DW_AT_name kXBARB3_InputFlexpwm3Pwm3OutTrig01
  006e45:       DW_AT_const_value indirect DW_FORM_data2 0x31e
  006e48:     20  = 0x28 (DW_TAG_enumerator)
  006e49:       DW_AT_name kXBARB3_InputFlexpwm3Pwm4OutTrig01
  006e6c:       DW_AT_const_value indirect DW_FORM_data2 0x31f
  006e6f:     20  = 0x28 (DW_TAG_enumerator)
  006e70:       DW_AT_name kXBARB3_InputFlexpwm4Pwm1OutTrig01
  006e93:       DW_AT_const_value indirect DW_FORM_data2 0x320
  006e96:     20  = 0x28 (DW_TAG_enumerator)
  006e97:       DW_AT_name kXBARB3_InputFlexpwm4Pwm2OutTrig01
  006eba:       DW_AT_const_value indirect DW_FORM_data2 0x321
  006ebd:     20  = 0x28 (DW_TAG_enumerator)
  006ebe:       DW_AT_name kXBARB3_InputFlexpwm4Pwm3OutTrig01
  006ee1:       DW_AT_const_value indirect DW_FORM_data2 0x322
  006ee4:     20  = 0x28 (DW_TAG_enumerator)
  006ee5:       DW_AT_name kXBARB3_InputFlexpwm4Pwm4OutTrig01
  006f08:       DW_AT_const_value indirect DW_FORM_data2 0x323
  006f0b:     20  = 0x28 (DW_TAG_enumerator)
  006f0c:       DW_AT_name kXBARB3_InputPitTrigger0
  006f25:       DW_AT_const_value indirect DW_FORM_data2 0x324
  006f28:     20  = 0x28 (DW_TAG_enumerator)
  006f29:       DW_AT_name kXBARB3_InputPitTrigger1
  006f42:       DW_AT_const_value indirect DW_FORM_data2 0x325
  006f45:     20  = 0x28 (DW_TAG_enumerator)
  006f46:       DW_AT_name kXBARB3_InputAdcEtcXbar0Coco0
  006f64:       DW_AT_const_value indirect DW_FORM_data2 0x326
  006f67:     20  = 0x28 (DW_TAG_enumerator)
  006f68:       DW_AT_name kXBARB3_InputAdcEtcXbar0Coco1
  006f86:       DW_AT_const_value indirect DW_FORM_data2 0x327
  006f89:     20  = 0x28 (DW_TAG_enumerator)
  006f8a:       DW_AT_name kXBARB3_InputAdcEtcXbar0Coco2
  006fa8:       DW_AT_const_value indirect DW_FORM_data2 0x328
  006fab:     20  = 0x28 (DW_TAG_enumerator)
  006fac:       DW_AT_name kXBARB3_InputAdcEtcXbar0Coco3
  006fca:       DW_AT_const_value indirect DW_FORM_data2 0x329
  006fcd:     20  = 0x28 (DW_TAG_enumerator)
  006fce:       DW_AT_name kXBARB3_InputAdcEtcXbar1Coco0
  006fec:       DW_AT_const_value indirect DW_FORM_data2 0x32a
  006fef:     20  = 0x28 (DW_TAG_enumerator)
  006ff0:       DW_AT_name kXBARB3_InputAdcEtcXbar1Coco1
  00700e:       DW_AT_const_value indirect DW_FORM_data2 0x32b
  007011:     20  = 0x28 (DW_TAG_enumerator)
  007012:       DW_AT_name kXBARB3_InputAdcEtcXbar1Coco2
  007030:       DW_AT_const_value indirect DW_FORM_data2 0x32c
  007033:     20  = 0x28 (DW_TAG_enumerator)
  007034:       DW_AT_name kXBARB3_InputAdcEtcXbar1Coco3
  007052:       DW_AT_const_value indirect DW_FORM_data2 0x32d
  007055:     20  = 0x28 (DW_TAG_enumerator)
  007056:       DW_AT_name kXBARB3_InputEnc1PosMatch
  007070:       DW_AT_const_value indirect DW_FORM_data2 0x32e
  007073:     20  = 0x28 (DW_TAG_enumerator)
  007074:       DW_AT_name kXBARB3_InputEnc2PosMatch
  00708e:       DW_AT_const_value indirect DW_FORM_data2 0x32f
  007091:     20  = 0x28 (DW_TAG_enumerator)
  007092:       DW_AT_name kXBARB3_InputEnc3PosMatch
  0070ac:       DW_AT_const_value indirect DW_FORM_data2 0x330
  0070af:     20  = 0x28 (DW_TAG_enumerator)
  0070b0:       DW_AT_name kXBARB3_InputEnc4PosMatch
  0070ca:       DW_AT_const_value indirect DW_FORM_data2 0x331
  0070cd:     20  = 0x28 (DW_TAG_enumerator)
  0070ce:       DW_AT_name kXBARB3_InputDmaDone0
  0070e4:       DW_AT_const_value indirect DW_FORM_data2 0x332
  0070e7:     20  = 0x28 (DW_TAG_enumerator)
  0070e8:       DW_AT_name kXBARB3_InputDmaDone1
  0070fe:       DW_AT_const_value indirect DW_FORM_data2 0x333
  007101:     20  = 0x28 (DW_TAG_enumerator)
  007102:       DW_AT_name kXBARB3_InputDmaDone2
  007118:       DW_AT_const_value indirect DW_FORM_data2 0x334
  00711b:     20  = 0x28 (DW_TAG_enumerator)
  00711c:       DW_AT_name kXBARB3_InputDmaDone3
  007132:       DW_AT_const_value indirect DW_FORM_data2 0x335
  007135:     20  = 0x28 (DW_TAG_enumerator)
  007136:       DW_AT_name kXBARB3_InputDmaDone4
  00714c:       DW_AT_const_value indirect DW_FORM_data2 0x336
  00714f:     20  = 0x28 (DW_TAG_enumerator)
  007150:       DW_AT_name kXBARB3_InputDmaDone5
  007166:       DW_AT_const_value indirect DW_FORM_data2 0x337
  007169:     20  = 0x28 (DW_TAG_enumerator)
  00716a:       DW_AT_name kXBARB3_InputDmaDone6
  007180:       DW_AT_const_value indirect DW_FORM_data2 0x338
  007183:     20  = 0x28 (DW_TAG_enumerator)
  007184:       DW_AT_name kXBARB3_InputDmaDone7
  00719a:       DW_AT_const_value indirect DW_FORM_data2 0x339
  00719d:     0  null
  00719e:   80  = 0x16 (DW_TAG_typedef)
  00719f:     DW_AT_name xbar_input_signal_t
  0071b3:     DW_AT_type indirect DW_FORM_ref2 0x57be
  0071b6:     DW_AT_decl_file 0x1
  0071b7:     DW_AT_decl_line 0x44c
  0071b9:     DW_AT_decl_column 0x3
  0071ba:   18  = 0x4 (DW_TAG_enumeration_type)
  0071bb:     DW_AT_sibling 0x865d
  0071be:     DW_AT_name _xbar_output_signal
  0071d2:     DW_AT_byte_size 0x2
  0071d3:     20  = 0x28 (DW_TAG_enumerator)
  0071d4:       DW_AT_name kXBARA1_OutputDmaChMuxReq30
  0071f0:       DW_AT_const_value indirect DW_FORM_data2 0x100
  0071f3:     20  = 0x28 (DW_TAG_enumerator)
  0071f4:       DW_AT_name kXBARA1_OutputDmaChMuxReq31
  007210:       DW_AT_const_value indirect DW_FORM_data2 0x101
  007213:     20  = 0x28 (DW_TAG_enumerator)
  007214:       DW_AT_name kXBARA1_OutputDmaChMuxReq94
  007230:       DW_AT_const_value indirect DW_FORM_data2 0x102
  007233:     20  = 0x28 (DW_TAG_enumerator)
  007234:       DW_AT_name kXBARA1_OutputDmaChMuxReq95
  007250:       DW_AT_const_value indirect DW_FORM_data2 0x103
  007253:     20  = 0x28 (DW_TAG_enumerator)
  007254:       DW_AT_name kXBARA1_OutputIomuxXbarInout04
  007273:       DW_AT_const_value indirect DW_FORM_data2 0x104
  007276:     20  = 0x28 (DW_TAG_enumerator)
  007277:       DW_AT_name kXBARA1_OutputIomuxXbarInout05
  007296:       DW_AT_const_value indirect DW_FORM_data2 0x105
  007299:     20  = 0x28 (DW_TAG_enumerator)
  00729a:       DW_AT_name kXBARA1_OutputIomuxXbarInout06
  0072b9:       DW_AT_const_value indirect DW_FORM_data2 0x106
  0072bc:     20  = 0x28 (DW_TAG_enumerator)
  0072bd:       DW_AT_name kXBARA1_OutputIomuxXbarInout07
  0072dc:       DW_AT_const_value indirect DW_FORM_data2 0x107
  0072df:     20  = 0x28 (DW_TAG_enumerator)
  0072e0:       DW_AT_name kXBARA1_OutputIomuxXbarInout08
  0072ff:       DW_AT_const_value indirect DW_FORM_data2 0x108
  007302:     20  = 0x28 (DW_TAG_enumerator)
  007303:       DW_AT_name kXBARA1_OutputIomuxXbarInout09
  007322:       DW_AT_const_value indirect DW_FORM_data2 0x109
  007325:     20  = 0x28 (DW_TAG_enumerator)
  007326:       DW_AT_name kXBARA1_OutputIomuxXbarInout10
  007345:       DW_AT_const_value indirect DW_FORM_data2 0x10a
  007348:     20  = 0x28 (DW_TAG_enumerator)
  007349:       DW_AT_name kXBARA1_OutputIomuxXbarInout11
  007368:       DW_AT_const_value indirect DW_FORM_data2 0x10b
  00736b:     20  = 0x28 (DW_TAG_enumerator)
  00736c:       DW_AT_name kXBARA1_OutputIomuxXbarInout12
  00738b:       DW_AT_const_value indirect DW_FORM_data2 0x10c
  00738e:     20  = 0x28 (DW_TAG_enumerator)
  00738f:       DW_AT_name kXBARA1_OutputIomuxXbarInout13
  0073ae:       DW_AT_const_value indirect DW_FORM_data2 0x10d
  0073b1:     20  = 0x28 (DW_TAG_enumerator)
  0073b2:       DW_AT_name kXBARA1_OutputIomuxXbarInout14
  0073d1:       DW_AT_const_value indirect DW_FORM_data2 0x10e
  0073d4:     20  = 0x28 (DW_TAG_enumerator)
  0073d5:       DW_AT_name kXBARA1_OutputIomuxXbarInout15
  0073f4:       DW_AT_const_value indirect DW_FORM_data2 0x10f
  0073f7:     20  = 0x28 (DW_TAG_enumerator)
  0073f8:       DW_AT_name kXBARA1_OutputIomuxXbarInout16
  007417:       DW_AT_const_value indirect DW_FORM_data2 0x110
  00741a:     20  = 0x28 (DW_TAG_enumerator)
  00741b:       DW_AT_name kXBARA1_OutputIomuxXbarInout17
  00743a:       DW_AT_const_value indirect DW_FORM_data2 0x111
  00743d:     20  = 0x28 (DW_TAG_enumerator)
  00743e:       DW_AT_name kXBARA1_OutputIomuxXbarInout18
  00745d:       DW_AT_const_value indirect DW_FORM_data2 0x112
  007460:     20  = 0x28 (DW_TAG_enumerator)
  007461:       DW_AT_name kXBARA1_OutputIomuxXbarInout19
  007480:       DW_AT_const_value indirect DW_FORM_data2 0x113
  007483:     20  = 0x28 (DW_TAG_enumerator)
  007484:       DW_AT_name kXBARA1_OutputAcmp1Sample
  00749e:       DW_AT_const_value indirect DW_FORM_data2 0x114
  0074a1:     20  = 0x28 (DW_TAG_enumerator)
  0074a2:       DW_AT_name kXBARA1_OutputAcmp2Sample
  0074bc:       DW_AT_const_value indirect DW_FORM_data2 0x115
  0074bf:     20  = 0x28 (DW_TAG_enumerator)
  0074c0:       DW_AT_name kXBARA1_OutputAcmp3Sample
  0074da:       DW_AT_const_value indirect DW_FORM_data2 0x116
  0074dd:     20  = 0x28 (DW_TAG_enumerator)
  0074de:       DW_AT_name kXBARA1_OutputAcmp4Sample
  0074f8:       DW_AT_const_value indirect DW_FORM_data2 0x117
  0074fb:     20  = 0x28 (DW_TAG_enumerator)
  0074fc:       DW_AT_name kXBARA1_OutputRESERVED24
  007515:       DW_AT_const_value indirect DW_FORM_data2 0x118
  007518:     20  = 0x28 (DW_TAG_enumerator)
  007519:       DW_AT_name kXBARA1_OutputRESERVED25
  007532:       DW_AT_const_value indirect DW_FORM_data2 0x119
  007535:     20  = 0x28 (DW_TAG_enumerator)
  007536:       DW_AT_name kXBARA1_OutputFlexpwm1Exta0
  007552:       DW_AT_const_value indirect DW_FORM_data2 0x11a
  007555:     20  = 0x28 (DW_TAG_enumerator)
  007556:       DW_AT_name kXBARA1_OutputFlexpwm1Exta1
  007572:       DW_AT_const_value indirect DW_FORM_data2 0x11b
  007575:     20  = 0x28 (DW_TAG_enumerator)
  007576:       DW_AT_name kXBARA1_OutputFlexpwm1Exta2
  007592:       DW_AT_const_value indirect DW_FORM_data2 0x11c
  007595:     20  = 0x28 (DW_TAG_enumerator)
  007596:       DW_AT_name kXBARA1_OutputFlexpwm1Exta3
  0075b2:       DW_AT_const_value indirect DW_FORM_data2 0x11d
  0075b5:     20  = 0x28 (DW_TAG_enumerator)
  0075b6:       DW_AT_name kXBARA1_OutputFlexpwm1ExtSync0
  0075d5:       DW_AT_const_value indirect DW_FORM_data2 0x11e
  0075d8:     20  = 0x28 (DW_TAG_enumerator)
  0075d9:       DW_AT_name kXBARA1_OutputFlexpwm1ExtSync1
  0075f8:       DW_AT_const_value indirect DW_FORM_data2 0x11f
  0075fb:     20  = 0x28 (DW_TAG_enumerator)
  0075fc:       DW_AT_name kXBARA1_OutputFlexpwm1ExtSync2
  00761b:       DW_AT_const_value indirect DW_FORM_data2 0x120
  00761e:     20  = 0x28 (DW_TAG_enumerator)
  00761f:       DW_AT_name kXBARA1_OutputFlexpwm1ExtSync3
  00763e:       DW_AT_const_value indirect DW_FORM_data2 0x121
  007641:     20  = 0x28 (DW_TAG_enumerator)
  007642:       DW_AT_name kXBARA1_OutputFlexpwm1ExtClk
  00765f:       DW_AT_const_value indirect DW_FORM_data2 0x122
  007662:     20  = 0x28 (DW_TAG_enumerator)
  007663:       DW_AT_name kXBARA1_OutputFlexpwm1Fault0
  007680:       DW_AT_const_value indirect DW_FORM_data2 0x123
  007683:     20  = 0x28 (DW_TAG_enumerator)
  007684:       DW_AT_name kXBARA1_OutputFlexpwm1Fault1
  0076a1:       DW_AT_const_value indirect DW_FORM_data2 0x124
  0076a4:     20  = 0x28 (DW_TAG_enumerator)
  0076a5:       DW_AT_name kXBARA1_OutputFlexpwm1234Fault2
  0076c5:       DW_AT_const_value indirect DW_FORM_data2 0x125
  0076c8:     20  = 0x28 (DW_TAG_enumerator)
  0076c9:       DW_AT_name kXBARA1_OutputFlexpwm1234Fault3
  0076e9:       DW_AT_const_value indirect DW_FORM_data2 0x126
  0076ec:     20  = 0x28 (DW_TAG_enumerator)
  0076ed:       DW_AT_name kXBARA1_OutputFlexpwm1ExtForce
  00770c:       DW_AT_const_value indirect DW_FORM_data2 0x127
  00770f:     20  = 0x28 (DW_TAG_enumerator)
  007710:       DW_AT_name kXBARA1_OutputFlexpwm234Exta0
  00772e:       DW_AT_const_value indirect DW_FORM_data2 0x128
  007731:     20  = 0x28 (DW_TAG_enumerator)
  007732:       DW_AT_name kXBARA1_OutputFlexpwm234Exta1
  007750:       DW_AT_const_value indirect DW_FORM_data2 0x129
  007753:     20  = 0x28 (DW_TAG_enumerator)
  007754:       DW_AT_name kXBARA1_OutputFlexpwm234Exta2
  007772:       DW_AT_const_value indirect DW_FORM_data2 0x12a
  007775:     20  = 0x28 (DW_TAG_enumerator)
  007776:       DW_AT_name kXBARA1_OutputFlexpwm234Exta3
  007794:       DW_AT_const_value indirect DW_FORM_data2 0x12b
  007797:     20  = 0x28 (DW_TAG_enumerator)
  007798:       DW_AT_name kXBARA1_OutputFlexpwm2ExtSync0
  0077b7:       DW_AT_const_value indirect DW_FORM_data2 0x12c
  0077ba:     20  = 0x28 (DW_TAG_enumerator)
  0077bb:       DW_AT_name kXBARA1_OutputFlexpwm2ExtSync1
  0077da:       DW_AT_const_value indirect DW_FORM_data2 0x12d
  0077dd:     20  = 0x28 (DW_TAG_enumerator)
  0077de:       DW_AT_name kXBARA1_OutputFlexpwm2ExtSync2
  0077fd:       DW_AT_const_value indirect DW_FORM_data2 0x12e
  007800:     20  = 0x28 (DW_TAG_enumerator)
  007801:       DW_AT_name kXBARA1_OutputFlexpwm2ExtSync3
  007820:       DW_AT_const_value indirect DW_FORM_data2 0x12f
  007823:     20  = 0x28 (DW_TAG_enumerator)
  007824:       DW_AT_name kXBARA1_OutputFlexpwm234ExtClk
  007843:       DW_AT_const_value indirect DW_FORM_data2 0x130
  007846:     20  = 0x28 (DW_TAG_enumerator)
  007847:       DW_AT_name kXBARA1_OutputFlexpwm2Fault0
  007864:       DW_AT_const_value indirect DW_FORM_data2 0x131
  007867:     20  = 0x28 (DW_TAG_enumerator)
  007868:       DW_AT_name kXBARA1_OutputFlexpwm2Fault1
  007885:       DW_AT_const_value indirect DW_FORM_data2 0x132
  007888:     20  = 0x28 (DW_TAG_enumerator)
  007889:       DW_AT_name kXBARA1_OutputFlexpwm2ExtForce
  0078a8:       DW_AT_const_value indirect DW_FORM_data2 0x133
  0078ab:     20  = 0x28 (DW_TAG_enumerator)
  0078ac:       DW_AT_name kXBARA1_OutputFlexpwm3ExtSync0
  0078cb:       DW_AT_const_value indirect DW_FORM_data2 0x134
  0078ce:     20  = 0x28 (DW_TAG_enumerator)
  0078cf:       DW_AT_name kXBARA1_OutputFlexpwm3ExtSync1
  0078ee:       DW_AT_const_value indirect DW_FORM_data2 0x135
  0078f1:     20  = 0x28 (DW_TAG_enumerator)
  0078f2:       DW_AT_name kXBARA1_OutputFlexpwm3ExtSync2
  007911:       DW_AT_const_value indirect DW_FORM_data2 0x136
  007914:     20  = 0x28 (DW_TAG_enumerator)
  007915:       DW_AT_name kXBARA1_OutputFlexpwm3ExtSync3
  007934:       DW_AT_const_value indirect DW_FORM_data2 0x137
  007937:     20  = 0x28 (DW_TAG_enumerator)
  007938:       DW_AT_name kXBARA1_OutputFlexpwm3Fault0
  007955:       DW_AT_const_value indirect DW_FORM_data2 0x138
  007958:     20  = 0x28 (DW_TAG_enumerator)
  007959:       DW_AT_name kXBARA1_OutputFlexpwm3Fault1
  007976:       DW_AT_const_value indirect DW_FORM_data2 0x139
  007979:     20  = 0x28 (DW_TAG_enumerator)
  00797a:       DW_AT_name kXBARA1_OutputFlexpwm3ExtForce
  007999:       DW_AT_const_value indirect DW_FORM_data2 0x13a
  00799c:     20  = 0x28 (DW_TAG_enumerator)
  00799d:       DW_AT_name kXBARA1_OutputFlexpwm4ExtSync0
  0079bc:       DW_AT_const_value indirect DW_FORM_data2 0x13b
  0079bf:     20  = 0x28 (DW_TAG_enumerator)
  0079c0:       DW_AT_name kXBARA1_OutputFlexpwm4ExtSync1
  0079df:       DW_AT_const_value indirect DW_FORM_data2 0x13c
  0079e2:     20  = 0x28 (DW_TAG_enumerator)
  0079e3:       DW_AT_name kXBARA1_OutputFlexpwm4ExtSync2
  007a02:       DW_AT_const_value indirect DW_FORM_data2 0x13d
  007a05:     20  = 0x28 (DW_TAG_enumerator)
  007a06:       DW_AT_name kXBARA1_OutputFlexpwm4ExtSync3
  007a25:       DW_AT_const_value indirect DW_FORM_data2 0x13e
  007a28:     20  = 0x28 (DW_TAG_enumerator)
  007a29:       DW_AT_name kXBARA1_OutputFlexpwm4Fault0
  007a46:       DW_AT_const_value indirect DW_FORM_data2 0x13f
  007a49:     20  = 0x28 (DW_TAG_enumerator)
  007a4a:       DW_AT_name kXBARA1_OutputFlexpwm4Fault1
  007a67:       DW_AT_const_value indirect DW_FORM_data2 0x140
  007a6a:     20  = 0x28 (DW_TAG_enumerator)
  007a6b:       DW_AT_name kXBARA1_OutputFlexpwm4ExtForce
  007a8a:       DW_AT_const_value indirect DW_FORM_data2 0x141
  007a8d:     20  = 0x28 (DW_TAG_enumerator)
  007a8e:       DW_AT_name kXBARA1_OutputEnc1PhaseAInput
  007aac:       DW_AT_const_value indirect DW_FORM_data2 0x142
  007aaf:     20  = 0x28 (DW_TAG_enumerator)
  007ab0:       DW_AT_name kXBARA1_OutputEnc1PhaseBInput
  007ace:       DW_AT_const_value indirect DW_FORM_data2 0x143
  007ad1:     20  = 0x28 (DW_TAG_enumerator)
  007ad2:       DW_AT_name kXBARA1_OutputEnc1Index
  007aea:       DW_AT_const_value indirect DW_FORM_data2 0x144
  007aed:     20  = 0x28 (DW_TAG_enumerator)
  007aee:       DW_AT_name kXBARA1_OutputEnc1Home
  007b05:       DW_AT_const_value indirect DW_FORM_data2 0x145
  007b08:     20  = 0x28 (DW_TAG_enumerator)
  007b09:       DW_AT_name kXBARA1_OutputEnc1Trigger
  007b23:       DW_AT_const_value indirect DW_FORM_data2 0x146
  007b26:     20  = 0x28 (DW_TAG_enumerator)
  007b27:       DW_AT_name kXBARA1_OutputEnc2PhaseAInput
  007b45:       DW_AT_const_value indirect DW_FORM_data2 0x147
  007b48:     20  = 0x28 (DW_TAG_enumerator)
  007b49:       DW_AT_name kXBARA1_OutputEnc2PhaseBInput
  007b67:       DW_AT_const_value indirect DW_FORM_data2 0x148
  007b6a:     20  = 0x28 (DW_TAG_enumerator)
  007b6b:       DW_AT_name kXBARA1_OutputEnc2Index
  007b83:       DW_AT_const_value indirect DW_FORM_data2 0x149
  007b86:     20  = 0x28 (DW_TAG_enumerator)
  007b87:       DW_AT_name kXBARA1_OutputEnc2Home
  007b9e:       DW_AT_const_value indirect DW_FORM_data2 0x14a
  007ba1:     20  = 0x28 (DW_TAG_enumerator)
  007ba2:       DW_AT_name kXBARA1_OutputEnc2Trigger
  007bbc:       DW_AT_const_value indirect DW_FORM_data2 0x14b
  007bbf:     20  = 0x28 (DW_TAG_enumerator)
  007bc0:       DW_AT_name kXBARA1_OutputEnc3PhaseAInput
  007bde:       DW_AT_const_value indirect DW_FORM_data2 0x14c
  007be1:     20  = 0x28 (DW_TAG_enumerator)
  007be2:       DW_AT_name kXBARA1_OutputEnc3PhaseBInput
  007c00:       DW_AT_const_value indirect DW_FORM_data2 0x14d
  007c03:     20  = 0x28 (DW_TAG_enumerator)
  007c04:       DW_AT_name kXBARA1_OutputEnc3Index
  007c1c:       DW_AT_const_value indirect DW_FORM_data2 0x14e
  007c1f:     20  = 0x28 (DW_TAG_enumerator)
  007c20:       DW_AT_name kXBARA1_OutputEnc3Home
  007c37:       DW_AT_const_value indirect DW_FORM_data2 0x14f
  007c3a:     20  = 0x28 (DW_TAG_enumerator)
  007c3b:       DW_AT_name kXBARA1_OutputEnc3Trigger
  007c55:       DW_AT_const_value indirect DW_FORM_data2 0x150
  007c58:     20  = 0x28 (DW_TAG_enumerator)
  007c59:       DW_AT_name kXBARA1_OutputEnc4PhaseAInput
  007c77:       DW_AT_const_value indirect DW_FORM_data2 0x151
  007c7a:     20  = 0x28 (DW_TAG_enumerator)
  007c7b:       DW_AT_name kXBARA1_OutputEnc4PhaseBInput
  007c99:       DW_AT_const_value indirect DW_FORM_data2 0x152
  007c9c:     20  = 0x28 (DW_TAG_enumerator)
  007c9d:       DW_AT_name kXBARA1_OutputEnc4Index
  007cb5:       DW_AT_const_value indirect DW_FORM_data2 0x153
  007cb8:     20  = 0x28 (DW_TAG_enumerator)
  007cb9:       DW_AT_name kXBARA1_OutputEnc4Home
  007cd0:       DW_AT_const_value indirect DW_FORM_data2 0x154
  007cd3:     20  = 0x28 (DW_TAG_enumerator)
  007cd4:       DW_AT_name kXBARA1_OutputEnc4Trigger
  007cee:       DW_AT_const_value indirect DW_FORM_data2 0x155
  007cf1:     20  = 0x28 (DW_TAG_enumerator)
  007cf2:       DW_AT_name kXBARA1_OutputQtimer1Tmr0Input
  007d11:       DW_AT_const_value indirect DW_FORM_data2 0x156
  007d14:     20  = 0x28 (DW_TAG_enumerator)
  007d15:       DW_AT_name kXBARA1_OutputQtimer1Tmr1Input
  007d34:       DW_AT_const_value indirect DW_FORM_data2 0x157
  007d37:     20  = 0x28 (DW_TAG_enumerator)
  007d38:       DW_AT_name kXBARA1_OutputQtimer1Tmr2Input
  007d57:       DW_AT_const_value indirect DW_FORM_data2 0x158
  007d5a:     20  = 0x28 (DW_TAG_enumerator)
  007d5b:       DW_AT_name kXBARA1_OutputQtimer1Tmr3Input
  007d7a:       DW_AT_const_value indirect DW_FORM_data2 0x159
  007d7d:     20  = 0x28 (DW_TAG_enumerator)
  007d7e:       DW_AT_name kXBARA1_OutputQtimer2Tmr0Input
  007d9d:       DW_AT_const_value indirect DW_FORM_data2 0x15a
  007da0:     20  = 0x28 (DW_TAG_enumerator)
  007da1:       DW_AT_name kXBARA1_OutputQtimer2Tmr1Input
  007dc0:       DW_AT_const_value indirect DW_FORM_data2 0x15b
  007dc3:     20  = 0x28 (DW_TAG_enumerator)
  007dc4:       DW_AT_name kXBARA1_OutputQtimer2Tmr2Input
  007de3:       DW_AT_const_value indirect DW_FORM_data2 0x15c
  007de6:     20  = 0x28 (DW_TAG_enumerator)
  007de7:       DW_AT_name kXBARA1_OutputQtimer2Tmr3Input
  007e06:       DW_AT_const_value indirect DW_FORM_data2 0x15d
  007e09:     20  = 0x28 (DW_TAG_enumerator)
  007e0a:       DW_AT_name kXBARA1_OutputQtimer3Tmr0Input
  007e29:       DW_AT_const_value indirect DW_FORM_data2 0x15e
  007e2c:     20  = 0x28 (DW_TAG_enumerator)
  007e2d:       DW_AT_name kXBARA1_OutputQtimer3Tmr1Input
  007e4c:       DW_AT_const_value indirect DW_FORM_data2 0x15f
  007e4f:     20  = 0x28 (DW_TAG_enumerator)
  007e50:       DW_AT_name kXBARA1_OutputQtimer3Tmr2Input
  007e6f:       DW_AT_const_value indirect DW_FORM_data2 0x160
  007e72:     20  = 0x28 (DW_TAG_enumerator)
  007e73:       DW_AT_name kXBARA1_OutputQtimer3Tmr3Input
  007e92:       DW_AT_const_value indirect DW_FORM_data2 0x161
  007e95:     20  = 0x28 (DW_TAG_enumerator)
  007e96:       DW_AT_name kXBARA1_OutputQtimer4Tmr0Input
  007eb5:       DW_AT_const_value indirect DW_FORM_data2 0x162
  007eb8:     20  = 0x28 (DW_TAG_enumerator)
  007eb9:       DW_AT_name kXBARA1_OutputQtimer4Tmr1Input
  007ed8:       DW_AT_const_value indirect DW_FORM_data2 0x163
  007edb:     20  = 0x28 (DW_TAG_enumerator)
  007edc:       DW_AT_name kXBARA1_OutputQtimer4Tmr2Input
  007efb:       DW_AT_const_value indirect DW_FORM_data2 0x164
  007efe:     20  = 0x28 (DW_TAG_enumerator)
  007eff:       DW_AT_name kXBARA1_OutputQtimer4Tmr3Input
  007f1e:       DW_AT_const_value indirect DW_FORM_data2 0x165
  007f21:     20  = 0x28 (DW_TAG_enumerator)
  007f22:       DW_AT_name kXBARA1_OutputEwmEwmIn
  007f39:       DW_AT_const_value indirect DW_FORM_data2 0x166
  007f3c:     20  = 0x28 (DW_TAG_enumerator)
  007f3d:       DW_AT_name kXBARA1_OutputAdcEtcXbar0Trig0
  007f5c:       DW_AT_const_value indirect DW_FORM_data2 0x167
  007f5f:     20  = 0x28 (DW_TAG_enumerator)
  007f60:       DW_AT_name kXBARA1_OutputAdcEtcXbar0Trig1
  007f7f:       DW_AT_const_value indirect DW_FORM_data2 0x168
  007f82:     20  = 0x28 (DW_TAG_enumerator)
  007f83:       DW_AT_name kXBARA1_OutputAdcEtcXbar0Trig2
  007fa2:       DW_AT_const_value indirect DW_FORM_data2 0x169
  007fa5:     20  = 0x28 (DW_TAG_enumerator)
  007fa6:       DW_AT_name kXBARA1_OutputAdcEtcXbar0Trig3
  007fc5:       DW_AT_const_value indirect DW_FORM_data2 0x16a
  007fc8:     20  = 0x28 (DW_TAG_enumerator)
  007fc9:       DW_AT_name kXBARA1_OutputAdcEtcXbar1Trig0
  007fe8:       DW_AT_const_value indirect DW_FORM_data2 0x16b
  007feb:     20  = 0x28 (DW_TAG_enumerator)
  007fec:       DW_AT_name kXBARA1_OutputAdcEtcXbar1Trig1
  00800b:       DW_AT_const_value indirect DW_FORM_data2 0x16c
  00800e:     20  = 0x28 (DW_TAG_enumerator)
  00800f:       DW_AT_name kXBARA1_OutputAdcEtcXbar1Trig2
  00802e:       DW_AT_const_value indirect DW_FORM_data2 0x16d
  008031:     20  = 0x28 (DW_TAG_enumerator)
  008032:       DW_AT_name kXBARA1_OutputAdcEtcXbar1Trig3
  008051:       DW_AT_const_value indirect DW_FORM_data2 0x16e
  008054:     20  = 0x28 (DW_TAG_enumerator)
  008055:       DW_AT_name kXBARA1_OutputLpi2c1TrgInput
  008072:       DW_AT_const_value indirect DW_FORM_data2 0x16f
  008075:     20  = 0x28 (DW_TAG_enumerator)
  008076:       DW_AT_name kXBARA1_OutputLpi2c2TrgInput
  008093:       DW_AT_const_value indirect DW_FORM_data2 0x170
  008096:     20  = 0x28 (DW_TAG_enumerator)
  008097:       DW_AT_name kXBARA1_OutputLpi2c3TrgInput
  0080b4:       DW_AT_const_value indirect DW_FORM_data2 0x171
  0080b7:     20  = 0x28 (DW_TAG_enumerator)
  0080b8:       DW_AT_name kXBARA1_OutputLpi2c4TrgInput
  0080d5:       DW_AT_const_value indirect DW_FORM_data2 0x172
  0080d8:     20  = 0x28 (DW_TAG_enumerator)
  0080d9:       DW_AT_name kXBARA1_OutputLpspi1TrgInput
  0080f6:       DW_AT_const_value indirect DW_FORM_data2 0x173
  0080f9:     20  = 0x28 (DW_TAG_enumerator)
  0080fa:       DW_AT_name kXBARA1_OutputLpspi2TrgInput
  008117:       DW_AT_const_value indirect DW_FORM_data2 0x174
  00811a:     20  = 0x28 (DW_TAG_enumerator)
  00811b:       DW_AT_name kXBARA1_OutputLpspi3TrgInput
  008138:       DW_AT_const_value indirect DW_FORM_data2 0x175
  00813b:     20  = 0x28 (DW_TAG_enumerator)
  00813c:       DW_AT_name kXBARA1_OutputLpspi4TrgInput
  008159:       DW_AT_const_value indirect DW_FORM_data2 0x176
  00815c:     20  = 0x28 (DW_TAG_enumerator)
  00815d:       DW_AT_name kXBARA1_OutputLpuart1TrgInput
  00817b:       DW_AT_const_value indirect DW_FORM_data2 0x177
  00817e:     20  = 0x28 (DW_TAG_enumerator)
  00817f:       DW_AT_name kXBARA1_OutputLpuart2TrgInput
  00819d:       DW_AT_const_value indirect DW_FORM_data2 0x178
  0081a0:     20  = 0x28 (DW_TAG_enumerator)
  0081a1:       DW_AT_name kXBARA1_OutputLpuart3TrgInput
  0081bf:       DW_AT_const_value indirect DW_FORM_data2 0x179
  0081c2:     20  = 0x28 (DW_TAG_enumerator)
  0081c3:       DW_AT_name kXBARA1_OutputLpuart4TrgInput
  0081e1:       DW_AT_const_value indirect DW_FORM_data2 0x17a
  0081e4:     20  = 0x28 (DW_TAG_enumerator)
  0081e5:       DW_AT_name kXBARA1_OutputLpuart5TrgInput
  008203:       DW_AT_const_value indirect DW_FORM_data2 0x17b
  008206:     20  = 0x28 (DW_TAG_enumerator)
  008207:       DW_AT_name kXBARA1_OutputLpuart6TrgInput
  008225:       DW_AT_const_value indirect DW_FORM_data2 0x17c
  008228:     20  = 0x28 (DW_TAG_enumerator)
  008229:       DW_AT_name kXBARA1_OutputLpuart7TrgInput
  008247:       DW_AT_const_value indirect DW_FORM_data2 0x17d
  00824a:     20  = 0x28 (DW_TAG_enumerator)
  00824b:       DW_AT_name kXBARA1_OutputLpuart8TrgInput
  008269:       DW_AT_const_value indirect DW_FORM_data2 0x17e
  00826c:     20  = 0x28 (DW_TAG_enumerator)
  00826d:       DW_AT_name kXBARA1_OutputFlexio1TriggerIn0
  00828d:       DW_AT_const_value indirect DW_FORM_data2 0x17f
  008290:     20  = 0x28 (DW_TAG_enumerator)
  008291:       DW_AT_name kXBARA1_OutputFlexio1TriggerIn1
  0082b1:       DW_AT_const_value indirect DW_FORM_data2 0x180
  0082b4:     20  = 0x28 (DW_TAG_enumerator)
  0082b5:       DW_AT_name kXBARA1_OutputFlexio2TriggerIn0
  0082d5:       DW_AT_const_value indirect DW_FORM_data2 0x181
  0082d8:     20  = 0x28 (DW_TAG_enumerator)
  0082d9:       DW_AT_name kXBARA1_OutputFlexio2TriggerIn1
  0082f9:       DW_AT_const_value indirect DW_FORM_data2 0x182
  0082fc:     20  = 0x28 (DW_TAG_enumerator)
  0082fd:       DW_AT_name kXBARB2_OutputAoi1In00
  008314:       DW_AT_const_value indirect DW_FORM_data2 0x200
  008317:     20  = 0x28 (DW_TAG_enumerator)
  008318:       DW_AT_name kXBARB2_OutputAoi1In01
  00832f:       DW_AT_const_value indirect DW_FORM_data2 0x201
  008332:     20  = 0x28 (DW_TAG_enumerator)
  008333:       DW_AT_name kXBARB2_OutputAoi1In02
  00834a:       DW_AT_const_value indirect DW_FORM_data2 0x202
  00834d:     20  = 0x28 (DW_TAG_enumerator)
  00834e:       DW_AT_name kXBARB2_OutputAoi1In03
  008365:       DW_AT_const_value indirect DW_FORM_data2 0x203
  008368:     20  = 0x28 (DW_TAG_enumerator)
  008369:       DW_AT_name kXBARB2_OutputAoi1In04
  008380:       DW_AT_const_value indirect DW_FORM_data2 0x204
  008383:     20  = 0x28 (DW_TAG_enumerator)
  008384:       DW_AT_name kXBARB2_OutputAoi1In05
  00839b:       DW_AT_const_value indirect DW_FORM_data2 0x205
  00839e:     20  = 0x28 (DW_TAG_enumerator)
  00839f:       DW_AT_name kXBARB2_OutputAoi1In06
  0083b6:       DW_AT_const_value indirect DW_FORM_data2 0x206
  0083b9:     20  = 0x28 (DW_TAG_enumerator)
  0083ba:       DW_AT_name kXBARB2_OutputAoi1In07
  0083d1:       DW_AT_const_value indirect DW_FORM_data2 0x207
  0083d4:     20  = 0x28 (DW_TAG_enumerator)
  0083d5:       DW_AT_name kXBARB2_OutputAoi1In08
  0083ec:       DW_AT_const_value indirect DW_FORM_data2 0x208
  0083ef:     20  = 0x28 (DW_TAG_enumerator)
  0083f0:       DW_AT_name kXBARB2_OutputAoi1In09
  008407:       DW_AT_const_value indirect DW_FORM_data2 0x209
  00840a:     20  = 0x28 (DW_TAG_enumerator)
  00840b:       DW_AT_name kXBARB2_OutputAoi1In10
  008422:       DW_AT_const_value indirect DW_FORM_data2 0x20a
  008425:     20  = 0x28 (DW_TAG_enumerator)
  008426:       DW_AT_name kXBARB2_OutputAoi1In11
  00843d:       DW_AT_const_value indirect DW_FORM_data2 0x20b
  008440:     20  = 0x28 (DW_TAG_enumerator)
  008441:       DW_AT_name kXBARB2_OutputAoi1In12
  008458:       DW_AT_const_value indirect DW_FORM_data2 0x20c
  00845b:     20  = 0x28 (DW_TAG_enumerator)
  00845c:       DW_AT_name kXBARB2_OutputAoi1In13
  008473:       DW_AT_const_value indirect DW_FORM_data2 0x20d
  008476:     20  = 0x28 (DW_TAG_enumerator)
  008477:       DW_AT_name kXBARB2_OutputAoi1In14
  00848e:       DW_AT_const_value indirect DW_FORM_data2 0x20e
  008491:     20  = 0x28 (DW_TAG_enumerator)
  008492:       DW_AT_name kXBARB2_OutputAoi1In15
  0084a9:       DW_AT_const_value indirect DW_FORM_data2 0x20f
  0084ac:     20  = 0x28 (DW_TAG_enumerator)
  0084ad:       DW_AT_name kXBARB3_OutputAoi2In00
  0084c4:       DW_AT_const_value indirect DW_FORM_data2 0x300
  0084c7:     20  = 0x28 (DW_TAG_enumerator)
  0084c8:       DW_AT_name kXBARB3_OutputAoi2In01
  0084df:       DW_AT_const_value indirect DW_FORM_data2 0x301
  0084e2:     20  = 0x28 (DW_TAG_enumerator)
  0084e3:       DW_AT_name kXBARB3_OutputAoi2In02
  0084fa:       DW_AT_const_value indirect DW_FORM_data2 0x302
  0084fd:     20  = 0x28 (DW_TAG_enumerator)
  0084fe:       DW_AT_name kXBARB3_OutputAoi2In03
  008515:       DW_AT_const_value indirect DW_FORM_data2 0x303
  008518:     20  = 0x28 (DW_TAG_enumerator)
  008519:       DW_AT_name kXBARB3_OutputAoi2In04
  008530:       DW_AT_const_value indirect DW_FORM_data2 0x304
  008533:     20  = 0x28 (DW_TAG_enumerator)
  008534:       DW_AT_name kXBARB3_OutputAoi2In05
  00854b:       DW_AT_const_value indirect DW_FORM_data2 0x305
  00854e:     20  = 0x28 (DW_TAG_enumerator)
  00854f:       DW_AT_name kXBARB3_OutputAoi2In06
  008566:       DW_AT_const_value indirect DW_FORM_data2 0x306
  008569:     20  = 0x28 (DW_TAG_enumerator)
  00856a:       DW_AT_name kXBARB3_OutputAoi2In07
  008581:       DW_AT_const_value indirect DW_FORM_data2 0x307
  008584:     20  = 0x28 (DW_TAG_enumerator)
  008585:       DW_AT_name kXBARB3_OutputAoi2In08
  00859c:       DW_AT_const_value indirect DW_FORM_data2 0x308
  00859f:     20  = 0x28 (DW_TAG_enumerator)
  0085a0:       DW_AT_name kXBARB3_OutputAoi2In09
  0085b7:       DW_AT_const_value indirect DW_FORM_data2 0x309
  0085ba:     20  = 0x28 (DW_TAG_enumerator)
  0085bb:       DW_AT_name kXBARB3_OutputAoi2In10
  0085d2:       DW_AT_const_value indirect DW_FORM_data2 0x30a
  0085d5:     20  = 0x28 (DW_TAG_enumerator)
  0085d6:       DW_AT_name kXBARB3_OutputAoi2In11
  0085ed:       DW_AT_const_value indirect DW_FORM_data2 0x30b
  0085f0:     20  = 0x28 (DW_TAG_enumerator)
  0085f1:       DW_AT_name kXBARB3_OutputAoi2In12
  008608:       DW_AT_const_value indirect DW_FORM_data2 0x30c
  00860b:     20  = 0x28 (DW_TAG_enumerator)
  00860c:       DW_AT_name kXBARB3_OutputAoi2In13
  008623:       DW_AT_const_value indirect DW_FORM_data2 0x30d
  008626:     20  = 0x28 (DW_TAG_enumerator)
  008627:       DW_AT_name kXBARB3_OutputAoi2In14
  00863e:       DW_AT_const_value indirect DW_FORM_data2 0x30e
  008641:     20  = 0x28 (DW_TAG_enumerator)
  008642:       DW_AT_name kXBARB3_OutputAoi2In15
  008659:       DW_AT_const_value indirect DW_FORM_data2 0x30f
  00865c:     0  null
  00865d:   80  = 0x16 (DW_TAG_typedef)
  00865e:     DW_AT_name xbar_output_signal_t
  008673:     DW_AT_type indirect DW_FORM_ref2 0x71ba
  008676:     DW_AT_decl_file 0x1
  008677:     DW_AT_decl_line 0x4f3
  008679:     DW_AT_decl_column 0x3
  00867a:   42  = 0x13 (DW_TAG_structure_type)
  00867b:     DW_AT_sibling 0x86f0
  00867e:     DW_AT_byte_size 0x5c
  00867f:     3  = 0x1 (DW_TAG_array_type)
  008680:       DW_AT_sibling 0x8689
  008683:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008686:       1  = 0x21 (DW_TAG_subrange_type)
  008687:         DW_AT_upper_bound 0x7
  008688:       0  null
  008689:     30  = 0xd (DW_TAG_member)
  00868a:       DW_AT_name HC
  00868d:       DW_AT_type indirect DW_FORM_ref2 0x867f
  008690:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  008693:     30  = 0xd (DW_TAG_member)
  008694:       DW_AT_name HS
  008697:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00869a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00869d:     3  = 0x1 (DW_TAG_array_type)
  00869e:       DW_AT_sibling 0x86a7
  0086a1:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  0086a4:       1  = 0x21 (DW_TAG_subrange_type)
  0086a5:         DW_AT_upper_bound 0x7
  0086a6:       0  null
  0086a7:     30  = 0xd (DW_TAG_member)
  0086a8:       DW_AT_name R
  0086aa:       DW_AT_type indirect DW_FORM_ref2 0x869d
  0086ad:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  0086b0:     30  = 0xd (DW_TAG_member)
  0086b1:       DW_AT_name CFG
  0086b5:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0086b8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  0086bb:     30  = 0xd (DW_TAG_member)
  0086bc:       DW_AT_name GC
  0086bf:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0086c2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  0086c5:     30  = 0xd (DW_TAG_member)
  0086c6:       DW_AT_name GS
  0086c9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0086cc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  0086cf:     30  = 0xd (DW_TAG_member)
  0086d0:       DW_AT_name CV
  0086d3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0086d6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  0086d9:     30  = 0xd (DW_TAG_member)
  0086da:       DW_AT_name OFS
  0086de:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0086e1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  0086e4:     30  = 0xd (DW_TAG_member)
  0086e5:       DW_AT_name CAL
  0086e9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0086ec:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  0086ef:     0  null
  0086f0:   116  = 0x35 (DW_TAG_volatile_type)
  0086f1:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0086f6:   17  = 0x26 (DW_TAG_const_type)
  0086f7:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0086fc:   116  = 0x35 (DW_TAG_volatile_type)
  0086fd:     DW_AT_type indirect DW_FORM_ref2 0x86f6
  008700:   80  = 0x16 (DW_TAG_typedef)
  008701:     DW_AT_name ADC_Type
  00870a:     DW_AT_type indirect DW_FORM_ref2 0x867a
  00870d:     DW_AT_decl_file 0x1
  00870e:     DW_AT_decl_line 0x52f
  008710:     DW_AT_decl_column 0x3
  008711:   42  = 0x13 (DW_TAG_structure_type)
  008712:     DW_AT_sibling 0x87fa
  008715:     DW_AT_byte_size 0x28
  008716:     30  = 0xd (DW_TAG_member)
  008717:       DW_AT_name TRIGn_CTRL
  008722:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008725:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  008728:     30  = 0xd (DW_TAG_member)
  008729:       DW_AT_name TRIGn_COUNTER
  008737:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00873a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00873d:     30  = 0xd (DW_TAG_member)
  00873e:       DW_AT_name TRIGn_CHAIN_1_0
  00874e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008751:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  008754:     30  = 0xd (DW_TAG_member)
  008755:       DW_AT_name TRIGn_CHAIN_3_2
  008765:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008768:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00876b:     30  = 0xd (DW_TAG_member)
  00876c:       DW_AT_name TRIGn_CHAIN_5_4
  00877c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00877f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  008782:     30  = 0xd (DW_TAG_member)
  008783:       DW_AT_name TRIGn_CHAIN_7_6
  008793:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008796:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  008799:     30  = 0xd (DW_TAG_member)
  00879a:       DW_AT_name TRIGn_RESULT_1_0
  0087ab:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  0087ae:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0087b1:     30  = 0xd (DW_TAG_member)
  0087b2:       DW_AT_name TRIGn_RESULT_3_2
  0087c3:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  0087c6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  0087c9:     30  = 0xd (DW_TAG_member)
  0087ca:       DW_AT_name TRIGn_RESULT_5_4
  0087db:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  0087de:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  0087e1:     30  = 0xd (DW_TAG_member)
  0087e2:       DW_AT_name TRIGn_RESULT_7_6
  0087f3:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  0087f6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  0087f9:     0  null
  0087fa:   42  = 0x13 (DW_TAG_structure_type)
  0087fb:     DW_AT_sibling 0x885b
  0087fe:     DW_AT_byte_size 0x150
  008800:     30  = 0xd (DW_TAG_member)
  008801:       DW_AT_name CTRL
  008806:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008809:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00880c:     30  = 0xd (DW_TAG_member)
  00880d:       DW_AT_name DONE0_1_IRQ
  008819:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00881c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00881f:     30  = 0xd (DW_TAG_member)
  008820:       DW_AT_name DONE2_ERR_IRQ
  00882e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008831:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  008834:     30  = 0xd (DW_TAG_member)
  008835:       DW_AT_name DMA_CTRL
  00883e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008841:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  008844:     3  = 0x1 (DW_TAG_array_type)
  008845:       DW_AT_sibling 0x884e
  008848:       DW_AT_type indirect DW_FORM_ref2 0x8711
  00884b:       1  = 0x21 (DW_TAG_subrange_type)
  00884c:         DW_AT_upper_bound 0x7
  00884d:       0  null
  00884e:     30  = 0xd (DW_TAG_member)
  00884f:       DW_AT_name TRIG
  008854:       DW_AT_type indirect DW_FORM_ref2 0x8844
  008857:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00885a:     0  null
  00885b:   80  = 0x16 (DW_TAG_typedef)
  00885c:     DW_AT_name ADC_ETC_Type
  008869:     DW_AT_type indirect DW_FORM_ref2 0x87fa
  00886c:     DW_AT_decl_file 0x1
  00886d:     DW_AT_decl_line 0x5f7
  00886f:     DW_AT_decl_column 0x3
  008870:   42  = 0x13 (DW_TAG_structure_type)
  008871:     DW_AT_sibling 0x88e4
  008874:     DW_AT_byte_size 0x54
  008875:     30  = 0xd (DW_TAG_member)
  008876:       DW_AT_name MPR
  00887a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00887d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  008880:     3  = 0x1 (DW_TAG_array_type)
  008881:       DW_AT_sibling 0x888c
  008884:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  008889:       1  = 0x21 (DW_TAG_subrange_type)
  00888a:         DW_AT_upper_bound 0x3b
  00888b:       0  null
  00888c:     30  = 0xd (DW_TAG_member)
  00888d:       DW_AT_name RESERVED_0
  008898:       DW_AT_type indirect DW_FORM_ref2 0x8880
  00889b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00889e:     30  = 0xd (DW_TAG_member)
  00889f:       DW_AT_name OPACR
  0088a5:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0088a8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  0088ab:     30  = 0xd (DW_TAG_member)
  0088ac:       DW_AT_name OPACR1
  0088b3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0088b6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  0088b9:     30  = 0xd (DW_TAG_member)
  0088ba:       DW_AT_name OPACR2
  0088c1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0088c4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  0088c7:     30  = 0xd (DW_TAG_member)
  0088c8:       DW_AT_name OPACR3
  0088cf:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0088d2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  0088d5:     30  = 0xd (DW_TAG_member)
  0088d6:       DW_AT_name OPACR4
  0088dd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0088e0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  0088e3:     0  null
  0088e4:   80  = 0x16 (DW_TAG_typedef)
  0088e5:     DW_AT_name AIPSTZ_Type
  0088f1:     DW_AT_type indirect DW_FORM_ref2 0x8870
  0088f4:     DW_AT_decl_file 0x1
  0088f5:     DW_AT_decl_line 0x7ba
  0088f7:     DW_AT_decl_column 0x3
  0088f8:   42  = 0x13 (DW_TAG_structure_type)
  0088f9:     DW_AT_sibling 0x891c
  0088fc:     DW_AT_byte_size 0x4
  0088fd:     30  = 0xd (DW_TAG_member)
  0088fe:       DW_AT_name BFCRT01
  008906:       DW_AT_type indirect DW_FORM_ref2 0x891c
  008909:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00890c:     30  = 0xd (DW_TAG_member)
  00890d:       DW_AT_name BFCRT23
  008915:       DW_AT_type indirect DW_FORM_ref2 0x891c
  008918:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00891b:     0  null
  00891c:   116  = 0x35 (DW_TAG_volatile_type)
  00891d:     DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  008922:   42  = 0x13 (DW_TAG_structure_type)
  008923:     DW_AT_sibling 0x893f
  008926:     DW_AT_byte_size 0x10
  008927:     3  = 0x1 (DW_TAG_array_type)
  008928:       DW_AT_sibling 0x8931
  00892b:       DW_AT_type indirect DW_FORM_ref2 0x88f8
  00892e:       1  = 0x21 (DW_TAG_subrange_type)
  00892f:         DW_AT_upper_bound 0x3
  008930:       0  null
  008931:     30  = 0xd (DW_TAG_member)
  008932:       DW_AT_name BFCRT
  008938:       DW_AT_type indirect DW_FORM_ref2 0x8927
  00893b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00893e:     0  null
  00893f:   80  = 0x16 (DW_TAG_typedef)
  008940:     DW_AT_name AOI_Type
  008949:     DW_AT_type indirect DW_FORM_ref2 0x8922
  00894c:     DW_AT_decl_file 0x1
  00894d:     DW_AT_decl_line 0x882
  00894f:     DW_AT_decl_column 0x3
  008950:   42  = 0x13 (DW_TAG_structure_type)
  008951:     DW_AT_sibling 0x8ab2
  008954:     DW_AT_byte_size 0x48
  008955:     30  = 0xd (DW_TAG_member)
  008956:       DW_AT_name CTRL
  00895b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00895e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  008961:     30  = 0xd (DW_TAG_member)
  008962:       DW_AT_name ADDR_OFFSET0
  00896f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008972:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  008975:     30  = 0xd (DW_TAG_member)
  008976:       DW_AT_name ADDR_OFFSET1
  008983:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008986:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  008989:     30  = 0xd (DW_TAG_member)
  00898a:       DW_AT_name AES_KEY0_W0
  008996:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008999:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00899c:     30  = 0xd (DW_TAG_member)
  00899d:       DW_AT_name AES_KEY0_W1
  0089a9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0089ac:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0089af:     30  = 0xd (DW_TAG_member)
  0089b0:       DW_AT_name AES_KEY0_W2
  0089bc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0089bf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0089c2:     30  = 0xd (DW_TAG_member)
  0089c3:       DW_AT_name AES_KEY0_W3
  0089cf:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0089d2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0089d5:     30  = 0xd (DW_TAG_member)
  0089d6:       DW_AT_name STATUS
  0089dd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0089e0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  0089e3:     30  = 0xd (DW_TAG_member)
  0089e4:       DW_AT_name CTR_NONCE0_W0
  0089f2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0089f5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  0089f8:     30  = 0xd (DW_TAG_member)
  0089f9:       DW_AT_name CTR_NONCE0_W1
  008a07:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008a0a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  008a0d:     30  = 0xd (DW_TAG_member)
  008a0e:       DW_AT_name CTR_NONCE0_W2
  008a1c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008a1f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  008a22:     30  = 0xd (DW_TAG_member)
  008a23:       DW_AT_name CTR_NONCE0_W3
  008a31:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008a34:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  008a37:     30  = 0xd (DW_TAG_member)
  008a38:       DW_AT_name CTR_NONCE1_W0
  008a46:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008a49:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  008a4c:     30  = 0xd (DW_TAG_member)
  008a4d:       DW_AT_name CTR_NONCE1_W1
  008a5b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008a5e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  008a61:     30  = 0xd (DW_TAG_member)
  008a62:       DW_AT_name CTR_NONCE1_W2
  008a70:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008a73:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  008a76:     30  = 0xd (DW_TAG_member)
  008a77:       DW_AT_name CTR_NONCE1_W3
  008a85:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008a88:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  008a8b:     30  = 0xd (DW_TAG_member)
  008a8c:       DW_AT_name REGION1_TOP
  008a98:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008a9b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  008a9e:     30  = 0xd (DW_TAG_member)
  008a9f:       DW_AT_name REGION1_BOT
  008aab:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008aae:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  008ab1:     0  null
  008ab2:   80  = 0x16 (DW_TAG_typedef)
  008ab3:     DW_AT_name BEE_Type
  008abc:     DW_AT_type indirect DW_FORM_ref2 0x8950
  008abf:     DW_AT_decl_file 0x1
  008ac0:     DW_AT_decl_line 0x901
  008ac2:     DW_AT_decl_column 0x3
  008ac3:   42  = 0x13 (DW_TAG_structure_type)
  008ac4:     DW_AT_sibling 0x8af7
  008ac7:     DW_AT_byte_size 0x10
  008ac8:     30  = 0xd (DW_TAG_member)
  008ac9:       DW_AT_name CS
  008acc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008acf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  008ad2:     30  = 0xd (DW_TAG_member)
  008ad3:       DW_AT_name ID
  008ad6:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008ad9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  008adc:     30  = 0xd (DW_TAG_member)
  008add:       DW_AT_name WORD0
  008ae3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008ae6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  008ae9:     30  = 0xd (DW_TAG_member)
  008aea:       DW_AT_name WORD1
  008af0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008af3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  008af6:     0  null
  008af7:   42  = 0x13 (DW_TAG_structure_type)
  008af8:     DW_AT_sibling 0x8cb7
  008afb:     DW_AT_byte_size 0x9e4
  008afd:     30  = 0xd (DW_TAG_member)
  008afe:       DW_AT_name MCR
  008b02:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008b05:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  008b08:     30  = 0xd (DW_TAG_member)
  008b09:       DW_AT_name CTRL1
  008b0f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008b12:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  008b15:     30  = 0xd (DW_TAG_member)
  008b16:       DW_AT_name TIMER
  008b1c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008b1f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  008b22:     3  = 0x1 (DW_TAG_array_type)
  008b23:       DW_AT_sibling 0x8b2e
  008b26:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  008b2b:       1  = 0x21 (DW_TAG_subrange_type)
  008b2c:         DW_AT_upper_bound 0x3
  008b2d:       0  null
  008b2e:     30  = 0xd (DW_TAG_member)
  008b2f:       DW_AT_name RESERVED_0
  008b3a:       DW_AT_type indirect DW_FORM_ref2 0x8b22
  008b3d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  008b40:     30  = 0xd (DW_TAG_member)
  008b41:       DW_AT_name RXMGMASK
  008b4a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008b4d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  008b50:     30  = 0xd (DW_TAG_member)
  008b51:       DW_AT_name RX14MASK
  008b5a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008b5d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  008b60:     30  = 0xd (DW_TAG_member)
  008b61:       DW_AT_name RX15MASK
  008b6a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008b6d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  008b70:     30  = 0xd (DW_TAG_member)
  008b71:       DW_AT_name ECR
  008b75:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008b78:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  008b7b:     30  = 0xd (DW_TAG_member)
  008b7c:       DW_AT_name ESR1
  008b81:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008b84:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  008b87:     30  = 0xd (DW_TAG_member)
  008b88:       DW_AT_name IMASK2
  008b8f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008b92:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  008b95:     30  = 0xd (DW_TAG_member)
  008b96:       DW_AT_name IMASK1
  008b9d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008ba0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  008ba3:     30  = 0xd (DW_TAG_member)
  008ba4:       DW_AT_name IFLAG2
  008bab:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008bae:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  008bb1:     30  = 0xd (DW_TAG_member)
  008bb2:       DW_AT_name IFLAG1
  008bb9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008bbc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  008bbf:     30  = 0xd (DW_TAG_member)
  008bc0:       DW_AT_name CTRL2
  008bc6:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008bc9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  008bcc:     30  = 0xd (DW_TAG_member)
  008bcd:       DW_AT_name ESR2
  008bd2:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  008bd5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  008bd8:     3  = 0x1 (DW_TAG_array_type)
  008bd9:       DW_AT_sibling 0x8be4
  008bdc:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  008be1:       1  = 0x21 (DW_TAG_subrange_type)
  008be2:         DW_AT_upper_bound 0x7
  008be3:       0  null
  008be4:     30  = 0xd (DW_TAG_member)
  008be5:       DW_AT_name RESERVED_1
  008bf0:       DW_AT_type indirect DW_FORM_ref2 0x8bd8
  008bf3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  008bf6:     30  = 0xd (DW_TAG_member)
  008bf7:       DW_AT_name CRCR
  008bfc:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  008bff:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  008c02:     30  = 0xd (DW_TAG_member)
  008c03:       DW_AT_name RXFGMASK
  008c0c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008c0f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  008c12:     30  = 0xd (DW_TAG_member)
  008c13:       DW_AT_name RXFIR
  008c19:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  008c1c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  008c1f:     3  = 0x1 (DW_TAG_array_type)
  008c20:       DW_AT_sibling 0x8c2b
  008c23:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  008c28:       1  = 0x21 (DW_TAG_subrange_type)
  008c29:         DW_AT_upper_bound 0x2f
  008c2a:       0  null
  008c2b:     30  = 0xd (DW_TAG_member)
  008c2c:       DW_AT_name RESERVED_2
  008c37:       DW_AT_type indirect DW_FORM_ref2 0x8c1f
  008c3a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  008c3d:     3  = 0x1 (DW_TAG_array_type)
  008c3e:       DW_AT_sibling 0x8c47
  008c41:       DW_AT_type indirect DW_FORM_ref2 0x8ac3
  008c44:       1  = 0x21 (DW_TAG_subrange_type)
  008c45:         DW_AT_upper_bound 0x3f
  008c46:       0  null
  008c47:     30  = 0xd (DW_TAG_member)
  008c48:       DW_AT_name MB
  008c4b:       DW_AT_type indirect DW_FORM_ref2 0x8c3d
  008c4e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  008c52:     3  = 0x1 (DW_TAG_array_type)
  008c53:       DW_AT_sibling 0x8c5f
  008c56:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  008c5b:       1  = 0x21 (DW_TAG_subrange_type)
  008c5c:         DW_AT_upper_bound 0x3ff
  008c5e:       0  null
  008c5f:     30  = 0xd (DW_TAG_member)
  008c60:       DW_AT_name RESERVED_3
  008c6b:       DW_AT_type indirect DW_FORM_ref2 0x8c52
  008c6e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1152 }
  008c72:     3  = 0x1 (DW_TAG_array_type)
  008c73:       DW_AT_sibling 0x8c7c
  008c76:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008c79:       1  = 0x21 (DW_TAG_subrange_type)
  008c7a:         DW_AT_upper_bound 0x3f
  008c7b:       0  null
  008c7c:     30  = 0xd (DW_TAG_member)
  008c7d:       DW_AT_name RXIMR
  008c83:       DW_AT_type indirect DW_FORM_ref2 0x8c72
  008c86:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2176 }
  008c8a:     3  = 0x1 (DW_TAG_array_type)
  008c8b:       DW_AT_sibling 0x8c96
  008c8e:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  008c93:       1  = 0x21 (DW_TAG_subrange_type)
  008c94:         DW_AT_upper_bound 0x5f
  008c95:       0  null
  008c96:     30  = 0xd (DW_TAG_member)
  008c97:       DW_AT_name RESERVED_4
  008ca2:       DW_AT_type indirect DW_FORM_ref2 0x8c8a
  008ca5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2432 }
  008ca9:     30  = 0xd (DW_TAG_member)
  008caa:       DW_AT_name GFWR
  008caf:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008cb2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2528 }
  008cb6:     0  null
  008cb7:   80  = 0x16 (DW_TAG_typedef)
  008cb8:     DW_AT_name CAN_Type
  008cc1:     DW_AT_type indirect DW_FORM_ref2 0x8af7
  008cc4:     DW_AT_decl_file 0x1
  008cc5:     DW_AT_decl_line 0xa19
  008cc7:     DW_AT_decl_column 0x3
  008cc8:   42  = 0x13 (DW_TAG_structure_type)
  008cc9:     DW_AT_sibling 0x8ed4
  008ccc:     DW_AT_byte_size 0x8c
  008cce:     30  = 0xd (DW_TAG_member)
  008ccf:       DW_AT_name CCR
  008cd3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008cd6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  008cd9:     3  = 0x1 (DW_TAG_array_type)
  008cda:       DW_AT_sibling 0x8ce5
  008cdd:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  008ce2:       1  = 0x21 (DW_TAG_subrange_type)
  008ce3:         DW_AT_upper_bound 0x3
  008ce4:       0  null
  008ce5:     30  = 0xd (DW_TAG_member)
  008ce6:       DW_AT_name RESERVED_0
  008cf1:       DW_AT_type indirect DW_FORM_ref2 0x8cd9
  008cf4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  008cf7:     30  = 0xd (DW_TAG_member)
  008cf8:       DW_AT_name CSR
  008cfc:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  008cff:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  008d02:     30  = 0xd (DW_TAG_member)
  008d03:       DW_AT_name CCSR
  008d08:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008d0b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  008d0e:     30  = 0xd (DW_TAG_member)
  008d0f:       DW_AT_name CACRR
  008d15:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008d18:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  008d1b:     30  = 0xd (DW_TAG_member)
  008d1c:       DW_AT_name CBCDR
  008d22:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008d25:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  008d28:     30  = 0xd (DW_TAG_member)
  008d29:       DW_AT_name CBCMR
  008d2f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008d32:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  008d35:     30  = 0xd (DW_TAG_member)
  008d36:       DW_AT_name CSCMR1
  008d3d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008d40:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  008d43:     30  = 0xd (DW_TAG_member)
  008d44:       DW_AT_name CSCMR2
  008d4b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008d4e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  008d51:     30  = 0xd (DW_TAG_member)
  008d52:       DW_AT_name CSCDR1
  008d59:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008d5c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  008d5f:     30  = 0xd (DW_TAG_member)
  008d60:       DW_AT_name CS1CDR
  008d67:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008d6a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  008d6d:     30  = 0xd (DW_TAG_member)
  008d6e:       DW_AT_name CS2CDR
  008d75:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008d78:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  008d7b:     30  = 0xd (DW_TAG_member)
  008d7c:       DW_AT_name CDCDR
  008d82:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008d85:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  008d88:     3  = 0x1 (DW_TAG_array_type)
  008d89:       DW_AT_sibling 0x8d94
  008d8c:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  008d91:       1  = 0x21 (DW_TAG_subrange_type)
  008d92:         DW_AT_upper_bound 0x3
  008d93:       0  null
  008d94:     30  = 0xd (DW_TAG_member)
  008d95:       DW_AT_name RESERVED_1
  008da0:       DW_AT_type indirect DW_FORM_ref2 0x8d88
  008da3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  008da6:     30  = 0xd (DW_TAG_member)
  008da7:       DW_AT_name CSCDR2
  008dae:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008db1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  008db4:     30  = 0xd (DW_TAG_member)
  008db5:       DW_AT_name CSCDR3
  008dbc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008dbf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  008dc2:     3  = 0x1 (DW_TAG_array_type)
  008dc3:       DW_AT_sibling 0x8dce
  008dc6:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  008dcb:       1  = 0x21 (DW_TAG_subrange_type)
  008dcc:         DW_AT_upper_bound 0x7
  008dcd:       0  null
  008dce:     30  = 0xd (DW_TAG_member)
  008dcf:       DW_AT_name RESERVED_2
  008dda:       DW_AT_type indirect DW_FORM_ref2 0x8dc2
  008ddd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  008de0:     30  = 0xd (DW_TAG_member)
  008de1:       DW_AT_name CDHIPR
  008de8:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  008deb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  008dee:     3  = 0x1 (DW_TAG_array_type)
  008def:       DW_AT_sibling 0x8dfa
  008df2:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  008df7:       1  = 0x21 (DW_TAG_subrange_type)
  008df8:         DW_AT_upper_bound 0x7
  008df9:       0  null
  008dfa:     30  = 0xd (DW_TAG_member)
  008dfb:       DW_AT_name RESERVED_3
  008e06:       DW_AT_type indirect DW_FORM_ref2 0x8dee
  008e09:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  008e0c:     30  = 0xd (DW_TAG_member)
  008e0d:       DW_AT_name CLPCR
  008e13:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008e16:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  008e19:     30  = 0xd (DW_TAG_member)
  008e1a:       DW_AT_name CISR
  008e1f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008e22:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  008e25:     30  = 0xd (DW_TAG_member)
  008e26:       DW_AT_name CIMR
  008e2b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008e2e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  008e31:     30  = 0xd (DW_TAG_member)
  008e32:       DW_AT_name CCOSR
  008e38:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008e3b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  008e3e:     30  = 0xd (DW_TAG_member)
  008e3f:       DW_AT_name CGPR
  008e44:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008e47:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  008e4a:     30  = 0xd (DW_TAG_member)
  008e4b:       DW_AT_name CCGR0
  008e51:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008e54:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 104 }
  008e57:     30  = 0xd (DW_TAG_member)
  008e58:       DW_AT_name CCGR1
  008e5e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008e61:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 108 }
  008e64:     30  = 0xd (DW_TAG_member)
  008e65:       DW_AT_name CCGR2
  008e6b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008e6e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  008e71:     30  = 0xd (DW_TAG_member)
  008e72:       DW_AT_name CCGR3
  008e78:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008e7b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  008e7e:     30  = 0xd (DW_TAG_member)
  008e7f:       DW_AT_name CCGR4
  008e85:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008e88:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 120 }
  008e8b:     30  = 0xd (DW_TAG_member)
  008e8c:       DW_AT_name CCGR5
  008e92:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008e95:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 124 }
  008e98:     30  = 0xd (DW_TAG_member)
  008e99:       DW_AT_name CCGR6
  008e9f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008ea2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  008ea6:     3  = 0x1 (DW_TAG_array_type)
  008ea7:       DW_AT_sibling 0x8eb2
  008eaa:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  008eaf:       1  = 0x21 (DW_TAG_subrange_type)
  008eb0:         DW_AT_upper_bound 0x3
  008eb1:       0  null
  008eb2:     30  = 0xd (DW_TAG_member)
  008eb3:       DW_AT_name RESERVED_4
  008ebe:       DW_AT_type indirect DW_FORM_ref2 0x8ea6
  008ec1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  008ec5:     30  = 0xd (DW_TAG_member)
  008ec6:       DW_AT_name CMEOR
  008ecc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008ecf:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 136 }
  008ed3:     0  null
  008ed4:   80  = 0x16 (DW_TAG_typedef)
  008ed5:     DW_AT_name CCM_Type
  008ede:     DW_AT_type indirect DW_FORM_ref2 0x8cc8
  008ee1:     DW_AT_decl_file 0x1
  008ee2:     DW_AT_decl_line 0xc09
  008ee4:     DW_AT_decl_column 0x3
  008ee5:   42  = 0x13 (DW_TAG_structure_type)
  008ee6:     DW_AT_sibling 0x93f7
  008ee9:     DW_AT_byte_size 0x180
  008eeb:     30  = 0xd (DW_TAG_member)
  008eec:       DW_AT_name PLL_ARM
  008ef4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008ef7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  008efa:     30  = 0xd (DW_TAG_member)
  008efb:       DW_AT_name PLL_ARM_SET
  008f07:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008f0a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  008f0d:     30  = 0xd (DW_TAG_member)
  008f0e:       DW_AT_name PLL_ARM_CLR
  008f1a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008f1d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  008f20:     30  = 0xd (DW_TAG_member)
  008f21:       DW_AT_name PLL_ARM_TOG
  008f2d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008f30:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  008f33:     30  = 0xd (DW_TAG_member)
  008f34:       DW_AT_name PLL_USB1
  008f3d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008f40:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  008f43:     30  = 0xd (DW_TAG_member)
  008f44:       DW_AT_name PLL_USB1_SET
  008f51:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008f54:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  008f57:     30  = 0xd (DW_TAG_member)
  008f58:       DW_AT_name PLL_USB1_CLR
  008f65:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008f68:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  008f6b:     30  = 0xd (DW_TAG_member)
  008f6c:       DW_AT_name PLL_USB1_TOG
  008f79:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008f7c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  008f7f:     30  = 0xd (DW_TAG_member)
  008f80:       DW_AT_name PLL_USB2
  008f89:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008f8c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  008f8f:     30  = 0xd (DW_TAG_member)
  008f90:       DW_AT_name PLL_USB2_SET
  008f9d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008fa0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  008fa3:     30  = 0xd (DW_TAG_member)
  008fa4:       DW_AT_name PLL_USB2_CLR
  008fb1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008fb4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  008fb7:     30  = 0xd (DW_TAG_member)
  008fb8:       DW_AT_name PLL_USB2_TOG
  008fc5:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008fc8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  008fcb:     30  = 0xd (DW_TAG_member)
  008fcc:       DW_AT_name PLL_SYS
  008fd4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008fd7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  008fda:     30  = 0xd (DW_TAG_member)
  008fdb:       DW_AT_name PLL_SYS_SET
  008fe7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008fea:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  008fed:     30  = 0xd (DW_TAG_member)
  008fee:       DW_AT_name PLL_SYS_CLR
  008ffa:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  008ffd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  009000:     30  = 0xd (DW_TAG_member)
  009001:       DW_AT_name PLL_SYS_TOG
  00900d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009010:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  009013:     30  = 0xd (DW_TAG_member)
  009014:       DW_AT_name PLL_SYS_SS
  00901f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009022:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  009025:     3  = 0x1 (DW_TAG_array_type)
  009026:       DW_AT_sibling 0x9031
  009029:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00902e:       1  = 0x21 (DW_TAG_subrange_type)
  00902f:         DW_AT_upper_bound 0xb
  009030:       0  null
  009031:     30  = 0xd (DW_TAG_member)
  009032:       DW_AT_name RESERVED_0
  00903d:       DW_AT_type indirect DW_FORM_ref2 0x9025
  009040:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  009043:     30  = 0xd (DW_TAG_member)
  009044:       DW_AT_name PLL_SYS_NUM
  009050:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009053:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  009056:     3  = 0x1 (DW_TAG_array_type)
  009057:       DW_AT_sibling 0x9062
  00905a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00905f:       1  = 0x21 (DW_TAG_subrange_type)
  009060:         DW_AT_upper_bound 0xb
  009061:       0  null
  009062:     30  = 0xd (DW_TAG_member)
  009063:       DW_AT_name RESERVED_1
  00906e:       DW_AT_type indirect DW_FORM_ref2 0x9056
  009071:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  009074:     30  = 0xd (DW_TAG_member)
  009075:       DW_AT_name PLL_SYS_DENOM
  009083:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009086:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  009089:     3  = 0x1 (DW_TAG_array_type)
  00908a:       DW_AT_sibling 0x9095
  00908d:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009092:       1  = 0x21 (DW_TAG_subrange_type)
  009093:         DW_AT_upper_bound 0xb
  009094:       0  null
  009095:     30  = 0xd (DW_TAG_member)
  009096:       DW_AT_name RESERVED_2
  0090a1:       DW_AT_type indirect DW_FORM_ref2 0x9089
  0090a4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  0090a7:     30  = 0xd (DW_TAG_member)
  0090a8:       DW_AT_name PLL_AUDIO
  0090b2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0090b5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  0090b8:     30  = 0xd (DW_TAG_member)
  0090b9:       DW_AT_name PLL_AUDIO_SET
  0090c7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0090ca:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  0090cd:     30  = 0xd (DW_TAG_member)
  0090ce:       DW_AT_name PLL_AUDIO_CLR
  0090dc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0090df:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 120 }
  0090e2:     30  = 0xd (DW_TAG_member)
  0090e3:       DW_AT_name PLL_AUDIO_TOG
  0090f1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0090f4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 124 }
  0090f7:     30  = 0xd (DW_TAG_member)
  0090f8:       DW_AT_name PLL_AUDIO_NUM
  009106:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009109:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00910d:     3  = 0x1 (DW_TAG_array_type)
  00910e:       DW_AT_sibling 0x9119
  009111:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009116:       1  = 0x21 (DW_TAG_subrange_type)
  009117:         DW_AT_upper_bound 0xb
  009118:       0  null
  009119:     30  = 0xd (DW_TAG_member)
  00911a:       DW_AT_name RESERVED_3
  009125:       DW_AT_type indirect DW_FORM_ref2 0x910d
  009128:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  00912c:     30  = 0xd (DW_TAG_member)
  00912d:       DW_AT_name PLL_AUDIO_DENOM
  00913d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009140:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  009144:     3  = 0x1 (DW_TAG_array_type)
  009145:       DW_AT_sibling 0x9150
  009148:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00914d:       1  = 0x21 (DW_TAG_subrange_type)
  00914e:         DW_AT_upper_bound 0xb
  00914f:       0  null
  009150:     30  = 0xd (DW_TAG_member)
  009151:       DW_AT_name RESERVED_4
  00915c:       DW_AT_type indirect DW_FORM_ref2 0x9144
  00915f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 148 }
  009163:     30  = 0xd (DW_TAG_member)
  009164:       DW_AT_name PLL_VIDEO
  00916e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009171:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 160 }
  009175:     30  = 0xd (DW_TAG_member)
  009176:       DW_AT_name PLL_VIDEO_SET
  009184:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009187:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 164 }
  00918b:     30  = 0xd (DW_TAG_member)
  00918c:       DW_AT_name PLL_VIDEO_CLR
  00919a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00919d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 168 }
  0091a1:     30  = 0xd (DW_TAG_member)
  0091a2:       DW_AT_name PLL_VIDEO_TOG
  0091b0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0091b3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 172 }
  0091b7:     30  = 0xd (DW_TAG_member)
  0091b8:       DW_AT_name PLL_VIDEO_NUM
  0091c6:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0091c9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 176 }
  0091cd:     3  = 0x1 (DW_TAG_array_type)
  0091ce:       DW_AT_sibling 0x91d9
  0091d1:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0091d6:       1  = 0x21 (DW_TAG_subrange_type)
  0091d7:         DW_AT_upper_bound 0xb
  0091d8:       0  null
  0091d9:     30  = 0xd (DW_TAG_member)
  0091da:       DW_AT_name RESERVED_5
  0091e5:       DW_AT_type indirect DW_FORM_ref2 0x91cd
  0091e8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 180 }
  0091ec:     30  = 0xd (DW_TAG_member)
  0091ed:       DW_AT_name PLL_VIDEO_DENOM
  0091fd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009200:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 192 }
  009204:     3  = 0x1 (DW_TAG_array_type)
  009205:       DW_AT_sibling 0x9210
  009208:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00920d:       1  = 0x21 (DW_TAG_subrange_type)
  00920e:         DW_AT_upper_bound 0x1b
  00920f:       0  null
  009210:     30  = 0xd (DW_TAG_member)
  009211:       DW_AT_name RESERVED_6
  00921c:       DW_AT_type indirect DW_FORM_ref2 0x9204
  00921f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 196 }
  009223:     30  = 0xd (DW_TAG_member)
  009224:       DW_AT_name PLL_ENET
  00922d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009230:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 224 }
  009234:     30  = 0xd (DW_TAG_member)
  009235:       DW_AT_name PLL_ENET_SET
  009242:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009245:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 228 }
  009249:     30  = 0xd (DW_TAG_member)
  00924a:       DW_AT_name PLL_ENET_CLR
  009257:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00925a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 232 }
  00925e:     30  = 0xd (DW_TAG_member)
  00925f:       DW_AT_name PLL_ENET_TOG
  00926c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00926f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 236 }
  009273:     30  = 0xd (DW_TAG_member)
  009274:       DW_AT_name PFD_480
  00927c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00927f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 240 }
  009283:     30  = 0xd (DW_TAG_member)
  009284:       DW_AT_name PFD_480_SET
  009290:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009293:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 244 }
  009297:     30  = 0xd (DW_TAG_member)
  009298:       DW_AT_name PFD_480_CLR
  0092a4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0092a7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 248 }
  0092ab:     30  = 0xd (DW_TAG_member)
  0092ac:       DW_AT_name PFD_480_TOG
  0092b8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0092bb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 252 }
  0092bf:     30  = 0xd (DW_TAG_member)
  0092c0:       DW_AT_name PFD_528
  0092c8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0092cb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  0092cf:     30  = 0xd (DW_TAG_member)
  0092d0:       DW_AT_name PFD_528_SET
  0092dc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0092df:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 260 }
  0092e3:     30  = 0xd (DW_TAG_member)
  0092e4:       DW_AT_name PFD_528_CLR
  0092f0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0092f3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 264 }
  0092f7:     30  = 0xd (DW_TAG_member)
  0092f8:       DW_AT_name PFD_528_TOG
  009304:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009307:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 268 }
  00930b:     3  = 0x1 (DW_TAG_array_type)
  00930c:       DW_AT_sibling 0x9317
  00930f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009314:       1  = 0x21 (DW_TAG_subrange_type)
  009315:         DW_AT_upper_bound 0x3f
  009316:       0  null
  009317:     30  = 0xd (DW_TAG_member)
  009318:       DW_AT_name RESERVED_7
  009323:       DW_AT_type indirect DW_FORM_ref2 0x930b
  009326:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 272 }
  00932a:     30  = 0xd (DW_TAG_member)
  00932b:       DW_AT_name MISC0
  009331:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009334:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 336 }
  009338:     30  = 0xd (DW_TAG_member)
  009339:       DW_AT_name MISC0_SET
  009343:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009346:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 340 }
  00934a:     30  = 0xd (DW_TAG_member)
  00934b:       DW_AT_name MISC0_CLR
  009355:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009358:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 344 }
  00935c:     30  = 0xd (DW_TAG_member)
  00935d:       DW_AT_name MISC0_TOG
  009367:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00936a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 348 }
  00936e:     30  = 0xd (DW_TAG_member)
  00936f:       DW_AT_name MISC1
  009375:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009378:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 352 }
  00937c:     30  = 0xd (DW_TAG_member)
  00937d:       DW_AT_name MISC1_SET
  009387:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00938a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 356 }
  00938e:     30  = 0xd (DW_TAG_member)
  00938f:       DW_AT_name MISC1_CLR
  009399:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00939c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 360 }
  0093a0:     30  = 0xd (DW_TAG_member)
  0093a1:       DW_AT_name MISC1_TOG
  0093ab:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0093ae:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 364 }
  0093b2:     30  = 0xd (DW_TAG_member)
  0093b3:       DW_AT_name MISC2
  0093b9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0093bc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 368 }
  0093c0:     30  = 0xd (DW_TAG_member)
  0093c1:       DW_AT_name MISC2_SET
  0093cb:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0093ce:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 372 }
  0093d2:     30  = 0xd (DW_TAG_member)
  0093d3:       DW_AT_name MISC2_CLR
  0093dd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0093e0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 376 }
  0093e4:     30  = 0xd (DW_TAG_member)
  0093e5:       DW_AT_name MISC2_TOG
  0093ef:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0093f2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 380 }
  0093f6:     0  null
  0093f7:   80  = 0x16 (DW_TAG_typedef)
  0093f8:     DW_AT_name CCM_ANALOG_Type
  009408:     DW_AT_type indirect DW_FORM_ref2 0x8ee5
  00940b:     DW_AT_decl_file 0x1
  00940c:     DW_AT_decl_line 0xf79
  00940e:     DW_AT_decl_column 0x3
  00940f:   42  = 0x13 (DW_TAG_structure_type)
  009410:     DW_AT_sibling 0x945b
  009413:     DW_AT_byte_size 0x6
  009414:     30  = 0xd (DW_TAG_member)
  009415:       DW_AT_name CR0
  009419:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00941c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00941f:     30  = 0xd (DW_TAG_member)
  009420:       DW_AT_name CR1
  009424:       DW_AT_type indirect DW_FORM_ref2 0x945b
  009427:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 1 }
  00942a:     30  = 0xd (DW_TAG_member)
  00942b:       DW_AT_name FPR
  00942f:       DW_AT_type indirect DW_FORM_ref2 0x945b
  009432:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  009435:     30  = 0xd (DW_TAG_member)
  009436:       DW_AT_name SCR
  00943a:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00943d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 3 }
  009440:     30  = 0xd (DW_TAG_member)
  009441:       DW_AT_name DACCR
  009447:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00944a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00944d:     30  = 0xd (DW_TAG_member)
  00944e:       DW_AT_name MUXCR
  009454:       DW_AT_type indirect DW_FORM_ref2 0x945b
  009457:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 5 }
  00945a:     0  null
  00945b:   116  = 0x35 (DW_TAG_volatile_type)
  00945c:     DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009461:   80  = 0x16 (DW_TAG_typedef)
  009462:     DW_AT_name CMP_Type
  00946b:     DW_AT_type indirect DW_FORM_ref2 0x940f
  00946e:     DW_AT_decl_file 0x1
  00946f:     DW_AT_decl_line 0x1629
  009471:     DW_AT_decl_column 0x3
  009472:   42  = 0x13 (DW_TAG_structure_type)
  009473:     DW_AT_sibling 0x95be
  009476:     DW_AT_byte_size 0x50
  009477:     30  = 0xd (DW_TAG_member)
  009478:       DW_AT_name CSICR1
  00947f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009482:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  009485:     30  = 0xd (DW_TAG_member)
  009486:       DW_AT_name CSICR2
  00948d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009490:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  009493:     30  = 0xd (DW_TAG_member)
  009494:       DW_AT_name CSICR3
  00949b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00949e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0094a1:     30  = 0xd (DW_TAG_member)
  0094a2:       DW_AT_name CSISTATFIFO
  0094ae:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  0094b1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0094b4:     30  = 0xd (DW_TAG_member)
  0094b5:       DW_AT_name CSIRFIFO
  0094be:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  0094c1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  0094c4:     30  = 0xd (DW_TAG_member)
  0094c5:       DW_AT_name CSIRXCNT
  0094ce:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0094d1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  0094d4:     30  = 0xd (DW_TAG_member)
  0094d5:       DW_AT_name CSISR
  0094db:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0094de:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  0094e1:     3  = 0x1 (DW_TAG_array_type)
  0094e2:       DW_AT_sibling 0x94ed
  0094e5:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0094ea:       1  = 0x21 (DW_TAG_subrange_type)
  0094eb:         DW_AT_upper_bound 0x3
  0094ec:       0  null
  0094ed:     30  = 0xd (DW_TAG_member)
  0094ee:       DW_AT_name RESERVED_0
  0094f9:       DW_AT_type indirect DW_FORM_ref2 0x94e1
  0094fc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  0094ff:     30  = 0xd (DW_TAG_member)
  009500:       DW_AT_name CSIDMASA_STATFIFO
  009512:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009515:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  009518:     30  = 0xd (DW_TAG_member)
  009519:       DW_AT_name CSIDMATS_STATFIFO
  00952b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00952e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  009531:     30  = 0xd (DW_TAG_member)
  009532:       DW_AT_name CSIDMASA_FB1
  00953f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009542:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  009545:     30  = 0xd (DW_TAG_member)
  009546:       DW_AT_name CSIDMASA_FB2
  009553:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009556:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  009559:     30  = 0xd (DW_TAG_member)
  00955a:       DW_AT_name CSIFBUF_PARA
  009567:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00956a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00956d:     30  = 0xd (DW_TAG_member)
  00956e:       DW_AT_name CSIIMAG_PARA
  00957b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00957e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  009581:     3  = 0x1 (DW_TAG_array_type)
  009582:       DW_AT_sibling 0x958d
  009585:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00958a:       1  = 0x21 (DW_TAG_subrange_type)
  00958b:         DW_AT_upper_bound 0xf
  00958c:       0  null
  00958d:     30  = 0xd (DW_TAG_member)
  00958e:       DW_AT_name RESERVED_1
  009599:       DW_AT_type indirect DW_FORM_ref2 0x9581
  00959c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00959f:     30  = 0xd (DW_TAG_member)
  0095a0:       DW_AT_name CSICR18
  0095a8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0095ab:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  0095ae:     30  = 0xd (DW_TAG_member)
  0095af:       DW_AT_name CSICR19
  0095b7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0095ba:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  0095bd:     0  null
  0095be:   80  = 0x16 (DW_TAG_typedef)
  0095bf:     DW_AT_name CSI_Type
  0095c8:     DW_AT_type indirect DW_FORM_ref2 0x9472
  0095cb:     DW_AT_decl_file 0x1
  0095cc:     DW_AT_decl_line 0x16ca
  0095ce:     DW_AT_decl_column 0x3
  0095cf:   42  = 0x13 (DW_TAG_structure_type)
  0095d0:     DW_AT_sibling 0x9674
  0095d3:     DW_AT_byte_size 0x35c
  0095d5:     3  = 0x1 (DW_TAG_array_type)
  0095d6:       DW_AT_sibling 0x95df
  0095d9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0095dc:       1  = 0x21 (DW_TAG_subrange_type)
  0095dd:         DW_AT_upper_bound 0x1f
  0095de:       0  null
  0095df:     30  = 0xd (DW_TAG_member)
  0095e0:       DW_AT_name CSL
  0095e4:       DW_AT_type indirect DW_FORM_ref2 0x95d5
  0095e7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0095ea:     3  = 0x1 (DW_TAG_array_type)
  0095eb:       DW_AT_sibling 0x95f7
  0095ee:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0095f3:       1  = 0x21 (DW_TAG_subrange_type)
  0095f4:         DW_AT_upper_bound 0x17f
  0095f6:       0  null
  0095f7:     30  = 0xd (DW_TAG_member)
  0095f8:       DW_AT_name RESERVED_0
  009603:       DW_AT_type indirect DW_FORM_ref2 0x95ea
  009606:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00960a:     30  = 0xd (DW_TAG_member)
  00960b:       DW_AT_name HP0
  00960f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009612:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 512 }
  009616:     3  = 0x1 (DW_TAG_array_type)
  009617:       DW_AT_sibling 0x9622
  00961a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00961f:       1  = 0x21 (DW_TAG_subrange_type)
  009620:         DW_AT_upper_bound 0x13
  009621:       0  null
  009622:     30  = 0xd (DW_TAG_member)
  009623:       DW_AT_name RESERVED_1
  00962e:       DW_AT_type indirect DW_FORM_ref2 0x9616
  009631:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 516 }
  009635:     30  = 0xd (DW_TAG_member)
  009636:       DW_AT_name SA
  009639:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00963c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 536 }
  009640:     3  = 0x1 (DW_TAG_array_type)
  009641:       DW_AT_sibling 0x964d
  009644:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009649:       1  = 0x21 (DW_TAG_subrange_type)
  00964a:         DW_AT_upper_bound 0x13b
  00964c:       0  null
  00964d:     30  = 0xd (DW_TAG_member)
  00964e:       DW_AT_name RESERVED_2
  009659:       DW_AT_type indirect DW_FORM_ref2 0x9640
  00965c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 540 }
  009660:     30  = 0xd (DW_TAG_member)
  009661:       DW_AT_name HPCONTROL0
  00966c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00966f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 856 }
  009673:     0  null
  009674:   80  = 0x16 (DW_TAG_typedef)
  009675:     DW_AT_name CSU_Type
  00967e:     DW_AT_type indirect DW_FORM_ref2 0x95cf
  009681:     DW_AT_decl_file 0x1
  009682:     DW_AT_decl_line 0x1848
  009684:     DW_AT_decl_column 0x3
  009685:   42  = 0x13 (DW_TAG_structure_type)
  009686:     DW_AT_sibling 0x96bb
  009689:     DW_AT_byte_size 0x10
  00968a:     30  = 0xd (DW_TAG_member)
  00968b:       DW_AT_name REG0
  009690:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009693:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  009696:     30  = 0xd (DW_TAG_member)
  009697:       DW_AT_name REG1
  00969c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00969f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0096a2:     30  = 0xd (DW_TAG_member)
  0096a3:       DW_AT_name REG2
  0096a8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0096ab:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0096ae:     30  = 0xd (DW_TAG_member)
  0096af:       DW_AT_name REG3
  0096b4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0096b7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  0096ba:     0  null
  0096bb:   80  = 0x16 (DW_TAG_typedef)
  0096bc:     DW_AT_name DCDC_Type
  0096c6:     DW_AT_type indirect DW_FORM_ref2 0x9685
  0096c9:     DW_AT_decl_file 0x1
  0096ca:     DW_AT_decl_line 0x1974
  0096cc:     DW_AT_decl_column 0x3
  0096cd:   42  = 0x13 (DW_TAG_structure_type)
  0096ce:     DW_AT_sibling 0x9d39
  0096d1:     DW_AT_byte_size 0x434
  0096d3:     30  = 0xd (DW_TAG_member)
  0096d4:       DW_AT_name CTRL
  0096d9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0096dc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0096df:     3  = 0x1 (DW_TAG_array_type)
  0096e0:       DW_AT_sibling 0x96eb
  0096e3:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0096e8:       1  = 0x21 (DW_TAG_subrange_type)
  0096e9:         DW_AT_upper_bound 0xb
  0096ea:       0  null
  0096eb:     30  = 0xd (DW_TAG_member)
  0096ec:       DW_AT_name RESERVED_0
  0096f7:       DW_AT_type indirect DW_FORM_ref2 0x96df
  0096fa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0096fd:     30  = 0xd (DW_TAG_member)
  0096fe:       DW_AT_name STAT
  009703:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009706:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  009709:     3  = 0x1 (DW_TAG_array_type)
  00970a:       DW_AT_sibling 0x9715
  00970d:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009712:       1  = 0x21 (DW_TAG_subrange_type)
  009713:         DW_AT_upper_bound 0xb
  009714:       0  null
  009715:     30  = 0xd (DW_TAG_member)
  009716:       DW_AT_name RESERVED_1
  009721:       DW_AT_type indirect DW_FORM_ref2 0x9709
  009724:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  009727:     30  = 0xd (DW_TAG_member)
  009728:       DW_AT_name CHANNELCTRL
  009734:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009737:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00973a:     3  = 0x1 (DW_TAG_array_type)
  00973b:       DW_AT_sibling 0x9746
  00973e:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009743:       1  = 0x21 (DW_TAG_subrange_type)
  009744:         DW_AT_upper_bound 0xb
  009745:       0  null
  009746:     30  = 0xd (DW_TAG_member)
  009747:       DW_AT_name RESERVED_2
  009752:       DW_AT_type indirect DW_FORM_ref2 0x973a
  009755:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  009758:     30  = 0xd (DW_TAG_member)
  009759:       DW_AT_name CAPABILITY0
  009765:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009768:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00976b:     3  = 0x1 (DW_TAG_array_type)
  00976c:       DW_AT_sibling 0x9777
  00976f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009774:       1  = 0x21 (DW_TAG_subrange_type)
  009775:         DW_AT_upper_bound 0xb
  009776:       0  null
  009777:     30  = 0xd (DW_TAG_member)
  009778:       DW_AT_name RESERVED_3
  009783:       DW_AT_type indirect DW_FORM_ref2 0x976b
  009786:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  009789:     30  = 0xd (DW_TAG_member)
  00978a:       DW_AT_name CAPABILITY1
  009796:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  009799:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00979c:     3  = 0x1 (DW_TAG_array_type)
  00979d:       DW_AT_sibling 0x97a8
  0097a0:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0097a5:       1  = 0x21 (DW_TAG_subrange_type)
  0097a6:         DW_AT_upper_bound 0xb
  0097a7:       0  null
  0097a8:     30  = 0xd (DW_TAG_member)
  0097a9:       DW_AT_name RESERVED_4
  0097b4:       DW_AT_type indirect DW_FORM_ref2 0x979c
  0097b7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  0097ba:     30  = 0xd (DW_TAG_member)
  0097bb:       DW_AT_name CONTEXT
  0097c3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0097c6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  0097c9:     3  = 0x1 (DW_TAG_array_type)
  0097ca:       DW_AT_sibling 0x97d5
  0097cd:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0097d2:       1  = 0x21 (DW_TAG_subrange_type)
  0097d3:         DW_AT_upper_bound 0xb
  0097d4:       0  null
  0097d5:     30  = 0xd (DW_TAG_member)
  0097d6:       DW_AT_name RESERVED_5
  0097e1:       DW_AT_type indirect DW_FORM_ref2 0x97c9
  0097e4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  0097e7:     30  = 0xd (DW_TAG_member)
  0097e8:       DW_AT_name KEY
  0097ec:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0097ef:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  0097f2:     3  = 0x1 (DW_TAG_array_type)
  0097f3:       DW_AT_sibling 0x97fe
  0097f6:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0097fb:       1  = 0x21 (DW_TAG_subrange_type)
  0097fc:         DW_AT_upper_bound 0xb
  0097fd:       0  null
  0097fe:     30  = 0xd (DW_TAG_member)
  0097ff:       DW_AT_name RESERVED_6
  00980a:       DW_AT_type indirect DW_FORM_ref2 0x97f2
  00980d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  009810:     30  = 0xd (DW_TAG_member)
  009811:       DW_AT_name KEYDATA
  009819:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00981c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  00981f:     3  = 0x1 (DW_TAG_array_type)
  009820:       DW_AT_sibling 0x982b
  009823:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009828:       1  = 0x21 (DW_TAG_subrange_type)
  009829:         DW_AT_upper_bound 0xb
  00982a:       0  null
  00982b:     30  = 0xd (DW_TAG_member)
  00982c:       DW_AT_name RESERVED_7
  009837:       DW_AT_type indirect DW_FORM_ref2 0x981f
  00983a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  00983d:     30  = 0xd (DW_TAG_member)
  00983e:       DW_AT_name PACKET0
  009846:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  009849:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00984d:     3  = 0x1 (DW_TAG_array_type)
  00984e:       DW_AT_sibling 0x9859
  009851:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009856:       1  = 0x21 (DW_TAG_subrange_type)
  009857:         DW_AT_upper_bound 0xb
  009858:       0  null
  009859:     30  = 0xd (DW_TAG_member)
  00985a:       DW_AT_name RESERVED_8
  009865:       DW_AT_type indirect DW_FORM_ref2 0x984d
  009868:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  00986c:     30  = 0xd (DW_TAG_member)
  00986d:       DW_AT_name PACKET1
  009875:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  009878:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  00987c:     3  = 0x1 (DW_TAG_array_type)
  00987d:       DW_AT_sibling 0x9888
  009880:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009885:       1  = 0x21 (DW_TAG_subrange_type)
  009886:         DW_AT_upper_bound 0xb
  009887:       0  null
  009888:     30  = 0xd (DW_TAG_member)
  009889:       DW_AT_name RESERVED_9
  009894:       DW_AT_type indirect DW_FORM_ref2 0x987c
  009897:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 148 }
  00989b:     30  = 0xd (DW_TAG_member)
  00989c:       DW_AT_name PACKET2
  0098a4:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  0098a7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 160 }
  0098ab:     3  = 0x1 (DW_TAG_array_type)
  0098ac:       DW_AT_sibling 0x98b7
  0098af:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0098b4:       1  = 0x21 (DW_TAG_subrange_type)
  0098b5:         DW_AT_upper_bound 0xb
  0098b6:       0  null
  0098b7:     30  = 0xd (DW_TAG_member)
  0098b8:       DW_AT_name RESERVED_10
  0098c4:       DW_AT_type indirect DW_FORM_ref2 0x98ab
  0098c7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 164 }
  0098cb:     30  = 0xd (DW_TAG_member)
  0098cc:       DW_AT_name PACKET3
  0098d4:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  0098d7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 176 }
  0098db:     3  = 0x1 (DW_TAG_array_type)
  0098dc:       DW_AT_sibling 0x98e7
  0098df:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0098e4:       1  = 0x21 (DW_TAG_subrange_type)
  0098e5:         DW_AT_upper_bound 0xb
  0098e6:       0  null
  0098e7:     30  = 0xd (DW_TAG_member)
  0098e8:       DW_AT_name RESERVED_11
  0098f4:       DW_AT_type indirect DW_FORM_ref2 0x98db
  0098f7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 180 }
  0098fb:     30  = 0xd (DW_TAG_member)
  0098fc:       DW_AT_name PACKET4
  009904:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  009907:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 192 }
  00990b:     3  = 0x1 (DW_TAG_array_type)
  00990c:       DW_AT_sibling 0x9917
  00990f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009914:       1  = 0x21 (DW_TAG_subrange_type)
  009915:         DW_AT_upper_bound 0xb
  009916:       0  null
  009917:     30  = 0xd (DW_TAG_member)
  009918:       DW_AT_name RESERVED_12
  009924:       DW_AT_type indirect DW_FORM_ref2 0x990b
  009927:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 196 }
  00992b:     30  = 0xd (DW_TAG_member)
  00992c:       DW_AT_name PACKET5
  009934:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  009937:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 208 }
  00993b:     3  = 0x1 (DW_TAG_array_type)
  00993c:       DW_AT_sibling 0x9947
  00993f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009944:       1  = 0x21 (DW_TAG_subrange_type)
  009945:         DW_AT_upper_bound 0xb
  009946:       0  null
  009947:     30  = 0xd (DW_TAG_member)
  009948:       DW_AT_name RESERVED_13
  009954:       DW_AT_type indirect DW_FORM_ref2 0x993b
  009957:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 212 }
  00995b:     30  = 0xd (DW_TAG_member)
  00995c:       DW_AT_name PACKET6
  009964:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  009967:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 224 }
  00996b:     3  = 0x1 (DW_TAG_array_type)
  00996c:       DW_AT_sibling 0x9977
  00996f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009974:       1  = 0x21 (DW_TAG_subrange_type)
  009975:         DW_AT_upper_bound 0x1b
  009976:       0  null
  009977:     30  = 0xd (DW_TAG_member)
  009978:       DW_AT_name RESERVED_14
  009984:       DW_AT_type indirect DW_FORM_ref2 0x996b
  009987:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 228 }
  00998b:     30  = 0xd (DW_TAG_member)
  00998c:       DW_AT_name CH0CMDPTR
  009996:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009999:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  00999d:     3  = 0x1 (DW_TAG_array_type)
  00999e:       DW_AT_sibling 0x99a9
  0099a1:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0099a6:       1  = 0x21 (DW_TAG_subrange_type)
  0099a7:         DW_AT_upper_bound 0xb
  0099a8:       0  null
  0099a9:     30  = 0xd (DW_TAG_member)
  0099aa:       DW_AT_name RESERVED_15
  0099b6:       DW_AT_type indirect DW_FORM_ref2 0x999d
  0099b9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 260 }
  0099bd:     30  = 0xd (DW_TAG_member)
  0099be:       DW_AT_name CH0SEMA
  0099c6:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0099c9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 272 }
  0099cd:     3  = 0x1 (DW_TAG_array_type)
  0099ce:       DW_AT_sibling 0x99d9
  0099d1:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0099d6:       1  = 0x21 (DW_TAG_subrange_type)
  0099d7:         DW_AT_upper_bound 0xb
  0099d8:       0  null
  0099d9:     30  = 0xd (DW_TAG_member)
  0099da:       DW_AT_name RESERVED_16
  0099e6:       DW_AT_type indirect DW_FORM_ref2 0x99cd
  0099e9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 276 }
  0099ed:     30  = 0xd (DW_TAG_member)
  0099ee:       DW_AT_name CH0STAT
  0099f6:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  0099f9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 288 }
  0099fd:     3  = 0x1 (DW_TAG_array_type)
  0099fe:       DW_AT_sibling 0x9a09
  009a01:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009a06:       1  = 0x21 (DW_TAG_subrange_type)
  009a07:         DW_AT_upper_bound 0xb
  009a08:       0  null
  009a09:     30  = 0xd (DW_TAG_member)
  009a0a:       DW_AT_name RESERVED_17
  009a16:       DW_AT_type indirect DW_FORM_ref2 0x99fd
  009a19:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 292 }
  009a1d:     30  = 0xd (DW_TAG_member)
  009a1e:       DW_AT_name CH0OPTS
  009a26:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009a29:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 304 }
  009a2d:     3  = 0x1 (DW_TAG_array_type)
  009a2e:       DW_AT_sibling 0x9a39
  009a31:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009a36:       1  = 0x21 (DW_TAG_subrange_type)
  009a37:         DW_AT_upper_bound 0xb
  009a38:       0  null
  009a39:     30  = 0xd (DW_TAG_member)
  009a3a:       DW_AT_name RESERVED_18
  009a46:       DW_AT_type indirect DW_FORM_ref2 0x9a2d
  009a49:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 308 }
  009a4d:     30  = 0xd (DW_TAG_member)
  009a4e:       DW_AT_name CH1CMDPTR
  009a58:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009a5b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 320 }
  009a5f:     3  = 0x1 (DW_TAG_array_type)
  009a60:       DW_AT_sibling 0x9a6b
  009a63:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009a68:       1  = 0x21 (DW_TAG_subrange_type)
  009a69:         DW_AT_upper_bound 0xb
  009a6a:       0  null
  009a6b:     30  = 0xd (DW_TAG_member)
  009a6c:       DW_AT_name RESERVED_19
  009a78:       DW_AT_type indirect DW_FORM_ref2 0x9a5f
  009a7b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 324 }
  009a7f:     30  = 0xd (DW_TAG_member)
  009a80:       DW_AT_name CH1SEMA
  009a88:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009a8b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 336 }
  009a8f:     3  = 0x1 (DW_TAG_array_type)
  009a90:       DW_AT_sibling 0x9a9b
  009a93:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009a98:       1  = 0x21 (DW_TAG_subrange_type)
  009a99:         DW_AT_upper_bound 0xb
  009a9a:       0  null
  009a9b:     30  = 0xd (DW_TAG_member)
  009a9c:       DW_AT_name RESERVED_20
  009aa8:       DW_AT_type indirect DW_FORM_ref2 0x9a8f
  009aab:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 340 }
  009aaf:     30  = 0xd (DW_TAG_member)
  009ab0:       DW_AT_name CH1STAT
  009ab8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009abb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 352 }
  009abf:     3  = 0x1 (DW_TAG_array_type)
  009ac0:       DW_AT_sibling 0x9acb
  009ac3:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009ac8:       1  = 0x21 (DW_TAG_subrange_type)
  009ac9:         DW_AT_upper_bound 0xb
  009aca:       0  null
  009acb:     30  = 0xd (DW_TAG_member)
  009acc:       DW_AT_name RESERVED_21
  009ad8:       DW_AT_type indirect DW_FORM_ref2 0x9abf
  009adb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 356 }
  009adf:     30  = 0xd (DW_TAG_member)
  009ae0:       DW_AT_name CH1OPTS
  009ae8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009aeb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 368 }
  009aef:     3  = 0x1 (DW_TAG_array_type)
  009af0:       DW_AT_sibling 0x9afb
  009af3:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009af8:       1  = 0x21 (DW_TAG_subrange_type)
  009af9:         DW_AT_upper_bound 0xb
  009afa:       0  null
  009afb:     30  = 0xd (DW_TAG_member)
  009afc:       DW_AT_name RESERVED_22
  009b08:       DW_AT_type indirect DW_FORM_ref2 0x9aef
  009b0b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 372 }
  009b0f:     30  = 0xd (DW_TAG_member)
  009b10:       DW_AT_name CH2CMDPTR
  009b1a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009b1d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 384 }
  009b21:     3  = 0x1 (DW_TAG_array_type)
  009b22:       DW_AT_sibling 0x9b2d
  009b25:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009b2a:       1  = 0x21 (DW_TAG_subrange_type)
  009b2b:         DW_AT_upper_bound 0xb
  009b2c:       0  null
  009b2d:     30  = 0xd (DW_TAG_member)
  009b2e:       DW_AT_name RESERVED_23
  009b3a:       DW_AT_type indirect DW_FORM_ref2 0x9b21
  009b3d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 388 }
  009b41:     30  = 0xd (DW_TAG_member)
  009b42:       DW_AT_name CH2SEMA
  009b4a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009b4d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 400 }
  009b51:     3  = 0x1 (DW_TAG_array_type)
  009b52:       DW_AT_sibling 0x9b5d
  009b55:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009b5a:       1  = 0x21 (DW_TAG_subrange_type)
  009b5b:         DW_AT_upper_bound 0xb
  009b5c:       0  null
  009b5d:     30  = 0xd (DW_TAG_member)
  009b5e:       DW_AT_name RESERVED_24
  009b6a:       DW_AT_type indirect DW_FORM_ref2 0x9b51
  009b6d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 404 }
  009b71:     30  = 0xd (DW_TAG_member)
  009b72:       DW_AT_name CH2STAT
  009b7a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009b7d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 416 }
  009b81:     3  = 0x1 (DW_TAG_array_type)
  009b82:       DW_AT_sibling 0x9b8d
  009b85:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009b8a:       1  = 0x21 (DW_TAG_subrange_type)
  009b8b:         DW_AT_upper_bound 0xb
  009b8c:       0  null
  009b8d:     30  = 0xd (DW_TAG_member)
  009b8e:       DW_AT_name RESERVED_25
  009b9a:       DW_AT_type indirect DW_FORM_ref2 0x9b81
  009b9d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 420 }
  009ba1:     30  = 0xd (DW_TAG_member)
  009ba2:       DW_AT_name CH2OPTS
  009baa:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009bad:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 432 }
  009bb1:     3  = 0x1 (DW_TAG_array_type)
  009bb2:       DW_AT_sibling 0x9bbd
  009bb5:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009bba:       1  = 0x21 (DW_TAG_subrange_type)
  009bbb:         DW_AT_upper_bound 0xb
  009bbc:       0  null
  009bbd:     30  = 0xd (DW_TAG_member)
  009bbe:       DW_AT_name RESERVED_26
  009bca:       DW_AT_type indirect DW_FORM_ref2 0x9bb1
  009bcd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 436 }
  009bd1:     30  = 0xd (DW_TAG_member)
  009bd2:       DW_AT_name CH3CMDPTR
  009bdc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009bdf:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 448 }
  009be3:     3  = 0x1 (DW_TAG_array_type)
  009be4:       DW_AT_sibling 0x9bef
  009be7:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009bec:       1  = 0x21 (DW_TAG_subrange_type)
  009bed:         DW_AT_upper_bound 0xb
  009bee:       0  null
  009bef:     30  = 0xd (DW_TAG_member)
  009bf0:       DW_AT_name RESERVED_27
  009bfc:       DW_AT_type indirect DW_FORM_ref2 0x9be3
  009bff:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 452 }
  009c03:     30  = 0xd (DW_TAG_member)
  009c04:       DW_AT_name CH3SEMA
  009c0c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009c0f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 464 }
  009c13:     3  = 0x1 (DW_TAG_array_type)
  009c14:       DW_AT_sibling 0x9c1f
  009c17:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009c1c:       1  = 0x21 (DW_TAG_subrange_type)
  009c1d:         DW_AT_upper_bound 0xb
  009c1e:       0  null
  009c1f:     30  = 0xd (DW_TAG_member)
  009c20:       DW_AT_name RESERVED_28
  009c2c:       DW_AT_type indirect DW_FORM_ref2 0x9c13
  009c2f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 468 }
  009c33:     30  = 0xd (DW_TAG_member)
  009c34:       DW_AT_name CH3STAT
  009c3c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009c3f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 480 }
  009c43:     3  = 0x1 (DW_TAG_array_type)
  009c44:       DW_AT_sibling 0x9c4f
  009c47:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009c4c:       1  = 0x21 (DW_TAG_subrange_type)
  009c4d:         DW_AT_upper_bound 0xb
  009c4e:       0  null
  009c4f:     30  = 0xd (DW_TAG_member)
  009c50:       DW_AT_name RESERVED_29
  009c5c:       DW_AT_type indirect DW_FORM_ref2 0x9c43
  009c5f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 484 }
  009c63:     30  = 0xd (DW_TAG_member)
  009c64:       DW_AT_name CH3OPTS
  009c6c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009c6f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 496 }
  009c73:     3  = 0x1 (DW_TAG_array_type)
  009c74:       DW_AT_sibling 0x9c80
  009c77:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009c7c:       1  = 0x21 (DW_TAG_subrange_type)
  009c7d:         DW_AT_upper_bound 0x20b
  009c7f:       0  null
  009c80:     30  = 0xd (DW_TAG_member)
  009c81:       DW_AT_name RESERVED_30
  009c8d:       DW_AT_type indirect DW_FORM_ref2 0x9c73
  009c90:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 500 }
  009c94:     30  = 0xd (DW_TAG_member)
  009c95:       DW_AT_name DBGSELECT
  009c9f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009ca2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1024 }
  009ca6:     3  = 0x1 (DW_TAG_array_type)
  009ca7:       DW_AT_sibling 0x9cb2
  009caa:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009caf:       1  = 0x21 (DW_TAG_subrange_type)
  009cb0:         DW_AT_upper_bound 0xb
  009cb1:       0  null
  009cb2:     30  = 0xd (DW_TAG_member)
  009cb3:       DW_AT_name RESERVED_31
  009cbf:       DW_AT_type indirect DW_FORM_ref2 0x9ca6
  009cc2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1028 }
  009cc6:     30  = 0xd (DW_TAG_member)
  009cc7:       DW_AT_name DBGDATA
  009ccf:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  009cd2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1040 }
  009cd6:     3  = 0x1 (DW_TAG_array_type)
  009cd7:       DW_AT_sibling 0x9ce2
  009cda:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009cdf:       1  = 0x21 (DW_TAG_subrange_type)
  009ce0:         DW_AT_upper_bound 0xb
  009ce1:       0  null
  009ce2:     30  = 0xd (DW_TAG_member)
  009ce3:       DW_AT_name RESERVED_32
  009cef:       DW_AT_type indirect DW_FORM_ref2 0x9cd6
  009cf2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1044 }
  009cf6:     30  = 0xd (DW_TAG_member)
  009cf7:       DW_AT_name PAGETABLE
  009d01:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009d04:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1056 }
  009d08:     3  = 0x1 (DW_TAG_array_type)
  009d09:       DW_AT_sibling 0x9d14
  009d0c:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009d11:       1  = 0x21 (DW_TAG_subrange_type)
  009d12:         DW_AT_upper_bound 0xb
  009d13:       0  null
  009d14:     30  = 0xd (DW_TAG_member)
  009d15:       DW_AT_name RESERVED_33
  009d21:       DW_AT_type indirect DW_FORM_ref2 0x9d08
  009d24:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1060 }
  009d28:     30  = 0xd (DW_TAG_member)
  009d29:       DW_AT_name VERSION
  009d31:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  009d34:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1072 }
  009d38:     0  null
  009d39:   80  = 0x16 (DW_TAG_typedef)
  009d3a:     DW_AT_name DCP_Type
  009d43:     DW_AT_type indirect DW_FORM_ref2 0x96cd
  009d46:     DW_AT_decl_file 0x1
  009d47:     DW_AT_decl_line 0x1a6e
  009d49:     DW_AT_decl_column 0x3
  009d4a:   83  = 0x17 (DW_TAG_union_type)
  009d4b:     DW_AT_sibling 0x9d87
  009d4e:     DW_AT_byte_size 0x4
  009d4f:     31  = 0xd (DW_TAG_member)
  009d50:       DW_AT_name NBYTES_MLNO
  009d5c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009d5f:     31  = 0xd (DW_TAG_member)
  009d60:       DW_AT_name NBYTES_MLOFFNO
  009d6f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009d72:     31  = 0xd (DW_TAG_member)
  009d73:       DW_AT_name NBYTES_MLOFFYES
  009d83:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009d86:     0  null
  009d87:   83  = 0x17 (DW_TAG_union_type)
  009d88:     DW_AT_sibling 0x9db2
  009d8b:     DW_AT_byte_size 0x2
  009d8c:     31  = 0xd (DW_TAG_member)
  009d8d:       DW_AT_name CITER_ELINKNO
  009d9b:       DW_AT_type indirect DW_FORM_ref2 0x891c
  009d9e:     31  = 0xd (DW_TAG_member)
  009d9f:       DW_AT_name CITER_ELINKYES
  009dae:       DW_AT_type indirect DW_FORM_ref2 0x891c
  009db1:     0  null
  009db2:   83  = 0x17 (DW_TAG_union_type)
  009db3:     DW_AT_sibling 0x9ddd
  009db6:     DW_AT_byte_size 0x2
  009db7:     31  = 0xd (DW_TAG_member)
  009db8:       DW_AT_name BITER_ELINKNO
  009dc6:       DW_AT_type indirect DW_FORM_ref2 0x891c
  009dc9:     31  = 0xd (DW_TAG_member)
  009dca:       DW_AT_name BITER_ELINKYES
  009dd9:       DW_AT_type indirect DW_FORM_ref2 0x891c
  009ddc:     0  null
  009ddd:   42  = 0x13 (DW_TAG_structure_type)
  009dde:     DW_AT_sibling 0x9e62
  009de1:     DW_AT_byte_size 0x20
  009de2:     30  = 0xd (DW_TAG_member)
  009de3:       DW_AT_name SADDR
  009de9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009dec:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  009def:     30  = 0xd (DW_TAG_member)
  009df0:       DW_AT_name SOFF
  009df5:       DW_AT_type indirect DW_FORM_ref2 0x891c
  009df8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  009dfb:     30  = 0xd (DW_TAG_member)
  009dfc:       DW_AT_name ATTR
  009e01:       DW_AT_type indirect DW_FORM_ref2 0x891c
  009e04:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  009e07:     30  = 0xd (DW_TAG_member)
  009e08:       DW_AT_name 
  009e09:       DW_AT_type indirect DW_FORM_ref2 0x9d4a
  009e0c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  009e0f:     30  = 0xd (DW_TAG_member)
  009e10:       DW_AT_name SLAST
  009e16:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009e19:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  009e1c:     30  = 0xd (DW_TAG_member)
  009e1d:       DW_AT_name DADDR
  009e23:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009e26:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  009e29:     30  = 0xd (DW_TAG_member)
  009e2a:       DW_AT_name DOFF
  009e2f:       DW_AT_type indirect DW_FORM_ref2 0x891c
  009e32:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  009e35:     30  = 0xd (DW_TAG_member)
  009e36:       DW_AT_name 
  009e37:       DW_AT_type indirect DW_FORM_ref2 0x9d87
  009e3a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  009e3d:     30  = 0xd (DW_TAG_member)
  009e3e:       DW_AT_name DLAST_SGA
  009e48:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009e4b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  009e4e:     30  = 0xd (DW_TAG_member)
  009e4f:       DW_AT_name CSR
  009e53:       DW_AT_type indirect DW_FORM_ref2 0x891c
  009e56:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  009e59:     30  = 0xd (DW_TAG_member)
  009e5a:       DW_AT_name 
  009e5b:       DW_AT_type indirect DW_FORM_ref2 0x9db2
  009e5e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  009e61:     0  null
  009e62:   42  = 0x13 (DW_TAG_structure_type)
  009e63:     DW_AT_sibling 0xa23f
  009e66:     DW_AT_byte_size 0x1400
  009e68:     30  = 0xd (DW_TAG_member)
  009e69:       DW_AT_name CR
  009e6c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009e6f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  009e72:     30  = 0xd (DW_TAG_member)
  009e73:       DW_AT_name ES
  009e76:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  009e79:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  009e7c:     3  = 0x1 (DW_TAG_array_type)
  009e7d:       DW_AT_sibling 0x9e88
  009e80:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009e85:       1  = 0x21 (DW_TAG_subrange_type)
  009e86:         DW_AT_upper_bound 0x3
  009e87:       0  null
  009e88:     30  = 0xd (DW_TAG_member)
  009e89:       DW_AT_name RESERVED_0
  009e94:       DW_AT_type indirect DW_FORM_ref2 0x9e7c
  009e97:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  009e9a:     30  = 0xd (DW_TAG_member)
  009e9b:       DW_AT_name ERQ
  009e9f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009ea2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  009ea5:     3  = 0x1 (DW_TAG_array_type)
  009ea6:       DW_AT_sibling 0x9eb1
  009ea9:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009eae:       1  = 0x21 (DW_TAG_subrange_type)
  009eaf:         DW_AT_upper_bound 0x3
  009eb0:       0  null
  009eb1:     30  = 0xd (DW_TAG_member)
  009eb2:       DW_AT_name RESERVED_1
  009ebd:       DW_AT_type indirect DW_FORM_ref2 0x9ea5
  009ec0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  009ec3:     30  = 0xd (DW_TAG_member)
  009ec4:       DW_AT_name EEI
  009ec8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009ecb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  009ece:     30  = 0xd (DW_TAG_member)
  009ecf:       DW_AT_name CEEI
  009ed4:       DW_AT_type indirect DW_FORM_ref2 0x945b
  009ed7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  009eda:     30  = 0xd (DW_TAG_member)
  009edb:       DW_AT_name SEEI
  009ee0:       DW_AT_type indirect DW_FORM_ref2 0x945b
  009ee3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 25 }
  009ee6:     30  = 0xd (DW_TAG_member)
  009ee7:       DW_AT_name CERQ
  009eec:       DW_AT_type indirect DW_FORM_ref2 0x945b
  009eef:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  009ef2:     30  = 0xd (DW_TAG_member)
  009ef3:       DW_AT_name SERQ
  009ef8:       DW_AT_type indirect DW_FORM_ref2 0x945b
  009efb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 27 }
  009efe:     30  = 0xd (DW_TAG_member)
  009eff:       DW_AT_name CDNE
  009f04:       DW_AT_type indirect DW_FORM_ref2 0x945b
  009f07:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  009f0a:     30  = 0xd (DW_TAG_member)
  009f0b:       DW_AT_name SSRT
  009f10:       DW_AT_type indirect DW_FORM_ref2 0x945b
  009f13:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 29 }
  009f16:     30  = 0xd (DW_TAG_member)
  009f17:       DW_AT_name CERR
  009f1c:       DW_AT_type indirect DW_FORM_ref2 0x945b
  009f1f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  009f22:     30  = 0xd (DW_TAG_member)
  009f23:       DW_AT_name CINT
  009f28:       DW_AT_type indirect DW_FORM_ref2 0x945b
  009f2b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 31 }
  009f2e:     3  = 0x1 (DW_TAG_array_type)
  009f2f:       DW_AT_sibling 0x9f3a
  009f32:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009f37:       1  = 0x21 (DW_TAG_subrange_type)
  009f38:         DW_AT_upper_bound 0x3
  009f39:       0  null
  009f3a:     30  = 0xd (DW_TAG_member)
  009f3b:       DW_AT_name RESERVED_2
  009f46:       DW_AT_type indirect DW_FORM_ref2 0x9f2e
  009f49:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  009f4c:     30  = 0xd (DW_TAG_member)
  009f4d:       DW_AT_name INT
  009f51:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009f54:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  009f57:     3  = 0x1 (DW_TAG_array_type)
  009f58:       DW_AT_sibling 0x9f63
  009f5b:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009f60:       1  = 0x21 (DW_TAG_subrange_type)
  009f61:         DW_AT_upper_bound 0x3
  009f62:       0  null
  009f63:     30  = 0xd (DW_TAG_member)
  009f64:       DW_AT_name RESERVED_3
  009f6f:       DW_AT_type indirect DW_FORM_ref2 0x9f57
  009f72:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  009f75:     30  = 0xd (DW_TAG_member)
  009f76:       DW_AT_name ERR
  009f7a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009f7d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  009f80:     3  = 0x1 (DW_TAG_array_type)
  009f81:       DW_AT_sibling 0x9f8c
  009f84:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009f89:       1  = 0x21 (DW_TAG_subrange_type)
  009f8a:         DW_AT_upper_bound 0x3
  009f8b:       0  null
  009f8c:     30  = 0xd (DW_TAG_member)
  009f8d:       DW_AT_name RESERVED_4
  009f98:       DW_AT_type indirect DW_FORM_ref2 0x9f80
  009f9b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  009f9e:     30  = 0xd (DW_TAG_member)
  009f9f:       DW_AT_name HRS
  009fa3:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  009fa6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  009fa9:     3  = 0x1 (DW_TAG_array_type)
  009faa:       DW_AT_sibling 0x9fb5
  009fad:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009fb2:       1  = 0x21 (DW_TAG_subrange_type)
  009fb3:         DW_AT_upper_bound 0xb
  009fb4:       0  null
  009fb5:     30  = 0xd (DW_TAG_member)
  009fb6:       DW_AT_name RESERVED_5
  009fc1:       DW_AT_type indirect DW_FORM_ref2 0x9fa9
  009fc4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  009fc7:     30  = 0xd (DW_TAG_member)
  009fc8:       DW_AT_name EARS
  009fcd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  009fd0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  009fd3:     3  = 0x1 (DW_TAG_array_type)
  009fd4:       DW_AT_sibling 0x9fe0
  009fd7:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  009fdc:       1  = 0x21 (DW_TAG_subrange_type)
  009fdd:         DW_AT_upper_bound 0xb7
  009fdf:       0  null
  009fe0:     30  = 0xd (DW_TAG_member)
  009fe1:       DW_AT_name RESERVED_6
  009fec:       DW_AT_type indirect DW_FORM_ref2 0x9fd3
  009fef:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  009ff2:     30  = 0xd (DW_TAG_member)
  009ff3:       DW_AT_name DCHPRI3
  009ffb:       DW_AT_type indirect DW_FORM_ref2 0x945b
  009ffe:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  00a002:     30  = 0xd (DW_TAG_member)
  00a003:       DW_AT_name DCHPRI2
  00a00b:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a00e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 257 }
  00a012:     30  = 0xd (DW_TAG_member)
  00a013:       DW_AT_name DCHPRI1
  00a01b:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a01e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 258 }
  00a022:     30  = 0xd (DW_TAG_member)
  00a023:       DW_AT_name DCHPRI0
  00a02b:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a02e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 259 }
  00a032:     30  = 0xd (DW_TAG_member)
  00a033:       DW_AT_name DCHPRI7
  00a03b:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a03e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 260 }
  00a042:     30  = 0xd (DW_TAG_member)
  00a043:       DW_AT_name DCHPRI6
  00a04b:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a04e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 261 }
  00a052:     30  = 0xd (DW_TAG_member)
  00a053:       DW_AT_name DCHPRI5
  00a05b:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a05e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 262 }
  00a062:     30  = 0xd (DW_TAG_member)
  00a063:       DW_AT_name DCHPRI4
  00a06b:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a06e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 263 }
  00a072:     30  = 0xd (DW_TAG_member)
  00a073:       DW_AT_name DCHPRI11
  00a07c:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a07f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 264 }
  00a083:     30  = 0xd (DW_TAG_member)
  00a084:       DW_AT_name DCHPRI10
  00a08d:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a090:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 265 }
  00a094:     30  = 0xd (DW_TAG_member)
  00a095:       DW_AT_name DCHPRI9
  00a09d:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a0a0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 266 }
  00a0a4:     30  = 0xd (DW_TAG_member)
  00a0a5:       DW_AT_name DCHPRI8
  00a0ad:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a0b0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 267 }
  00a0b4:     30  = 0xd (DW_TAG_member)
  00a0b5:       DW_AT_name DCHPRI15
  00a0be:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a0c1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 268 }
  00a0c5:     30  = 0xd (DW_TAG_member)
  00a0c6:       DW_AT_name DCHPRI14
  00a0cf:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a0d2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 269 }
  00a0d6:     30  = 0xd (DW_TAG_member)
  00a0d7:       DW_AT_name DCHPRI13
  00a0e0:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a0e3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 270 }
  00a0e7:     30  = 0xd (DW_TAG_member)
  00a0e8:       DW_AT_name DCHPRI12
  00a0f1:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a0f4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 271 }
  00a0f8:     30  = 0xd (DW_TAG_member)
  00a0f9:       DW_AT_name DCHPRI19
  00a102:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a105:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 272 }
  00a109:     30  = 0xd (DW_TAG_member)
  00a10a:       DW_AT_name DCHPRI18
  00a113:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a116:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 273 }
  00a11a:     30  = 0xd (DW_TAG_member)
  00a11b:       DW_AT_name DCHPRI17
  00a124:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a127:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 274 }
  00a12b:     30  = 0xd (DW_TAG_member)
  00a12c:       DW_AT_name DCHPRI16
  00a135:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a138:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 275 }
  00a13c:     30  = 0xd (DW_TAG_member)
  00a13d:       DW_AT_name DCHPRI23
  00a146:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a149:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 276 }
  00a14d:     30  = 0xd (DW_TAG_member)
  00a14e:       DW_AT_name DCHPRI22
  00a157:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a15a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 277 }
  00a15e:     30  = 0xd (DW_TAG_member)
  00a15f:       DW_AT_name DCHPRI21
  00a168:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a16b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 278 }
  00a16f:     30  = 0xd (DW_TAG_member)
  00a170:       DW_AT_name DCHPRI20
  00a179:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a17c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 279 }
  00a180:     30  = 0xd (DW_TAG_member)
  00a181:       DW_AT_name DCHPRI27
  00a18a:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a18d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 280 }
  00a191:     30  = 0xd (DW_TAG_member)
  00a192:       DW_AT_name DCHPRI26
  00a19b:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a19e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 281 }
  00a1a2:     30  = 0xd (DW_TAG_member)
  00a1a3:       DW_AT_name DCHPRI25
  00a1ac:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a1af:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 282 }
  00a1b3:     30  = 0xd (DW_TAG_member)
  00a1b4:       DW_AT_name DCHPRI24
  00a1bd:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a1c0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 283 }
  00a1c4:     30  = 0xd (DW_TAG_member)
  00a1c5:       DW_AT_name DCHPRI31
  00a1ce:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a1d1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 284 }
  00a1d5:     30  = 0xd (DW_TAG_member)
  00a1d6:       DW_AT_name DCHPRI30
  00a1df:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a1e2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 285 }
  00a1e6:     30  = 0xd (DW_TAG_member)
  00a1e7:       DW_AT_name DCHPRI29
  00a1f0:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a1f3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 286 }
  00a1f7:     30  = 0xd (DW_TAG_member)
  00a1f8:       DW_AT_name DCHPRI28
  00a201:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00a204:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 287 }
  00a208:     3  = 0x1 (DW_TAG_array_type)
  00a209:       DW_AT_sibling 0xa215
  00a20c:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a211:       1  = 0x21 (DW_TAG_subrange_type)
  00a212:         DW_AT_upper_bound 0xedf
  00a214:       0  null
  00a215:     30  = 0xd (DW_TAG_member)
  00a216:       DW_AT_name RESERVED_7
  00a221:       DW_AT_type indirect DW_FORM_ref2 0xa208
  00a224:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 288 }
  00a228:     3  = 0x1 (DW_TAG_array_type)
  00a229:       DW_AT_sibling 0xa232
  00a22c:       DW_AT_type indirect DW_FORM_ref2 0x9ddd
  00a22f:       1  = 0x21 (DW_TAG_subrange_type)
  00a230:         DW_AT_upper_bound 0x1f
  00a231:       0  null
  00a232:     30  = 0xd (DW_TAG_member)
  00a233:       DW_AT_name TCD
  00a237:       DW_AT_type indirect DW_FORM_ref2 0xa228
  00a23a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 4096 }
  00a23e:     0  null
  00a23f:   80  = 0x16 (DW_TAG_typedef)
  00a240:     DW_AT_name DMA_Type
  00a249:     DW_AT_type indirect DW_FORM_ref2 0x9e62
  00a24c:     DW_AT_decl_file 0x1
  00a24d:     DW_AT_decl_line 0x1d06
  00a24f:     DW_AT_decl_column 0x3
  00a250:   42  = 0x13 (DW_TAG_structure_type)
  00a251:     DW_AT_sibling 0xa26e
  00a254:     DW_AT_byte_size 0x80
  00a256:     3  = 0x1 (DW_TAG_array_type)
  00a257:       DW_AT_sibling 0xa260
  00a25a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a25d:       1  = 0x21 (DW_TAG_subrange_type)
  00a25e:         DW_AT_upper_bound 0x1f
  00a25f:       0  null
  00a260:     30  = 0xd (DW_TAG_member)
  00a261:       DW_AT_name CHCFG
  00a267:       DW_AT_type indirect DW_FORM_ref2 0xa256
  00a26a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00a26d:     0  null
  00a26e:   80  = 0x16 (DW_TAG_typedef)
  00a26f:     DW_AT_name DMAMUX_Type
  00a27b:     DW_AT_type indirect DW_FORM_ref2 0xa250
  00a27e:     DW_AT_decl_file 0x1
  00a27f:     DW_AT_decl_line 0x2323
  00a281:     DW_AT_decl_column 0x3
  00a282:   42  = 0x13 (DW_TAG_structure_type)
  00a283:     DW_AT_sibling 0xa37c
  00a286:     DW_AT_byte_size 0x28
  00a287:     30  = 0xd (DW_TAG_member)
  00a288:       DW_AT_name CTRL
  00a28d:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a290:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00a293:     30  = 0xd (DW_TAG_member)
  00a294:       DW_AT_name FILT
  00a299:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a29c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00a29f:     30  = 0xd (DW_TAG_member)
  00a2a0:       DW_AT_name WTR
  00a2a4:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a2a7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00a2aa:     30  = 0xd (DW_TAG_member)
  00a2ab:       DW_AT_name POSD
  00a2b0:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a2b3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  00a2b6:     30  = 0xd (DW_TAG_member)
  00a2b7:       DW_AT_name POSDH
  00a2bd:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00a2c0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00a2c3:     30  = 0xd (DW_TAG_member)
  00a2c4:       DW_AT_name REV
  00a2c8:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a2cb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  00a2ce:     30  = 0xd (DW_TAG_member)
  00a2cf:       DW_AT_name REVH
  00a2d4:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00a2d7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00a2da:     30  = 0xd (DW_TAG_member)
  00a2db:       DW_AT_name UPOS
  00a2e0:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a2e3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  00a2e6:     30  = 0xd (DW_TAG_member)
  00a2e7:       DW_AT_name LPOS
  00a2ec:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a2ef:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00a2f2:     30  = 0xd (DW_TAG_member)
  00a2f3:       DW_AT_name UPOSH
  00a2f9:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00a2fc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  00a2ff:     30  = 0xd (DW_TAG_member)
  00a300:       DW_AT_name LPOSH
  00a306:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00a309:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00a30c:     30  = 0xd (DW_TAG_member)
  00a30d:       DW_AT_name UINIT
  00a313:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a316:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  00a319:     30  = 0xd (DW_TAG_member)
  00a31a:       DW_AT_name LINIT
  00a320:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a323:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00a326:     30  = 0xd (DW_TAG_member)
  00a327:       DW_AT_name IMR
  00a32b:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00a32e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  00a331:     30  = 0xd (DW_TAG_member)
  00a332:       DW_AT_name TST
  00a336:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a339:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00a33c:     30  = 0xd (DW_TAG_member)
  00a33d:       DW_AT_name CTRL2
  00a343:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a346:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  00a349:     30  = 0xd (DW_TAG_member)
  00a34a:       DW_AT_name UMOD
  00a34f:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a352:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00a355:     30  = 0xd (DW_TAG_member)
  00a356:       DW_AT_name LMOD
  00a35b:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a35e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 34 }
  00a361:     30  = 0xd (DW_TAG_member)
  00a362:       DW_AT_name UCOMP
  00a368:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a36b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00a36e:     30  = 0xd (DW_TAG_member)
  00a36f:       DW_AT_name LCOMP
  00a375:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00a378:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 38 }
  00a37b:     0  null
  00a37c:   17  = 0x26 (DW_TAG_const_type)
  00a37d:     DW_AT_type indirect DW_FORM_ref_addr 0x149+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a382:   116  = 0x35 (DW_TAG_volatile_type)
  00a383:     DW_AT_type indirect DW_FORM_ref2 0xa37c
  00a386:   80  = 0x16 (DW_TAG_typedef)
  00a387:     DW_AT_name ENC_Type
  00a390:     DW_AT_type indirect DW_FORM_ref2 0xa282
  00a393:     DW_AT_decl_file 0x1
  00a394:     DW_AT_decl_line 0x2375
  00a396:     DW_AT_decl_column 0x3
  00a397:   42  = 0x13 (DW_TAG_structure_type)
  00a398:     DW_AT_sibling 0xa3b5
  00a39b:     DW_AT_byte_size 0x8
  00a39c:     30  = 0xd (DW_TAG_member)
  00a39d:       DW_AT_name TCSR
  00a3a2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a3a5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00a3a8:     30  = 0xd (DW_TAG_member)
  00a3a9:       DW_AT_name TCCR
  00a3ae:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a3b1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00a3b4:     0  null
  00a3b5:   42  = 0x13 (DW_TAG_structure_type)
  00a3b6:     DW_AT_sibling 0xace5
  00a3b9:     DW_AT_byte_size 0x628
  00a3bb:     3  = 0x1 (DW_TAG_array_type)
  00a3bc:       DW_AT_sibling 0xa3c7
  00a3bf:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a3c4:       1  = 0x21 (DW_TAG_subrange_type)
  00a3c5:         DW_AT_upper_bound 0x3
  00a3c6:       0  null
  00a3c7:     30  = 0xd (DW_TAG_member)
  00a3c8:       DW_AT_name RESERVED_0
  00a3d3:       DW_AT_type indirect DW_FORM_ref2 0xa3bb
  00a3d6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00a3d9:     30  = 0xd (DW_TAG_member)
  00a3da:       DW_AT_name EIR
  00a3de:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a3e1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00a3e4:     30  = 0xd (DW_TAG_member)
  00a3e5:       DW_AT_name EIMR
  00a3ea:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a3ed:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00a3f0:     3  = 0x1 (DW_TAG_array_type)
  00a3f1:       DW_AT_sibling 0xa3fc
  00a3f4:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a3f9:       1  = 0x21 (DW_TAG_subrange_type)
  00a3fa:         DW_AT_upper_bound 0x3
  00a3fb:       0  null
  00a3fc:     30  = 0xd (DW_TAG_member)
  00a3fd:       DW_AT_name RESERVED_1
  00a408:       DW_AT_type indirect DW_FORM_ref2 0xa3f0
  00a40b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00a40e:     30  = 0xd (DW_TAG_member)
  00a40f:       DW_AT_name RDAR
  00a414:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a417:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00a41a:     30  = 0xd (DW_TAG_member)
  00a41b:       DW_AT_name TDAR
  00a420:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a423:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00a426:     3  = 0x1 (DW_TAG_array_type)
  00a427:       DW_AT_sibling 0xa432
  00a42a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a42f:       1  = 0x21 (DW_TAG_subrange_type)
  00a430:         DW_AT_upper_bound 0xb
  00a431:       0  null
  00a432:     30  = 0xd (DW_TAG_member)
  00a433:       DW_AT_name RESERVED_2
  00a43e:       DW_AT_type indirect DW_FORM_ref2 0xa426
  00a441:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00a444:     30  = 0xd (DW_TAG_member)
  00a445:       DW_AT_name ECR
  00a449:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a44c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00a44f:     3  = 0x1 (DW_TAG_array_type)
  00a450:       DW_AT_sibling 0xa45b
  00a453:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a458:       1  = 0x21 (DW_TAG_subrange_type)
  00a459:         DW_AT_upper_bound 0x17
  00a45a:       0  null
  00a45b:     30  = 0xd (DW_TAG_member)
  00a45c:       DW_AT_name RESERVED_3
  00a467:       DW_AT_type indirect DW_FORM_ref2 0xa44f
  00a46a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00a46d:     30  = 0xd (DW_TAG_member)
  00a46e:       DW_AT_name MMFR
  00a473:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a476:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00a479:     30  = 0xd (DW_TAG_member)
  00a47a:       DW_AT_name MSCR
  00a47f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a482:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00a485:     3  = 0x1 (DW_TAG_array_type)
  00a486:       DW_AT_sibling 0xa491
  00a489:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a48e:       1  = 0x21 (DW_TAG_subrange_type)
  00a48f:         DW_AT_upper_bound 0x1b
  00a490:       0  null
  00a491:     30  = 0xd (DW_TAG_member)
  00a492:       DW_AT_name RESERVED_4
  00a49d:       DW_AT_type indirect DW_FORM_ref2 0xa485
  00a4a0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  00a4a3:     30  = 0xd (DW_TAG_member)
  00a4a4:       DW_AT_name MIBC
  00a4a9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a4ac:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00a4af:     3  = 0x1 (DW_TAG_array_type)
  00a4b0:       DW_AT_sibling 0xa4bb
  00a4b3:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a4b8:       1  = 0x21 (DW_TAG_subrange_type)
  00a4b9:         DW_AT_upper_bound 0x1b
  00a4ba:       0  null
  00a4bb:     30  = 0xd (DW_TAG_member)
  00a4bc:       DW_AT_name RESERVED_5
  00a4c7:       DW_AT_type indirect DW_FORM_ref2 0xa4af
  00a4ca:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 104 }
  00a4cd:     30  = 0xd (DW_TAG_member)
  00a4ce:       DW_AT_name RCR
  00a4d2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a4d5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  00a4d9:     3  = 0x1 (DW_TAG_array_type)
  00a4da:       DW_AT_sibling 0xa4e5
  00a4dd:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a4e2:       1  = 0x21 (DW_TAG_subrange_type)
  00a4e3:         DW_AT_upper_bound 0x3b
  00a4e4:       0  null
  00a4e5:     30  = 0xd (DW_TAG_member)
  00a4e6:       DW_AT_name RESERVED_6
  00a4f1:       DW_AT_type indirect DW_FORM_ref2 0xa4d9
  00a4f4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 136 }
  00a4f8:     30  = 0xd (DW_TAG_member)
  00a4f9:       DW_AT_name TCR
  00a4fd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a500:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 196 }
  00a504:     3  = 0x1 (DW_TAG_array_type)
  00a505:       DW_AT_sibling 0xa510
  00a508:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a50d:       1  = 0x21 (DW_TAG_subrange_type)
  00a50e:         DW_AT_upper_bound 0x1b
  00a50f:       0  null
  00a510:     30  = 0xd (DW_TAG_member)
  00a511:       DW_AT_name RESERVED_7
  00a51c:       DW_AT_type indirect DW_FORM_ref2 0xa504
  00a51f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 200 }
  00a523:     30  = 0xd (DW_TAG_member)
  00a524:       DW_AT_name PALR
  00a529:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a52c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 228 }
  00a530:     30  = 0xd (DW_TAG_member)
  00a531:       DW_AT_name PAUR
  00a536:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a539:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 232 }
  00a53d:     30  = 0xd (DW_TAG_member)
  00a53e:       DW_AT_name OPD
  00a542:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a545:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 236 }
  00a549:     30  = 0xd (DW_TAG_member)
  00a54a:       DW_AT_name TXIC
  00a54f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a552:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 240 }
  00a556:     3  = 0x1 (DW_TAG_array_type)
  00a557:       DW_AT_sibling 0xa562
  00a55a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a55f:       1  = 0x21 (DW_TAG_subrange_type)
  00a560:         DW_AT_upper_bound 0xb
  00a561:       0  null
  00a562:     30  = 0xd (DW_TAG_member)
  00a563:       DW_AT_name RESERVED_8
  00a56e:       DW_AT_type indirect DW_FORM_ref2 0xa556
  00a571:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 244 }
  00a575:     30  = 0xd (DW_TAG_member)
  00a576:       DW_AT_name RXIC
  00a57b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a57e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  00a582:     3  = 0x1 (DW_TAG_array_type)
  00a583:       DW_AT_sibling 0xa58e
  00a586:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a58b:       1  = 0x21 (DW_TAG_subrange_type)
  00a58c:         DW_AT_upper_bound 0x13
  00a58d:       0  null
  00a58e:     30  = 0xd (DW_TAG_member)
  00a58f:       DW_AT_name RESERVED_9
  00a59a:       DW_AT_type indirect DW_FORM_ref2 0xa582
  00a59d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 260 }
  00a5a1:     30  = 0xd (DW_TAG_member)
  00a5a2:       DW_AT_name IAUR
  00a5a7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a5aa:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 280 }
  00a5ae:     30  = 0xd (DW_TAG_member)
  00a5af:       DW_AT_name IALR
  00a5b4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a5b7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 284 }
  00a5bb:     30  = 0xd (DW_TAG_member)
  00a5bc:       DW_AT_name GAUR
  00a5c1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a5c4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 288 }
  00a5c8:     30  = 0xd (DW_TAG_member)
  00a5c9:       DW_AT_name GALR
  00a5ce:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a5d1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 292 }
  00a5d5:     3  = 0x1 (DW_TAG_array_type)
  00a5d6:       DW_AT_sibling 0xa5e1
  00a5d9:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a5de:       1  = 0x21 (DW_TAG_subrange_type)
  00a5df:         DW_AT_upper_bound 0x1b
  00a5e0:       0  null
  00a5e1:     30  = 0xd (DW_TAG_member)
  00a5e2:       DW_AT_name RESERVED_10
  00a5ee:       DW_AT_type indirect DW_FORM_ref2 0xa5d5
  00a5f1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 296 }
  00a5f5:     30  = 0xd (DW_TAG_member)
  00a5f6:       DW_AT_name TFWR
  00a5fb:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a5fe:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 324 }
  00a602:     3  = 0x1 (DW_TAG_array_type)
  00a603:       DW_AT_sibling 0xa60e
  00a606:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a60b:       1  = 0x21 (DW_TAG_subrange_type)
  00a60c:         DW_AT_upper_bound 0x37
  00a60d:       0  null
  00a60e:     30  = 0xd (DW_TAG_member)
  00a60f:       DW_AT_name RESERVED_11
  00a61b:       DW_AT_type indirect DW_FORM_ref2 0xa602
  00a61e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 328 }
  00a622:     30  = 0xd (DW_TAG_member)
  00a623:       DW_AT_name RDSR
  00a628:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a62b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 384 }
  00a62f:     30  = 0xd (DW_TAG_member)
  00a630:       DW_AT_name TDSR
  00a635:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a638:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 388 }
  00a63c:     30  = 0xd (DW_TAG_member)
  00a63d:       DW_AT_name MRBR
  00a642:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a645:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 392 }
  00a649:     3  = 0x1 (DW_TAG_array_type)
  00a64a:       DW_AT_sibling 0xa655
  00a64d:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a652:       1  = 0x21 (DW_TAG_subrange_type)
  00a653:         DW_AT_upper_bound 0x3
  00a654:       0  null
  00a655:     30  = 0xd (DW_TAG_member)
  00a656:       DW_AT_name RESERVED_12
  00a662:       DW_AT_type indirect DW_FORM_ref2 0xa649
  00a665:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 396 }
  00a669:     30  = 0xd (DW_TAG_member)
  00a66a:       DW_AT_name RSFL
  00a66f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a672:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 400 }
  00a676:     30  = 0xd (DW_TAG_member)
  00a677:       DW_AT_name RSEM
  00a67c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a67f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 404 }
  00a683:     30  = 0xd (DW_TAG_member)
  00a684:       DW_AT_name RAEM
  00a689:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a68c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 408 }
  00a690:     30  = 0xd (DW_TAG_member)
  00a691:       DW_AT_name RAFL
  00a696:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a699:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 412 }
  00a69d:     30  = 0xd (DW_TAG_member)
  00a69e:       DW_AT_name TSEM
  00a6a3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a6a6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 416 }
  00a6aa:     30  = 0xd (DW_TAG_member)
  00a6ab:       DW_AT_name TAEM
  00a6b0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a6b3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 420 }
  00a6b7:     30  = 0xd (DW_TAG_member)
  00a6b8:       DW_AT_name TAFL
  00a6bd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a6c0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 424 }
  00a6c4:     30  = 0xd (DW_TAG_member)
  00a6c5:       DW_AT_name TIPG
  00a6ca:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a6cd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 428 }
  00a6d1:     30  = 0xd (DW_TAG_member)
  00a6d2:       DW_AT_name FTRL
  00a6d7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a6da:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 432 }
  00a6de:     3  = 0x1 (DW_TAG_array_type)
  00a6df:       DW_AT_sibling 0xa6ea
  00a6e2:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a6e7:       1  = 0x21 (DW_TAG_subrange_type)
  00a6e8:         DW_AT_upper_bound 0xb
  00a6e9:       0  null
  00a6ea:     30  = 0xd (DW_TAG_member)
  00a6eb:       DW_AT_name RESERVED_13
  00a6f7:       DW_AT_type indirect DW_FORM_ref2 0xa6de
  00a6fa:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 436 }
  00a6fe:     30  = 0xd (DW_TAG_member)
  00a6ff:       DW_AT_name TACC
  00a704:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a707:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 448 }
  00a70b:     30  = 0xd (DW_TAG_member)
  00a70c:       DW_AT_name RACC
  00a711:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00a714:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 452 }
  00a718:     3  = 0x1 (DW_TAG_array_type)
  00a719:       DW_AT_sibling 0xa724
  00a71c:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a721:       1  = 0x21 (DW_TAG_subrange_type)
  00a722:         DW_AT_upper_bound 0x37
  00a723:       0  null
  00a724:     30  = 0xd (DW_TAG_member)
  00a725:       DW_AT_name RESERVED_14
  00a731:       DW_AT_type indirect DW_FORM_ref2 0xa718
  00a734:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 456 }
  00a738:     30  = 0xd (DW_TAG_member)
  00a739:       DW_AT_name RMON_T_DROP
  00a745:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a74a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 512 }
  00a74e:     30  = 0xd (DW_TAG_member)
  00a74f:       DW_AT_name RMON_T_PACKETS
  00a75e:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a761:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 516 }
  00a765:     30  = 0xd (DW_TAG_member)
  00a766:       DW_AT_name RMON_T_BC_PKT
  00a774:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a777:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 520 }
  00a77b:     30  = 0xd (DW_TAG_member)
  00a77c:       DW_AT_name RMON_T_MC_PKT
  00a78a:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a78d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 524 }
  00a791:     30  = 0xd (DW_TAG_member)
  00a792:       DW_AT_name RMON_T_CRC_ALIGN
  00a7a3:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a7a6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 528 }
  00a7aa:     30  = 0xd (DW_TAG_member)
  00a7ab:       DW_AT_name RMON_T_UNDERSIZE
  00a7bc:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a7bf:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 532 }
  00a7c3:     30  = 0xd (DW_TAG_member)
  00a7c4:       DW_AT_name RMON_T_OVERSIZE
  00a7d4:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a7d7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 536 }
  00a7db:     30  = 0xd (DW_TAG_member)
  00a7dc:       DW_AT_name RMON_T_FRAG
  00a7e8:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a7eb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 540 }
  00a7ef:     30  = 0xd (DW_TAG_member)
  00a7f0:       DW_AT_name RMON_T_JAB
  00a7fb:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a7fe:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 544 }
  00a802:     30  = 0xd (DW_TAG_member)
  00a803:       DW_AT_name RMON_T_COL
  00a80e:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a811:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 548 }
  00a815:     30  = 0xd (DW_TAG_member)
  00a816:       DW_AT_name RMON_T_P64
  00a821:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a824:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 552 }
  00a828:     30  = 0xd (DW_TAG_member)
  00a829:       DW_AT_name RMON_T_P65TO127
  00a839:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a83c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 556 }
  00a840:     30  = 0xd (DW_TAG_member)
  00a841:       DW_AT_name RMON_T_P128TO255
  00a852:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a855:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 560 }
  00a859:     30  = 0xd (DW_TAG_member)
  00a85a:       DW_AT_name RMON_T_P256TO511
  00a86b:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a86e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 564 }
  00a872:     30  = 0xd (DW_TAG_member)
  00a873:       DW_AT_name RMON_T_P512TO1023
  00a885:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a888:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 568 }
  00a88c:     30  = 0xd (DW_TAG_member)
  00a88d:       DW_AT_name RMON_T_P1024TO2047
  00a8a0:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a8a3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 572 }
  00a8a7:     30  = 0xd (DW_TAG_member)
  00a8a8:       DW_AT_name RMON_T_P_GTE2048
  00a8b9:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a8bc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 576 }
  00a8c0:     30  = 0xd (DW_TAG_member)
  00a8c1:       DW_AT_name RMON_T_OCTETS
  00a8cf:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a8d2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 580 }
  00a8d6:     30  = 0xd (DW_TAG_member)
  00a8d7:       DW_AT_name IEEE_T_DROP
  00a8e3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a8e8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 584 }
  00a8ec:     30  = 0xd (DW_TAG_member)
  00a8ed:       DW_AT_name IEEE_T_FRAME_OK
  00a8fd:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a900:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 588 }
  00a904:     30  = 0xd (DW_TAG_member)
  00a905:       DW_AT_name IEEE_T_1COL
  00a911:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a914:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 592 }
  00a918:     30  = 0xd (DW_TAG_member)
  00a919:       DW_AT_name IEEE_T_MCOL
  00a925:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a928:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 596 }
  00a92c:     30  = 0xd (DW_TAG_member)
  00a92d:       DW_AT_name IEEE_T_DEF
  00a938:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a93b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 600 }
  00a93f:     30  = 0xd (DW_TAG_member)
  00a940:       DW_AT_name IEEE_T_LCOL
  00a94c:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a94f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 604 }
  00a953:     30  = 0xd (DW_TAG_member)
  00a954:       DW_AT_name IEEE_T_EXCOL
  00a961:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a964:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 608 }
  00a968:     30  = 0xd (DW_TAG_member)
  00a969:       DW_AT_name IEEE_T_MACERR
  00a977:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a97a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 612 }
  00a97e:     30  = 0xd (DW_TAG_member)
  00a97f:       DW_AT_name IEEE_T_CSERR
  00a98c:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a98f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 616 }
  00a993:     30  = 0xd (DW_TAG_member)
  00a994:       DW_AT_name IEEE_T_SQE
  00a99f:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a9a2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 620 }
  00a9a6:     30  = 0xd (DW_TAG_member)
  00a9a7:       DW_AT_name IEEE_T_FDXFC
  00a9b4:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a9b7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 624 }
  00a9bb:     30  = 0xd (DW_TAG_member)
  00a9bc:       DW_AT_name IEEE_T_OCTETS_OK
  00a9cd:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00a9d0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 628 }
  00a9d4:     3  = 0x1 (DW_TAG_array_type)
  00a9d5:       DW_AT_sibling 0xa9e0
  00a9d8:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00a9dd:       1  = 0x21 (DW_TAG_subrange_type)
  00a9de:         DW_AT_upper_bound 0xb
  00a9df:       0  null
  00a9e0:     30  = 0xd (DW_TAG_member)
  00a9e1:       DW_AT_name RESERVED_15
  00a9ed:       DW_AT_type indirect DW_FORM_ref2 0xa9d4
  00a9f0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 632 }
  00a9f4:     30  = 0xd (DW_TAG_member)
  00a9f5:       DW_AT_name RMON_R_PACKETS
  00aa04:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00aa07:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 644 }
  00aa0b:     30  = 0xd (DW_TAG_member)
  00aa0c:       DW_AT_name RMON_R_BC_PKT
  00aa1a:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00aa1d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 648 }
  00aa21:     30  = 0xd (DW_TAG_member)
  00aa22:       DW_AT_name RMON_R_MC_PKT
  00aa30:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00aa33:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 652 }
  00aa37:     30  = 0xd (DW_TAG_member)
  00aa38:       DW_AT_name RMON_R_CRC_ALIGN
  00aa49:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00aa4c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 656 }
  00aa50:     30  = 0xd (DW_TAG_member)
  00aa51:       DW_AT_name RMON_R_UNDERSIZE
  00aa62:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00aa65:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 660 }
  00aa69:     30  = 0xd (DW_TAG_member)
  00aa6a:       DW_AT_name RMON_R_OVERSIZE
  00aa7a:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00aa7d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 664 }
  00aa81:     30  = 0xd (DW_TAG_member)
  00aa82:       DW_AT_name RMON_R_FRAG
  00aa8e:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00aa91:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 668 }
  00aa95:     30  = 0xd (DW_TAG_member)
  00aa96:       DW_AT_name RMON_R_JAB
  00aaa1:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00aaa4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 672 }
  00aaa8:     30  = 0xd (DW_TAG_member)
  00aaa9:       DW_AT_name RMON_R_RESVD_0
  00aab8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00aabd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 676 }
  00aac1:     30  = 0xd (DW_TAG_member)
  00aac2:       DW_AT_name RMON_R_P64
  00aacd:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00aad0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 680 }
  00aad4:     30  = 0xd (DW_TAG_member)
  00aad5:       DW_AT_name RMON_R_P65TO127
  00aae5:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00aae8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 684 }
  00aaec:     30  = 0xd (DW_TAG_member)
  00aaed:       DW_AT_name RMON_R_P128TO255
  00aafe:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ab01:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 688 }
  00ab05:     30  = 0xd (DW_TAG_member)
  00ab06:       DW_AT_name RMON_R_P256TO511
  00ab17:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ab1a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 692 }
  00ab1e:     30  = 0xd (DW_TAG_member)
  00ab1f:       DW_AT_name RMON_R_P512TO1023
  00ab31:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ab34:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 696 }
  00ab38:     30  = 0xd (DW_TAG_member)
  00ab39:       DW_AT_name RMON_R_P1024TO2047
  00ab4c:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ab4f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 700 }
  00ab53:     30  = 0xd (DW_TAG_member)
  00ab54:       DW_AT_name RMON_R_P_GTE2048
  00ab65:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ab68:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 704 }
  00ab6c:     30  = 0xd (DW_TAG_member)
  00ab6d:       DW_AT_name RMON_R_OCTETS
  00ab7b:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ab7e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 708 }
  00ab82:     30  = 0xd (DW_TAG_member)
  00ab83:       DW_AT_name IEEE_R_DROP
  00ab8f:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ab92:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 712 }
  00ab96:     30  = 0xd (DW_TAG_member)
  00ab97:       DW_AT_name IEEE_R_FRAME_OK
  00aba7:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00abaa:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 716 }
  00abae:     30  = 0xd (DW_TAG_member)
  00abaf:       DW_AT_name IEEE_R_CRC
  00abba:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00abbd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 720 }
  00abc1:     30  = 0xd (DW_TAG_member)
  00abc2:       DW_AT_name IEEE_R_ALIGN
  00abcf:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00abd2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 724 }
  00abd6:     30  = 0xd (DW_TAG_member)
  00abd7:       DW_AT_name IEEE_R_MACERR
  00abe5:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00abe8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 728 }
  00abec:     30  = 0xd (DW_TAG_member)
  00abed:       DW_AT_name IEEE_R_FDXFC
  00abfa:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00abfd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 732 }
  00ac01:     30  = 0xd (DW_TAG_member)
  00ac02:       DW_AT_name IEEE_R_OCTETS_OK
  00ac13:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ac16:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 736 }
  00ac1a:     3  = 0x1 (DW_TAG_array_type)
  00ac1b:       DW_AT_sibling 0xac27
  00ac1e:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ac23:       1  = 0x21 (DW_TAG_subrange_type)
  00ac24:         DW_AT_upper_bound 0x11b
  00ac26:       0  null
  00ac27:     30  = 0xd (DW_TAG_member)
  00ac28:       DW_AT_name RESERVED_16
  00ac34:       DW_AT_type indirect DW_FORM_ref2 0xac1a
  00ac37:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 740 }
  00ac3b:     30  = 0xd (DW_TAG_member)
  00ac3c:       DW_AT_name ATCR
  00ac41:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ac44:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1024 }
  00ac48:     30  = 0xd (DW_TAG_member)
  00ac49:       DW_AT_name ATVR
  00ac4e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ac51:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1028 }
  00ac55:     30  = 0xd (DW_TAG_member)
  00ac56:       DW_AT_name ATOFF
  00ac5c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ac5f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1032 }
  00ac63:     30  = 0xd (DW_TAG_member)
  00ac64:       DW_AT_name ATPER
  00ac6a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ac6d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1036 }
  00ac71:     30  = 0xd (DW_TAG_member)
  00ac72:       DW_AT_name ATCOR
  00ac78:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ac7b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1040 }
  00ac7f:     30  = 0xd (DW_TAG_member)
  00ac80:       DW_AT_name ATINC
  00ac86:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ac89:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1044 }
  00ac8d:     30  = 0xd (DW_TAG_member)
  00ac8e:       DW_AT_name ATSTMP
  00ac95:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ac98:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1048 }
  00ac9c:     3  = 0x1 (DW_TAG_array_type)
  00ac9d:       DW_AT_sibling 0xaca9
  00aca0:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00aca5:       1  = 0x21 (DW_TAG_subrange_type)
  00aca6:         DW_AT_upper_bound 0x1e7
  00aca8:       0  null
  00aca9:     30  = 0xd (DW_TAG_member)
  00acaa:       DW_AT_name RESERVED_17
  00acb6:       DW_AT_type indirect DW_FORM_ref2 0xac9c
  00acb9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1052 }
  00acbd:     30  = 0xd (DW_TAG_member)
  00acbe:       DW_AT_name TGSR
  00acc3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00acc6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1540 }
  00acca:     3  = 0x1 (DW_TAG_array_type)
  00accb:       DW_AT_sibling 0xacd4
  00acce:       DW_AT_type indirect DW_FORM_ref2 0xa397
  00acd1:       1  = 0x21 (DW_TAG_subrange_type)
  00acd2:         DW_AT_upper_bound 0x3
  00acd3:       0  null
  00acd4:     30  = 0xd (DW_TAG_member)
  00acd5:       DW_AT_name CHANNEL
  00acdd:       DW_AT_type indirect DW_FORM_ref2 0xacca
  00ace0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1544 }
  00ace4:     0  null
  00ace5:   80  = 0x16 (DW_TAG_typedef)
  00ace6:     DW_AT_name ENET_Type
  00acf0:     DW_AT_type indirect DW_FORM_ref2 0xa3b5
  00acf3:     DW_AT_decl_file 0x1
  00acf4:     DW_AT_decl_line 0x2526
  00acf6:     DW_AT_decl_column 0x3
  00acf7:   42  = 0x13 (DW_TAG_structure_type)
  00acf8:     DW_AT_sibling 0xad50
  00acfb:     DW_AT_byte_size 0x6
  00acfc:     30  = 0xd (DW_TAG_member)
  00acfd:       DW_AT_name CTRL
  00ad02:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00ad05:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00ad08:     30  = 0xd (DW_TAG_member)
  00ad09:       DW_AT_name SERV
  00ad0e:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00ad11:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 1 }
  00ad14:     30  = 0xd (DW_TAG_member)
  00ad15:       DW_AT_name CMPL
  00ad1a:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00ad1d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00ad20:     30  = 0xd (DW_TAG_member)
  00ad21:       DW_AT_name CMPH
  00ad26:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00ad29:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 3 }
  00ad2c:     30  = 0xd (DW_TAG_member)
  00ad2d:       DW_AT_name CLKCTRL
  00ad35:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00ad38:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00ad3b:     30  = 0xd (DW_TAG_member)
  00ad3c:       DW_AT_name CLKPRESCALER
  00ad49:       DW_AT_type indirect DW_FORM_ref2 0x945b
  00ad4c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 5 }
  00ad4f:     0  null
  00ad50:   80  = 0x16 (DW_TAG_typedef)
  00ad51:     DW_AT_name EWM_Type
  00ad5a:     DW_AT_type indirect DW_FORM_ref2 0xacf7
  00ad5d:     DW_AT_decl_file 0x1
  00ad5e:     DW_AT_decl_line 0x291e
  00ad60:     DW_AT_decl_column 0x3
  00ad61:   42  = 0x13 (DW_TAG_structure_type)
  00ad62:     DW_AT_sibling 0xb140
  00ad65:     DW_AT_byte_size 0x790
  00ad67:     30  = 0xd (DW_TAG_member)
  00ad68:       DW_AT_name VERID
  00ad6e:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ad71:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00ad74:     30  = 0xd (DW_TAG_member)
  00ad75:       DW_AT_name PARAM
  00ad7b:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ad7e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00ad81:     30  = 0xd (DW_TAG_member)
  00ad82:       DW_AT_name CTRL
  00ad87:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ad8a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00ad8d:     30  = 0xd (DW_TAG_member)
  00ad8e:       DW_AT_name PIN
  00ad92:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ad95:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00ad98:     30  = 0xd (DW_TAG_member)
  00ad99:       DW_AT_name SHIFTSTAT
  00ada3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ada6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00ada9:     30  = 0xd (DW_TAG_member)
  00adaa:       DW_AT_name SHIFTERR
  00adb3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00adb6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00adb9:     30  = 0xd (DW_TAG_member)
  00adba:       DW_AT_name TIMSTAT
  00adc2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00adc5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00adc8:     3  = 0x1 (DW_TAG_array_type)
  00adc9:       DW_AT_sibling 0xadd4
  00adcc:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00add1:       1  = 0x21 (DW_TAG_subrange_type)
  00add2:         DW_AT_upper_bound 0x3
  00add3:       0  null
  00add4:     30  = 0xd (DW_TAG_member)
  00add5:       DW_AT_name RESERVED_0
  00ade0:       DW_AT_type indirect DW_FORM_ref2 0xadc8
  00ade3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00ade6:     30  = 0xd (DW_TAG_member)
  00ade7:       DW_AT_name SHIFTSIEN
  00adf1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00adf4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00adf7:     30  = 0xd (DW_TAG_member)
  00adf8:       DW_AT_name SHIFTEIEN
  00ae02:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ae05:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00ae08:     30  = 0xd (DW_TAG_member)
  00ae09:       DW_AT_name TIMIEN
  00ae10:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ae13:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00ae16:     3  = 0x1 (DW_TAG_array_type)
  00ae17:       DW_AT_sibling 0xae22
  00ae1a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ae1f:       1  = 0x21 (DW_TAG_subrange_type)
  00ae20:         DW_AT_upper_bound 0x3
  00ae21:       0  null
  00ae22:     30  = 0xd (DW_TAG_member)
  00ae23:       DW_AT_name RESERVED_1
  00ae2e:       DW_AT_type indirect DW_FORM_ref2 0xae16
  00ae31:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00ae34:     30  = 0xd (DW_TAG_member)
  00ae35:       DW_AT_name SHIFTSDEN
  00ae3f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ae42:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00ae45:     3  = 0x1 (DW_TAG_array_type)
  00ae46:       DW_AT_sibling 0xae51
  00ae49:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ae4e:       1  = 0x21 (DW_TAG_subrange_type)
  00ae4f:         DW_AT_upper_bound 0xb
  00ae50:       0  null
  00ae51:     30  = 0xd (DW_TAG_member)
  00ae52:       DW_AT_name RESERVED_2
  00ae5d:       DW_AT_type indirect DW_FORM_ref2 0xae45
  00ae60:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00ae63:     30  = 0xd (DW_TAG_member)
  00ae64:       DW_AT_name SHIFTSTATE
  00ae6f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ae72:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00ae75:     3  = 0x1 (DW_TAG_array_type)
  00ae76:       DW_AT_sibling 0xae81
  00ae79:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ae7e:       1  = 0x21 (DW_TAG_subrange_type)
  00ae7f:         DW_AT_upper_bound 0x3b
  00ae80:       0  null
  00ae81:     30  = 0xd (DW_TAG_member)
  00ae82:       DW_AT_name RESERVED_3
  00ae8d:       DW_AT_type indirect DW_FORM_ref2 0xae75
  00ae90:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00ae93:     3  = 0x1 (DW_TAG_array_type)
  00ae94:       DW_AT_sibling 0xae9d
  00ae97:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ae9a:       1  = 0x21 (DW_TAG_subrange_type)
  00ae9b:         DW_AT_upper_bound 0x3
  00ae9c:       0  null
  00ae9d:     30  = 0xd (DW_TAG_member)
  00ae9e:       DW_AT_name SHIFTCTL
  00aea7:       DW_AT_type indirect DW_FORM_ref2 0xae93
  00aeaa:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00aeae:     3  = 0x1 (DW_TAG_array_type)
  00aeaf:       DW_AT_sibling 0xaeba
  00aeb2:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00aeb7:       1  = 0x21 (DW_TAG_subrange_type)
  00aeb8:         DW_AT_upper_bound 0x6f
  00aeb9:       0  null
  00aeba:     30  = 0xd (DW_TAG_member)
  00aebb:       DW_AT_name RESERVED_4
  00aec6:       DW_AT_type indirect DW_FORM_ref2 0xaeae
  00aec9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  00aecd:     3  = 0x1 (DW_TAG_array_type)
  00aece:       DW_AT_sibling 0xaed7
  00aed1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00aed4:       1  = 0x21 (DW_TAG_subrange_type)
  00aed5:         DW_AT_upper_bound 0x3
  00aed6:       0  null
  00aed7:     30  = 0xd (DW_TAG_member)
  00aed8:       DW_AT_name SHIFTCFG
  00aee1:       DW_AT_type indirect DW_FORM_ref2 0xaecd
  00aee4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  00aee8:     3  = 0x1 (DW_TAG_array_type)
  00aee9:       DW_AT_sibling 0xaef5
  00aeec:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00aef1:       1  = 0x21 (DW_TAG_subrange_type)
  00aef2:         DW_AT_upper_bound 0xef
  00aef4:       0  null
  00aef5:     30  = 0xd (DW_TAG_member)
  00aef6:       DW_AT_name RESERVED_5
  00af01:       DW_AT_type indirect DW_FORM_ref2 0xaee8
  00af04:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 272 }
  00af08:     3  = 0x1 (DW_TAG_array_type)
  00af09:       DW_AT_sibling 0xaf12
  00af0c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00af0f:       1  = 0x21 (DW_TAG_subrange_type)
  00af10:         DW_AT_upper_bound 0x3
  00af11:       0  null
  00af12:     30  = 0xd (DW_TAG_member)
  00af13:       DW_AT_name SHIFTBUF
  00af1c:       DW_AT_type indirect DW_FORM_ref2 0xaf08
  00af1f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 512 }
  00af23:     3  = 0x1 (DW_TAG_array_type)
  00af24:       DW_AT_sibling 0xaf2f
  00af27:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00af2c:       1  = 0x21 (DW_TAG_subrange_type)
  00af2d:         DW_AT_upper_bound 0x6f
  00af2e:       0  null
  00af2f:     30  = 0xd (DW_TAG_member)
  00af30:       DW_AT_name RESERVED_6
  00af3b:       DW_AT_type indirect DW_FORM_ref2 0xaf23
  00af3e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 528 }
  00af42:     3  = 0x1 (DW_TAG_array_type)
  00af43:       DW_AT_sibling 0xaf4c
  00af46:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00af49:       1  = 0x21 (DW_TAG_subrange_type)
  00af4a:         DW_AT_upper_bound 0x3
  00af4b:       0  null
  00af4c:     30  = 0xd (DW_TAG_member)
  00af4d:       DW_AT_name SHIFTBUFBIS
  00af59:       DW_AT_type indirect DW_FORM_ref2 0xaf42
  00af5c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 640 }
  00af60:     3  = 0x1 (DW_TAG_array_type)
  00af61:       DW_AT_sibling 0xaf6c
  00af64:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00af69:       1  = 0x21 (DW_TAG_subrange_type)
  00af6a:         DW_AT_upper_bound 0x6f
  00af6b:       0  null
  00af6c:     30  = 0xd (DW_TAG_member)
  00af6d:       DW_AT_name RESERVED_7
  00af78:       DW_AT_type indirect DW_FORM_ref2 0xaf60
  00af7b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 656 }
  00af7f:     3  = 0x1 (DW_TAG_array_type)
  00af80:       DW_AT_sibling 0xaf89
  00af83:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00af86:       1  = 0x21 (DW_TAG_subrange_type)
  00af87:         DW_AT_upper_bound 0x3
  00af88:       0  null
  00af89:     30  = 0xd (DW_TAG_member)
  00af8a:       DW_AT_name SHIFTBUFBYS
  00af96:       DW_AT_type indirect DW_FORM_ref2 0xaf7f
  00af99:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 768 }
  00af9d:     3  = 0x1 (DW_TAG_array_type)
  00af9e:       DW_AT_sibling 0xafa9
  00afa1:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00afa6:       1  = 0x21 (DW_TAG_subrange_type)
  00afa7:         DW_AT_upper_bound 0x6f
  00afa8:       0  null
  00afa9:     30  = 0xd (DW_TAG_member)
  00afaa:       DW_AT_name RESERVED_8
  00afb5:       DW_AT_type indirect DW_FORM_ref2 0xaf9d
  00afb8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 784 }
  00afbc:     3  = 0x1 (DW_TAG_array_type)
  00afbd:       DW_AT_sibling 0xafc6
  00afc0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00afc3:       1  = 0x21 (DW_TAG_subrange_type)
  00afc4:         DW_AT_upper_bound 0x3
  00afc5:       0  null
  00afc6:     30  = 0xd (DW_TAG_member)
  00afc7:       DW_AT_name SHIFTBUFBBS
  00afd3:       DW_AT_type indirect DW_FORM_ref2 0xafbc
  00afd6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 896 }
  00afda:     3  = 0x1 (DW_TAG_array_type)
  00afdb:       DW_AT_sibling 0xafe6
  00afde:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00afe3:       1  = 0x21 (DW_TAG_subrange_type)
  00afe4:         DW_AT_upper_bound 0x6f
  00afe5:       0  null
  00afe6:     30  = 0xd (DW_TAG_member)
  00afe7:       DW_AT_name RESERVED_9
  00aff2:       DW_AT_type indirect DW_FORM_ref2 0xafda
  00aff5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 912 }
  00aff9:     3  = 0x1 (DW_TAG_array_type)
  00affa:       DW_AT_sibling 0xb003
  00affd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b000:       1  = 0x21 (DW_TAG_subrange_type)
  00b001:         DW_AT_upper_bound 0x3
  00b002:       0  null
  00b003:     30  = 0xd (DW_TAG_member)
  00b004:       DW_AT_name TIMCTL
  00b00b:       DW_AT_type indirect DW_FORM_ref2 0xaff9
  00b00e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1024 }
  00b012:     3  = 0x1 (DW_TAG_array_type)
  00b013:       DW_AT_sibling 0xb01e
  00b016:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b01b:       1  = 0x21 (DW_TAG_subrange_type)
  00b01c:         DW_AT_upper_bound 0x6f
  00b01d:       0  null
  00b01e:     30  = 0xd (DW_TAG_member)
  00b01f:       DW_AT_name RESERVED_10
  00b02b:       DW_AT_type indirect DW_FORM_ref2 0xb012
  00b02e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1040 }
  00b032:     3  = 0x1 (DW_TAG_array_type)
  00b033:       DW_AT_sibling 0xb03c
  00b036:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b039:       1  = 0x21 (DW_TAG_subrange_type)
  00b03a:         DW_AT_upper_bound 0x3
  00b03b:       0  null
  00b03c:     30  = 0xd (DW_TAG_member)
  00b03d:       DW_AT_name TIMCFG
  00b044:       DW_AT_type indirect DW_FORM_ref2 0xb032
  00b047:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1152 }
  00b04b:     3  = 0x1 (DW_TAG_array_type)
  00b04c:       DW_AT_sibling 0xb057
  00b04f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b054:       1  = 0x21 (DW_TAG_subrange_type)
  00b055:         DW_AT_upper_bound 0x6f
  00b056:       0  null
  00b057:     30  = 0xd (DW_TAG_member)
  00b058:       DW_AT_name RESERVED_11
  00b064:       DW_AT_type indirect DW_FORM_ref2 0xb04b
  00b067:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1168 }
  00b06b:     3  = 0x1 (DW_TAG_array_type)
  00b06c:       DW_AT_sibling 0xb075
  00b06f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b072:       1  = 0x21 (DW_TAG_subrange_type)
  00b073:         DW_AT_upper_bound 0x3
  00b074:       0  null
  00b075:     30  = 0xd (DW_TAG_member)
  00b076:       DW_AT_name TIMCMP
  00b07d:       DW_AT_type indirect DW_FORM_ref2 0xb06b
  00b080:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1280 }
  00b084:     3  = 0x1 (DW_TAG_array_type)
  00b085:       DW_AT_sibling 0xb091
  00b088:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b08d:       1  = 0x21 (DW_TAG_subrange_type)
  00b08e:         DW_AT_upper_bound 0x16f
  00b090:       0  null
  00b091:     30  = 0xd (DW_TAG_member)
  00b092:       DW_AT_name RESERVED_12
  00b09e:       DW_AT_type indirect DW_FORM_ref2 0xb084
  00b0a1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1296 }
  00b0a5:     3  = 0x1 (DW_TAG_array_type)
  00b0a6:       DW_AT_sibling 0xb0af
  00b0a9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b0ac:       1  = 0x21 (DW_TAG_subrange_type)
  00b0ad:         DW_AT_upper_bound 0x3
  00b0ae:       0  null
  00b0af:     30  = 0xd (DW_TAG_member)
  00b0b0:       DW_AT_name SHIFTBUFNBS
  00b0bc:       DW_AT_type indirect DW_FORM_ref2 0xb0a5
  00b0bf:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1664 }
  00b0c3:     3  = 0x1 (DW_TAG_array_type)
  00b0c4:       DW_AT_sibling 0xb0cf
  00b0c7:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b0cc:       1  = 0x21 (DW_TAG_subrange_type)
  00b0cd:         DW_AT_upper_bound 0x6f
  00b0ce:       0  null
  00b0cf:     30  = 0xd (DW_TAG_member)
  00b0d0:       DW_AT_name RESERVED_13
  00b0dc:       DW_AT_type indirect DW_FORM_ref2 0xb0c3
  00b0df:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1680 }
  00b0e3:     3  = 0x1 (DW_TAG_array_type)
  00b0e4:       DW_AT_sibling 0xb0ed
  00b0e7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b0ea:       1  = 0x21 (DW_TAG_subrange_type)
  00b0eb:         DW_AT_upper_bound 0x3
  00b0ec:       0  null
  00b0ed:     30  = 0xd (DW_TAG_member)
  00b0ee:       DW_AT_name SHIFTBUFHWS
  00b0fa:       DW_AT_type indirect DW_FORM_ref2 0xb0e3
  00b0fd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1792 }
  00b101:     3  = 0x1 (DW_TAG_array_type)
  00b102:       DW_AT_sibling 0xb10d
  00b105:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b10a:       1  = 0x21 (DW_TAG_subrange_type)
  00b10b:         DW_AT_upper_bound 0x6f
  00b10c:       0  null
  00b10d:     30  = 0xd (DW_TAG_member)
  00b10e:       DW_AT_name RESERVED_14
  00b11a:       DW_AT_type indirect DW_FORM_ref2 0xb101
  00b11d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1808 }
  00b121:     3  = 0x1 (DW_TAG_array_type)
  00b122:       DW_AT_sibling 0xb12b
  00b125:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b128:       1  = 0x21 (DW_TAG_subrange_type)
  00b129:         DW_AT_upper_bound 0x3
  00b12a:       0  null
  00b12b:     30  = 0xd (DW_TAG_member)
  00b12c:       DW_AT_name SHIFTBUFNIS
  00b138:       DW_AT_type indirect DW_FORM_ref2 0xb121
  00b13b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1920 }
  00b13f:     0  null
  00b140:   80  = 0x16 (DW_TAG_typedef)
  00b141:     DW_AT_name FLEXIO_Type
  00b14d:     DW_AT_type indirect DW_FORM_ref2 0xad61
  00b150:     DW_AT_decl_file 0x1
  00b151:     DW_AT_decl_line 0x29a5
  00b153:     DW_AT_decl_column 0x3
  00b154:   42  = 0x13 (DW_TAG_structure_type)
  00b155:     DW_AT_sibling 0xb1e7
  00b158:     DW_AT_byte_size 0x1c
  00b159:     30  = 0xd (DW_TAG_member)
  00b15a:       DW_AT_name TCM_CTRL
  00b163:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b166:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00b169:     30  = 0xd (DW_TAG_member)
  00b16a:       DW_AT_name OCRAM_MAGIC_ADDR
  00b17b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b17e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00b181:     30  = 0xd (DW_TAG_member)
  00b182:       DW_AT_name DTCM_MAGIC_ADDR
  00b192:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b195:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00b198:     30  = 0xd (DW_TAG_member)
  00b199:       DW_AT_name ITCM_MAGIC_ADDR
  00b1a9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b1ac:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00b1af:     30  = 0xd (DW_TAG_member)
  00b1b0:       DW_AT_name INT_STATUS
  00b1bb:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b1be:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00b1c1:     30  = 0xd (DW_TAG_member)
  00b1c2:       DW_AT_name INT_STAT_EN
  00b1ce:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b1d1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00b1d4:     30  = 0xd (DW_TAG_member)
  00b1d5:       DW_AT_name INT_SIG_EN
  00b1e0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b1e3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00b1e6:     0  null
  00b1e7:   80  = 0x16 (DW_TAG_typedef)
  00b1e8:     DW_AT_name FLEXRAM_Type
  00b1f5:     DW_AT_type indirect DW_FORM_ref2 0xb154
  00b1f8:     DW_AT_decl_file 0x1
  00b1f9:     DW_AT_decl_line 0x2b00
  00b1fb:     DW_AT_decl_column 0x3
  00b1fc:   42  = 0x13 (DW_TAG_structure_type)
  00b1fd:     DW_AT_sibling 0xb4bb
  00b200:     DW_AT_byte_size 0x300
  00b202:     30  = 0xd (DW_TAG_member)
  00b203:       DW_AT_name MCR0
  00b208:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b20b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00b20e:     30  = 0xd (DW_TAG_member)
  00b20f:       DW_AT_name MCR1
  00b214:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b217:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00b21a:     30  = 0xd (DW_TAG_member)
  00b21b:       DW_AT_name MCR2
  00b220:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b223:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00b226:     30  = 0xd (DW_TAG_member)
  00b227:       DW_AT_name AHBCR
  00b22d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b230:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00b233:     30  = 0xd (DW_TAG_member)
  00b234:       DW_AT_name INTEN
  00b23a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b23d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00b240:     30  = 0xd (DW_TAG_member)
  00b241:       DW_AT_name INTR
  00b246:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b249:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00b24c:     30  = 0xd (DW_TAG_member)
  00b24d:       DW_AT_name LUTKEY
  00b254:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b257:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00b25a:     30  = 0xd (DW_TAG_member)
  00b25b:       DW_AT_name LUTCR
  00b261:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b264:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00b267:     3  = 0x1 (DW_TAG_array_type)
  00b268:       DW_AT_sibling 0xb271
  00b26b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b26e:       1  = 0x21 (DW_TAG_subrange_type)
  00b26f:         DW_AT_upper_bound 0x3
  00b270:       0  null
  00b271:     30  = 0xd (DW_TAG_member)
  00b272:       DW_AT_name AHBRXBUFCR0
  00b27e:       DW_AT_type indirect DW_FORM_ref2 0xb267
  00b281:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00b284:     3  = 0x1 (DW_TAG_array_type)
  00b285:       DW_AT_sibling 0xb290
  00b288:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b28d:       1  = 0x21 (DW_TAG_subrange_type)
  00b28e:         DW_AT_upper_bound 0x2f
  00b28f:       0  null
  00b290:     30  = 0xd (DW_TAG_member)
  00b291:       DW_AT_name RESERVED_0
  00b29c:       DW_AT_type indirect DW_FORM_ref2 0xb284
  00b29f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00b2a2:     3  = 0x1 (DW_TAG_array_type)
  00b2a3:       DW_AT_sibling 0xb2ac
  00b2a6:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b2a9:       1  = 0x21 (DW_TAG_subrange_type)
  00b2aa:         DW_AT_upper_bound 0x3
  00b2ab:       0  null
  00b2ac:     30  = 0xd (DW_TAG_member)
  00b2ad:       DW_AT_name FLSHCR0
  00b2b5:       DW_AT_type indirect DW_FORM_ref2 0xb2a2
  00b2b8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  00b2bb:     3  = 0x1 (DW_TAG_array_type)
  00b2bc:       DW_AT_sibling 0xb2c5
  00b2bf:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b2c2:       1  = 0x21 (DW_TAG_subrange_type)
  00b2c3:         DW_AT_upper_bound 0x3
  00b2c4:       0  null
  00b2c5:     30  = 0xd (DW_TAG_member)
  00b2c6:       DW_AT_name FLSHCR1
  00b2ce:       DW_AT_type indirect DW_FORM_ref2 0xb2bb
  00b2d1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  00b2d4:     3  = 0x1 (DW_TAG_array_type)
  00b2d5:       DW_AT_sibling 0xb2de
  00b2d8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b2db:       1  = 0x21 (DW_TAG_subrange_type)
  00b2dc:         DW_AT_upper_bound 0x3
  00b2dd:       0  null
  00b2de:     30  = 0xd (DW_TAG_member)
  00b2df:       DW_AT_name FLSHCR2
  00b2e7:       DW_AT_type indirect DW_FORM_ref2 0xb2d4
  00b2ea:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00b2ee:     3  = 0x1 (DW_TAG_array_type)
  00b2ef:       DW_AT_sibling 0xb2fa
  00b2f2:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b2f7:       1  = 0x21 (DW_TAG_subrange_type)
  00b2f8:         DW_AT_upper_bound 0x3
  00b2f9:       0  null
  00b2fa:     30  = 0xd (DW_TAG_member)
  00b2fb:       DW_AT_name RESERVED_1
  00b306:       DW_AT_type indirect DW_FORM_ref2 0xb2ee
  00b309:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  00b30d:     30  = 0xd (DW_TAG_member)
  00b30e:       DW_AT_name FLSHCR4
  00b316:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b319:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 148 }
  00b31d:     3  = 0x1 (DW_TAG_array_type)
  00b31e:       DW_AT_sibling 0xb329
  00b321:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b326:       1  = 0x21 (DW_TAG_subrange_type)
  00b327:         DW_AT_upper_bound 0x7
  00b328:       0  null
  00b329:     30  = 0xd (DW_TAG_member)
  00b32a:       DW_AT_name RESERVED_2
  00b335:       DW_AT_type indirect DW_FORM_ref2 0xb31d
  00b338:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 152 }
  00b33c:     30  = 0xd (DW_TAG_member)
  00b33d:       DW_AT_name IPCR0
  00b343:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b346:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 160 }
  00b34a:     30  = 0xd (DW_TAG_member)
  00b34b:       DW_AT_name IPCR1
  00b351:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b354:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 164 }
  00b358:     3  = 0x1 (DW_TAG_array_type)
  00b359:       DW_AT_sibling 0xb364
  00b35c:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b361:       1  = 0x21 (DW_TAG_subrange_type)
  00b362:         DW_AT_upper_bound 0x7
  00b363:       0  null
  00b364:     30  = 0xd (DW_TAG_member)
  00b365:       DW_AT_name RESERVED_3
  00b370:       DW_AT_type indirect DW_FORM_ref2 0xb358
  00b373:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 168 }
  00b377:     30  = 0xd (DW_TAG_member)
  00b378:       DW_AT_name IPCMD
  00b37e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b381:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 176 }
  00b385:     3  = 0x1 (DW_TAG_array_type)
  00b386:       DW_AT_sibling 0xb391
  00b389:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b38e:       1  = 0x21 (DW_TAG_subrange_type)
  00b38f:         DW_AT_upper_bound 0x3
  00b390:       0  null
  00b391:     30  = 0xd (DW_TAG_member)
  00b392:       DW_AT_name RESERVED_4
  00b39d:       DW_AT_type indirect DW_FORM_ref2 0xb385
  00b3a0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 180 }
  00b3a4:     30  = 0xd (DW_TAG_member)
  00b3a5:       DW_AT_name IPRXFCR
  00b3ad:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b3b0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 184 }
  00b3b4:     30  = 0xd (DW_TAG_member)
  00b3b5:       DW_AT_name IPTXFCR
  00b3bd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b3c0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 188 }
  00b3c4:     3  = 0x1 (DW_TAG_array_type)
  00b3c5:       DW_AT_sibling 0xb3ce
  00b3c8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b3cb:       1  = 0x21 (DW_TAG_subrange_type)
  00b3cc:         DW_AT_upper_bound 0x1
  00b3cd:       0  null
  00b3ce:     30  = 0xd (DW_TAG_member)
  00b3cf:       DW_AT_name DLLCR
  00b3d5:       DW_AT_type indirect DW_FORM_ref2 0xb3c4
  00b3d8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 192 }
  00b3dc:     3  = 0x1 (DW_TAG_array_type)
  00b3dd:       DW_AT_sibling 0xb3e8
  00b3e0:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b3e5:       1  = 0x21 (DW_TAG_subrange_type)
  00b3e6:         DW_AT_upper_bound 0x17
  00b3e7:       0  null
  00b3e8:     30  = 0xd (DW_TAG_member)
  00b3e9:       DW_AT_name RESERVED_5
  00b3f4:       DW_AT_type indirect DW_FORM_ref2 0xb3dc
  00b3f7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 200 }
  00b3fb:     30  = 0xd (DW_TAG_member)
  00b3fc:       DW_AT_name STS0
  00b401:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b404:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 224 }
  00b408:     30  = 0xd (DW_TAG_member)
  00b409:       DW_AT_name STS1
  00b40e:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b411:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 228 }
  00b415:     30  = 0xd (DW_TAG_member)
  00b416:       DW_AT_name STS2
  00b41b:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b41e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 232 }
  00b422:     30  = 0xd (DW_TAG_member)
  00b423:       DW_AT_name AHBSPNDSTS
  00b42e:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b431:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 236 }
  00b435:     30  = 0xd (DW_TAG_member)
  00b436:       DW_AT_name IPRXFSTS
  00b43f:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b442:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 240 }
  00b446:     30  = 0xd (DW_TAG_member)
  00b447:       DW_AT_name IPTXFSTS
  00b450:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b453:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 244 }
  00b457:     3  = 0x1 (DW_TAG_array_type)
  00b458:       DW_AT_sibling 0xb463
  00b45b:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b460:       1  = 0x21 (DW_TAG_subrange_type)
  00b461:         DW_AT_upper_bound 0x7
  00b462:       0  null
  00b463:     30  = 0xd (DW_TAG_member)
  00b464:       DW_AT_name RESERVED_6
  00b46f:       DW_AT_type indirect DW_FORM_ref2 0xb457
  00b472:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 248 }
  00b476:     3  = 0x1 (DW_TAG_array_type)
  00b477:       DW_AT_sibling 0xb480
  00b47a:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b47d:       1  = 0x21 (DW_TAG_subrange_type)
  00b47e:         DW_AT_upper_bound 0x1f
  00b47f:       0  null
  00b480:     30  = 0xd (DW_TAG_member)
  00b481:       DW_AT_name RFDR
  00b486:       DW_AT_type indirect DW_FORM_ref2 0xb476
  00b489:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  00b48d:     3  = 0x1 (DW_TAG_array_type)
  00b48e:       DW_AT_sibling 0xb497
  00b491:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b494:       1  = 0x21 (DW_TAG_subrange_type)
  00b495:         DW_AT_upper_bound 0x1f
  00b496:       0  null
  00b497:     30  = 0xd (DW_TAG_member)
  00b498:       DW_AT_name TFDR
  00b49d:       DW_AT_type indirect DW_FORM_ref2 0xb48d
  00b4a0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 384 }
  00b4a4:     3  = 0x1 (DW_TAG_array_type)
  00b4a5:       DW_AT_sibling 0xb4ae
  00b4a8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b4ab:       1  = 0x21 (DW_TAG_subrange_type)
  00b4ac:         DW_AT_upper_bound 0x3f
  00b4ad:       0  null
  00b4ae:     30  = 0xd (DW_TAG_member)
  00b4af:       DW_AT_name LUT
  00b4b3:       DW_AT_type indirect DW_FORM_ref2 0xb4a4
  00b4b6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 512 }
  00b4ba:     0  null
  00b4bb:   80  = 0x16 (DW_TAG_typedef)
  00b4bc:     DW_AT_name FLEXSPI_Type
  00b4c9:     DW_AT_type indirect DW_FORM_ref2 0xb1fc
  00b4cc:     DW_AT_decl_file 0x1
  00b4cd:     DW_AT_decl_line 0x2bd2
  00b4cf:     DW_AT_decl_column 0x3
  00b4d0:   42  = 0x13 (DW_TAG_structure_type)
  00b4d1:     DW_AT_sibling 0xb560
  00b4d4:     DW_AT_byte_size 0x3c
  00b4d5:     30  = 0xd (DW_TAG_member)
  00b4d6:       DW_AT_name CNTR
  00b4db:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b4de:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00b4e1:     3  = 0x1 (DW_TAG_array_type)
  00b4e2:       DW_AT_sibling 0xb4ed
  00b4e5:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b4ea:       1  = 0x21 (DW_TAG_subrange_type)
  00b4eb:         DW_AT_upper_bound 0x3
  00b4ec:       0  null
  00b4ed:     30  = 0xd (DW_TAG_member)
  00b4ee:       DW_AT_name RESERVED_0
  00b4f9:       DW_AT_type indirect DW_FORM_ref2 0xb4e1
  00b4fc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00b4ff:     3  = 0x1 (DW_TAG_array_type)
  00b500:       DW_AT_sibling 0xb509
  00b503:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b506:       1  = 0x21 (DW_TAG_subrange_type)
  00b507:         DW_AT_upper_bound 0x3
  00b508:       0  null
  00b509:     30  = 0xd (DW_TAG_member)
  00b50a:       DW_AT_name IMR
  00b50e:       DW_AT_type indirect DW_FORM_ref2 0xb4ff
  00b511:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00b514:     3  = 0x1 (DW_TAG_array_type)
  00b515:       DW_AT_sibling 0xb51e
  00b518:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b51b:       1  = 0x21 (DW_TAG_subrange_type)
  00b51c:         DW_AT_upper_bound 0x3
  00b51d:       0  null
  00b51e:     30  = 0xd (DW_TAG_member)
  00b51f:       DW_AT_name ISR
  00b523:       DW_AT_type indirect DW_FORM_ref2 0xb514
  00b526:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00b529:     3  = 0x1 (DW_TAG_array_type)
  00b52a:       DW_AT_sibling 0xb535
  00b52d:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b532:       1  = 0x21 (DW_TAG_subrange_type)
  00b533:         DW_AT_upper_bound 0xb
  00b534:       0  null
  00b535:     30  = 0xd (DW_TAG_member)
  00b536:       DW_AT_name RESERVED_1
  00b541:       DW_AT_type indirect DW_FORM_ref2 0xb529
  00b544:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00b547:     30  = 0xd (DW_TAG_member)
  00b548:       DW_AT_name IMR5
  00b54d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b550:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00b553:     30  = 0xd (DW_TAG_member)
  00b554:       DW_AT_name ISR5
  00b559:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b55c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00b55f:     0  null
  00b560:   80  = 0x16 (DW_TAG_typedef)
  00b561:     DW_AT_name GPC_Type
  00b56a:     DW_AT_type indirect DW_FORM_ref2 0xb4d0
  00b56d:     DW_AT_decl_file 0x1
  00b56e:     DW_AT_decl_line 0x2df3
  00b570:     DW_AT_decl_column 0x3
  00b571:   42  = 0x13 (DW_TAG_structure_type)
  00b572:     DW_AT_sibling 0xb627
  00b575:     DW_AT_byte_size 0x90
  00b577:     30  = 0xd (DW_TAG_member)
  00b578:       DW_AT_name DR
  00b57b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b57e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00b581:     30  = 0xd (DW_TAG_member)
  00b582:       DW_AT_name GDIR
  00b587:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b58a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00b58d:     30  = 0xd (DW_TAG_member)
  00b58e:       DW_AT_name PSR
  00b592:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b595:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00b598:     30  = 0xd (DW_TAG_member)
  00b599:       DW_AT_name ICR1
  00b59e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b5a1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00b5a4:     30  = 0xd (DW_TAG_member)
  00b5a5:       DW_AT_name ICR2
  00b5aa:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b5ad:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00b5b0:     30  = 0xd (DW_TAG_member)
  00b5b1:       DW_AT_name IMR
  00b5b5:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b5b8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00b5bb:     30  = 0xd (DW_TAG_member)
  00b5bc:       DW_AT_name ISR
  00b5c0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b5c3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00b5c6:     30  = 0xd (DW_TAG_member)
  00b5c7:       DW_AT_name EDGE_SEL
  00b5d0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b5d3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00b5d6:     3  = 0x1 (DW_TAG_array_type)
  00b5d7:       DW_AT_sibling 0xb5e2
  00b5da:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b5df:       1  = 0x21 (DW_TAG_subrange_type)
  00b5e0:         DW_AT_upper_bound 0x63
  00b5e1:       0  null
  00b5e2:     30  = 0xd (DW_TAG_member)
  00b5e3:       DW_AT_name RESERVED_0
  00b5ee:       DW_AT_type indirect DW_FORM_ref2 0xb5d6
  00b5f1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00b5f4:     30  = 0xd (DW_TAG_member)
  00b5f5:       DW_AT_name DR_SET
  00b5fc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b5ff:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  00b603:     30  = 0xd (DW_TAG_member)
  00b604:       DW_AT_name DR_CLEAR
  00b60d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b610:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 136 }
  00b614:     30  = 0xd (DW_TAG_member)
  00b615:       DW_AT_name DR_TOGGLE
  00b61f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b622:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 140 }
  00b626:     0  null
  00b627:   80  = 0x16 (DW_TAG_typedef)
  00b628:     DW_AT_name GPIO_Type
  00b632:     DW_AT_type indirect DW_FORM_ref2 0xb571
  00b635:     DW_AT_decl_file 0x1
  00b636:     DW_AT_decl_line 0x2e6d
  00b638:     DW_AT_decl_column 0x3
  00b639:   42  = 0x13 (DW_TAG_structure_type)
  00b63a:     DW_AT_sibling 0xb69c
  00b63d:     DW_AT_byte_size 0x28
  00b63e:     30  = 0xd (DW_TAG_member)
  00b63f:       DW_AT_name CR
  00b642:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b645:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00b648:     30  = 0xd (DW_TAG_member)
  00b649:       DW_AT_name PR
  00b64c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b64f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00b652:     30  = 0xd (DW_TAG_member)
  00b653:       DW_AT_name SR
  00b656:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b659:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00b65c:     30  = 0xd (DW_TAG_member)
  00b65d:       DW_AT_name IR
  00b660:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b663:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00b666:     3  = 0x1 (DW_TAG_array_type)
  00b667:       DW_AT_sibling 0xb670
  00b66a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b66d:       1  = 0x21 (DW_TAG_subrange_type)
  00b66e:         DW_AT_upper_bound 0x2
  00b66f:       0  null
  00b670:     30  = 0xd (DW_TAG_member)
  00b671:       DW_AT_name OCR
  00b675:       DW_AT_type indirect DW_FORM_ref2 0xb666
  00b678:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00b67b:     3  = 0x1 (DW_TAG_array_type)
  00b67c:       DW_AT_sibling 0xb685
  00b67f:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b682:       1  = 0x21 (DW_TAG_subrange_type)
  00b683:         DW_AT_upper_bound 0x1
  00b684:       0  null
  00b685:     30  = 0xd (DW_TAG_member)
  00b686:       DW_AT_name ICR
  00b68a:       DW_AT_type indirect DW_FORM_ref2 0xb67b
  00b68d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00b690:     30  = 0xd (DW_TAG_member)
  00b691:       DW_AT_name CNT
  00b695:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b698:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00b69b:     0  null
  00b69c:   80  = 0x16 (DW_TAG_typedef)
  00b69d:     DW_AT_name GPT_Type
  00b6a6:     DW_AT_type indirect DW_FORM_ref2 0xb639
  00b6a9:     DW_AT_decl_file 0x1
  00b6aa:     DW_AT_decl_line 0x2f59
  00b6ac:     DW_AT_decl_column 0x3
  00b6ad:   42  = 0x13 (DW_TAG_structure_type)
  00b6ae:     DW_AT_sibling 0xb869
  00b6b1:     DW_AT_byte_size 0xe4
  00b6b3:     30  = 0xd (DW_TAG_member)
  00b6b4:       DW_AT_name VERID
  00b6ba:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b6bd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00b6c0:     30  = 0xd (DW_TAG_member)
  00b6c1:       DW_AT_name PARAM
  00b6c7:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b6ca:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00b6cd:     30  = 0xd (DW_TAG_member)
  00b6ce:       DW_AT_name TCSR
  00b6d3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b6d6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00b6d9:     30  = 0xd (DW_TAG_member)
  00b6da:       DW_AT_name TCR1
  00b6df:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b6e2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00b6e5:     30  = 0xd (DW_TAG_member)
  00b6e6:       DW_AT_name TCR2
  00b6eb:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b6ee:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00b6f1:     30  = 0xd (DW_TAG_member)
  00b6f2:       DW_AT_name TCR3
  00b6f7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b6fa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00b6fd:     30  = 0xd (DW_TAG_member)
  00b6fe:       DW_AT_name TCR4
  00b703:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b706:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00b709:     30  = 0xd (DW_TAG_member)
  00b70a:       DW_AT_name TCR5
  00b70f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b712:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00b715:     3  = 0x1 (DW_TAG_array_type)
  00b716:       DW_AT_sibling 0xb71f
  00b719:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b71c:       1  = 0x21 (DW_TAG_subrange_type)
  00b71d:         DW_AT_upper_bound 0x3
  00b71e:       0  null
  00b71f:     30  = 0xd (DW_TAG_member)
  00b720:       DW_AT_name TDR
  00b724:       DW_AT_type indirect DW_FORM_ref2 0xb715
  00b727:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00b72a:     3  = 0x1 (DW_TAG_array_type)
  00b72b:       DW_AT_sibling 0xb736
  00b72e:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b733:       1  = 0x21 (DW_TAG_subrange_type)
  00b734:         DW_AT_upper_bound 0xf
  00b735:       0  null
  00b736:     30  = 0xd (DW_TAG_member)
  00b737:       DW_AT_name RESERVED_0
  00b742:       DW_AT_type indirect DW_FORM_ref2 0xb72a
  00b745:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00b748:     3  = 0x1 (DW_TAG_array_type)
  00b749:       DW_AT_sibling 0xb752
  00b74c:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b74f:       1  = 0x21 (DW_TAG_subrange_type)
  00b750:         DW_AT_upper_bound 0x3
  00b751:       0  null
  00b752:     30  = 0xd (DW_TAG_member)
  00b753:       DW_AT_name TFR
  00b757:       DW_AT_type indirect DW_FORM_ref2 0xb748
  00b75a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00b75d:     3  = 0x1 (DW_TAG_array_type)
  00b75e:       DW_AT_sibling 0xb769
  00b761:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b766:       1  = 0x21 (DW_TAG_subrange_type)
  00b767:         DW_AT_upper_bound 0xf
  00b768:       0  null
  00b769:     30  = 0xd (DW_TAG_member)
  00b76a:       DW_AT_name RESERVED_1
  00b775:       DW_AT_type indirect DW_FORM_ref2 0xb75d
  00b778:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00b77b:     30  = 0xd (DW_TAG_member)
  00b77c:       DW_AT_name TMR
  00b780:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b783:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  00b786:     3  = 0x1 (DW_TAG_array_type)
  00b787:       DW_AT_sibling 0xb792
  00b78a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b78f:       1  = 0x21 (DW_TAG_subrange_type)
  00b790:         DW_AT_upper_bound 0x23
  00b791:       0  null
  00b792:     30  = 0xd (DW_TAG_member)
  00b793:       DW_AT_name RESERVED_2
  00b79e:       DW_AT_type indirect DW_FORM_ref2 0xb786
  00b7a1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00b7a4:     30  = 0xd (DW_TAG_member)
  00b7a5:       DW_AT_name RCSR
  00b7aa:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b7ad:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 136 }
  00b7b1:     30  = 0xd (DW_TAG_member)
  00b7b2:       DW_AT_name RCR1
  00b7b7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b7ba:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 140 }
  00b7be:     30  = 0xd (DW_TAG_member)
  00b7bf:       DW_AT_name RCR2
  00b7c4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b7c7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  00b7cb:     30  = 0xd (DW_TAG_member)
  00b7cc:       DW_AT_name RCR3
  00b7d1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b7d4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 148 }
  00b7d8:     30  = 0xd (DW_TAG_member)
  00b7d9:       DW_AT_name RCR4
  00b7de:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b7e1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 152 }
  00b7e5:     30  = 0xd (DW_TAG_member)
  00b7e6:       DW_AT_name RCR5
  00b7eb:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b7ee:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 156 }
  00b7f2:     3  = 0x1 (DW_TAG_array_type)
  00b7f3:       DW_AT_sibling 0xb7fc
  00b7f6:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b7f9:       1  = 0x21 (DW_TAG_subrange_type)
  00b7fa:         DW_AT_upper_bound 0x3
  00b7fb:       0  null
  00b7fc:     30  = 0xd (DW_TAG_member)
  00b7fd:       DW_AT_name RDR
  00b801:       DW_AT_type indirect DW_FORM_ref2 0xb7f2
  00b804:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 160 }
  00b808:     3  = 0x1 (DW_TAG_array_type)
  00b809:       DW_AT_sibling 0xb814
  00b80c:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b811:       1  = 0x21 (DW_TAG_subrange_type)
  00b812:         DW_AT_upper_bound 0xf
  00b813:       0  null
  00b814:     30  = 0xd (DW_TAG_member)
  00b815:       DW_AT_name RESERVED_3
  00b820:       DW_AT_type indirect DW_FORM_ref2 0xb808
  00b823:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 176 }
  00b827:     3  = 0x1 (DW_TAG_array_type)
  00b828:       DW_AT_sibling 0xb831
  00b82b:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00b82e:       1  = 0x21 (DW_TAG_subrange_type)
  00b82f:         DW_AT_upper_bound 0x3
  00b830:       0  null
  00b831:     30  = 0xd (DW_TAG_member)
  00b832:       DW_AT_name RFR
  00b836:       DW_AT_type indirect DW_FORM_ref2 0xb827
  00b839:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 192 }
  00b83d:     3  = 0x1 (DW_TAG_array_type)
  00b83e:       DW_AT_sibling 0xb849
  00b841:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b846:       1  = 0x21 (DW_TAG_subrange_type)
  00b847:         DW_AT_upper_bound 0xf
  00b848:       0  null
  00b849:     30  = 0xd (DW_TAG_member)
  00b84a:       DW_AT_name RESERVED_4
  00b855:       DW_AT_type indirect DW_FORM_ref2 0xb83d
  00b858:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 208 }
  00b85c:     30  = 0xd (DW_TAG_member)
  00b85d:       DW_AT_name RMR
  00b861:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b864:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 224 }
  00b868:     0  null
  00b869:   80  = 0x16 (DW_TAG_typedef)
  00b86a:     DW_AT_name I2S_Type
  00b873:     DW_AT_type indirect DW_FORM_ref2 0xb6ad
  00b876:     DW_AT_decl_file 0x1
  00b877:     DW_AT_decl_line 0x302e
  00b879:     DW_AT_decl_column 0x3
  00b87a:   42  = 0x13 (DW_TAG_structure_type)
  00b87b:     DW_AT_sibling 0xb900
  00b87e:     DW_AT_byte_size 0x65c
  00b880:     3  = 0x1 (DW_TAG_array_type)
  00b881:       DW_AT_sibling 0xb88c
  00b884:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b889:       1  = 0x21 (DW_TAG_subrange_type)
  00b88a:         DW_AT_upper_bound 0x13
  00b88b:       0  null
  00b88c:     30  = 0xd (DW_TAG_member)
  00b88d:       DW_AT_name RESERVED_0
  00b898:       DW_AT_type indirect DW_FORM_ref2 0xb880
  00b89b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00b89e:     3  = 0x1 (DW_TAG_array_type)
  00b89f:       DW_AT_sibling 0xb8a8
  00b8a2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b8a5:       1  = 0x21 (DW_TAG_subrange_type)
  00b8a6:         DW_AT_upper_bound 0x7b
  00b8a7:       0  null
  00b8a8:     30  = 0xd (DW_TAG_member)
  00b8a9:       DW_AT_name SW_MUX_CTL_PAD
  00b8b8:       DW_AT_type indirect DW_FORM_ref2 0xb89e
  00b8bb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00b8be:     3  = 0x1 (DW_TAG_array_type)
  00b8bf:       DW_AT_sibling 0xb8c8
  00b8c2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b8c5:       1  = 0x21 (DW_TAG_subrange_type)
  00b8c6:         DW_AT_upper_bound 0x7b
  00b8c7:       0  null
  00b8c8:     30  = 0xd (DW_TAG_member)
  00b8c9:       DW_AT_name SW_PAD_CTL_PAD
  00b8d8:       DW_AT_type indirect DW_FORM_ref2 0xb8be
  00b8db:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 516 }
  00b8df:     3  = 0x1 (DW_TAG_array_type)
  00b8e0:       DW_AT_sibling 0xb8ea
  00b8e3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b8e6:       1  = 0x21 (DW_TAG_subrange_type)
  00b8e7:         DW_AT_upper_bound 0x99
  00b8e9:       0  null
  00b8ea:     30  = 0xd (DW_TAG_member)
  00b8eb:       DW_AT_name SELECT_INPUT
  00b8f8:       DW_AT_type indirect DW_FORM_ref2 0xb8df
  00b8fb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1012 }
  00b8ff:     0  null
  00b900:   80  = 0x16 (DW_TAG_typedef)
  00b901:     DW_AT_name IOMUXC_Type
  00b90d:     DW_AT_type indirect DW_FORM_ref2 0xb87a
  00b910:     DW_AT_decl_file 0x1
  00b911:     DW_AT_decl_line 0x31f3
  00b913:     DW_AT_decl_column 0x3
  00b914:   42  = 0x13 (DW_TAG_structure_type)
  00b915:     DW_AT_sibling 0xba68
  00b918:     DW_AT_byte_size 0x68
  00b919:     30  = 0xd (DW_TAG_member)
  00b91a:       DW_AT_name GPR0
  00b91f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b924:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00b927:     30  = 0xd (DW_TAG_member)
  00b928:       DW_AT_name GPR1
  00b92d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b930:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00b933:     30  = 0xd (DW_TAG_member)
  00b934:       DW_AT_name GPR2
  00b939:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b93c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00b93f:     30  = 0xd (DW_TAG_member)
  00b940:       DW_AT_name GPR3
  00b945:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b948:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00b94b:     30  = 0xd (DW_TAG_member)
  00b94c:       DW_AT_name GPR4
  00b951:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b954:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00b957:     30  = 0xd (DW_TAG_member)
  00b958:       DW_AT_name GPR5
  00b95d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b960:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00b963:     30  = 0xd (DW_TAG_member)
  00b964:       DW_AT_name GPR6
  00b969:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b96c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00b96f:     30  = 0xd (DW_TAG_member)
  00b970:       DW_AT_name GPR7
  00b975:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b978:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00b97b:     30  = 0xd (DW_TAG_member)
  00b97c:       DW_AT_name GPR8
  00b981:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b984:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00b987:     30  = 0xd (DW_TAG_member)
  00b988:       DW_AT_name GPR9
  00b98d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b992:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00b995:     30  = 0xd (DW_TAG_member)
  00b996:       DW_AT_name GPR10
  00b99c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b99f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00b9a2:     30  = 0xd (DW_TAG_member)
  00b9a3:       DW_AT_name GPR11
  00b9a9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b9ac:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00b9af:     30  = 0xd (DW_TAG_member)
  00b9b0:       DW_AT_name GPR12
  00b9b6:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b9b9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00b9bc:     30  = 0xd (DW_TAG_member)
  00b9bd:       DW_AT_name GPR13
  00b9c3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b9c6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00b9c9:     30  = 0xd (DW_TAG_member)
  00b9ca:       DW_AT_name GPR14
  00b9d0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b9d3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00b9d6:     30  = 0xd (DW_TAG_member)
  00b9d7:       DW_AT_name GPR15
  00b9dd:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00b9e2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  00b9e5:     30  = 0xd (DW_TAG_member)
  00b9e6:       DW_AT_name GPR16
  00b9ec:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b9ef:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00b9f2:     30  = 0xd (DW_TAG_member)
  00b9f3:       DW_AT_name GPR17
  00b9f9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00b9fc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00b9ff:     30  = 0xd (DW_TAG_member)
  00ba00:       DW_AT_name GPR18
  00ba06:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ba09:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  00ba0c:     30  = 0xd (DW_TAG_member)
  00ba0d:       DW_AT_name GPR19
  00ba13:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ba16:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  00ba19:     30  = 0xd (DW_TAG_member)
  00ba1a:       DW_AT_name GPR20
  00ba20:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ba23:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00ba26:     30  = 0xd (DW_TAG_member)
  00ba27:       DW_AT_name GPR21
  00ba2d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ba30:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00ba33:     30  = 0xd (DW_TAG_member)
  00ba34:       DW_AT_name GPR22
  00ba3a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ba3d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  00ba40:     30  = 0xd (DW_TAG_member)
  00ba41:       DW_AT_name GPR23
  00ba47:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ba4a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  00ba4d:     30  = 0xd (DW_TAG_member)
  00ba4e:       DW_AT_name GPR24
  00ba54:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ba57:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  00ba5a:     30  = 0xd (DW_TAG_member)
  00ba5b:       DW_AT_name GPR25
  00ba61:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ba64:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00ba67:     0  null
  00ba68:   80  = 0x16 (DW_TAG_typedef)
  00ba69:     DW_AT_name IOMUXC_GPR_Type
  00ba79:     DW_AT_type indirect DW_FORM_ref2 0xb914
  00ba7c:     DW_AT_decl_file 0x1
  00ba7d:     DW_AT_decl_line 0x326e
  00ba7f:     DW_AT_decl_column 0x3
  00ba80:   42  = 0x13 (DW_TAG_structure_type)
  00ba81:     DW_AT_sibling 0xbba4
  00ba84:     DW_AT_byte_size 0x24
  00ba85:     30  = 0xd (DW_TAG_member)
  00ba86:       DW_AT_name SW_MUX_CTL_PAD_WAKEUP
  00ba9c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ba9f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00baa2:     30  = 0xd (DW_TAG_member)
  00baa3:       DW_AT_name SW_MUX_CTL_PAD_PMIC_ON_REQ
  00babe:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bac1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00bac4:     30  = 0xd (DW_TAG_member)
  00bac5:       DW_AT_name SW_MUX_CTL_PAD_PMIC_STBY_REQ
  00bae2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bae5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00bae8:     30  = 0xd (DW_TAG_member)
  00bae9:       DW_AT_name SW_PAD_CTL_PAD_TEST_MODE
  00bb02:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bb05:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00bb08:     30  = 0xd (DW_TAG_member)
  00bb09:       DW_AT_name SW_PAD_CTL_PAD_POR_B
  00bb1e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bb21:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00bb24:     30  = 0xd (DW_TAG_member)
  00bb25:       DW_AT_name SW_PAD_CTL_PAD_ONOFF
  00bb3a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bb3d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00bb40:     30  = 0xd (DW_TAG_member)
  00bb41:       DW_AT_name SW_PAD_CTL_PAD_WAKEUP
  00bb57:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bb5a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00bb5d:     30  = 0xd (DW_TAG_member)
  00bb5e:       DW_AT_name SW_PAD_CTL_PAD_PMIC_ON_REQ
  00bb79:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bb7c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00bb7f:     30  = 0xd (DW_TAG_member)
  00bb80:       DW_AT_name SW_PAD_CTL_PAD_PMIC_STBY_REQ
  00bb9d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bba0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00bba3:     0  null
  00bba4:   80  = 0x16 (DW_TAG_typedef)
  00bba5:     DW_AT_name IOMUXC_SNVS_Type
  00bbb6:     DW_AT_type indirect DW_FORM_ref2 0xba80
  00bbb9:     DW_AT_decl_file 0x1
  00bbba:     DW_AT_decl_line 0x3598
  00bbbc:     DW_AT_decl_column 0x3
  00bbbd:   42  = 0x13 (DW_TAG_structure_type)
  00bbbe:     DW_AT_sibling 0xbbf9
  00bbc1:     DW_AT_byte_size 0x10
  00bbc2:     30  = 0xd (DW_TAG_member)
  00bbc3:       DW_AT_name GPR0
  00bbc8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bbcd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00bbd0:     30  = 0xd (DW_TAG_member)
  00bbd1:       DW_AT_name GPR1
  00bbd6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bbdb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00bbde:     30  = 0xd (DW_TAG_member)
  00bbdf:       DW_AT_name GPR2
  00bbe4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bbe9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00bbec:     30  = 0xd (DW_TAG_member)
  00bbed:       DW_AT_name GPR3
  00bbf2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bbf5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00bbf8:     0  null
  00bbf9:   80  = 0x16 (DW_TAG_typedef)
  00bbfa:     DW_AT_name IOMUXC_SNVS_GPR_Type
  00bc0f:     DW_AT_type indirect DW_FORM_ref2 0xbbbd
  00bc12:     DW_AT_decl_file 0x1
  00bc13:     DW_AT_decl_line 0x368d
  00bc15:     DW_AT_decl_column 0x3
  00bc16:   42  = 0x13 (DW_TAG_structure_type)
  00bc17:     DW_AT_sibling 0xbc4c
  00bc1a:     DW_AT_byte_size 0x8
  00bc1b:     30  = 0xd (DW_TAG_member)
  00bc1c:       DW_AT_name KPCR
  00bc21:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00bc24:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00bc27:     30  = 0xd (DW_TAG_member)
  00bc28:       DW_AT_name KPSR
  00bc2d:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00bc30:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00bc33:     30  = 0xd (DW_TAG_member)
  00bc34:       DW_AT_name KDDR
  00bc39:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00bc3c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00bc3f:     30  = 0xd (DW_TAG_member)
  00bc40:       DW_AT_name KPDR
  00bc45:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00bc48:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  00bc4b:     0  null
  00bc4c:   80  = 0x16 (DW_TAG_typedef)
  00bc4d:     DW_AT_name KPP_Type
  00bc56:     DW_AT_type indirect DW_FORM_ref2 0xbc16
  00bc59:     DW_AT_decl_file 0x1
  00bc5a:     DW_AT_decl_line 0x36d5
  00bc5c:     DW_AT_decl_column 0x3
  00bc5d:   42  = 0x13 (DW_TAG_structure_type)
  00bc5e:     DW_AT_sibling 0xbced
  00bc61:     DW_AT_byte_size 0x40
  00bc62:     30  = 0xd (DW_TAG_member)
  00bc63:       DW_AT_name PIGEON_0
  00bc6c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bc6f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00bc72:     3  = 0x1 (DW_TAG_array_type)
  00bc73:       DW_AT_sibling 0xbc7e
  00bc76:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bc7b:       1  = 0x21 (DW_TAG_subrange_type)
  00bc7c:         DW_AT_upper_bound 0xb
  00bc7d:       0  null
  00bc7e:     30  = 0xd (DW_TAG_member)
  00bc7f:       DW_AT_name RESERVED_0
  00bc8a:       DW_AT_type indirect DW_FORM_ref2 0xbc72
  00bc8d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00bc90:     30  = 0xd (DW_TAG_member)
  00bc91:       DW_AT_name PIGEON_1
  00bc9a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bc9d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00bca0:     3  = 0x1 (DW_TAG_array_type)
  00bca1:       DW_AT_sibling 0xbcac
  00bca4:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bca9:       1  = 0x21 (DW_TAG_subrange_type)
  00bcaa:         DW_AT_upper_bound 0xb
  00bcab:       0  null
  00bcac:     30  = 0xd (DW_TAG_member)
  00bcad:       DW_AT_name RESERVED_1
  00bcb8:       DW_AT_type indirect DW_FORM_ref2 0xbca0
  00bcbb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00bcbe:     30  = 0xd (DW_TAG_member)
  00bcbf:       DW_AT_name PIGEON_2
  00bcc8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bccb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00bcce:     3  = 0x1 (DW_TAG_array_type)
  00bccf:       DW_AT_sibling 0xbcda
  00bcd2:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bcd7:       1  = 0x21 (DW_TAG_subrange_type)
  00bcd8:         DW_AT_upper_bound 0x1b
  00bcd9:       0  null
  00bcda:     30  = 0xd (DW_TAG_member)
  00bcdb:       DW_AT_name RESERVED_2
  00bce6:       DW_AT_type indirect DW_FORM_ref2 0xbcce
  00bce9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00bcec:     0  null
  00bced:   42  = 0x13 (DW_TAG_structure_type)
  00bcee:     DW_AT_sibling 0xc22b
  00bcf1:     DW_AT_byte_size 0xb44
  00bcf3:     30  = 0xd (DW_TAG_member)
  00bcf4:       DW_AT_name CTRL
  00bcf9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bcfc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00bcff:     30  = 0xd (DW_TAG_member)
  00bd00:       DW_AT_name CTRL_SET
  00bd09:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bd0c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00bd0f:     30  = 0xd (DW_TAG_member)
  00bd10:       DW_AT_name CTRL_CLR
  00bd19:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bd1c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00bd1f:     30  = 0xd (DW_TAG_member)
  00bd20:       DW_AT_name CTRL_TOG
  00bd29:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bd2c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00bd2f:     30  = 0xd (DW_TAG_member)
  00bd30:       DW_AT_name CTRL1
  00bd36:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bd39:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00bd3c:     30  = 0xd (DW_TAG_member)
  00bd3d:       DW_AT_name CTRL1_SET
  00bd47:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bd4a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00bd4d:     30  = 0xd (DW_TAG_member)
  00bd4e:       DW_AT_name CTRL1_CLR
  00bd58:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bd5b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00bd5e:     30  = 0xd (DW_TAG_member)
  00bd5f:       DW_AT_name CTRL1_TOG
  00bd69:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bd6c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00bd6f:     30  = 0xd (DW_TAG_member)
  00bd70:       DW_AT_name CTRL2
  00bd76:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bd79:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00bd7c:     30  = 0xd (DW_TAG_member)
  00bd7d:       DW_AT_name CTRL2_SET
  00bd87:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bd8a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00bd8d:     30  = 0xd (DW_TAG_member)
  00bd8e:       DW_AT_name CTRL2_CLR
  00bd98:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bd9b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00bd9e:     30  = 0xd (DW_TAG_member)
  00bd9f:       DW_AT_name CTRL2_TOG
  00bda9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bdac:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00bdaf:     30  = 0xd (DW_TAG_member)
  00bdb0:       DW_AT_name TRANSFER_COUNT
  00bdbf:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bdc2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00bdc5:     3  = 0x1 (DW_TAG_array_type)
  00bdc6:       DW_AT_sibling 0xbdd1
  00bdc9:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bdce:       1  = 0x21 (DW_TAG_subrange_type)
  00bdcf:         DW_AT_upper_bound 0xb
  00bdd0:       0  null
  00bdd1:     30  = 0xd (DW_TAG_member)
  00bdd2:       DW_AT_name RESERVED_0
  00bddd:       DW_AT_type indirect DW_FORM_ref2 0xbdc5
  00bde0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00bde3:     30  = 0xd (DW_TAG_member)
  00bde4:       DW_AT_name CUR_BUF
  00bdec:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bdef:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00bdf2:     3  = 0x1 (DW_TAG_array_type)
  00bdf3:       DW_AT_sibling 0xbdfe
  00bdf6:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bdfb:       1  = 0x21 (DW_TAG_subrange_type)
  00bdfc:         DW_AT_upper_bound 0xb
  00bdfd:       0  null
  00bdfe:     30  = 0xd (DW_TAG_member)
  00bdff:       DW_AT_name RESERVED_1
  00be0a:       DW_AT_type indirect DW_FORM_ref2 0xbdf2
  00be0d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00be10:     30  = 0xd (DW_TAG_member)
  00be11:       DW_AT_name NEXT_BUF
  00be1a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00be1d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00be20:     3  = 0x1 (DW_TAG_array_type)
  00be21:       DW_AT_sibling 0xbe2c
  00be24:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00be29:       1  = 0x21 (DW_TAG_subrange_type)
  00be2a:         DW_AT_upper_bound 0x1b
  00be2b:       0  null
  00be2c:     30  = 0xd (DW_TAG_member)
  00be2d:       DW_AT_name RESERVED_2
  00be38:       DW_AT_type indirect DW_FORM_ref2 0xbe20
  00be3b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00be3e:     30  = 0xd (DW_TAG_member)
  00be3f:       DW_AT_name VDCTRL0
  00be47:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00be4a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  00be4d:     30  = 0xd (DW_TAG_member)
  00be4e:       DW_AT_name VDCTRL0_SET
  00be5a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00be5d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  00be60:     30  = 0xd (DW_TAG_member)
  00be61:       DW_AT_name VDCTRL0_CLR
  00be6d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00be70:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 120 }
  00be73:     30  = 0xd (DW_TAG_member)
  00be74:       DW_AT_name VDCTRL0_TOG
  00be80:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00be83:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 124 }
  00be86:     30  = 0xd (DW_TAG_member)
  00be87:       DW_AT_name VDCTRL1
  00be8f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00be92:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00be96:     3  = 0x1 (DW_TAG_array_type)
  00be97:       DW_AT_sibling 0xbea2
  00be9a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00be9f:       1  = 0x21 (DW_TAG_subrange_type)
  00bea0:         DW_AT_upper_bound 0xb
  00bea1:       0  null
  00bea2:     30  = 0xd (DW_TAG_member)
  00bea3:       DW_AT_name RESERVED_3
  00beae:       DW_AT_type indirect DW_FORM_ref2 0xbe96
  00beb1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  00beb5:     30  = 0xd (DW_TAG_member)
  00beb6:       DW_AT_name VDCTRL2
  00bebe:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bec1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  00bec5:     3  = 0x1 (DW_TAG_array_type)
  00bec6:       DW_AT_sibling 0xbed1
  00bec9:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bece:       1  = 0x21 (DW_TAG_subrange_type)
  00becf:         DW_AT_upper_bound 0xb
  00bed0:       0  null
  00bed1:     30  = 0xd (DW_TAG_member)
  00bed2:       DW_AT_name RESERVED_4
  00bedd:       DW_AT_type indirect DW_FORM_ref2 0xbec5
  00bee0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 148 }
  00bee4:     30  = 0xd (DW_TAG_member)
  00bee5:       DW_AT_name VDCTRL3
  00beed:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bef0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 160 }
  00bef4:     3  = 0x1 (DW_TAG_array_type)
  00bef5:       DW_AT_sibling 0xbf00
  00bef8:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00befd:       1  = 0x21 (DW_TAG_subrange_type)
  00befe:         DW_AT_upper_bound 0xb
  00beff:       0  null
  00bf00:     30  = 0xd (DW_TAG_member)
  00bf01:       DW_AT_name RESERVED_5
  00bf0c:       DW_AT_type indirect DW_FORM_ref2 0xbef4
  00bf0f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 164 }
  00bf13:     30  = 0xd (DW_TAG_member)
  00bf14:       DW_AT_name VDCTRL4
  00bf1c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bf1f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 176 }
  00bf23:     3  = 0x1 (DW_TAG_array_type)
  00bf24:       DW_AT_sibling 0xbf30
  00bf27:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bf2c:       1  = 0x21 (DW_TAG_subrange_type)
  00bf2d:         DW_AT_upper_bound 0xdb
  00bf2f:       0  null
  00bf30:     30  = 0xd (DW_TAG_member)
  00bf31:       DW_AT_name RESERVED_6
  00bf3c:       DW_AT_type indirect DW_FORM_ref2 0xbf23
  00bf3f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 180 }
  00bf43:     30  = 0xd (DW_TAG_member)
  00bf44:       DW_AT_name BM_ERROR_STAT
  00bf52:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bf55:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 400 }
  00bf59:     3  = 0x1 (DW_TAG_array_type)
  00bf5a:       DW_AT_sibling 0xbf65
  00bf5d:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bf62:       1  = 0x21 (DW_TAG_subrange_type)
  00bf63:         DW_AT_upper_bound 0xb
  00bf64:       0  null
  00bf65:     30  = 0xd (DW_TAG_member)
  00bf66:       DW_AT_name RESERVED_7
  00bf71:       DW_AT_type indirect DW_FORM_ref2 0xbf59
  00bf74:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 404 }
  00bf78:     30  = 0xd (DW_TAG_member)
  00bf79:       DW_AT_name CRC_STAT
  00bf82:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bf85:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 416 }
  00bf89:     3  = 0x1 (DW_TAG_array_type)
  00bf8a:       DW_AT_sibling 0xbf95
  00bf8d:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bf92:       1  = 0x21 (DW_TAG_subrange_type)
  00bf93:         DW_AT_upper_bound 0xb
  00bf94:       0  null
  00bf95:     30  = 0xd (DW_TAG_member)
  00bf96:       DW_AT_name RESERVED_8
  00bfa1:       DW_AT_type indirect DW_FORM_ref2 0xbf89
  00bfa4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 420 }
  00bfa8:     30  = 0xd (DW_TAG_member)
  00bfa9:       DW_AT_name STAT
  00bfae:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00bfb1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 432 }
  00bfb5:     3  = 0x1 (DW_TAG_array_type)
  00bfb6:       DW_AT_sibling 0xbfc1
  00bfb9:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bfbe:       1  = 0x21 (DW_TAG_subrange_type)
  00bfbf:         DW_AT_upper_bound 0x4b
  00bfc0:       0  null
  00bfc1:     30  = 0xd (DW_TAG_member)
  00bfc2:       DW_AT_name RESERVED_9
  00bfcd:       DW_AT_type indirect DW_FORM_ref2 0xbfb5
  00bfd0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 436 }
  00bfd4:     30  = 0xd (DW_TAG_member)
  00bfd5:       DW_AT_name THRES
  00bfdb:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00bfde:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 512 }
  00bfe2:     3  = 0x1 (DW_TAG_array_type)
  00bfe3:       DW_AT_sibling 0xbfef
  00bfe6:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00bfeb:       1  = 0x21 (DW_TAG_subrange_type)
  00bfec:         DW_AT_upper_bound 0x17b
  00bfee:       0  null
  00bfef:     30  = 0xd (DW_TAG_member)
  00bff0:       DW_AT_name RESERVED_10
  00bffc:       DW_AT_type indirect DW_FORM_ref2 0xbfe2
  00bfff:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 516 }
  00c003:     30  = 0xd (DW_TAG_member)
  00c004:       DW_AT_name PIGEONCTRL0
  00c010:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c013:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 896 }
  00c017:     30  = 0xd (DW_TAG_member)
  00c018:       DW_AT_name PIGEONCTRL0_SET
  00c028:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c02b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 900 }
  00c02f:     30  = 0xd (DW_TAG_member)
  00c030:       DW_AT_name PIGEONCTRL0_CLR
  00c040:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c043:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 904 }
  00c047:     30  = 0xd (DW_TAG_member)
  00c048:       DW_AT_name PIGEONCTRL0_TOG
  00c058:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c05b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 908 }
  00c05f:     30  = 0xd (DW_TAG_member)
  00c060:       DW_AT_name PIGEONCTRL1
  00c06c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c06f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 912 }
  00c073:     30  = 0xd (DW_TAG_member)
  00c074:       DW_AT_name PIGEONCTRL1_SET
  00c084:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c087:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 916 }
  00c08b:     30  = 0xd (DW_TAG_member)
  00c08c:       DW_AT_name PIGEONCTRL1_CLR
  00c09c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c09f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 920 }
  00c0a3:     30  = 0xd (DW_TAG_member)
  00c0a4:       DW_AT_name PIGEONCTRL1_TOG
  00c0b4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c0b7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 924 }
  00c0bb:     30  = 0xd (DW_TAG_member)
  00c0bc:       DW_AT_name PIGEONCTRL2
  00c0c8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c0cb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 928 }
  00c0cf:     30  = 0xd (DW_TAG_member)
  00c0d0:       DW_AT_name PIGEONCTRL2_SET
  00c0e0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c0e3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 932 }
  00c0e7:     30  = 0xd (DW_TAG_member)
  00c0e8:       DW_AT_name PIGEONCTRL2_CLR
  00c0f8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c0fb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 936 }
  00c0ff:     30  = 0xd (DW_TAG_member)
  00c100:       DW_AT_name PIGEONCTRL2_TOG
  00c110:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c113:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 940 }
  00c117:     3  = 0x1 (DW_TAG_array_type)
  00c118:       DW_AT_sibling 0xc124
  00c11b:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c120:       1  = 0x21 (DW_TAG_subrange_type)
  00c121:         DW_AT_upper_bound 0x44f
  00c123:       0  null
  00c124:     30  = 0xd (DW_TAG_member)
  00c125:       DW_AT_name RESERVED_11
  00c131:       DW_AT_type indirect DW_FORM_ref2 0xc117
  00c134:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 944 }
  00c138:     3  = 0x1 (DW_TAG_array_type)
  00c139:       DW_AT_sibling 0xc142
  00c13c:       DW_AT_type indirect DW_FORM_ref2 0xbc5d
  00c13f:       1  = 0x21 (DW_TAG_subrange_type)
  00c140:         DW_AT_upper_bound 0xb
  00c141:       0  null
  00c142:     30  = 0xd (DW_TAG_member)
  00c143:       DW_AT_name PIGEON
  00c14a:       DW_AT_type indirect DW_FORM_ref2 0xc138
  00c14d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2048 }
  00c151:     30  = 0xd (DW_TAG_member)
  00c152:       DW_AT_name LUT_CTRL
  00c15b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c15e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2816 }
  00c162:     3  = 0x1 (DW_TAG_array_type)
  00c163:       DW_AT_sibling 0xc16e
  00c166:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c16b:       1  = 0x21 (DW_TAG_subrange_type)
  00c16c:         DW_AT_upper_bound 0xb
  00c16d:       0  null
  00c16e:     30  = 0xd (DW_TAG_member)
  00c16f:       DW_AT_name RESERVED_12
  00c17b:       DW_AT_type indirect DW_FORM_ref2 0xc162
  00c17e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2820 }
  00c182:     30  = 0xd (DW_TAG_member)
  00c183:       DW_AT_name LUT0_ADDR
  00c18d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c190:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2832 }
  00c194:     3  = 0x1 (DW_TAG_array_type)
  00c195:       DW_AT_sibling 0xc1a0
  00c198:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c19d:       1  = 0x21 (DW_TAG_subrange_type)
  00c19e:         DW_AT_upper_bound 0xb
  00c19f:       0  null
  00c1a0:     30  = 0xd (DW_TAG_member)
  00c1a1:       DW_AT_name RESERVED_13
  00c1ad:       DW_AT_type indirect DW_FORM_ref2 0xc194
  00c1b0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2836 }
  00c1b4:     30  = 0xd (DW_TAG_member)
  00c1b5:       DW_AT_name LUT0_DATA
  00c1bf:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c1c2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2848 }
  00c1c6:     3  = 0x1 (DW_TAG_array_type)
  00c1c7:       DW_AT_sibling 0xc1d2
  00c1ca:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c1cf:       1  = 0x21 (DW_TAG_subrange_type)
  00c1d0:         DW_AT_upper_bound 0xb
  00c1d1:       0  null
  00c1d2:     30  = 0xd (DW_TAG_member)
  00c1d3:       DW_AT_name RESERVED_14
  00c1df:       DW_AT_type indirect DW_FORM_ref2 0xc1c6
  00c1e2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2852 }
  00c1e6:     30  = 0xd (DW_TAG_member)
  00c1e7:       DW_AT_name LUT1_ADDR
  00c1f1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c1f4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2864 }
  00c1f8:     3  = 0x1 (DW_TAG_array_type)
  00c1f9:       DW_AT_sibling 0xc204
  00c1fc:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c201:       1  = 0x21 (DW_TAG_subrange_type)
  00c202:         DW_AT_upper_bound 0xb
  00c203:       0  null
  00c204:     30  = 0xd (DW_TAG_member)
  00c205:       DW_AT_name RESERVED_15
  00c211:       DW_AT_type indirect DW_FORM_ref2 0xc1f8
  00c214:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2868 }
  00c218:     30  = 0xd (DW_TAG_member)
  00c219:       DW_AT_name LUT1_DATA
  00c223:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c226:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2880 }
  00c22a:     0  null
  00c22b:   80  = 0x16 (DW_TAG_typedef)
  00c22c:     DW_AT_name LCDIF_Type
  00c237:     DW_AT_type indirect DW_FORM_ref2 0xbced
  00c23a:     DW_AT_decl_file 0x1
  00c23b:     DW_AT_decl_line 0x377a
  00c23d:     DW_AT_decl_column 0x3
  00c23e:   42  = 0x13 (DW_TAG_structure_type)
  00c23f:     DW_AT_sibling 0xc51c
  00c242:     DW_AT_byte_size 0x174
  00c244:     30  = 0xd (DW_TAG_member)
  00c245:       DW_AT_name VERID
  00c24b:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c24e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00c251:     30  = 0xd (DW_TAG_member)
  00c252:       DW_AT_name PARAM
  00c258:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c25b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00c25e:     3  = 0x1 (DW_TAG_array_type)
  00c25f:       DW_AT_sibling 0xc26a
  00c262:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c267:       1  = 0x21 (DW_TAG_subrange_type)
  00c268:         DW_AT_upper_bound 0x7
  00c269:       0  null
  00c26a:     30  = 0xd (DW_TAG_member)
  00c26b:       DW_AT_name RESERVED_0
  00c276:       DW_AT_type indirect DW_FORM_ref2 0xc25e
  00c279:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00c27c:     30  = 0xd (DW_TAG_member)
  00c27d:       DW_AT_name MCR
  00c281:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c284:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00c287:     30  = 0xd (DW_TAG_member)
  00c288:       DW_AT_name MSR
  00c28c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c28f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00c292:     30  = 0xd (DW_TAG_member)
  00c293:       DW_AT_name MIER
  00c298:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c29b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00c29e:     30  = 0xd (DW_TAG_member)
  00c29f:       DW_AT_name MDER
  00c2a4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c2a7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00c2aa:     30  = 0xd (DW_TAG_member)
  00c2ab:       DW_AT_name MCFGR0
  00c2b2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c2b5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00c2b8:     30  = 0xd (DW_TAG_member)
  00c2b9:       DW_AT_name MCFGR1
  00c2c0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c2c3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00c2c6:     30  = 0xd (DW_TAG_member)
  00c2c7:       DW_AT_name MCFGR2
  00c2ce:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c2d1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00c2d4:     30  = 0xd (DW_TAG_member)
  00c2d5:       DW_AT_name MCFGR3
  00c2dc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c2df:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00c2e2:     3  = 0x1 (DW_TAG_array_type)
  00c2e3:       DW_AT_sibling 0xc2ee
  00c2e6:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c2eb:       1  = 0x21 (DW_TAG_subrange_type)
  00c2ec:         DW_AT_upper_bound 0xf
  00c2ed:       0  null
  00c2ee:     30  = 0xd (DW_TAG_member)
  00c2ef:       DW_AT_name RESERVED_1
  00c2fa:       DW_AT_type indirect DW_FORM_ref2 0xc2e2
  00c2fd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00c300:     30  = 0xd (DW_TAG_member)
  00c301:       DW_AT_name MDMR
  00c306:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c309:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00c30c:     3  = 0x1 (DW_TAG_array_type)
  00c30d:       DW_AT_sibling 0xc318
  00c310:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c315:       1  = 0x21 (DW_TAG_subrange_type)
  00c316:         DW_AT_upper_bound 0x3
  00c317:       0  null
  00c318:     30  = 0xd (DW_TAG_member)
  00c319:       DW_AT_name RESERVED_2
  00c324:       DW_AT_type indirect DW_FORM_ref2 0xc30c
  00c327:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00c32a:     30  = 0xd (DW_TAG_member)
  00c32b:       DW_AT_name MCCR0
  00c331:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c334:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  00c337:     3  = 0x1 (DW_TAG_array_type)
  00c338:       DW_AT_sibling 0xc343
  00c33b:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c340:       1  = 0x21 (DW_TAG_subrange_type)
  00c341:         DW_AT_upper_bound 0x3
  00c342:       0  null
  00c343:     30  = 0xd (DW_TAG_member)
  00c344:       DW_AT_name RESERVED_3
  00c34f:       DW_AT_type indirect DW_FORM_ref2 0xc337
  00c352:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  00c355:     30  = 0xd (DW_TAG_member)
  00c356:       DW_AT_name MCCR1
  00c35c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c35f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00c362:     3  = 0x1 (DW_TAG_array_type)
  00c363:       DW_AT_sibling 0xc36e
  00c366:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c36b:       1  = 0x21 (DW_TAG_subrange_type)
  00c36c:         DW_AT_upper_bound 0x3
  00c36d:       0  null
  00c36e:     30  = 0xd (DW_TAG_member)
  00c36f:       DW_AT_name RESERVED_4
  00c37a:       DW_AT_type indirect DW_FORM_ref2 0xc362
  00c37d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00c380:     30  = 0xd (DW_TAG_member)
  00c381:       DW_AT_name MFCR
  00c386:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c389:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  00c38c:     30  = 0xd (DW_TAG_member)
  00c38d:       DW_AT_name MFSR
  00c392:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c395:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  00c398:     30  = 0xd (DW_TAG_member)
  00c399:       DW_AT_name MTDR
  00c39e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c3a1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  00c3a4:     3  = 0x1 (DW_TAG_array_type)
  00c3a5:       DW_AT_sibling 0xc3b0
  00c3a8:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c3ad:       1  = 0x21 (DW_TAG_subrange_type)
  00c3ae:         DW_AT_upper_bound 0xb
  00c3af:       0  null
  00c3b0:     30  = 0xd (DW_TAG_member)
  00c3b1:       DW_AT_name RESERVED_5
  00c3bc:       DW_AT_type indirect DW_FORM_ref2 0xc3a4
  00c3bf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00c3c2:     30  = 0xd (DW_TAG_member)
  00c3c3:       DW_AT_name MRDR
  00c3c8:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c3cb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  00c3ce:     3  = 0x1 (DW_TAG_array_type)
  00c3cf:       DW_AT_sibling 0xc3db
  00c3d2:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c3d7:       1  = 0x21 (DW_TAG_subrange_type)
  00c3d8:         DW_AT_upper_bound 0x9b
  00c3da:       0  null
  00c3db:     30  = 0xd (DW_TAG_member)
  00c3dc:       DW_AT_name RESERVED_6
  00c3e7:       DW_AT_type indirect DW_FORM_ref2 0xc3ce
  00c3ea:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  00c3ed:     30  = 0xd (DW_TAG_member)
  00c3ee:       DW_AT_name SCR
  00c3f2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c3f5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 272 }
  00c3f9:     30  = 0xd (DW_TAG_member)
  00c3fa:       DW_AT_name SSR
  00c3fe:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c401:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 276 }
  00c405:     30  = 0xd (DW_TAG_member)
  00c406:       DW_AT_name SIER
  00c40b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c40e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 280 }
  00c412:     30  = 0xd (DW_TAG_member)
  00c413:       DW_AT_name SDER
  00c418:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c41b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 284 }
  00c41f:     3  = 0x1 (DW_TAG_array_type)
  00c420:       DW_AT_sibling 0xc42b
  00c423:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c428:       1  = 0x21 (DW_TAG_subrange_type)
  00c429:         DW_AT_upper_bound 0x3
  00c42a:       0  null
  00c42b:     30  = 0xd (DW_TAG_member)
  00c42c:       DW_AT_name RESERVED_7
  00c437:       DW_AT_type indirect DW_FORM_ref2 0xc41f
  00c43a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 288 }
  00c43e:     30  = 0xd (DW_TAG_member)
  00c43f:       DW_AT_name SCFGR1
  00c446:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c449:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 292 }
  00c44d:     30  = 0xd (DW_TAG_member)
  00c44e:       DW_AT_name SCFGR2
  00c455:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c458:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 296 }
  00c45c:     3  = 0x1 (DW_TAG_array_type)
  00c45d:       DW_AT_sibling 0xc468
  00c460:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c465:       1  = 0x21 (DW_TAG_subrange_type)
  00c466:         DW_AT_upper_bound 0x13
  00c467:       0  null
  00c468:     30  = 0xd (DW_TAG_member)
  00c469:       DW_AT_name RESERVED_8
  00c474:       DW_AT_type indirect DW_FORM_ref2 0xc45c
  00c477:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 300 }
  00c47b:     30  = 0xd (DW_TAG_member)
  00c47c:       DW_AT_name SAMR
  00c481:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c484:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 320 }
  00c488:     3  = 0x1 (DW_TAG_array_type)
  00c489:       DW_AT_sibling 0xc494
  00c48c:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c491:       1  = 0x21 (DW_TAG_subrange_type)
  00c492:         DW_AT_upper_bound 0xb
  00c493:       0  null
  00c494:     30  = 0xd (DW_TAG_member)
  00c495:       DW_AT_name RESERVED_9
  00c4a0:       DW_AT_type indirect DW_FORM_ref2 0xc488
  00c4a3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 324 }
  00c4a7:     30  = 0xd (DW_TAG_member)
  00c4a8:       DW_AT_name SASR
  00c4ad:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c4b0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 336 }
  00c4b4:     30  = 0xd (DW_TAG_member)
  00c4b5:       DW_AT_name STAR
  00c4ba:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c4bd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 340 }
  00c4c1:     3  = 0x1 (DW_TAG_array_type)
  00c4c2:       DW_AT_sibling 0xc4cd
  00c4c5:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c4ca:       1  = 0x21 (DW_TAG_subrange_type)
  00c4cb:         DW_AT_upper_bound 0x7
  00c4cc:       0  null
  00c4cd:     30  = 0xd (DW_TAG_member)
  00c4ce:       DW_AT_name RESERVED_10
  00c4da:       DW_AT_type indirect DW_FORM_ref2 0xc4c1
  00c4dd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 344 }
  00c4e1:     30  = 0xd (DW_TAG_member)
  00c4e2:       DW_AT_name STDR
  00c4e7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c4ea:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 352 }
  00c4ee:     3  = 0x1 (DW_TAG_array_type)
  00c4ef:       DW_AT_sibling 0xc4fa
  00c4f2:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c4f7:       1  = 0x21 (DW_TAG_subrange_type)
  00c4f8:         DW_AT_upper_bound 0xb
  00c4f9:       0  null
  00c4fa:     30  = 0xd (DW_TAG_member)
  00c4fb:       DW_AT_name RESERVED_11
  00c507:       DW_AT_type indirect DW_FORM_ref2 0xc4ee
  00c50a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 356 }
  00c50e:     30  = 0xd (DW_TAG_member)
  00c50f:       DW_AT_name SRDR
  00c514:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c517:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 368 }
  00c51b:     0  null
  00c51c:   80  = 0x16 (DW_TAG_typedef)
  00c51d:     DW_AT_name LPI2C_Type
  00c528:     DW_AT_type indirect DW_FORM_ref2 0xc23e
  00c52b:     DW_AT_decl_file 0x1
  00c52c:     DW_AT_decl_line 0x3c09
  00c52e:     DW_AT_decl_column 0x3
  00c52f:   42  = 0x13 (DW_TAG_structure_type)
  00c530:     DW_AT_sibling 0xc68e
  00c533:     DW_AT_byte_size 0x78
  00c534:     30  = 0xd (DW_TAG_member)
  00c535:       DW_AT_name VERID
  00c53b:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c53e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00c541:     30  = 0xd (DW_TAG_member)
  00c542:       DW_AT_name PARAM
  00c548:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c54b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00c54e:     3  = 0x1 (DW_TAG_array_type)
  00c54f:       DW_AT_sibling 0xc55a
  00c552:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c557:       1  = 0x21 (DW_TAG_subrange_type)
  00c558:         DW_AT_upper_bound 0x7
  00c559:       0  null
  00c55a:     30  = 0xd (DW_TAG_member)
  00c55b:       DW_AT_name RESERVED_0
  00c566:       DW_AT_type indirect DW_FORM_ref2 0xc54e
  00c569:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00c56c:     30  = 0xd (DW_TAG_member)
  00c56d:       DW_AT_name CR
  00c570:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c573:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00c576:     30  = 0xd (DW_TAG_member)
  00c577:       DW_AT_name SR
  00c57a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c57d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00c580:     30  = 0xd (DW_TAG_member)
  00c581:       DW_AT_name IER
  00c585:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c588:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00c58b:     30  = 0xd (DW_TAG_member)
  00c58c:       DW_AT_name DER
  00c590:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c593:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00c596:     30  = 0xd (DW_TAG_member)
  00c597:       DW_AT_name CFGR0
  00c59d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c5a0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00c5a3:     30  = 0xd (DW_TAG_member)
  00c5a4:       DW_AT_name CFGR1
  00c5aa:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c5ad:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00c5b0:     3  = 0x1 (DW_TAG_array_type)
  00c5b1:       DW_AT_sibling 0xc5bc
  00c5b4:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c5b9:       1  = 0x21 (DW_TAG_subrange_type)
  00c5ba:         DW_AT_upper_bound 0x7
  00c5bb:       0  null
  00c5bc:     30  = 0xd (DW_TAG_member)
  00c5bd:       DW_AT_name RESERVED_1
  00c5c8:       DW_AT_type indirect DW_FORM_ref2 0xc5b0
  00c5cb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00c5ce:     30  = 0xd (DW_TAG_member)
  00c5cf:       DW_AT_name DMR0
  00c5d4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c5d7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00c5da:     30  = 0xd (DW_TAG_member)
  00c5db:       DW_AT_name DMR1
  00c5e0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c5e3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00c5e6:     3  = 0x1 (DW_TAG_array_type)
  00c5e7:       DW_AT_sibling 0xc5f2
  00c5ea:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c5ef:       1  = 0x21 (DW_TAG_subrange_type)
  00c5f0:         DW_AT_upper_bound 0x7
  00c5f1:       0  null
  00c5f2:     30  = 0xd (DW_TAG_member)
  00c5f3:       DW_AT_name RESERVED_2
  00c5fe:       DW_AT_type indirect DW_FORM_ref2 0xc5e6
  00c601:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00c604:     30  = 0xd (DW_TAG_member)
  00c605:       DW_AT_name CCR
  00c609:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c60c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00c60f:     3  = 0x1 (DW_TAG_array_type)
  00c610:       DW_AT_sibling 0xc61b
  00c613:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c618:       1  = 0x21 (DW_TAG_subrange_type)
  00c619:         DW_AT_upper_bound 0x13
  00c61a:       0  null
  00c61b:     30  = 0xd (DW_TAG_member)
  00c61c:       DW_AT_name RESERVED_3
  00c627:       DW_AT_type indirect DW_FORM_ref2 0xc60f
  00c62a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00c62d:     30  = 0xd (DW_TAG_member)
  00c62e:       DW_AT_name FCR
  00c632:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c635:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  00c638:     30  = 0xd (DW_TAG_member)
  00c639:       DW_AT_name FSR
  00c63d:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c640:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  00c643:     30  = 0xd (DW_TAG_member)
  00c644:       DW_AT_name TCR
  00c648:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c64b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  00c64e:     30  = 0xd (DW_TAG_member)
  00c64f:       DW_AT_name TDR
  00c653:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c656:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00c659:     3  = 0x1 (DW_TAG_array_type)
  00c65a:       DW_AT_sibling 0xc665
  00c65d:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c662:       1  = 0x21 (DW_TAG_subrange_type)
  00c663:         DW_AT_upper_bound 0x7
  00c664:       0  null
  00c665:     30  = 0xd (DW_TAG_member)
  00c666:       DW_AT_name RESERVED_4
  00c671:       DW_AT_type indirect DW_FORM_ref2 0xc659
  00c674:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 104 }
  00c677:     30  = 0xd (DW_TAG_member)
  00c678:       DW_AT_name RSR
  00c67c:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c67f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  00c682:     30  = 0xd (DW_TAG_member)
  00c683:       DW_AT_name RDR
  00c687:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c68a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  00c68d:     0  null
  00c68e:   80  = 0x16 (DW_TAG_typedef)
  00c68f:     DW_AT_name LPSPI_Type
  00c69a:     DW_AT_type indirect DW_FORM_ref2 0xc52f
  00c69d:     DW_AT_decl_file 0x1
  00c69e:     DW_AT_decl_line 0x3e3f
  00c6a0:     DW_AT_decl_column 0x3
  00c6a1:   42  = 0x13 (DW_TAG_structure_type)
  00c6a2:     DW_AT_sibling 0xc740
  00c6a5:     DW_AT_byte_size 0x30
  00c6a6:     30  = 0xd (DW_TAG_member)
  00c6a7:       DW_AT_name VERID
  00c6ad:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c6b0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00c6b3:     30  = 0xd (DW_TAG_member)
  00c6b4:       DW_AT_name PARAM
  00c6ba:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c6bd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00c6c0:     30  = 0xd (DW_TAG_member)
  00c6c1:       DW_AT_name GLOBAL
  00c6c8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c6cb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00c6ce:     30  = 0xd (DW_TAG_member)
  00c6cf:       DW_AT_name PINCFG
  00c6d6:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c6d9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00c6dc:     30  = 0xd (DW_TAG_member)
  00c6dd:       DW_AT_name BAUD
  00c6e2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c6e5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00c6e8:     30  = 0xd (DW_TAG_member)
  00c6e9:       DW_AT_name STAT
  00c6ee:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c6f1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00c6f4:     30  = 0xd (DW_TAG_member)
  00c6f5:       DW_AT_name CTRL
  00c6fa:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c6fd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00c700:     30  = 0xd (DW_TAG_member)
  00c701:       DW_AT_name DATA
  00c706:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c709:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00c70c:     30  = 0xd (DW_TAG_member)
  00c70d:       DW_AT_name MATCH
  00c713:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c716:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00c719:     30  = 0xd (DW_TAG_member)
  00c71a:       DW_AT_name MODIR
  00c720:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c723:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00c726:     30  = 0xd (DW_TAG_member)
  00c727:       DW_AT_name FIFO
  00c72c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c72f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00c732:     30  = 0xd (DW_TAG_member)
  00c733:       DW_AT_name WATER
  00c739:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c73c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00c73f:     0  null
  00c740:   80  = 0x16 (DW_TAG_typedef)
  00c741:     DW_AT_name LPUART_Type
  00c74d:     DW_AT_type indirect DW_FORM_ref2 0xc6a1
  00c750:     DW_AT_decl_file 0x1
  00c751:     DW_AT_decl_line 0x3f9d
  00c753:     DW_AT_decl_column 0x3
  00c754:   42  = 0x13 (DW_TAG_structure_type)
  00c755:     DW_AT_sibling 0xd015
  00c758:     DW_AT_byte_size 0x6f4
  00c75a:     30  = 0xd (DW_TAG_member)
  00c75b:       DW_AT_name CTRL
  00c760:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c763:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00c766:     30  = 0xd (DW_TAG_member)
  00c767:       DW_AT_name CTRL_SET
  00c770:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c773:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00c776:     30  = 0xd (DW_TAG_member)
  00c777:       DW_AT_name CTRL_CLR
  00c780:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c783:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00c786:     30  = 0xd (DW_TAG_member)
  00c787:       DW_AT_name CTRL_TOG
  00c790:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c793:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00c796:     30  = 0xd (DW_TAG_member)
  00c797:       DW_AT_name TIMING
  00c79e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c7a1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00c7a4:     3  = 0x1 (DW_TAG_array_type)
  00c7a5:       DW_AT_sibling 0xc7b0
  00c7a8:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c7ad:       1  = 0x21 (DW_TAG_subrange_type)
  00c7ae:         DW_AT_upper_bound 0xb
  00c7af:       0  null
  00c7b0:     30  = 0xd (DW_TAG_member)
  00c7b1:       DW_AT_name RESERVED_0
  00c7bc:       DW_AT_type indirect DW_FORM_ref2 0xc7a4
  00c7bf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00c7c2:     30  = 0xd (DW_TAG_member)
  00c7c3:       DW_AT_name DATA
  00c7c8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c7cb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00c7ce:     3  = 0x1 (DW_TAG_array_type)
  00c7cf:       DW_AT_sibling 0xc7da
  00c7d2:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c7d7:       1  = 0x21 (DW_TAG_subrange_type)
  00c7d8:         DW_AT_upper_bound 0xb
  00c7d9:       0  null
  00c7da:     30  = 0xd (DW_TAG_member)
  00c7db:       DW_AT_name RESERVED_1
  00c7e6:       DW_AT_type indirect DW_FORM_ref2 0xc7ce
  00c7e9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00c7ec:     30  = 0xd (DW_TAG_member)
  00c7ed:       DW_AT_name READ_CTRL
  00c7f7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c7fa:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00c7fd:     3  = 0x1 (DW_TAG_array_type)
  00c7fe:       DW_AT_sibling 0xc809
  00c801:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c806:       1  = 0x21 (DW_TAG_subrange_type)
  00c807:         DW_AT_upper_bound 0xb
  00c808:       0  null
  00c809:     30  = 0xd (DW_TAG_member)
  00c80a:       DW_AT_name RESERVED_2
  00c815:       DW_AT_type indirect DW_FORM_ref2 0xc7fd
  00c818:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00c81b:     30  = 0xd (DW_TAG_member)
  00c81c:       DW_AT_name READ_FUSE_DATA
  00c82b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c82e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00c831:     3  = 0x1 (DW_TAG_array_type)
  00c832:       DW_AT_sibling 0xc83d
  00c835:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c83a:       1  = 0x21 (DW_TAG_subrange_type)
  00c83b:         DW_AT_upper_bound 0xb
  00c83c:       0  null
  00c83d:     30  = 0xd (DW_TAG_member)
  00c83e:       DW_AT_name RESERVED_3
  00c849:       DW_AT_type indirect DW_FORM_ref2 0xc831
  00c84c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00c84f:     30  = 0xd (DW_TAG_member)
  00c850:       DW_AT_name SW_STICKY
  00c85a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c85d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00c860:     3  = 0x1 (DW_TAG_array_type)
  00c861:       DW_AT_sibling 0xc86c
  00c864:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c869:       1  = 0x21 (DW_TAG_subrange_type)
  00c86a:         DW_AT_upper_bound 0xb
  00c86b:       0  null
  00c86c:     30  = 0xd (DW_TAG_member)
  00c86d:       DW_AT_name RESERVED_4
  00c878:       DW_AT_type indirect DW_FORM_ref2 0xc860
  00c87b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00c87e:     30  = 0xd (DW_TAG_member)
  00c87f:       DW_AT_name SCS
  00c883:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c886:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  00c889:     30  = 0xd (DW_TAG_member)
  00c88a:       DW_AT_name SCS_SET
  00c892:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c895:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00c898:     30  = 0xd (DW_TAG_member)
  00c899:       DW_AT_name SCS_CLR
  00c8a1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c8a4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 104 }
  00c8a7:     30  = 0xd (DW_TAG_member)
  00c8a8:       DW_AT_name SCS_TOG
  00c8b0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c8b3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 108 }
  00c8b6:     3  = 0x1 (DW_TAG_array_type)
  00c8b7:       DW_AT_sibling 0xc8c2
  00c8ba:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c8bf:       1  = 0x21 (DW_TAG_subrange_type)
  00c8c0:         DW_AT_upper_bound 0x1f
  00c8c1:       0  null
  00c8c2:     30  = 0xd (DW_TAG_member)
  00c8c3:       DW_AT_name RESERVED_5
  00c8ce:       DW_AT_type indirect DW_FORM_ref2 0xc8b6
  00c8d1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  00c8d4:     30  = 0xd (DW_TAG_member)
  00c8d5:       DW_AT_name VERSION
  00c8dd:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00c8e0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  00c8e4:     3  = 0x1 (DW_TAG_array_type)
  00c8e5:       DW_AT_sibling 0xc8f0
  00c8e8:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c8ed:       1  = 0x21 (DW_TAG_subrange_type)
  00c8ee:         DW_AT_upper_bound 0x6b
  00c8ef:       0  null
  00c8f0:     30  = 0xd (DW_TAG_member)
  00c8f1:       DW_AT_name RESERVED_6
  00c8fc:       DW_AT_type indirect DW_FORM_ref2 0xc8e4
  00c8ff:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 148 }
  00c903:     30  = 0xd (DW_TAG_member)
  00c904:       DW_AT_name TIMING2
  00c90c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c90f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  00c913:     3  = 0x1 (DW_TAG_array_type)
  00c914:       DW_AT_sibling 0xc920
  00c917:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c91c:       1  = 0x21 (DW_TAG_subrange_type)
  00c91d:         DW_AT_upper_bound 0x2fb
  00c91f:       0  null
  00c920:     30  = 0xd (DW_TAG_member)
  00c921:       DW_AT_name RESERVED_7
  00c92c:       DW_AT_type indirect DW_FORM_ref2 0xc913
  00c92f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 260 }
  00c933:     30  = 0xd (DW_TAG_member)
  00c934:       DW_AT_name LOCK
  00c939:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c93c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1024 }
  00c940:     3  = 0x1 (DW_TAG_array_type)
  00c941:       DW_AT_sibling 0xc94c
  00c944:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c949:       1  = 0x21 (DW_TAG_subrange_type)
  00c94a:         DW_AT_upper_bound 0xb
  00c94b:       0  null
  00c94c:     30  = 0xd (DW_TAG_member)
  00c94d:       DW_AT_name RESERVED_8
  00c958:       DW_AT_type indirect DW_FORM_ref2 0xc940
  00c95b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1028 }
  00c95f:     30  = 0xd (DW_TAG_member)
  00c960:       DW_AT_name CFG0
  00c965:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c968:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1040 }
  00c96c:     3  = 0x1 (DW_TAG_array_type)
  00c96d:       DW_AT_sibling 0xc978
  00c970:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c975:       1  = 0x21 (DW_TAG_subrange_type)
  00c976:         DW_AT_upper_bound 0xb
  00c977:       0  null
  00c978:     30  = 0xd (DW_TAG_member)
  00c979:       DW_AT_name RESERVED_9
  00c984:       DW_AT_type indirect DW_FORM_ref2 0xc96c
  00c987:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1044 }
  00c98b:     30  = 0xd (DW_TAG_member)
  00c98c:       DW_AT_name CFG1
  00c991:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c994:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1056 }
  00c998:     3  = 0x1 (DW_TAG_array_type)
  00c999:       DW_AT_sibling 0xc9a4
  00c99c:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c9a1:       1  = 0x21 (DW_TAG_subrange_type)
  00c9a2:         DW_AT_upper_bound 0xb
  00c9a3:       0  null
  00c9a4:     30  = 0xd (DW_TAG_member)
  00c9a5:       DW_AT_name RESERVED_10
  00c9b1:       DW_AT_type indirect DW_FORM_ref2 0xc998
  00c9b4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1060 }
  00c9b8:     30  = 0xd (DW_TAG_member)
  00c9b9:       DW_AT_name CFG2
  00c9be:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c9c1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1072 }
  00c9c5:     3  = 0x1 (DW_TAG_array_type)
  00c9c6:       DW_AT_sibling 0xc9d1
  00c9c9:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c9ce:       1  = 0x21 (DW_TAG_subrange_type)
  00c9cf:         DW_AT_upper_bound 0xb
  00c9d0:       0  null
  00c9d1:     30  = 0xd (DW_TAG_member)
  00c9d2:       DW_AT_name RESERVED_11
  00c9de:       DW_AT_type indirect DW_FORM_ref2 0xc9c5
  00c9e1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1076 }
  00c9e5:     30  = 0xd (DW_TAG_member)
  00c9e6:       DW_AT_name CFG3
  00c9eb:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00c9ee:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1088 }
  00c9f2:     3  = 0x1 (DW_TAG_array_type)
  00c9f3:       DW_AT_sibling 0xc9fe
  00c9f6:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00c9fb:       1  = 0x21 (DW_TAG_subrange_type)
  00c9fc:         DW_AT_upper_bound 0xb
  00c9fd:       0  null
  00c9fe:     30  = 0xd (DW_TAG_member)
  00c9ff:       DW_AT_name RESERVED_12
  00ca0b:       DW_AT_type indirect DW_FORM_ref2 0xc9f2
  00ca0e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1092 }
  00ca12:     30  = 0xd (DW_TAG_member)
  00ca13:       DW_AT_name CFG4
  00ca18:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ca1b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1104 }
  00ca1f:     3  = 0x1 (DW_TAG_array_type)
  00ca20:       DW_AT_sibling 0xca2b
  00ca23:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ca28:       1  = 0x21 (DW_TAG_subrange_type)
  00ca29:         DW_AT_upper_bound 0xb
  00ca2a:       0  null
  00ca2b:     30  = 0xd (DW_TAG_member)
  00ca2c:       DW_AT_name RESERVED_13
  00ca38:       DW_AT_type indirect DW_FORM_ref2 0xca1f
  00ca3b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1108 }
  00ca3f:     30  = 0xd (DW_TAG_member)
  00ca40:       DW_AT_name CFG5
  00ca45:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ca48:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1120 }
  00ca4c:     3  = 0x1 (DW_TAG_array_type)
  00ca4d:       DW_AT_sibling 0xca58
  00ca50:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ca55:       1  = 0x21 (DW_TAG_subrange_type)
  00ca56:         DW_AT_upper_bound 0xb
  00ca57:       0  null
  00ca58:     30  = 0xd (DW_TAG_member)
  00ca59:       DW_AT_name RESERVED_14
  00ca65:       DW_AT_type indirect DW_FORM_ref2 0xca4c
  00ca68:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1124 }
  00ca6c:     30  = 0xd (DW_TAG_member)
  00ca6d:       DW_AT_name CFG6
  00ca72:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ca75:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1136 }
  00ca79:     3  = 0x1 (DW_TAG_array_type)
  00ca7a:       DW_AT_sibling 0xca85
  00ca7d:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ca82:       1  = 0x21 (DW_TAG_subrange_type)
  00ca83:         DW_AT_upper_bound 0xb
  00ca84:       0  null
  00ca85:     30  = 0xd (DW_TAG_member)
  00ca86:       DW_AT_name RESERVED_15
  00ca92:       DW_AT_type indirect DW_FORM_ref2 0xca79
  00ca95:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1140 }
  00ca99:     30  = 0xd (DW_TAG_member)
  00ca9a:       DW_AT_name MEM0
  00ca9f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00caa2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1152 }
  00caa6:     3  = 0x1 (DW_TAG_array_type)
  00caa7:       DW_AT_sibling 0xcab2
  00caaa:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00caaf:       1  = 0x21 (DW_TAG_subrange_type)
  00cab0:         DW_AT_upper_bound 0xb
  00cab1:       0  null
  00cab2:     30  = 0xd (DW_TAG_member)
  00cab3:       DW_AT_name RESERVED_16
  00cabf:       DW_AT_type indirect DW_FORM_ref2 0xcaa6
  00cac2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1156 }
  00cac6:     30  = 0xd (DW_TAG_member)
  00cac7:       DW_AT_name MEM1
  00cacc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cacf:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1168 }
  00cad3:     3  = 0x1 (DW_TAG_array_type)
  00cad4:       DW_AT_sibling 0xcadf
  00cad7:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cadc:       1  = 0x21 (DW_TAG_subrange_type)
  00cadd:         DW_AT_upper_bound 0xb
  00cade:       0  null
  00cadf:     30  = 0xd (DW_TAG_member)
  00cae0:       DW_AT_name RESERVED_17
  00caec:       DW_AT_type indirect DW_FORM_ref2 0xcad3
  00caef:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1172 }
  00caf3:     30  = 0xd (DW_TAG_member)
  00caf4:       DW_AT_name MEM2
  00caf9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cafc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1184 }
  00cb00:     3  = 0x1 (DW_TAG_array_type)
  00cb01:       DW_AT_sibling 0xcb0c
  00cb04:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cb09:       1  = 0x21 (DW_TAG_subrange_type)
  00cb0a:         DW_AT_upper_bound 0xb
  00cb0b:       0  null
  00cb0c:     30  = 0xd (DW_TAG_member)
  00cb0d:       DW_AT_name RESERVED_18
  00cb19:       DW_AT_type indirect DW_FORM_ref2 0xcb00
  00cb1c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1188 }
  00cb20:     30  = 0xd (DW_TAG_member)
  00cb21:       DW_AT_name MEM3
  00cb26:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cb29:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1200 }
  00cb2d:     3  = 0x1 (DW_TAG_array_type)
  00cb2e:       DW_AT_sibling 0xcb39
  00cb31:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cb36:       1  = 0x21 (DW_TAG_subrange_type)
  00cb37:         DW_AT_upper_bound 0xb
  00cb38:       0  null
  00cb39:     30  = 0xd (DW_TAG_member)
  00cb3a:       DW_AT_name RESERVED_19
  00cb46:       DW_AT_type indirect DW_FORM_ref2 0xcb2d
  00cb49:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1204 }
  00cb4d:     30  = 0xd (DW_TAG_member)
  00cb4e:       DW_AT_name MEM4
  00cb53:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cb56:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1216 }
  00cb5a:     3  = 0x1 (DW_TAG_array_type)
  00cb5b:       DW_AT_sibling 0xcb66
  00cb5e:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cb63:       1  = 0x21 (DW_TAG_subrange_type)
  00cb64:         DW_AT_upper_bound 0xb
  00cb65:       0  null
  00cb66:     30  = 0xd (DW_TAG_member)
  00cb67:       DW_AT_name RESERVED_20
  00cb73:       DW_AT_type indirect DW_FORM_ref2 0xcb5a
  00cb76:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1220 }
  00cb7a:     30  = 0xd (DW_TAG_member)
  00cb7b:       DW_AT_name ANA0
  00cb80:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cb83:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1232 }
  00cb87:     3  = 0x1 (DW_TAG_array_type)
  00cb88:       DW_AT_sibling 0xcb93
  00cb8b:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cb90:       1  = 0x21 (DW_TAG_subrange_type)
  00cb91:         DW_AT_upper_bound 0xb
  00cb92:       0  null
  00cb93:     30  = 0xd (DW_TAG_member)
  00cb94:       DW_AT_name RESERVED_21
  00cba0:       DW_AT_type indirect DW_FORM_ref2 0xcb87
  00cba3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1236 }
  00cba7:     30  = 0xd (DW_TAG_member)
  00cba8:       DW_AT_name ANA1
  00cbad:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cbb0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1248 }
  00cbb4:     3  = 0x1 (DW_TAG_array_type)
  00cbb5:       DW_AT_sibling 0xcbc0
  00cbb8:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cbbd:       1  = 0x21 (DW_TAG_subrange_type)
  00cbbe:         DW_AT_upper_bound 0xb
  00cbbf:       0  null
  00cbc0:     30  = 0xd (DW_TAG_member)
  00cbc1:       DW_AT_name RESERVED_22
  00cbcd:       DW_AT_type indirect DW_FORM_ref2 0xcbb4
  00cbd0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1252 }
  00cbd4:     30  = 0xd (DW_TAG_member)
  00cbd5:       DW_AT_name ANA2
  00cbda:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cbdd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1264 }
  00cbe1:     3  = 0x1 (DW_TAG_array_type)
  00cbe2:       DW_AT_sibling 0xcbee
  00cbe5:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cbea:       1  = 0x21 (DW_TAG_subrange_type)
  00cbeb:         DW_AT_upper_bound 0x8b
  00cbed:       0  null
  00cbee:     30  = 0xd (DW_TAG_member)
  00cbef:       DW_AT_name RESERVED_23
  00cbfb:       DW_AT_type indirect DW_FORM_ref2 0xcbe1
  00cbfe:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1268 }
  00cc02:     30  = 0xd (DW_TAG_member)
  00cc03:       DW_AT_name SRK0
  00cc08:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cc0b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1408 }
  00cc0f:     3  = 0x1 (DW_TAG_array_type)
  00cc10:       DW_AT_sibling 0xcc1b
  00cc13:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cc18:       1  = 0x21 (DW_TAG_subrange_type)
  00cc19:         DW_AT_upper_bound 0xb
  00cc1a:       0  null
  00cc1b:     30  = 0xd (DW_TAG_member)
  00cc1c:       DW_AT_name RESERVED_24
  00cc28:       DW_AT_type indirect DW_FORM_ref2 0xcc0f
  00cc2b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1412 }
  00cc2f:     30  = 0xd (DW_TAG_member)
  00cc30:       DW_AT_name SRK1
  00cc35:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cc38:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1424 }
  00cc3c:     3  = 0x1 (DW_TAG_array_type)
  00cc3d:       DW_AT_sibling 0xcc48
  00cc40:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cc45:       1  = 0x21 (DW_TAG_subrange_type)
  00cc46:         DW_AT_upper_bound 0xb
  00cc47:       0  null
  00cc48:     30  = 0xd (DW_TAG_member)
  00cc49:       DW_AT_name RESERVED_25
  00cc55:       DW_AT_type indirect DW_FORM_ref2 0xcc3c
  00cc58:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1428 }
  00cc5c:     30  = 0xd (DW_TAG_member)
  00cc5d:       DW_AT_name SRK2
  00cc62:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cc65:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1440 }
  00cc69:     3  = 0x1 (DW_TAG_array_type)
  00cc6a:       DW_AT_sibling 0xcc75
  00cc6d:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cc72:       1  = 0x21 (DW_TAG_subrange_type)
  00cc73:         DW_AT_upper_bound 0xb
  00cc74:       0  null
  00cc75:     30  = 0xd (DW_TAG_member)
  00cc76:       DW_AT_name RESERVED_26
  00cc82:       DW_AT_type indirect DW_FORM_ref2 0xcc69
  00cc85:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1444 }
  00cc89:     30  = 0xd (DW_TAG_member)
  00cc8a:       DW_AT_name SRK3
  00cc8f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cc92:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1456 }
  00cc96:     3  = 0x1 (DW_TAG_array_type)
  00cc97:       DW_AT_sibling 0xcca2
  00cc9a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cc9f:       1  = 0x21 (DW_TAG_subrange_type)
  00cca0:         DW_AT_upper_bound 0xb
  00cca1:       0  null
  00cca2:     30  = 0xd (DW_TAG_member)
  00cca3:       DW_AT_name RESERVED_27
  00ccaf:       DW_AT_type indirect DW_FORM_ref2 0xcc96
  00ccb2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1460 }
  00ccb6:     30  = 0xd (DW_TAG_member)
  00ccb7:       DW_AT_name SRK4
  00ccbc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ccbf:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1472 }
  00ccc3:     3  = 0x1 (DW_TAG_array_type)
  00ccc4:       DW_AT_sibling 0xcccf
  00ccc7:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cccc:       1  = 0x21 (DW_TAG_subrange_type)
  00cccd:         DW_AT_upper_bound 0xb
  00ccce:       0  null
  00cccf:     30  = 0xd (DW_TAG_member)
  00ccd0:       DW_AT_name RESERVED_28
  00ccdc:       DW_AT_type indirect DW_FORM_ref2 0xccc3
  00ccdf:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1476 }
  00cce3:     30  = 0xd (DW_TAG_member)
  00cce4:       DW_AT_name SRK5
  00cce9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ccec:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1488 }
  00ccf0:     3  = 0x1 (DW_TAG_array_type)
  00ccf1:       DW_AT_sibling 0xccfc
  00ccf4:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ccf9:       1  = 0x21 (DW_TAG_subrange_type)
  00ccfa:         DW_AT_upper_bound 0xb
  00ccfb:       0  null
  00ccfc:     30  = 0xd (DW_TAG_member)
  00ccfd:       DW_AT_name RESERVED_29
  00cd09:       DW_AT_type indirect DW_FORM_ref2 0xccf0
  00cd0c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1492 }
  00cd10:     30  = 0xd (DW_TAG_member)
  00cd11:       DW_AT_name SRK6
  00cd16:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cd19:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1504 }
  00cd1d:     3  = 0x1 (DW_TAG_array_type)
  00cd1e:       DW_AT_sibling 0xcd29
  00cd21:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cd26:       1  = 0x21 (DW_TAG_subrange_type)
  00cd27:         DW_AT_upper_bound 0xb
  00cd28:       0  null
  00cd29:     30  = 0xd (DW_TAG_member)
  00cd2a:       DW_AT_name RESERVED_30
  00cd36:       DW_AT_type indirect DW_FORM_ref2 0xcd1d
  00cd39:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1508 }
  00cd3d:     30  = 0xd (DW_TAG_member)
  00cd3e:       DW_AT_name SRK7
  00cd43:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cd46:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1520 }
  00cd4a:     3  = 0x1 (DW_TAG_array_type)
  00cd4b:       DW_AT_sibling 0xcd56
  00cd4e:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cd53:       1  = 0x21 (DW_TAG_subrange_type)
  00cd54:         DW_AT_upper_bound 0xb
  00cd55:       0  null
  00cd56:     30  = 0xd (DW_TAG_member)
  00cd57:       DW_AT_name RESERVED_31
  00cd63:       DW_AT_type indirect DW_FORM_ref2 0xcd4a
  00cd66:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1524 }
  00cd6a:     30  = 0xd (DW_TAG_member)
  00cd6b:       DW_AT_name SJC_RESP0
  00cd75:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cd78:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1536 }
  00cd7c:     3  = 0x1 (DW_TAG_array_type)
  00cd7d:       DW_AT_sibling 0xcd88
  00cd80:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cd85:       1  = 0x21 (DW_TAG_subrange_type)
  00cd86:         DW_AT_upper_bound 0xb
  00cd87:       0  null
  00cd88:     30  = 0xd (DW_TAG_member)
  00cd89:       DW_AT_name RESERVED_32
  00cd95:       DW_AT_type indirect DW_FORM_ref2 0xcd7c
  00cd98:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1540 }
  00cd9c:     30  = 0xd (DW_TAG_member)
  00cd9d:       DW_AT_name SJC_RESP1
  00cda7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cdaa:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1552 }
  00cdae:     3  = 0x1 (DW_TAG_array_type)
  00cdaf:       DW_AT_sibling 0xcdba
  00cdb2:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cdb7:       1  = 0x21 (DW_TAG_subrange_type)
  00cdb8:         DW_AT_upper_bound 0xb
  00cdb9:       0  null
  00cdba:     30  = 0xd (DW_TAG_member)
  00cdbb:       DW_AT_name RESERVED_33
  00cdc7:       DW_AT_type indirect DW_FORM_ref2 0xcdae
  00cdca:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1556 }
  00cdce:     30  = 0xd (DW_TAG_member)
  00cdcf:       DW_AT_name MAC0
  00cdd4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cdd7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1568 }
  00cddb:     3  = 0x1 (DW_TAG_array_type)
  00cddc:       DW_AT_sibling 0xcde7
  00cddf:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cde4:       1  = 0x21 (DW_TAG_subrange_type)
  00cde5:         DW_AT_upper_bound 0xb
  00cde6:       0  null
  00cde7:     30  = 0xd (DW_TAG_member)
  00cde8:       DW_AT_name RESERVED_34
  00cdf4:       DW_AT_type indirect DW_FORM_ref2 0xcddb
  00cdf7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1572 }
  00cdfb:     30  = 0xd (DW_TAG_member)
  00cdfc:       DW_AT_name MAC1
  00ce01:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ce04:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1584 }
  00ce08:     3  = 0x1 (DW_TAG_array_type)
  00ce09:       DW_AT_sibling 0xce14
  00ce0c:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ce11:       1  = 0x21 (DW_TAG_subrange_type)
  00ce12:         DW_AT_upper_bound 0xb
  00ce13:       0  null
  00ce14:     30  = 0xd (DW_TAG_member)
  00ce15:       DW_AT_name RESERVED_35
  00ce21:       DW_AT_type indirect DW_FORM_ref2 0xce08
  00ce24:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1588 }
  00ce28:     30  = 0xd (DW_TAG_member)
  00ce29:       DW_AT_name GP3
  00ce2d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ce30:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1600 }
  00ce34:     3  = 0x1 (DW_TAG_array_type)
  00ce35:       DW_AT_sibling 0xce40
  00ce38:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ce3d:       1  = 0x21 (DW_TAG_subrange_type)
  00ce3e:         DW_AT_upper_bound 0x1b
  00ce3f:       0  null
  00ce40:     30  = 0xd (DW_TAG_member)
  00ce41:       DW_AT_name RESERVED_36
  00ce4d:       DW_AT_type indirect DW_FORM_ref2 0xce34
  00ce50:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1604 }
  00ce54:     30  = 0xd (DW_TAG_member)
  00ce55:       DW_AT_name GP1
  00ce59:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ce5c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1632 }
  00ce60:     3  = 0x1 (DW_TAG_array_type)
  00ce61:       DW_AT_sibling 0xce6c
  00ce64:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ce69:       1  = 0x21 (DW_TAG_subrange_type)
  00ce6a:         DW_AT_upper_bound 0xb
  00ce6b:       0  null
  00ce6c:     30  = 0xd (DW_TAG_member)
  00ce6d:       DW_AT_name RESERVED_37
  00ce79:       DW_AT_type indirect DW_FORM_ref2 0xce60
  00ce7c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1636 }
  00ce80:     30  = 0xd (DW_TAG_member)
  00ce81:       DW_AT_name GP2
  00ce85:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ce88:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1648 }
  00ce8c:     3  = 0x1 (DW_TAG_array_type)
  00ce8d:       DW_AT_sibling 0xce98
  00ce90:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ce95:       1  = 0x21 (DW_TAG_subrange_type)
  00ce96:         DW_AT_upper_bound 0xb
  00ce97:       0  null
  00ce98:     30  = 0xd (DW_TAG_member)
  00ce99:       DW_AT_name RESERVED_38
  00cea5:       DW_AT_type indirect DW_FORM_ref2 0xce8c
  00cea8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1652 }
  00ceac:     30  = 0xd (DW_TAG_member)
  00cead:       DW_AT_name SW_GP1
  00ceb4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ceb7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1664 }
  00cebb:     3  = 0x1 (DW_TAG_array_type)
  00cebc:       DW_AT_sibling 0xcec7
  00cebf:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cec4:       1  = 0x21 (DW_TAG_subrange_type)
  00cec5:         DW_AT_upper_bound 0xb
  00cec6:       0  null
  00cec7:     30  = 0xd (DW_TAG_member)
  00cec8:       DW_AT_name RESERVED_39
  00ced4:       DW_AT_type indirect DW_FORM_ref2 0xcebb
  00ced7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1668 }
  00cedb:     30  = 0xd (DW_TAG_member)
  00cedc:       DW_AT_name SW_GP20
  00cee4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cee7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1680 }
  00ceeb:     3  = 0x1 (DW_TAG_array_type)
  00ceec:       DW_AT_sibling 0xcef7
  00ceef:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cef4:       1  = 0x21 (DW_TAG_subrange_type)
  00cef5:         DW_AT_upper_bound 0xb
  00cef6:       0  null
  00cef7:     30  = 0xd (DW_TAG_member)
  00cef8:       DW_AT_name RESERVED_40
  00cf04:       DW_AT_type indirect DW_FORM_ref2 0xceeb
  00cf07:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1684 }
  00cf0b:     30  = 0xd (DW_TAG_member)
  00cf0c:       DW_AT_name SW_GP21
  00cf14:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cf17:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1696 }
  00cf1b:     3  = 0x1 (DW_TAG_array_type)
  00cf1c:       DW_AT_sibling 0xcf27
  00cf1f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cf24:       1  = 0x21 (DW_TAG_subrange_type)
  00cf25:         DW_AT_upper_bound 0xb
  00cf26:       0  null
  00cf27:     30  = 0xd (DW_TAG_member)
  00cf28:       DW_AT_name RESERVED_41
  00cf34:       DW_AT_type indirect DW_FORM_ref2 0xcf1b
  00cf37:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1700 }
  00cf3b:     30  = 0xd (DW_TAG_member)
  00cf3c:       DW_AT_name SW_GP22
  00cf44:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cf47:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1712 }
  00cf4b:     3  = 0x1 (DW_TAG_array_type)
  00cf4c:       DW_AT_sibling 0xcf57
  00cf4f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cf54:       1  = 0x21 (DW_TAG_subrange_type)
  00cf55:         DW_AT_upper_bound 0xb
  00cf56:       0  null
  00cf57:     30  = 0xd (DW_TAG_member)
  00cf58:       DW_AT_name RESERVED_42
  00cf64:       DW_AT_type indirect DW_FORM_ref2 0xcf4b
  00cf67:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1716 }
  00cf6b:     30  = 0xd (DW_TAG_member)
  00cf6c:       DW_AT_name SW_GP23
  00cf74:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cf77:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1728 }
  00cf7b:     3  = 0x1 (DW_TAG_array_type)
  00cf7c:       DW_AT_sibling 0xcf87
  00cf7f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cf84:       1  = 0x21 (DW_TAG_subrange_type)
  00cf85:         DW_AT_upper_bound 0xb
  00cf86:       0  null
  00cf87:     30  = 0xd (DW_TAG_member)
  00cf88:       DW_AT_name RESERVED_43
  00cf94:       DW_AT_type indirect DW_FORM_ref2 0xcf7b
  00cf97:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1732 }
  00cf9b:     30  = 0xd (DW_TAG_member)
  00cf9c:       DW_AT_name MISC_CONF0
  00cfa7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cfaa:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1744 }
  00cfae:     3  = 0x1 (DW_TAG_array_type)
  00cfaf:       DW_AT_sibling 0xcfba
  00cfb2:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cfb7:       1  = 0x21 (DW_TAG_subrange_type)
  00cfb8:         DW_AT_upper_bound 0xb
  00cfb9:       0  null
  00cfba:     30  = 0xd (DW_TAG_member)
  00cfbb:       DW_AT_name RESERVED_44
  00cfc7:       DW_AT_type indirect DW_FORM_ref2 0xcfae
  00cfca:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1748 }
  00cfce:     30  = 0xd (DW_TAG_member)
  00cfcf:       DW_AT_name MISC_CONF1
  00cfda:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00cfdd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1760 }
  00cfe1:     3  = 0x1 (DW_TAG_array_type)
  00cfe2:       DW_AT_sibling 0xcfed
  00cfe5:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00cfea:       1  = 0x21 (DW_TAG_subrange_type)
  00cfeb:         DW_AT_upper_bound 0xb
  00cfec:       0  null
  00cfed:     30  = 0xd (DW_TAG_member)
  00cfee:       DW_AT_name RESERVED_45
  00cffa:       DW_AT_type indirect DW_FORM_ref2 0xcfe1
  00cffd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1764 }
  00d001:     30  = 0xd (DW_TAG_member)
  00d002:       DW_AT_name SRK_REVOKE
  00d00d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d010:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1776 }
  00d014:     0  null
  00d015:   80  = 0x16 (DW_TAG_typedef)
  00d016:     DW_AT_name OCOTP_Type
  00d021:     DW_AT_type indirect DW_FORM_ref2 0xc754
  00d024:     DW_AT_decl_file 0x1
  00d025:     DW_AT_decl_line 0x41c4
  00d028:     DW_AT_decl_column 0x3
  00d029:   42  = 0x13 (DW_TAG_structure_type)
  00d02a:     DW_AT_sibling 0xd0fe
  00d02d:     DW_AT_byte_size 0x2b0
  00d02f:     3  = 0x1 (DW_TAG_array_type)
  00d030:       DW_AT_sibling 0xd03c
  00d033:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d038:       1  = 0x21 (DW_TAG_subrange_type)
  00d039:         DW_AT_upper_bound 0x21f
  00d03b:       0  null
  00d03c:     30  = 0xd (DW_TAG_member)
  00d03d:       DW_AT_name RESERVED_0
  00d048:       DW_AT_type indirect DW_FORM_ref2 0xd02f
  00d04b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00d04e:     30  = 0xd (DW_TAG_member)
  00d04f:       DW_AT_name MEGA_CTRL
  00d059:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d05c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 544 }
  00d060:     30  = 0xd (DW_TAG_member)
  00d061:       DW_AT_name MEGA_PUPSCR
  00d06d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d070:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 548 }
  00d074:     30  = 0xd (DW_TAG_member)
  00d075:       DW_AT_name MEGA_PDNSCR
  00d081:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d084:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 552 }
  00d088:     30  = 0xd (DW_TAG_member)
  00d089:       DW_AT_name MEGA_SR
  00d091:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d094:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 556 }
  00d098:     3  = 0x1 (DW_TAG_array_type)
  00d099:       DW_AT_sibling 0xd0a4
  00d09c:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d0a1:       1  = 0x21 (DW_TAG_subrange_type)
  00d0a2:         DW_AT_upper_bound 0x6f
  00d0a3:       0  null
  00d0a4:     30  = 0xd (DW_TAG_member)
  00d0a5:       DW_AT_name RESERVED_1
  00d0b0:       DW_AT_type indirect DW_FORM_ref2 0xd098
  00d0b3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 560 }
  00d0b7:     30  = 0xd (DW_TAG_member)
  00d0b8:       DW_AT_name CPU_CTRL
  00d0c1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d0c4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 672 }
  00d0c8:     30  = 0xd (DW_TAG_member)
  00d0c9:       DW_AT_name CPU_PUPSCR
  00d0d4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d0d7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 676 }
  00d0db:     30  = 0xd (DW_TAG_member)
  00d0dc:       DW_AT_name CPU_PDNSCR
  00d0e7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d0ea:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 680 }
  00d0ee:     30  = 0xd (DW_TAG_member)
  00d0ef:       DW_AT_name CPU_SR
  00d0f6:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d0f9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 684 }
  00d0fd:     0  null
  00d0fe:   80  = 0x16 (DW_TAG_typedef)
  00d0ff:     DW_AT_name PGC_Type
  00d108:     DW_AT_type indirect DW_FORM_ref2 0xd029
  00d10b:     DW_AT_decl_file 0x1
  00d10c:     DW_AT_decl_line 0x440f
  00d10f:     DW_AT_decl_column 0x3
  00d110:   42  = 0x13 (DW_TAG_structure_type)
  00d111:     DW_AT_sibling 0xd148
  00d114:     DW_AT_byte_size 0x10
  00d115:     30  = 0xd (DW_TAG_member)
  00d116:       DW_AT_name LDVAL
  00d11c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d11f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00d122:     30  = 0xd (DW_TAG_member)
  00d123:       DW_AT_name CVAL
  00d128:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00d12b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00d12e:     30  = 0xd (DW_TAG_member)
  00d12f:       DW_AT_name TCTRL
  00d135:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d138:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00d13b:     30  = 0xd (DW_TAG_member)
  00d13c:       DW_AT_name TFLG
  00d141:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d144:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00d147:     0  null
  00d148:   42  = 0x13 (DW_TAG_structure_type)
  00d149:     DW_AT_sibling 0xd1d2
  00d14c:     DW_AT_byte_size 0x140
  00d14e:     30  = 0xd (DW_TAG_member)
  00d14f:       DW_AT_name MCR
  00d153:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d156:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00d159:     3  = 0x1 (DW_TAG_array_type)
  00d15a:       DW_AT_sibling 0xd166
  00d15d:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d162:       1  = 0x21 (DW_TAG_subrange_type)
  00d163:         DW_AT_upper_bound 0xdb
  00d165:       0  null
  00d166:     30  = 0xd (DW_TAG_member)
  00d167:       DW_AT_name RESERVED_0
  00d172:       DW_AT_type indirect DW_FORM_ref2 0xd159
  00d175:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00d178:     30  = 0xd (DW_TAG_member)
  00d179:       DW_AT_name LTMR64H
  00d181:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00d184:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 224 }
  00d188:     30  = 0xd (DW_TAG_member)
  00d189:       DW_AT_name LTMR64L
  00d191:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00d194:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 228 }
  00d198:     3  = 0x1 (DW_TAG_array_type)
  00d199:       DW_AT_sibling 0xd1a4
  00d19c:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d1a1:       1  = 0x21 (DW_TAG_subrange_type)
  00d1a2:         DW_AT_upper_bound 0x17
  00d1a3:       0  null
  00d1a4:     30  = 0xd (DW_TAG_member)
  00d1a5:       DW_AT_name RESERVED_1
  00d1b0:       DW_AT_type indirect DW_FORM_ref2 0xd198
  00d1b3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 232 }
  00d1b7:     3  = 0x1 (DW_TAG_array_type)
  00d1b8:       DW_AT_sibling 0xd1c1
  00d1bb:       DW_AT_type indirect DW_FORM_ref2 0xd110
  00d1be:       1  = 0x21 (DW_TAG_subrange_type)
  00d1bf:         DW_AT_upper_bound 0x3
  00d1c0:       0  null
  00d1c1:     30  = 0xd (DW_TAG_member)
  00d1c2:       DW_AT_name CHANNEL
  00d1ca:       DW_AT_type indirect DW_FORM_ref2 0xd1b7
  00d1cd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  00d1d1:     0  null
  00d1d2:   80  = 0x16 (DW_TAG_typedef)
  00d1d3:     DW_AT_name PIT_Type
  00d1dc:     DW_AT_type indirect DW_FORM_ref2 0xd148
  00d1df:     DW_AT_decl_file 0x1
  00d1e0:     DW_AT_decl_line 0x4489
  00d1e3:     DW_AT_decl_column 0x3
  00d1e4:   42  = 0x13 (DW_TAG_structure_type)
  00d1e5:     DW_AT_sibling 0xd40a
  00d1e8:     DW_AT_byte_size 0x180
  00d1ea:     3  = 0x1 (DW_TAG_array_type)
  00d1eb:       DW_AT_sibling 0xd1f7
  00d1ee:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d1f3:       1  = 0x21 (DW_TAG_subrange_type)
  00d1f4:         DW_AT_upper_bound 0x10f
  00d1f6:       0  null
  00d1f7:     30  = 0xd (DW_TAG_member)
  00d1f8:       DW_AT_name RESERVED_0
  00d203:       DW_AT_type indirect DW_FORM_ref2 0xd1ea
  00d206:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00d209:     30  = 0xd (DW_TAG_member)
  00d20a:       DW_AT_name REG_1P1
  00d212:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d215:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 272 }
  00d219:     30  = 0xd (DW_TAG_member)
  00d21a:       DW_AT_name REG_1P1_SET
  00d226:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d229:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 276 }
  00d22d:     30  = 0xd (DW_TAG_member)
  00d22e:       DW_AT_name REG_1P1_CLR
  00d23a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d23d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 280 }
  00d241:     30  = 0xd (DW_TAG_member)
  00d242:       DW_AT_name REG_1P1_TOG
  00d24e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d251:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 284 }
  00d255:     30  = 0xd (DW_TAG_member)
  00d256:       DW_AT_name REG_3P0
  00d25e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d261:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 288 }
  00d265:     30  = 0xd (DW_TAG_member)
  00d266:       DW_AT_name REG_3P0_SET
  00d272:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d275:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 292 }
  00d279:     30  = 0xd (DW_TAG_member)
  00d27a:       DW_AT_name REG_3P0_CLR
  00d286:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d289:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 296 }
  00d28d:     30  = 0xd (DW_TAG_member)
  00d28e:       DW_AT_name REG_3P0_TOG
  00d29a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d29d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 300 }
  00d2a1:     30  = 0xd (DW_TAG_member)
  00d2a2:       DW_AT_name REG_2P5
  00d2aa:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d2ad:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 304 }
  00d2b1:     30  = 0xd (DW_TAG_member)
  00d2b2:       DW_AT_name REG_2P5_SET
  00d2be:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d2c1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 308 }
  00d2c5:     30  = 0xd (DW_TAG_member)
  00d2c6:       DW_AT_name REG_2P5_CLR
  00d2d2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d2d5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 312 }
  00d2d9:     30  = 0xd (DW_TAG_member)
  00d2da:       DW_AT_name REG_2P5_TOG
  00d2e6:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d2e9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 316 }
  00d2ed:     30  = 0xd (DW_TAG_member)
  00d2ee:       DW_AT_name REG_CORE
  00d2f7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d2fa:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 320 }
  00d2fe:     30  = 0xd (DW_TAG_member)
  00d2ff:       DW_AT_name REG_CORE_SET
  00d30c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d30f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 324 }
  00d313:     30  = 0xd (DW_TAG_member)
  00d314:       DW_AT_name REG_CORE_CLR
  00d321:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d324:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 328 }
  00d328:     30  = 0xd (DW_TAG_member)
  00d329:       DW_AT_name REG_CORE_TOG
  00d336:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d339:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 332 }
  00d33d:     30  = 0xd (DW_TAG_member)
  00d33e:       DW_AT_name MISC0
  00d344:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d347:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 336 }
  00d34b:     30  = 0xd (DW_TAG_member)
  00d34c:       DW_AT_name MISC0_SET
  00d356:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d359:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 340 }
  00d35d:     30  = 0xd (DW_TAG_member)
  00d35e:       DW_AT_name MISC0_CLR
  00d368:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d36b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 344 }
  00d36f:     30  = 0xd (DW_TAG_member)
  00d370:       DW_AT_name MISC0_TOG
  00d37a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d37d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 348 }
  00d381:     30  = 0xd (DW_TAG_member)
  00d382:       DW_AT_name MISC1
  00d388:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d38b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 352 }
  00d38f:     30  = 0xd (DW_TAG_member)
  00d390:       DW_AT_name MISC1_SET
  00d39a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d39d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 356 }
  00d3a1:     30  = 0xd (DW_TAG_member)
  00d3a2:       DW_AT_name MISC1_CLR
  00d3ac:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d3af:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 360 }
  00d3b3:     30  = 0xd (DW_TAG_member)
  00d3b4:       DW_AT_name MISC1_TOG
  00d3be:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d3c1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 364 }
  00d3c5:     30  = 0xd (DW_TAG_member)
  00d3c6:       DW_AT_name MISC2
  00d3cc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d3cf:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 368 }
  00d3d3:     30  = 0xd (DW_TAG_member)
  00d3d4:       DW_AT_name MISC2_SET
  00d3de:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d3e1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 372 }
  00d3e5:     30  = 0xd (DW_TAG_member)
  00d3e6:       DW_AT_name MISC2_CLR
  00d3f0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d3f3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 376 }
  00d3f7:     30  = 0xd (DW_TAG_member)
  00d3f8:       DW_AT_name MISC2_TOG
  00d402:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d405:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 380 }
  00d409:     0  null
  00d40a:   80  = 0x16 (DW_TAG_typedef)
  00d40b:     DW_AT_name PMU_Type
  00d414:     DW_AT_type indirect DW_FORM_ref2 0xd1e4
  00d417:     DW_AT_decl_file 0x1
  00d418:     DW_AT_decl_line 0x4519
  00d41b:     DW_AT_decl_column 0x3
  00d41c:   42  = 0x13 (DW_TAG_structure_type)
  00d41d:     DW_AT_sibling 0xd6bb
  00d420:     DW_AT_byte_size 0x60
  00d421:     30  = 0xd (DW_TAG_member)
  00d422:       DW_AT_name CNT
  00d426:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00d429:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00d42c:     30  = 0xd (DW_TAG_member)
  00d42d:       DW_AT_name INIT
  00d432:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d435:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00d438:     30  = 0xd (DW_TAG_member)
  00d439:       DW_AT_name CTRL2
  00d43f:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d442:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00d445:     30  = 0xd (DW_TAG_member)
  00d446:       DW_AT_name CTRL
  00d44b:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d44e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  00d451:     3  = 0x1 (DW_TAG_array_type)
  00d452:       DW_AT_sibling 0xd45d
  00d455:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d45a:       1  = 0x21 (DW_TAG_subrange_type)
  00d45b:         DW_AT_upper_bound 0x1
  00d45c:       0  null
  00d45d:     30  = 0xd (DW_TAG_member)
  00d45e:       DW_AT_name RESERVED_0
  00d469:       DW_AT_type indirect DW_FORM_ref2 0xd451
  00d46c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00d46f:     30  = 0xd (DW_TAG_member)
  00d470:       DW_AT_name VAL0
  00d475:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d478:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  00d47b:     30  = 0xd (DW_TAG_member)
  00d47c:       DW_AT_name FRACVAL1
  00d485:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d488:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00d48b:     30  = 0xd (DW_TAG_member)
  00d48c:       DW_AT_name VAL1
  00d491:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d494:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  00d497:     30  = 0xd (DW_TAG_member)
  00d498:       DW_AT_name FRACVAL2
  00d4a1:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d4a4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00d4a7:     30  = 0xd (DW_TAG_member)
  00d4a8:       DW_AT_name VAL2
  00d4ad:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d4b0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  00d4b3:     30  = 0xd (DW_TAG_member)
  00d4b4:       DW_AT_name FRACVAL3
  00d4bd:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d4c0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00d4c3:     30  = 0xd (DW_TAG_member)
  00d4c4:       DW_AT_name VAL3
  00d4c9:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d4cc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  00d4cf:     30  = 0xd (DW_TAG_member)
  00d4d0:       DW_AT_name FRACVAL4
  00d4d9:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d4dc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00d4df:     30  = 0xd (DW_TAG_member)
  00d4e0:       DW_AT_name VAL4
  00d4e5:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d4e8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  00d4eb:     30  = 0xd (DW_TAG_member)
  00d4ec:       DW_AT_name FRACVAL5
  00d4f5:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d4f8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00d4fb:     30  = 0xd (DW_TAG_member)
  00d4fc:       DW_AT_name VAL5
  00d501:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d504:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  00d507:     30  = 0xd (DW_TAG_member)
  00d508:       DW_AT_name FRCTRL
  00d50f:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d512:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00d515:     30  = 0xd (DW_TAG_member)
  00d516:       DW_AT_name OCTRL
  00d51c:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d51f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 34 }
  00d522:     30  = 0xd (DW_TAG_member)
  00d523:       DW_AT_name STS
  00d527:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d52a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00d52d:     30  = 0xd (DW_TAG_member)
  00d52e:       DW_AT_name INTEN
  00d534:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d537:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 38 }
  00d53a:     30  = 0xd (DW_TAG_member)
  00d53b:       DW_AT_name DMAEN
  00d541:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d544:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00d547:     30  = 0xd (DW_TAG_member)
  00d548:       DW_AT_name TCTRL
  00d54e:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d551:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 42 }
  00d554:     3  = 0x1 (DW_TAG_array_type)
  00d555:       DW_AT_sibling 0xd55e
  00d558:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d55b:       1  = 0x21 (DW_TAG_subrange_type)
  00d55c:         DW_AT_upper_bound 0x1
  00d55d:       0  null
  00d55e:     30  = 0xd (DW_TAG_member)
  00d55f:       DW_AT_name DISMAP
  00d566:       DW_AT_type indirect DW_FORM_ref2 0xd554
  00d569:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00d56c:     30  = 0xd (DW_TAG_member)
  00d56d:       DW_AT_name DTCNT0
  00d574:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d577:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00d57a:     30  = 0xd (DW_TAG_member)
  00d57b:       DW_AT_name DTCNT1
  00d582:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d585:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 50 }
  00d588:     30  = 0xd (DW_TAG_member)
  00d589:       DW_AT_name CAPTCTRLA
  00d593:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d596:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00d599:     30  = 0xd (DW_TAG_member)
  00d59a:       DW_AT_name CAPTCOMPA
  00d5a4:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d5a7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 54 }
  00d5aa:     30  = 0xd (DW_TAG_member)
  00d5ab:       DW_AT_name CAPTCTRLB
  00d5b5:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d5b8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00d5bb:     30  = 0xd (DW_TAG_member)
  00d5bc:       DW_AT_name CAPTCOMPB
  00d5c6:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d5c9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 58 }
  00d5cc:     30  = 0xd (DW_TAG_member)
  00d5cd:       DW_AT_name CAPTCTRLX
  00d5d7:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d5da:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  00d5dd:     30  = 0xd (DW_TAG_member)
  00d5de:       DW_AT_name CAPTCOMPX
  00d5e8:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d5eb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 62 }
  00d5ee:     30  = 0xd (DW_TAG_member)
  00d5ef:       DW_AT_name CVAL0
  00d5f5:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00d5f8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00d5fb:     30  = 0xd (DW_TAG_member)
  00d5fc:       DW_AT_name CVAL0CYC
  00d605:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00d608:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 66 }
  00d60b:     30  = 0xd (DW_TAG_member)
  00d60c:       DW_AT_name CVAL1
  00d612:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00d615:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00d618:     30  = 0xd (DW_TAG_member)
  00d619:       DW_AT_name CVAL1CYC
  00d622:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00d625:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 70 }
  00d628:     30  = 0xd (DW_TAG_member)
  00d629:       DW_AT_name CVAL2
  00d62f:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00d632:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  00d635:     30  = 0xd (DW_TAG_member)
  00d636:       DW_AT_name CVAL2CYC
  00d63f:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00d642:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 74 }
  00d645:     30  = 0xd (DW_TAG_member)
  00d646:       DW_AT_name CVAL3
  00d64c:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00d64f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  00d652:     30  = 0xd (DW_TAG_member)
  00d653:       DW_AT_name CVAL3CYC
  00d65c:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00d65f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 78 }
  00d662:     30  = 0xd (DW_TAG_member)
  00d663:       DW_AT_name CVAL4
  00d669:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00d66c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00d66f:     30  = 0xd (DW_TAG_member)
  00d670:       DW_AT_name CVAL4CYC
  00d679:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00d67c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 82 }
  00d67f:     30  = 0xd (DW_TAG_member)
  00d680:       DW_AT_name CVAL5
  00d686:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00d689:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00d68c:     30  = 0xd (DW_TAG_member)
  00d68d:       DW_AT_name CVAL5CYC
  00d696:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00d699:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 86 }
  00d69c:     3  = 0x1 (DW_TAG_array_type)
  00d69d:       DW_AT_sibling 0xd6a8
  00d6a0:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d6a5:       1  = 0x21 (DW_TAG_subrange_type)
  00d6a6:         DW_AT_upper_bound 0x7
  00d6a7:       0  null
  00d6a8:     30  = 0xd (DW_TAG_member)
  00d6a9:       DW_AT_name RESERVED_1
  00d6b4:       DW_AT_type indirect DW_FORM_ref2 0xd69c
  00d6b7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  00d6ba:     0  null
  00d6bb:   42  = 0x13 (DW_TAG_structure_type)
  00d6bc:     DW_AT_sibling 0xd773
  00d6bf:     DW_AT_byte_size 0x196
  00d6c1:     3  = 0x1 (DW_TAG_array_type)
  00d6c2:       DW_AT_sibling 0xd6cb
  00d6c5:       DW_AT_type indirect DW_FORM_ref2 0xd41c
  00d6c8:       1  = 0x21 (DW_TAG_subrange_type)
  00d6c9:         DW_AT_upper_bound 0x3
  00d6ca:       0  null
  00d6cb:     30  = 0xd (DW_TAG_member)
  00d6cc:       DW_AT_name SM
  00d6cf:       DW_AT_type indirect DW_FORM_ref2 0xd6c1
  00d6d2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00d6d5:     30  = 0xd (DW_TAG_member)
  00d6d6:       DW_AT_name OUTEN
  00d6dc:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d6df:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 384 }
  00d6e3:     30  = 0xd (DW_TAG_member)
  00d6e4:       DW_AT_name MASK
  00d6e9:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d6ec:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 386 }
  00d6f0:     30  = 0xd (DW_TAG_member)
  00d6f1:       DW_AT_name SWCOUT
  00d6f8:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d6fb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 388 }
  00d6ff:     30  = 0xd (DW_TAG_member)
  00d700:       DW_AT_name DTSRCSEL
  00d709:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d70c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 390 }
  00d710:     30  = 0xd (DW_TAG_member)
  00d711:       DW_AT_name MCTRL
  00d717:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d71a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 392 }
  00d71e:     30  = 0xd (DW_TAG_member)
  00d71f:       DW_AT_name MCTRL2
  00d726:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d729:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 394 }
  00d72d:     30  = 0xd (DW_TAG_member)
  00d72e:       DW_AT_name FCTRL
  00d734:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d737:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 396 }
  00d73b:     30  = 0xd (DW_TAG_member)
  00d73c:       DW_AT_name FSTS
  00d741:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d744:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 398 }
  00d748:     30  = 0xd (DW_TAG_member)
  00d749:       DW_AT_name FFILT
  00d74f:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d752:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 400 }
  00d756:     30  = 0xd (DW_TAG_member)
  00d757:       DW_AT_name FTST
  00d75c:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d75f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 402 }
  00d763:     30  = 0xd (DW_TAG_member)
  00d764:       DW_AT_name FCTRL2
  00d76b:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00d76e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 404 }
  00d772:     0  null
  00d773:   80  = 0x16 (DW_TAG_typedef)
  00d774:     DW_AT_name PWM_Type
  00d77d:     DW_AT_type indirect DW_FORM_ref2 0xd6bb
  00d780:     DW_AT_decl_file 0x1
  00d781:     DW_AT_decl_line 0x49a1
  00d784:     DW_AT_decl_column 0x3
  00d785:   42  = 0x13 (DW_TAG_structure_type)
  00d786:     DW_AT_sibling 0xdde5
  00d789:     DW_AT_byte_size 0x444
  00d78b:     30  = 0xd (DW_TAG_member)
  00d78c:       DW_AT_name CTRL
  00d791:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d794:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00d797:     30  = 0xd (DW_TAG_member)
  00d798:       DW_AT_name CTRL_SET
  00d7a1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d7a4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00d7a7:     30  = 0xd (DW_TAG_member)
  00d7a8:       DW_AT_name CTRL_CLR
  00d7b1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d7b4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00d7b7:     30  = 0xd (DW_TAG_member)
  00d7b8:       DW_AT_name CTRL_TOG
  00d7c1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d7c4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00d7c7:     30  = 0xd (DW_TAG_member)
  00d7c8:       DW_AT_name STAT
  00d7cd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d7d0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00d7d3:     30  = 0xd (DW_TAG_member)
  00d7d4:       DW_AT_name STAT_SET
  00d7dd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d7e0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00d7e3:     30  = 0xd (DW_TAG_member)
  00d7e4:       DW_AT_name STAT_CLR
  00d7ed:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d7f0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00d7f3:     30  = 0xd (DW_TAG_member)
  00d7f4:       DW_AT_name STAT_TOG
  00d7fd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d800:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00d803:     30  = 0xd (DW_TAG_member)
  00d804:       DW_AT_name OUT_CTRL
  00d80d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d810:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00d813:     30  = 0xd (DW_TAG_member)
  00d814:       DW_AT_name OUT_CTRL_SET
  00d821:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d824:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00d827:     30  = 0xd (DW_TAG_member)
  00d828:       DW_AT_name OUT_CTRL_CLR
  00d835:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d838:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00d83b:     30  = 0xd (DW_TAG_member)
  00d83c:       DW_AT_name OUT_CTRL_TOG
  00d849:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d84c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00d84f:     30  = 0xd (DW_TAG_member)
  00d850:       DW_AT_name OUT_BUF
  00d858:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d85b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00d85e:     3  = 0x1 (DW_TAG_array_type)
  00d85f:       DW_AT_sibling 0xd86a
  00d862:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d867:       1  = 0x21 (DW_TAG_subrange_type)
  00d868:         DW_AT_upper_bound 0xb
  00d869:       0  null
  00d86a:     30  = 0xd (DW_TAG_member)
  00d86b:       DW_AT_name RESERVED_0
  00d876:       DW_AT_type indirect DW_FORM_ref2 0xd85e
  00d879:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00d87c:     30  = 0xd (DW_TAG_member)
  00d87d:       DW_AT_name OUT_BUF2
  00d886:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d889:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00d88c:     3  = 0x1 (DW_TAG_array_type)
  00d88d:       DW_AT_sibling 0xd898
  00d890:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d895:       1  = 0x21 (DW_TAG_subrange_type)
  00d896:         DW_AT_upper_bound 0xb
  00d897:       0  null
  00d898:     30  = 0xd (DW_TAG_member)
  00d899:       DW_AT_name RESERVED_1
  00d8a4:       DW_AT_type indirect DW_FORM_ref2 0xd88c
  00d8a7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00d8aa:     30  = 0xd (DW_TAG_member)
  00d8ab:       DW_AT_name OUT_PITCH
  00d8b5:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d8b8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00d8bb:     3  = 0x1 (DW_TAG_array_type)
  00d8bc:       DW_AT_sibling 0xd8c7
  00d8bf:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d8c4:       1  = 0x21 (DW_TAG_subrange_type)
  00d8c5:         DW_AT_upper_bound 0xb
  00d8c6:       0  null
  00d8c7:     30  = 0xd (DW_TAG_member)
  00d8c8:       DW_AT_name RESERVED_2
  00d8d3:       DW_AT_type indirect DW_FORM_ref2 0xd8bb
  00d8d6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00d8d9:     30  = 0xd (DW_TAG_member)
  00d8da:       DW_AT_name OUT_LRC
  00d8e2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d8e5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  00d8e8:     3  = 0x1 (DW_TAG_array_type)
  00d8e9:       DW_AT_sibling 0xd8f4
  00d8ec:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d8f1:       1  = 0x21 (DW_TAG_subrange_type)
  00d8f2:         DW_AT_upper_bound 0xb
  00d8f3:       0  null
  00d8f4:     30  = 0xd (DW_TAG_member)
  00d8f5:       DW_AT_name RESERVED_3
  00d900:       DW_AT_type indirect DW_FORM_ref2 0xd8e8
  00d903:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00d906:     30  = 0xd (DW_TAG_member)
  00d907:       DW_AT_name OUT_PS_ULC
  00d912:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d915:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  00d918:     3  = 0x1 (DW_TAG_array_type)
  00d919:       DW_AT_sibling 0xd924
  00d91c:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d921:       1  = 0x21 (DW_TAG_subrange_type)
  00d922:         DW_AT_upper_bound 0xb
  00d923:       0  null
  00d924:     30  = 0xd (DW_TAG_member)
  00d925:       DW_AT_name RESERVED_4
  00d930:       DW_AT_type indirect DW_FORM_ref2 0xd918
  00d933:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  00d936:     30  = 0xd (DW_TAG_member)
  00d937:       DW_AT_name OUT_PS_LRC
  00d942:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d945:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00d949:     3  = 0x1 (DW_TAG_array_type)
  00d94a:       DW_AT_sibling 0xd955
  00d94d:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d952:       1  = 0x21 (DW_TAG_subrange_type)
  00d953:         DW_AT_upper_bound 0xb
  00d954:       0  null
  00d955:     30  = 0xd (DW_TAG_member)
  00d956:       DW_AT_name RESERVED_5
  00d961:       DW_AT_type indirect DW_FORM_ref2 0xd949
  00d964:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  00d968:     30  = 0xd (DW_TAG_member)
  00d969:       DW_AT_name OUT_AS_ULC
  00d974:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d977:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  00d97b:     3  = 0x1 (DW_TAG_array_type)
  00d97c:       DW_AT_sibling 0xd987
  00d97f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d984:       1  = 0x21 (DW_TAG_subrange_type)
  00d985:         DW_AT_upper_bound 0xb
  00d986:       0  null
  00d987:     30  = 0xd (DW_TAG_member)
  00d988:       DW_AT_name RESERVED_6
  00d993:       DW_AT_type indirect DW_FORM_ref2 0xd97b
  00d996:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 148 }
  00d99a:     30  = 0xd (DW_TAG_member)
  00d99b:       DW_AT_name OUT_AS_LRC
  00d9a6:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d9a9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 160 }
  00d9ad:     3  = 0x1 (DW_TAG_array_type)
  00d9ae:       DW_AT_sibling 0xd9b9
  00d9b1:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00d9b6:       1  = 0x21 (DW_TAG_subrange_type)
  00d9b7:         DW_AT_upper_bound 0xb
  00d9b8:       0  null
  00d9b9:     30  = 0xd (DW_TAG_member)
  00d9ba:       DW_AT_name RESERVED_7
  00d9c5:       DW_AT_type indirect DW_FORM_ref2 0xd9ad
  00d9c8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 164 }
  00d9cc:     30  = 0xd (DW_TAG_member)
  00d9cd:       DW_AT_name PS_CTRL
  00d9d5:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d9d8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 176 }
  00d9dc:     30  = 0xd (DW_TAG_member)
  00d9dd:       DW_AT_name PS_CTRL_SET
  00d9e9:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00d9ec:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 180 }
  00d9f0:     30  = 0xd (DW_TAG_member)
  00d9f1:       DW_AT_name PS_CTRL_CLR
  00d9fd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00da00:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 184 }
  00da04:     30  = 0xd (DW_TAG_member)
  00da05:       DW_AT_name PS_CTRL_TOG
  00da11:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00da14:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 188 }
  00da18:     30  = 0xd (DW_TAG_member)
  00da19:       DW_AT_name PS_BUF
  00da20:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00da23:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 192 }
  00da27:     3  = 0x1 (DW_TAG_array_type)
  00da28:       DW_AT_sibling 0xda33
  00da2b:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00da30:       1  = 0x21 (DW_TAG_subrange_type)
  00da31:         DW_AT_upper_bound 0xb
  00da32:       0  null
  00da33:     30  = 0xd (DW_TAG_member)
  00da34:       DW_AT_name RESERVED_8
  00da3f:       DW_AT_type indirect DW_FORM_ref2 0xda27
  00da42:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 196 }
  00da46:     30  = 0xd (DW_TAG_member)
  00da47:       DW_AT_name PS_UBUF
  00da4f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00da52:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 208 }
  00da56:     3  = 0x1 (DW_TAG_array_type)
  00da57:       DW_AT_sibling 0xda62
  00da5a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00da5f:       1  = 0x21 (DW_TAG_subrange_type)
  00da60:         DW_AT_upper_bound 0xb
  00da61:       0  null
  00da62:     30  = 0xd (DW_TAG_member)
  00da63:       DW_AT_name RESERVED_9
  00da6e:       DW_AT_type indirect DW_FORM_ref2 0xda56
  00da71:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 212 }
  00da75:     30  = 0xd (DW_TAG_member)
  00da76:       DW_AT_name PS_VBUF
  00da7e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00da81:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 224 }
  00da85:     3  = 0x1 (DW_TAG_array_type)
  00da86:       DW_AT_sibling 0xda91
  00da89:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00da8e:       1  = 0x21 (DW_TAG_subrange_type)
  00da8f:         DW_AT_upper_bound 0xb
  00da90:       0  null
  00da91:     30  = 0xd (DW_TAG_member)
  00da92:       DW_AT_name RESERVED_10
  00da9e:       DW_AT_type indirect DW_FORM_ref2 0xda85
  00daa1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 228 }
  00daa5:     30  = 0xd (DW_TAG_member)
  00daa6:       DW_AT_name PS_PITCH
  00daaf:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dab2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 240 }
  00dab6:     3  = 0x1 (DW_TAG_array_type)
  00dab7:       DW_AT_sibling 0xdac2
  00daba:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00dabf:       1  = 0x21 (DW_TAG_subrange_type)
  00dac0:         DW_AT_upper_bound 0xb
  00dac1:       0  null
  00dac2:     30  = 0xd (DW_TAG_member)
  00dac3:       DW_AT_name RESERVED_11
  00dacf:       DW_AT_type indirect DW_FORM_ref2 0xdab6
  00dad2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 244 }
  00dad6:     30  = 0xd (DW_TAG_member)
  00dad7:       DW_AT_name PS_BACKGROUND
  00dae5:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dae8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  00daec:     3  = 0x1 (DW_TAG_array_type)
  00daed:       DW_AT_sibling 0xdaf8
  00daf0:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00daf5:       1  = 0x21 (DW_TAG_subrange_type)
  00daf6:         DW_AT_upper_bound 0xb
  00daf7:       0  null
  00daf8:     30  = 0xd (DW_TAG_member)
  00daf9:       DW_AT_name RESERVED_12
  00db05:       DW_AT_type indirect DW_FORM_ref2 0xdaec
  00db08:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 260 }
  00db0c:     30  = 0xd (DW_TAG_member)
  00db0d:       DW_AT_name PS_SCALE
  00db16:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00db19:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 272 }
  00db1d:     3  = 0x1 (DW_TAG_array_type)
  00db1e:       DW_AT_sibling 0xdb29
  00db21:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00db26:       1  = 0x21 (DW_TAG_subrange_type)
  00db27:         DW_AT_upper_bound 0xb
  00db28:       0  null
  00db29:     30  = 0xd (DW_TAG_member)
  00db2a:       DW_AT_name RESERVED_13
  00db36:       DW_AT_type indirect DW_FORM_ref2 0xdb1d
  00db39:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 276 }
  00db3d:     30  = 0xd (DW_TAG_member)
  00db3e:       DW_AT_name PS_OFFSET
  00db48:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00db4b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 288 }
  00db4f:     3  = 0x1 (DW_TAG_array_type)
  00db50:       DW_AT_sibling 0xdb5b
  00db53:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00db58:       1  = 0x21 (DW_TAG_subrange_type)
  00db59:         DW_AT_upper_bound 0xb
  00db5a:       0  null
  00db5b:     30  = 0xd (DW_TAG_member)
  00db5c:       DW_AT_name RESERVED_14
  00db68:       DW_AT_type indirect DW_FORM_ref2 0xdb4f
  00db6b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 292 }
  00db6f:     30  = 0xd (DW_TAG_member)
  00db70:       DW_AT_name PS_CLRKEYLOW
  00db7d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00db80:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 304 }
  00db84:     3  = 0x1 (DW_TAG_array_type)
  00db85:       DW_AT_sibling 0xdb90
  00db88:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00db8d:       1  = 0x21 (DW_TAG_subrange_type)
  00db8e:         DW_AT_upper_bound 0xb
  00db8f:       0  null
  00db90:     30  = 0xd (DW_TAG_member)
  00db91:       DW_AT_name RESERVED_15
  00db9d:       DW_AT_type indirect DW_FORM_ref2 0xdb84
  00dba0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 308 }
  00dba4:     30  = 0xd (DW_TAG_member)
  00dba5:       DW_AT_name PS_CLRKEYHIGH
  00dbb3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dbb6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 320 }
  00dbba:     3  = 0x1 (DW_TAG_array_type)
  00dbbb:       DW_AT_sibling 0xdbc6
  00dbbe:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00dbc3:       1  = 0x21 (DW_TAG_subrange_type)
  00dbc4:         DW_AT_upper_bound 0xb
  00dbc5:       0  null
  00dbc6:     30  = 0xd (DW_TAG_member)
  00dbc7:       DW_AT_name RESERVED_16
  00dbd3:       DW_AT_type indirect DW_FORM_ref2 0xdbba
  00dbd6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 324 }
  00dbda:     30  = 0xd (DW_TAG_member)
  00dbdb:       DW_AT_name AS_CTRL
  00dbe3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dbe6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 336 }
  00dbea:     3  = 0x1 (DW_TAG_array_type)
  00dbeb:       DW_AT_sibling 0xdbf6
  00dbee:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00dbf3:       1  = 0x21 (DW_TAG_subrange_type)
  00dbf4:         DW_AT_upper_bound 0xb
  00dbf5:       0  null
  00dbf6:     30  = 0xd (DW_TAG_member)
  00dbf7:       DW_AT_name RESERVED_17
  00dc03:       DW_AT_type indirect DW_FORM_ref2 0xdbea
  00dc06:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 340 }
  00dc0a:     30  = 0xd (DW_TAG_member)
  00dc0b:       DW_AT_name AS_BUF
  00dc12:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dc15:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 352 }
  00dc19:     3  = 0x1 (DW_TAG_array_type)
  00dc1a:       DW_AT_sibling 0xdc25
  00dc1d:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00dc22:       1  = 0x21 (DW_TAG_subrange_type)
  00dc23:         DW_AT_upper_bound 0xb
  00dc24:       0  null
  00dc25:     30  = 0xd (DW_TAG_member)
  00dc26:       DW_AT_name RESERVED_18
  00dc32:       DW_AT_type indirect DW_FORM_ref2 0xdc19
  00dc35:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 356 }
  00dc39:     30  = 0xd (DW_TAG_member)
  00dc3a:       DW_AT_name AS_PITCH
  00dc43:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dc46:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 368 }
  00dc4a:     3  = 0x1 (DW_TAG_array_type)
  00dc4b:       DW_AT_sibling 0xdc56
  00dc4e:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00dc53:       1  = 0x21 (DW_TAG_subrange_type)
  00dc54:         DW_AT_upper_bound 0xb
  00dc55:       0  null
  00dc56:     30  = 0xd (DW_TAG_member)
  00dc57:       DW_AT_name RESERVED_19
  00dc63:       DW_AT_type indirect DW_FORM_ref2 0xdc4a
  00dc66:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 372 }
  00dc6a:     30  = 0xd (DW_TAG_member)
  00dc6b:       DW_AT_name AS_CLRKEYLOW
  00dc78:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dc7b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 384 }
  00dc7f:     3  = 0x1 (DW_TAG_array_type)
  00dc80:       DW_AT_sibling 0xdc8b
  00dc83:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00dc88:       1  = 0x21 (DW_TAG_subrange_type)
  00dc89:         DW_AT_upper_bound 0xb
  00dc8a:       0  null
  00dc8b:     30  = 0xd (DW_TAG_member)
  00dc8c:       DW_AT_name RESERVED_20
  00dc98:       DW_AT_type indirect DW_FORM_ref2 0xdc7f
  00dc9b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 388 }
  00dc9f:     30  = 0xd (DW_TAG_member)
  00dca0:       DW_AT_name AS_CLRKEYHIGH
  00dcae:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dcb1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 400 }
  00dcb5:     3  = 0x1 (DW_TAG_array_type)
  00dcb6:       DW_AT_sibling 0xdcc1
  00dcb9:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00dcbe:       1  = 0x21 (DW_TAG_subrange_type)
  00dcbf:         DW_AT_upper_bound 0xb
  00dcc0:       0  null
  00dcc1:     30  = 0xd (DW_TAG_member)
  00dcc2:       DW_AT_name RESERVED_21
  00dcce:       DW_AT_type indirect DW_FORM_ref2 0xdcb5
  00dcd1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 404 }
  00dcd5:     30  = 0xd (DW_TAG_member)
  00dcd6:       DW_AT_name CSC1_COEF0
  00dce1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dce4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 416 }
  00dce8:     3  = 0x1 (DW_TAG_array_type)
  00dce9:       DW_AT_sibling 0xdcf4
  00dcec:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00dcf1:       1  = 0x21 (DW_TAG_subrange_type)
  00dcf2:         DW_AT_upper_bound 0xb
  00dcf3:       0  null
  00dcf4:     30  = 0xd (DW_TAG_member)
  00dcf5:       DW_AT_name RESERVED_22
  00dd01:       DW_AT_type indirect DW_FORM_ref2 0xdce8
  00dd04:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 420 }
  00dd08:     30  = 0xd (DW_TAG_member)
  00dd09:       DW_AT_name CSC1_COEF1
  00dd14:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dd17:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 432 }
  00dd1b:     3  = 0x1 (DW_TAG_array_type)
  00dd1c:       DW_AT_sibling 0xdd27
  00dd1f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00dd24:       1  = 0x21 (DW_TAG_subrange_type)
  00dd25:         DW_AT_upper_bound 0xb
  00dd26:       0  null
  00dd27:     30  = 0xd (DW_TAG_member)
  00dd28:       DW_AT_name RESERVED_23
  00dd34:       DW_AT_type indirect DW_FORM_ref2 0xdd1b
  00dd37:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 436 }
  00dd3b:     30  = 0xd (DW_TAG_member)
  00dd3c:       DW_AT_name CSC1_COEF2
  00dd47:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dd4a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 448 }
  00dd4e:     3  = 0x1 (DW_TAG_array_type)
  00dd4f:       DW_AT_sibling 0xdd5b
  00dd52:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00dd57:       1  = 0x21 (DW_TAG_subrange_type)
  00dd58:         DW_AT_upper_bound 0x15b
  00dd5a:       0  null
  00dd5b:     30  = 0xd (DW_TAG_member)
  00dd5c:       DW_AT_name RESERVED_24
  00dd68:       DW_AT_type indirect DW_FORM_ref2 0xdd4e
  00dd6b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 452 }
  00dd6f:     30  = 0xd (DW_TAG_member)
  00dd70:       DW_AT_name POWER
  00dd76:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dd79:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 800 }
  00dd7d:     3  = 0x1 (DW_TAG_array_type)
  00dd7e:       DW_AT_sibling 0xdd8a
  00dd81:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00dd86:       1  = 0x21 (DW_TAG_subrange_type)
  00dd87:         DW_AT_upper_bound 0xdb
  00dd89:       0  null
  00dd8a:     30  = 0xd (DW_TAG_member)
  00dd8b:       DW_AT_name RESERVED_25
  00dd97:       DW_AT_type indirect DW_FORM_ref2 0xdd7d
  00dd9a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 804 }
  00dd9e:     30  = 0xd (DW_TAG_member)
  00dd9f:       DW_AT_name NEXT
  00dda4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dda7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1024 }
  00ddab:     3  = 0x1 (DW_TAG_array_type)
  00ddac:       DW_AT_sibling 0xddb7
  00ddaf:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ddb4:       1  = 0x21 (DW_TAG_subrange_type)
  00ddb5:         DW_AT_upper_bound 0x3b
  00ddb6:       0  null
  00ddb7:     30  = 0xd (DW_TAG_member)
  00ddb8:       DW_AT_name RESERVED_26
  00ddc4:       DW_AT_type indirect DW_FORM_ref2 0xddab
  00ddc7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1028 }
  00ddcb:     30  = 0xd (DW_TAG_member)
  00ddcc:       DW_AT_name PORTER_DUFF_CTRL
  00dddd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dde0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 1088 }
  00dde4:     0  null
  00dde5:   80  = 0x16 (DW_TAG_typedef)
  00dde6:     DW_AT_name PXP_Type
  00ddef:     DW_AT_type indirect DW_FORM_ref2 0xd785
  00ddf2:     DW_AT_decl_file 0x1
  00ddf3:     DW_AT_decl_line 0x4d87
  00ddf6:     DW_AT_decl_column 0x3
  00ddf7:   42  = 0x13 (DW_TAG_structure_type)
  00ddf8:     DW_AT_sibling 0xdec7
  00ddfb:     DW_AT_byte_size 0x20c
  00ddfd:     3  = 0x1 (DW_TAG_array_type)
  00ddfe:       DW_AT_sibling 0xde0a
  00de01:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00de06:       1  = 0x21 (DW_TAG_subrange_type)
  00de07:         DW_AT_upper_bound 0xd3
  00de09:       0  null
  00de0a:     30  = 0xd (DW_TAG_member)
  00de0b:       DW_AT_name RESERVED_0
  00de16:       DW_AT_type indirect DW_FORM_ref2 0xddfd
  00de19:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00de1c:     3  = 0x1 (DW_TAG_array_type)
  00de1d:       DW_AT_sibling 0xde26
  00de20:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00de23:       1  = 0x21 (DW_TAG_subrange_type)
  00de24:         DW_AT_upper_bound 0x7
  00de25:       0  null
  00de26:     30  = 0xd (DW_TAG_member)
  00de27:       DW_AT_name ROMPATCHD
  00de31:       DW_AT_type indirect DW_FORM_ref2 0xde1c
  00de34:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 212 }
  00de38:     30  = 0xd (DW_TAG_member)
  00de39:       DW_AT_name ROMPATCHCNTL
  00de46:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00de49:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 244 }
  00de4d:     30  = 0xd (DW_TAG_member)
  00de4e:       DW_AT_name ROMPATCHENH
  00de5a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00de5f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 248 }
  00de63:     30  = 0xd (DW_TAG_member)
  00de64:       DW_AT_name ROMPATCHENL
  00de70:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00de73:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 252 }
  00de77:     3  = 0x1 (DW_TAG_array_type)
  00de78:       DW_AT_sibling 0xde81
  00de7b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00de7e:       1  = 0x21 (DW_TAG_subrange_type)
  00de7f:         DW_AT_upper_bound 0xf
  00de80:       0  null
  00de81:     30  = 0xd (DW_TAG_member)
  00de82:       DW_AT_name ROMPATCHA
  00de8c:       DW_AT_type indirect DW_FORM_ref2 0xde77
  00de8f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  00de93:     3  = 0x1 (DW_TAG_array_type)
  00de94:       DW_AT_sibling 0xdea0
  00de97:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00de9c:       1  = 0x21 (DW_TAG_subrange_type)
  00de9d:         DW_AT_upper_bound 0xc7
  00de9f:       0  null
  00dea0:     30  = 0xd (DW_TAG_member)
  00dea1:       DW_AT_name RESERVED_1
  00deac:       DW_AT_type indirect DW_FORM_ref2 0xde93
  00deaf:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 320 }
  00deb3:     30  = 0xd (DW_TAG_member)
  00deb4:       DW_AT_name ROMPATCHSR
  00debf:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dec2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 520 }
  00dec6:     0  null
  00dec7:   80  = 0x16 (DW_TAG_typedef)
  00dec8:     DW_AT_name ROMC_Type
  00ded2:     DW_AT_type indirect DW_FORM_ref2 0xddf7
  00ded5:     DW_AT_decl_file 0x1
  00ded6:     DW_AT_decl_line 0x5130
  00ded9:     DW_AT_decl_column 0x3
  00deda:   42  = 0x13 (DW_TAG_structure_type)
  00dedb:     DW_AT_sibling 0xdf0d
  00dede:     DW_AT_byte_size 0x10
  00dedf:     30  = 0xd (DW_TAG_member)
  00dee0:       DW_AT_name CS
  00dee3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dee6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00dee9:     30  = 0xd (DW_TAG_member)
  00deea:       DW_AT_name CNT
  00deee:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00def1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00def4:     30  = 0xd (DW_TAG_member)
  00def5:       DW_AT_name TOVAL
  00defb:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00defe:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00df01:     30  = 0xd (DW_TAG_member)
  00df02:       DW_AT_name WIN
  00df06:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00df09:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00df0c:     0  null
  00df0d:   80  = 0x16 (DW_TAG_typedef)
  00df0e:     DW_AT_name RTWDOG_Type
  00df1a:     DW_AT_type indirect DW_FORM_ref2 0xdeda
  00df1d:     DW_AT_decl_file 0x1
  00df1e:     DW_AT_decl_line 0x5191
  00df21:     DW_AT_decl_column 0x3
  00df22:   42  = 0x13 (DW_TAG_structure_type)
  00df23:     DW_AT_sibling 0xe25c
  00df26:     DW_AT_byte_size 0x100
  00df28:     30  = 0xd (DW_TAG_member)
  00df29:       DW_AT_name MCR
  00df2d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00df30:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00df33:     30  = 0xd (DW_TAG_member)
  00df34:       DW_AT_name IOCR
  00df39:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00df3c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00df3f:     30  = 0xd (DW_TAG_member)
  00df40:       DW_AT_name BMCR0
  00df46:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00df49:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00df4c:     30  = 0xd (DW_TAG_member)
  00df4d:       DW_AT_name BMCR1
  00df53:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00df56:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00df59:     3  = 0x1 (DW_TAG_array_type)
  00df5a:       DW_AT_sibling 0xdf63
  00df5d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00df60:       1  = 0x21 (DW_TAG_subrange_type)
  00df61:         DW_AT_upper_bound 0x8
  00df62:       0  null
  00df63:     30  = 0xd (DW_TAG_member)
  00df64:       DW_AT_name BR
  00df67:       DW_AT_type indirect DW_FORM_ref2 0xdf59
  00df6a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00df6d:     3  = 0x1 (DW_TAG_array_type)
  00df6e:       DW_AT_sibling 0xdf79
  00df71:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00df76:       1  = 0x21 (DW_TAG_subrange_type)
  00df77:         DW_AT_upper_bound 0x3
  00df78:       0  null
  00df79:     30  = 0xd (DW_TAG_member)
  00df7a:       DW_AT_name RESERVED_0
  00df85:       DW_AT_type indirect DW_FORM_ref2 0xdf6d
  00df88:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00df8b:     30  = 0xd (DW_TAG_member)
  00df8c:       DW_AT_name INTEN
  00df92:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00df95:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00df98:     30  = 0xd (DW_TAG_member)
  00df99:       DW_AT_name INTR
  00df9e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dfa1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  00dfa4:     30  = 0xd (DW_TAG_member)
  00dfa5:       DW_AT_name SDRAMCR0
  00dfae:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dfb1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00dfb4:     30  = 0xd (DW_TAG_member)
  00dfb5:       DW_AT_name SDRAMCR1
  00dfbe:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dfc1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00dfc4:     30  = 0xd (DW_TAG_member)
  00dfc5:       DW_AT_name SDRAMCR2
  00dfce:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dfd1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  00dfd4:     30  = 0xd (DW_TAG_member)
  00dfd5:       DW_AT_name SDRAMCR3
  00dfde:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dfe1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  00dfe4:     30  = 0xd (DW_TAG_member)
  00dfe5:       DW_AT_name NANDCR0
  00dfed:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dff0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00dff3:     30  = 0xd (DW_TAG_member)
  00dff4:       DW_AT_name NANDCR1
  00dffc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00dfff:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00e002:     30  = 0xd (DW_TAG_member)
  00e003:       DW_AT_name NANDCR2
  00e00b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e00e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  00e011:     30  = 0xd (DW_TAG_member)
  00e012:       DW_AT_name NANDCR3
  00e01a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e01d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  00e020:     30  = 0xd (DW_TAG_member)
  00e021:       DW_AT_name NORCR0
  00e028:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e02b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  00e02e:     30  = 0xd (DW_TAG_member)
  00e02f:       DW_AT_name NORCR1
  00e036:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e039:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00e03c:     30  = 0xd (DW_TAG_member)
  00e03d:       DW_AT_name NORCR2
  00e044:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e047:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 104 }
  00e04a:     30  = 0xd (DW_TAG_member)
  00e04b:       DW_AT_name NORCR3
  00e052:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e057:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 108 }
  00e05a:     30  = 0xd (DW_TAG_member)
  00e05b:       DW_AT_name SRAMCR0
  00e063:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e066:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  00e069:     30  = 0xd (DW_TAG_member)
  00e06a:       DW_AT_name SRAMCR1
  00e072:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e075:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  00e078:     30  = 0xd (DW_TAG_member)
  00e079:       DW_AT_name SRAMCR2
  00e081:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e084:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 120 }
  00e087:     30  = 0xd (DW_TAG_member)
  00e088:       DW_AT_name SRAMCR3
  00e090:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e095:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 124 }
  00e098:     30  = 0xd (DW_TAG_member)
  00e099:       DW_AT_name DBICR0
  00e0a0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e0a3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00e0a7:     30  = 0xd (DW_TAG_member)
  00e0a8:       DW_AT_name DBICR1
  00e0af:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e0b2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  00e0b6:     3  = 0x1 (DW_TAG_array_type)
  00e0b7:       DW_AT_sibling 0xe0c2
  00e0ba:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e0bf:       1  = 0x21 (DW_TAG_subrange_type)
  00e0c0:         DW_AT_upper_bound 0x7
  00e0c1:       0  null
  00e0c2:     30  = 0xd (DW_TAG_member)
  00e0c3:       DW_AT_name RESERVED_1
  00e0ce:       DW_AT_type indirect DW_FORM_ref2 0xe0b6
  00e0d1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 136 }
  00e0d5:     30  = 0xd (DW_TAG_member)
  00e0d6:       DW_AT_name IPCR0
  00e0dc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e0df:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  00e0e3:     30  = 0xd (DW_TAG_member)
  00e0e4:       DW_AT_name IPCR1
  00e0ea:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e0ed:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 148 }
  00e0f1:     30  = 0xd (DW_TAG_member)
  00e0f2:       DW_AT_name IPCR2
  00e0f8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e0fb:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 152 }
  00e0ff:     30  = 0xd (DW_TAG_member)
  00e100:       DW_AT_name IPCMD
  00e106:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e109:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 156 }
  00e10d:     30  = 0xd (DW_TAG_member)
  00e10e:       DW_AT_name IPTXDAT
  00e116:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e119:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 160 }
  00e11d:     3  = 0x1 (DW_TAG_array_type)
  00e11e:       DW_AT_sibling 0xe129
  00e121:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e126:       1  = 0x21 (DW_TAG_subrange_type)
  00e127:         DW_AT_upper_bound 0xb
  00e128:       0  null
  00e129:     30  = 0xd (DW_TAG_member)
  00e12a:       DW_AT_name RESERVED_2
  00e135:       DW_AT_type indirect DW_FORM_ref2 0xe11d
  00e138:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 164 }
  00e13c:     30  = 0xd (DW_TAG_member)
  00e13d:       DW_AT_name IPRXDAT
  00e145:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e148:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 176 }
  00e14c:     3  = 0x1 (DW_TAG_array_type)
  00e14d:       DW_AT_sibling 0xe158
  00e150:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e155:       1  = 0x21 (DW_TAG_subrange_type)
  00e156:         DW_AT_upper_bound 0xb
  00e157:       0  null
  00e158:     30  = 0xd (DW_TAG_member)
  00e159:       DW_AT_name RESERVED_3
  00e164:       DW_AT_type indirect DW_FORM_ref2 0xe14c
  00e167:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 180 }
  00e16b:     30  = 0xd (DW_TAG_member)
  00e16c:       DW_AT_name STS0
  00e171:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e174:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 192 }
  00e178:     30  = 0xd (DW_TAG_member)
  00e179:       DW_AT_name STS1
  00e17e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e183:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 196 }
  00e187:     30  = 0xd (DW_TAG_member)
  00e188:       DW_AT_name STS2
  00e18d:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e190:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 200 }
  00e194:     30  = 0xd (DW_TAG_member)
  00e195:       DW_AT_name STS3
  00e19a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e19f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 204 }
  00e1a3:     30  = 0xd (DW_TAG_member)
  00e1a4:       DW_AT_name STS4
  00e1a9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e1ae:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 208 }
  00e1b2:     30  = 0xd (DW_TAG_member)
  00e1b3:       DW_AT_name STS5
  00e1b8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e1bd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 212 }
  00e1c1:     30  = 0xd (DW_TAG_member)
  00e1c2:       DW_AT_name STS6
  00e1c7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e1cc:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 216 }
  00e1d0:     30  = 0xd (DW_TAG_member)
  00e1d1:       DW_AT_name STS7
  00e1d6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e1db:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 220 }
  00e1df:     30  = 0xd (DW_TAG_member)
  00e1e0:       DW_AT_name STS8
  00e1e5:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e1ea:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 224 }
  00e1ee:     30  = 0xd (DW_TAG_member)
  00e1ef:       DW_AT_name STS9
  00e1f4:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e1f9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 228 }
  00e1fd:     30  = 0xd (DW_TAG_member)
  00e1fe:       DW_AT_name STS10
  00e204:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e209:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 232 }
  00e20d:     30  = 0xd (DW_TAG_member)
  00e20e:       DW_AT_name STS11
  00e214:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e219:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 236 }
  00e21d:     30  = 0xd (DW_TAG_member)
  00e21e:       DW_AT_name STS12
  00e224:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e227:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 240 }
  00e22b:     30  = 0xd (DW_TAG_member)
  00e22c:       DW_AT_name STS13
  00e232:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e237:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 244 }
  00e23b:     30  = 0xd (DW_TAG_member)
  00e23c:       DW_AT_name STS14
  00e242:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e247:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 248 }
  00e24b:     30  = 0xd (DW_TAG_member)
  00e24c:       DW_AT_name STS15
  00e252:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e257:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 252 }
  00e25b:     0  null
  00e25c:   80  = 0x16 (DW_TAG_typedef)
  00e25d:     DW_AT_name SEMC_Type
  00e267:     DW_AT_type indirect DW_FORM_ref2 0xdf22
  00e26a:     DW_AT_decl_file 0x1
  00e26b:     DW_AT_decl_line 0x5241
  00e26e:     DW_AT_decl_column 0x3
  00e26f:   42  = 0x13 (DW_TAG_structure_type)
  00e270:     DW_AT_sibling 0xe4d6
  00e273:     DW_AT_byte_size 0xc00
  00e275:     30  = 0xd (DW_TAG_member)
  00e276:       DW_AT_name HPLR
  00e27b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e27e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00e281:     30  = 0xd (DW_TAG_member)
  00e282:       DW_AT_name HPCOMR
  00e289:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e28c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00e28f:     30  = 0xd (DW_TAG_member)
  00e290:       DW_AT_name HPCR
  00e295:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e298:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00e29b:     30  = 0xd (DW_TAG_member)
  00e29c:       DW_AT_name HPSICR
  00e2a3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e2a6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00e2a9:     30  = 0xd (DW_TAG_member)
  00e2aa:       DW_AT_name HPSVCR
  00e2b1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e2b4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00e2b7:     30  = 0xd (DW_TAG_member)
  00e2b8:       DW_AT_name HPSR
  00e2bd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e2c0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00e2c3:     30  = 0xd (DW_TAG_member)
  00e2c4:       DW_AT_name HPSVSR
  00e2cb:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e2ce:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00e2d1:     30  = 0xd (DW_TAG_member)
  00e2d2:       DW_AT_name HPHACIVR
  00e2db:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e2de:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00e2e1:     30  = 0xd (DW_TAG_member)
  00e2e2:       DW_AT_name HPHACR
  00e2e9:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e2ec:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00e2ef:     30  = 0xd (DW_TAG_member)
  00e2f0:       DW_AT_name HPRTCMR
  00e2f8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e2fb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00e2fe:     30  = 0xd (DW_TAG_member)
  00e2ff:       DW_AT_name HPRTCLR
  00e307:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e30a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00e30d:     30  = 0xd (DW_TAG_member)
  00e30e:       DW_AT_name HPTAMR
  00e315:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e318:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00e31b:     30  = 0xd (DW_TAG_member)
  00e31c:       DW_AT_name HPTALR
  00e323:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e326:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00e329:     30  = 0xd (DW_TAG_member)
  00e32a:       DW_AT_name LPLR
  00e32f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e332:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00e335:     30  = 0xd (DW_TAG_member)
  00e336:       DW_AT_name LPCR
  00e33b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e33e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00e341:     30  = 0xd (DW_TAG_member)
  00e342:       DW_AT_name LPMKCR
  00e349:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e34c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  00e34f:     30  = 0xd (DW_TAG_member)
  00e350:       DW_AT_name LPSVCR
  00e357:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e35a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00e35d:     3  = 0x1 (DW_TAG_array_type)
  00e35e:       DW_AT_sibling 0xe369
  00e361:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e366:       1  = 0x21 (DW_TAG_subrange_type)
  00e367:         DW_AT_upper_bound 0x3
  00e368:       0  null
  00e369:     30  = 0xd (DW_TAG_member)
  00e36a:       DW_AT_name RESERVED_0
  00e375:       DW_AT_type indirect DW_FORM_ref2 0xe35d
  00e378:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00e37b:     30  = 0xd (DW_TAG_member)
  00e37c:       DW_AT_name LPTDCR
  00e383:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e386:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  00e389:     30  = 0xd (DW_TAG_member)
  00e38a:       DW_AT_name LPSR
  00e38f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e392:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  00e395:     30  = 0xd (DW_TAG_member)
  00e396:       DW_AT_name LPSRTCMR
  00e39f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e3a2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00e3a5:     30  = 0xd (DW_TAG_member)
  00e3a6:       DW_AT_name LPSRTCLR
  00e3af:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e3b2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00e3b5:     30  = 0xd (DW_TAG_member)
  00e3b6:       DW_AT_name LPTAR
  00e3bc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e3bf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  00e3c2:     30  = 0xd (DW_TAG_member)
  00e3c3:       DW_AT_name LPSMCMR
  00e3cb:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e3ce:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  00e3d1:     30  = 0xd (DW_TAG_member)
  00e3d2:       DW_AT_name LPSMCLR
  00e3da:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e3dd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  00e3e0:     30  = 0xd (DW_TAG_member)
  00e3e1:       DW_AT_name LPPGDR
  00e3e8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e3eb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00e3ee:     30  = 0xd (DW_TAG_member)
  00e3ef:       DW_AT_name LPGPR0_LEGACY_ALIAS
  00e403:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e406:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 104 }
  00e409:     3  = 0x1 (DW_TAG_array_type)
  00e40a:       DW_AT_sibling 0xe413
  00e40d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e410:       1  = 0x21 (DW_TAG_subrange_type)
  00e411:         DW_AT_upper_bound 0x7
  00e412:       0  null
  00e413:     30  = 0xd (DW_TAG_member)
  00e414:       DW_AT_name LPZMKR
  00e41b:       DW_AT_type indirect DW_FORM_ref2 0xe409
  00e41e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 108 }
  00e421:     3  = 0x1 (DW_TAG_array_type)
  00e422:       DW_AT_sibling 0xe42d
  00e425:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e42a:       1  = 0x21 (DW_TAG_subrange_type)
  00e42b:         DW_AT_upper_bound 0x3
  00e42c:       0  null
  00e42d:     30  = 0xd (DW_TAG_member)
  00e42e:       DW_AT_name RESERVED_1
  00e439:       DW_AT_type indirect DW_FORM_ref2 0xe421
  00e43c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 140 }
  00e440:     3  = 0x1 (DW_TAG_array_type)
  00e441:       DW_AT_sibling 0xe44a
  00e444:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e447:       1  = 0x21 (DW_TAG_subrange_type)
  00e448:         DW_AT_upper_bound 0x3
  00e449:       0  null
  00e44a:     30  = 0xd (DW_TAG_member)
  00e44b:       DW_AT_name LPGPR_ALIAS
  00e457:       DW_AT_type indirect DW_FORM_ref2 0xe440
  00e45a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  00e45e:     3  = 0x1 (DW_TAG_array_type)
  00e45f:       DW_AT_sibling 0xe46a
  00e462:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e467:       1  = 0x21 (DW_TAG_subrange_type)
  00e468:         DW_AT_upper_bound 0x5f
  00e469:       0  null
  00e46a:     30  = 0xd (DW_TAG_member)
  00e46b:       DW_AT_name RESERVED_2
  00e476:       DW_AT_type indirect DW_FORM_ref2 0xe45e
  00e479:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 160 }
  00e47d:     3  = 0x1 (DW_TAG_array_type)
  00e47e:       DW_AT_sibling 0xe487
  00e481:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e484:       1  = 0x21 (DW_TAG_subrange_type)
  00e485:         DW_AT_upper_bound 0x7
  00e486:       0  null
  00e487:     30  = 0xd (DW_TAG_member)
  00e488:       DW_AT_name LPGPR
  00e48e:       DW_AT_type indirect DW_FORM_ref2 0xe47d
  00e491:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  00e495:     3  = 0x1 (DW_TAG_array_type)
  00e496:       DW_AT_sibling 0xe4a2
  00e499:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e49e:       1  = 0x21 (DW_TAG_subrange_type)
  00e49f:         DW_AT_upper_bound 0xad7
  00e4a1:       0  null
  00e4a2:     30  = 0xd (DW_TAG_member)
  00e4a3:       DW_AT_name RESERVED_3
  00e4ae:       DW_AT_type indirect DW_FORM_ref2 0xe495
  00e4b1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 288 }
  00e4b5:     30  = 0xd (DW_TAG_member)
  00e4b6:       DW_AT_name HPVIDR1
  00e4be:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e4c1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3064 }
  00e4c5:     30  = 0xd (DW_TAG_member)
  00e4c6:       DW_AT_name HPVIDR2
  00e4ce:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e4d1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 3068 }
  00e4d5:     0  null
  00e4d6:   80  = 0x16 (DW_TAG_typedef)
  00e4d7:     DW_AT_name SNVS_Type
  00e4e1:     DW_AT_type indirect DW_FORM_ref2 0xe26f
  00e4e4:     DW_AT_decl_file 0x1
  00e4e5:     DW_AT_decl_line 0x54be
  00e4e8:     DW_AT_decl_column 0x3
  00e4e9:   83  = 0x17 (DW_TAG_union_type)
  00e4ea:     DW_AT_sibling 0xe4ff
  00e4ed:     DW_AT_byte_size 0x4
  00e4ee:     31  = 0xd (DW_TAG_member)
  00e4ef:       DW_AT_name SIC
  00e4f3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e4f6:     31  = 0xd (DW_TAG_member)
  00e4f7:       DW_AT_name SIS
  00e4fb:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e4fe:     0  null
  00e4ff:   42  = 0x13 (DW_TAG_structure_type)
  00e500:     DW_AT_sibling 0xe606
  00e503:     DW_AT_byte_size 0x54
  00e504:     30  = 0xd (DW_TAG_member)
  00e505:       DW_AT_name SCR
  00e509:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e50c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00e50f:     30  = 0xd (DW_TAG_member)
  00e510:       DW_AT_name SRCD
  00e515:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e518:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00e51b:     30  = 0xd (DW_TAG_member)
  00e51c:       DW_AT_name SRPC
  00e521:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e524:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00e527:     30  = 0xd (DW_TAG_member)
  00e528:       DW_AT_name SIE
  00e52c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e52f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00e532:     30  = 0xd (DW_TAG_member)
  00e533:       DW_AT_name 
  00e534:       DW_AT_type indirect DW_FORM_ref2 0xe4e9
  00e537:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00e53a:     30  = 0xd (DW_TAG_member)
  00e53b:       DW_AT_name SRL
  00e53f:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e542:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00e545:     30  = 0xd (DW_TAG_member)
  00e546:       DW_AT_name SRR
  00e54a:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e54d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00e550:     30  = 0xd (DW_TAG_member)
  00e551:       DW_AT_name SRCSH
  00e557:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e55a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00e55d:     30  = 0xd (DW_TAG_member)
  00e55e:       DW_AT_name SRCSL
  00e564:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e567:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00e56a:     30  = 0xd (DW_TAG_member)
  00e56b:       DW_AT_name SRU
  00e56f:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e572:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00e575:     30  = 0xd (DW_TAG_member)
  00e576:       DW_AT_name SRQ
  00e57a:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e57d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00e580:     30  = 0xd (DW_TAG_member)
  00e581:       DW_AT_name STL
  00e585:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e588:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00e58b:     30  = 0xd (DW_TAG_member)
  00e58c:       DW_AT_name STR
  00e590:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e593:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00e596:     30  = 0xd (DW_TAG_member)
  00e597:       DW_AT_name STCSCH
  00e59e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e5a1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00e5a4:     30  = 0xd (DW_TAG_member)
  00e5a5:       DW_AT_name STCSCL
  00e5ac:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e5af:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00e5b2:     3  = 0x1 (DW_TAG_array_type)
  00e5b3:       DW_AT_sibling 0xe5be
  00e5b6:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e5bb:       1  = 0x21 (DW_TAG_subrange_type)
  00e5bc:         DW_AT_upper_bound 0x7
  00e5bd:       0  null
  00e5be:     30  = 0xd (DW_TAG_member)
  00e5bf:       DW_AT_name RESERVED_0
  00e5ca:       DW_AT_type indirect DW_FORM_ref2 0xe5b2
  00e5cd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  00e5d0:     30  = 0xd (DW_TAG_member)
  00e5d1:       DW_AT_name SRFM
  00e5d6:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e5d9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00e5dc:     3  = 0x1 (DW_TAG_array_type)
  00e5dd:       DW_AT_sibling 0xe5e8
  00e5e0:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e5e5:       1  = 0x21 (DW_TAG_subrange_type)
  00e5e6:         DW_AT_upper_bound 0x7
  00e5e7:       0  null
  00e5e8:     30  = 0xd (DW_TAG_member)
  00e5e9:       DW_AT_name RESERVED_1
  00e5f4:       DW_AT_type indirect DW_FORM_ref2 0xe5dc
  00e5f7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  00e5fa:     30  = 0xd (DW_TAG_member)
  00e5fb:       DW_AT_name STC
  00e5ff:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e602:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00e605:     0  null
  00e606:   80  = 0x16 (DW_TAG_typedef)
  00e607:     DW_AT_name SPDIF_Type
  00e612:     DW_AT_type indirect DW_FORM_ref2 0xe4ff
  00e615:     DW_AT_decl_file 0x1
  00e616:     DW_AT_decl_line 0x574d
  00e619:     DW_AT_decl_column 0x3
  00e61a:   42  = 0x13 (DW_TAG_structure_type)
  00e61b:     DW_AT_sibling 0xe684
  00e61e:     DW_AT_byte_size 0x48
  00e61f:     30  = 0xd (DW_TAG_member)
  00e620:       DW_AT_name SCR
  00e624:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e627:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00e62a:     30  = 0xd (DW_TAG_member)
  00e62b:       DW_AT_name SBMR1
  00e631:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e634:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00e637:     30  = 0xd (DW_TAG_member)
  00e638:       DW_AT_name SRSR
  00e63d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e640:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00e643:     3  = 0x1 (DW_TAG_array_type)
  00e644:       DW_AT_sibling 0xe64f
  00e647:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e64c:       1  = 0x21 (DW_TAG_subrange_type)
  00e64d:         DW_AT_upper_bound 0xf
  00e64e:       0  null
  00e64f:     30  = 0xd (DW_TAG_member)
  00e650:       DW_AT_name RESERVED_0
  00e65b:       DW_AT_type indirect DW_FORM_ref2 0xe643
  00e65e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00e661:     30  = 0xd (DW_TAG_member)
  00e662:       DW_AT_name SBMR2
  00e668:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e66b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00e66e:     3  = 0x1 (DW_TAG_array_type)
  00e66f:       DW_AT_sibling 0xe678
  00e672:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e675:       1  = 0x21 (DW_TAG_subrange_type)
  00e676:         DW_AT_upper_bound 0x9
  00e677:       0  null
  00e678:     30  = 0xd (DW_TAG_member)
  00e679:       DW_AT_name GPR
  00e67d:       DW_AT_type indirect DW_FORM_ref2 0xe66e
  00e680:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00e683:     0  null
  00e684:   80  = 0x16 (DW_TAG_typedef)
  00e685:     DW_AT_name SRC_Type
  00e68e:     DW_AT_type indirect DW_FORM_ref2 0xe61a
  00e691:     DW_AT_decl_file 0x1
  00e692:     DW_AT_decl_line 0x58c4
  00e695:     DW_AT_decl_column 0x3
  00e696:   42  = 0x13 (DW_TAG_structure_type)
  00e697:     DW_AT_sibling 0xe7e4
  00e69a:     DW_AT_byte_size 0x2a0
  00e69c:     3  = 0x1 (DW_TAG_array_type)
  00e69d:       DW_AT_sibling 0xe6a9
  00e6a0:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e6a5:       1  = 0x21 (DW_TAG_subrange_type)
  00e6a6:         DW_AT_upper_bound 0x17f
  00e6a8:       0  null
  00e6a9:     30  = 0xd (DW_TAG_member)
  00e6aa:       DW_AT_name RESERVED_0
  00e6b5:       DW_AT_type indirect DW_FORM_ref2 0xe69c
  00e6b8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00e6bb:     30  = 0xd (DW_TAG_member)
  00e6bc:       DW_AT_name TEMPSENSE0
  00e6c7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e6ca:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 384 }
  00e6ce:     30  = 0xd (DW_TAG_member)
  00e6cf:       DW_AT_name TEMPSENSE0_SET
  00e6de:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e6e1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 388 }
  00e6e5:     30  = 0xd (DW_TAG_member)
  00e6e6:       DW_AT_name TEMPSENSE0_CLR
  00e6f5:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e6f8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 392 }
  00e6fc:     30  = 0xd (DW_TAG_member)
  00e6fd:       DW_AT_name TEMPSENSE0_TOG
  00e70c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e70f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 396 }
  00e713:     30  = 0xd (DW_TAG_member)
  00e714:       DW_AT_name TEMPSENSE1
  00e71f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e722:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 400 }
  00e726:     30  = 0xd (DW_TAG_member)
  00e727:       DW_AT_name TEMPSENSE1_SET
  00e736:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e739:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 404 }
  00e73d:     30  = 0xd (DW_TAG_member)
  00e73e:       DW_AT_name TEMPSENSE1_CLR
  00e74d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e750:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 408 }
  00e754:     30  = 0xd (DW_TAG_member)
  00e755:       DW_AT_name TEMPSENSE1_TOG
  00e764:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e767:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 412 }
  00e76b:     3  = 0x1 (DW_TAG_array_type)
  00e76c:       DW_AT_sibling 0xe778
  00e76f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e774:       1  = 0x21 (DW_TAG_subrange_type)
  00e775:         DW_AT_upper_bound 0xef
  00e777:       0  null
  00e778:     30  = 0xd (DW_TAG_member)
  00e779:       DW_AT_name RESERVED_1
  00e784:       DW_AT_type indirect DW_FORM_ref2 0xe76b
  00e787:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 416 }
  00e78b:     30  = 0xd (DW_TAG_member)
  00e78c:       DW_AT_name TEMPSENSE2
  00e797:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e79a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 656 }
  00e79e:     30  = 0xd (DW_TAG_member)
  00e79f:       DW_AT_name TEMPSENSE2_SET
  00e7ae:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e7b1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 660 }
  00e7b5:     30  = 0xd (DW_TAG_member)
  00e7b6:       DW_AT_name TEMPSENSE2_CLR
  00e7c5:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e7c8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 664 }
  00e7cc:     30  = 0xd (DW_TAG_member)
  00e7cd:       DW_AT_name TEMPSENSE2_TOG
  00e7dc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e7df:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 668 }
  00e7e3:     0  null
  00e7e4:   80  = 0x16 (DW_TAG_typedef)
  00e7e5:     DW_AT_name TEMPMON_Type
  00e7f2:     DW_AT_type indirect DW_FORM_ref2 0xe696
  00e7f5:     DW_AT_decl_file 0x1
  00e7f6:     DW_AT_decl_line 0x5978
  00e7f9:     DW_AT_decl_column 0x3
  00e7fa:   42  = 0x13 (DW_TAG_structure_type)
  00e7fb:     DW_AT_sibling 0xe8ce
  00e7fe:     DW_AT_byte_size 0x20
  00e7ff:     30  = 0xd (DW_TAG_member)
  00e800:       DW_AT_name COMP1
  00e806:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e809:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00e80c:     30  = 0xd (DW_TAG_member)
  00e80d:       DW_AT_name COMP2
  00e813:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e816:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00e819:     30  = 0xd (DW_TAG_member)
  00e81a:       DW_AT_name CAPT
  00e81f:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e822:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00e825:     30  = 0xd (DW_TAG_member)
  00e826:       DW_AT_name LOAD
  00e82b:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e82e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  00e831:     30  = 0xd (DW_TAG_member)
  00e832:       DW_AT_name HOLD
  00e837:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e83a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00e83d:     30  = 0xd (DW_TAG_member)
  00e83e:       DW_AT_name CNTR
  00e843:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e846:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  00e849:     30  = 0xd (DW_TAG_member)
  00e84a:       DW_AT_name CTRL
  00e84f:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e852:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00e855:     30  = 0xd (DW_TAG_member)
  00e856:       DW_AT_name SCTRL
  00e85c:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e85f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  00e862:     30  = 0xd (DW_TAG_member)
  00e863:       DW_AT_name CMPLD1
  00e86a:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e86d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00e870:     30  = 0xd (DW_TAG_member)
  00e871:       DW_AT_name CMPLD2
  00e878:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e87b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  00e87e:     30  = 0xd (DW_TAG_member)
  00e87f:       DW_AT_name CSCTRL
  00e886:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e889:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00e88c:     30  = 0xd (DW_TAG_member)
  00e88d:       DW_AT_name FILT
  00e892:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e895:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  00e898:     30  = 0xd (DW_TAG_member)
  00e899:       DW_AT_name DMA
  00e89d:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e8a0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00e8a3:     3  = 0x1 (DW_TAG_array_type)
  00e8a4:       DW_AT_sibling 0xe8af
  00e8a7:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00e8ac:       1  = 0x21 (DW_TAG_subrange_type)
  00e8ad:         DW_AT_upper_bound 0x3
  00e8ae:       0  null
  00e8af:     30  = 0xd (DW_TAG_member)
  00e8b0:       DW_AT_name RESERVED_0
  00e8bb:       DW_AT_type indirect DW_FORM_ref2 0xe8a3
  00e8be:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  00e8c1:     30  = 0xd (DW_TAG_member)
  00e8c2:       DW_AT_name ENBL
  00e8c7:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00e8ca:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  00e8cd:     0  null
  00e8ce:   42  = 0x13 (DW_TAG_structure_type)
  00e8cf:     DW_AT_sibling 0xe8ee
  00e8d2:     DW_AT_byte_size 0x80
  00e8d4:     3  = 0x1 (DW_TAG_array_type)
  00e8d5:       DW_AT_sibling 0xe8de
  00e8d8:       DW_AT_type indirect DW_FORM_ref2 0xe7fa
  00e8db:       1  = 0x21 (DW_TAG_subrange_type)
  00e8dc:         DW_AT_upper_bound 0x3
  00e8dd:       0  null
  00e8de:     30  = 0xd (DW_TAG_member)
  00e8df:       DW_AT_name CHANNEL
  00e8e7:       DW_AT_type indirect DW_FORM_ref2 0xe8d4
  00e8ea:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00e8ed:     0  null
  00e8ee:   80  = 0x16 (DW_TAG_typedef)
  00e8ef:     DW_AT_name TMR_Type
  00e8f8:     DW_AT_type indirect DW_FORM_ref2 0xe8ce
  00e8fb:     DW_AT_decl_file 0x1
  00e8fc:     DW_AT_decl_line 0x5a44
  00e8ff:     DW_AT_decl_column 0x3
  00e900:   83  = 0x17 (DW_TAG_union_type)
  00e901:     DW_AT_sibling 0xe91b
  00e904:     DW_AT_byte_size 0x4
  00e905:     31  = 0xd (DW_TAG_member)
  00e906:       DW_AT_name PKRMAX
  00e90d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e910:     31  = 0xd (DW_TAG_member)
  00e911:       DW_AT_name PKRSQ
  00e917:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e91a:     0  null
  00e91b:   83  = 0x17 (DW_TAG_union_type)
  00e91c:     DW_AT_sibling 0xe936
  00e91f:     DW_AT_byte_size 0x4
  00e920:     31  = 0xd (DW_TAG_member)
  00e921:       DW_AT_name SBLIM
  00e927:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e92a:     31  = 0xd (DW_TAG_member)
  00e92b:       DW_AT_name TOTSAM
  00e932:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e935:     0  null
  00e936:   83  = 0x17 (DW_TAG_union_type)
  00e937:     DW_AT_sibling 0xe952
  00e93a:     DW_AT_byte_size 0x4
  00e93b:     31  = 0xd (DW_TAG_member)
  00e93c:       DW_AT_name FRQCNT
  00e943:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e946:     31  = 0xd (DW_TAG_member)
  00e947:       DW_AT_name FRQMAX
  00e94e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e951:     0  null
  00e952:   83  = 0x17 (DW_TAG_union_type)
  00e953:     DW_AT_sibling 0xe96a
  00e956:     DW_AT_byte_size 0x4
  00e957:     31  = 0xd (DW_TAG_member)
  00e958:       DW_AT_name SCMC
  00e95d:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e960:     31  = 0xd (DW_TAG_member)
  00e961:       DW_AT_name SCML
  00e966:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e969:     0  null
  00e96a:   83  = 0x17 (DW_TAG_union_type)
  00e96b:     DW_AT_sibling 0xe984
  00e96e:     DW_AT_byte_size 0x4
  00e96f:     31  = 0xd (DW_TAG_member)
  00e970:       DW_AT_name SCR1C
  00e976:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e979:     31  = 0xd (DW_TAG_member)
  00e97a:       DW_AT_name SCR1L
  00e980:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e983:     0  null
  00e984:   83  = 0x17 (DW_TAG_union_type)
  00e985:     DW_AT_sibling 0xe99e
  00e988:     DW_AT_byte_size 0x4
  00e989:     31  = 0xd (DW_TAG_member)
  00e98a:       DW_AT_name SCR2C
  00e990:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e993:     31  = 0xd (DW_TAG_member)
  00e994:       DW_AT_name SCR2L
  00e99a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e99d:     0  null
  00e99e:   83  = 0x17 (DW_TAG_union_type)
  00e99f:     DW_AT_sibling 0xe9b8
  00e9a2:     DW_AT_byte_size 0x4
  00e9a3:     31  = 0xd (DW_TAG_member)
  00e9a4:       DW_AT_name SCR3C
  00e9aa:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e9ad:     31  = 0xd (DW_TAG_member)
  00e9ae:       DW_AT_name SCR3L
  00e9b4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e9b7:     0  null
  00e9b8:   83  = 0x17 (DW_TAG_union_type)
  00e9b9:     DW_AT_sibling 0xe9d2
  00e9bc:     DW_AT_byte_size 0x4
  00e9bd:     31  = 0xd (DW_TAG_member)
  00e9be:       DW_AT_name SCR4C
  00e9c4:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e9c7:     31  = 0xd (DW_TAG_member)
  00e9c8:       DW_AT_name SCR4L
  00e9ce:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e9d1:     0  null
  00e9d2:   83  = 0x17 (DW_TAG_union_type)
  00e9d3:     DW_AT_sibling 0xe9ec
  00e9d6:     DW_AT_byte_size 0x4
  00e9d7:     31  = 0xd (DW_TAG_member)
  00e9d8:       DW_AT_name SCR5C
  00e9de:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e9e1:     31  = 0xd (DW_TAG_member)
  00e9e2:       DW_AT_name SCR5L
  00e9e8:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00e9eb:     0  null
  00e9ec:   83  = 0x17 (DW_TAG_union_type)
  00e9ed:     DW_AT_sibling 0xea08
  00e9f0:     DW_AT_byte_size 0x4
  00e9f1:     31  = 0xd (DW_TAG_member)
  00e9f2:       DW_AT_name SCR6PC
  00e9f9:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00e9fc:     31  = 0xd (DW_TAG_member)
  00e9fd:       DW_AT_name SCR6PL
  00ea04:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ea07:     0  null
  00ea08:   42  = 0x13 (DW_TAG_structure_type)
  00ea09:     DW_AT_sibling 0xebcb
  00ea0c:     DW_AT_byte_size 0xf8
  00ea0e:     30  = 0xd (DW_TAG_member)
  00ea0f:       DW_AT_name MCTL
  00ea14:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ea17:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00ea1a:     30  = 0xd (DW_TAG_member)
  00ea1b:       DW_AT_name SCMISC
  00ea22:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ea25:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00ea28:     30  = 0xd (DW_TAG_member)
  00ea29:       DW_AT_name PKRRNG
  00ea30:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ea33:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00ea36:     30  = 0xd (DW_TAG_member)
  00ea37:       DW_AT_name 
  00ea38:       DW_AT_type indirect DW_FORM_ref2 0xe900
  00ea3b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00ea3e:     30  = 0xd (DW_TAG_member)
  00ea3f:       DW_AT_name SDCTL
  00ea45:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ea48:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00ea4b:     30  = 0xd (DW_TAG_member)
  00ea4c:       DW_AT_name 
  00ea4d:       DW_AT_type indirect DW_FORM_ref2 0xe91b
  00ea50:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00ea53:     30  = 0xd (DW_TAG_member)
  00ea54:       DW_AT_name FRQMIN
  00ea5b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ea5e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00ea61:     30  = 0xd (DW_TAG_member)
  00ea62:       DW_AT_name 
  00ea63:       DW_AT_type indirect DW_FORM_ref2 0xe936
  00ea66:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00ea69:     30  = 0xd (DW_TAG_member)
  00ea6a:       DW_AT_name 
  00ea6b:       DW_AT_type indirect DW_FORM_ref2 0xe952
  00ea6e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00ea71:     30  = 0xd (DW_TAG_member)
  00ea72:       DW_AT_name 
  00ea73:       DW_AT_type indirect DW_FORM_ref2 0xe96a
  00ea76:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00ea79:     30  = 0xd (DW_TAG_member)
  00ea7a:       DW_AT_name 
  00ea7b:       DW_AT_type indirect DW_FORM_ref2 0xe984
  00ea7e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00ea81:     30  = 0xd (DW_TAG_member)
  00ea82:       DW_AT_name 
  00ea83:       DW_AT_type indirect DW_FORM_ref2 0xe99e
  00ea86:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00ea89:     30  = 0xd (DW_TAG_member)
  00ea8a:       DW_AT_name 
  00ea8b:       DW_AT_type indirect DW_FORM_ref2 0xe9b8
  00ea8e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00ea91:     30  = 0xd (DW_TAG_member)
  00ea92:       DW_AT_name 
  00ea93:       DW_AT_type indirect DW_FORM_ref2 0xe9d2
  00ea96:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00ea99:     30  = 0xd (DW_TAG_member)
  00ea9a:       DW_AT_name 
  00ea9b:       DW_AT_type indirect DW_FORM_ref2 0xe9ec
  00ea9e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00eaa1:     30  = 0xd (DW_TAG_member)
  00eaa2:       DW_AT_name STATUS
  00eaa9:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00eaac:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  00eaaf:     3  = 0x1 (DW_TAG_array_type)
  00eab0:       DW_AT_sibling 0xeab9
  00eab3:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00eab6:       1  = 0x21 (DW_TAG_subrange_type)
  00eab7:         DW_AT_upper_bound 0xf
  00eab8:       0  null
  00eab9:     30  = 0xd (DW_TAG_member)
  00eaba:       DW_AT_name ENT
  00eabe:       DW_AT_type indirect DW_FORM_ref2 0xeaaf
  00eac1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00eac4:     30  = 0xd (DW_TAG_member)
  00eac5:       DW_AT_name PKRCNT10
  00eace:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ead1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00ead5:     30  = 0xd (DW_TAG_member)
  00ead6:       DW_AT_name PKRCNT32
  00eadf:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00eae2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  00eae6:     30  = 0xd (DW_TAG_member)
  00eae7:       DW_AT_name PKRCNT54
  00eaf0:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00eaf3:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 136 }
  00eaf7:     30  = 0xd (DW_TAG_member)
  00eaf8:       DW_AT_name PKRCNT76
  00eb01:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00eb04:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 140 }
  00eb08:     30  = 0xd (DW_TAG_member)
  00eb09:       DW_AT_name PKRCNT98
  00eb12:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00eb15:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  00eb19:     30  = 0xd (DW_TAG_member)
  00eb1a:       DW_AT_name PKRCNTBA
  00eb23:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00eb26:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 148 }
  00eb2a:     30  = 0xd (DW_TAG_member)
  00eb2b:       DW_AT_name PKRCNTDC
  00eb34:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00eb37:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 152 }
  00eb3b:     30  = 0xd (DW_TAG_member)
  00eb3c:       DW_AT_name PKRCNTFE
  00eb45:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00eb48:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 156 }
  00eb4c:     30  = 0xd (DW_TAG_member)
  00eb4d:       DW_AT_name SEC_CFG
  00eb55:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00eb58:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 160 }
  00eb5c:     30  = 0xd (DW_TAG_member)
  00eb5d:       DW_AT_name INT_CTRL
  00eb66:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00eb69:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 164 }
  00eb6d:     30  = 0xd (DW_TAG_member)
  00eb6e:       DW_AT_name INT_MASK
  00eb77:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00eb7a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 168 }
  00eb7e:     30  = 0xd (DW_TAG_member)
  00eb7f:       DW_AT_name INT_STATUS
  00eb8a:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00eb8d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 172 }
  00eb91:     3  = 0x1 (DW_TAG_array_type)
  00eb92:       DW_AT_sibling 0xeb9d
  00eb95:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00eb9a:       1  = 0x21 (DW_TAG_subrange_type)
  00eb9b:         DW_AT_upper_bound 0x3f
  00eb9c:       0  null
  00eb9d:     30  = 0xd (DW_TAG_member)
  00eb9e:       DW_AT_name RESERVED_0
  00eba9:       DW_AT_type indirect DW_FORM_ref2 0xeb91
  00ebac:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 176 }
  00ebb0:     30  = 0xd (DW_TAG_member)
  00ebb1:       DW_AT_name VID1
  00ebb6:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ebb9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 240 }
  00ebbd:     30  = 0xd (DW_TAG_member)
  00ebbe:       DW_AT_name VID2
  00ebc3:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ebc6:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 244 }
  00ebca:     0  null
  00ebcb:   80  = 0x16 (DW_TAG_typedef)
  00ebcc:     DW_AT_name TRNG_Type
  00ebd6:     DW_AT_type indirect DW_FORM_ref2 0xea08
  00ebd9:     DW_AT_decl_file 0x1
  00ebda:     DW_AT_decl_line 0x5bb0
  00ebdd:     DW_AT_decl_column 0x3
  00ebde:   42  = 0x13 (DW_TAG_structure_type)
  00ebdf:     DW_AT_sibling 0xed83
  00ebe2:     DW_AT_byte_size 0x84
  00ebe4:     30  = 0xd (DW_TAG_member)
  00ebe5:       DW_AT_name BASIC_SETTING
  00ebf3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ebf6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00ebf9:     3  = 0x1 (DW_TAG_array_type)
  00ebfa:       DW_AT_sibling 0xec05
  00ebfd:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ec02:       1  = 0x21 (DW_TAG_subrange_type)
  00ec03:         DW_AT_upper_bound 0xb
  00ec04:       0  null
  00ec05:     30  = 0xd (DW_TAG_member)
  00ec06:       DW_AT_name RESERVED_0
  00ec11:       DW_AT_type indirect DW_FORM_ref2 0xebf9
  00ec14:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00ec17:     30  = 0xd (DW_TAG_member)
  00ec18:       DW_AT_name PRE_CHARGE_TIME
  00ec28:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ec2b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00ec2e:     3  = 0x1 (DW_TAG_array_type)
  00ec2f:       DW_AT_sibling 0xec3a
  00ec32:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ec37:       1  = 0x21 (DW_TAG_subrange_type)
  00ec38:         DW_AT_upper_bound 0xb
  00ec39:       0  null
  00ec3a:     30  = 0xd (DW_TAG_member)
  00ec3b:       DW_AT_name RESERVED_1
  00ec46:       DW_AT_type indirect DW_FORM_ref2 0xec2e
  00ec49:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00ec4c:     30  = 0xd (DW_TAG_member)
  00ec4d:       DW_AT_name FLOW_CONTROL
  00ec5a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ec5d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00ec60:     3  = 0x1 (DW_TAG_array_type)
  00ec61:       DW_AT_sibling 0xec6c
  00ec64:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ec69:       1  = 0x21 (DW_TAG_subrange_type)
  00ec6a:         DW_AT_upper_bound 0xb
  00ec6b:       0  null
  00ec6c:     30  = 0xd (DW_TAG_member)
  00ec6d:       DW_AT_name RESERVED_2
  00ec78:       DW_AT_type indirect DW_FORM_ref2 0xec60
  00ec7b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00ec7e:     30  = 0xd (DW_TAG_member)
  00ec7f:       DW_AT_name MEASEURE_VALUE
  00ec8e:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ec91:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00ec94:     3  = 0x1 (DW_TAG_array_type)
  00ec95:       DW_AT_sibling 0xeca0
  00ec98:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ec9d:       1  = 0x21 (DW_TAG_subrange_type)
  00ec9e:         DW_AT_upper_bound 0xb
  00ec9f:       0  null
  00eca0:     30  = 0xd (DW_TAG_member)
  00eca1:       DW_AT_name RESERVED_3
  00ecac:       DW_AT_type indirect DW_FORM_ref2 0xec94
  00ecaf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00ecb2:     30  = 0xd (DW_TAG_member)
  00ecb3:       DW_AT_name INT_EN
  00ecba:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ecbd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00ecc0:     3  = 0x1 (DW_TAG_array_type)
  00ecc1:       DW_AT_sibling 0xeccc
  00ecc4:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ecc9:       1  = 0x21 (DW_TAG_subrange_type)
  00ecca:         DW_AT_upper_bound 0xb
  00eccb:       0  null
  00eccc:     30  = 0xd (DW_TAG_member)
  00eccd:       DW_AT_name RESERVED_4
  00ecd8:       DW_AT_type indirect DW_FORM_ref2 0xecc0
  00ecdb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00ecde:     30  = 0xd (DW_TAG_member)
  00ecdf:       DW_AT_name INT_SIG_EN
  00ecea:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00eced:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00ecf0:     3  = 0x1 (DW_TAG_array_type)
  00ecf1:       DW_AT_sibling 0xecfc
  00ecf4:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ecf9:       1  = 0x21 (DW_TAG_subrange_type)
  00ecfa:         DW_AT_upper_bound 0xb
  00ecfb:       0  null
  00ecfc:     30  = 0xd (DW_TAG_member)
  00ecfd:       DW_AT_name RESERVED_5
  00ed08:       DW_AT_type indirect DW_FORM_ref2 0xecf0
  00ed0b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00ed0e:     30  = 0xd (DW_TAG_member)
  00ed0f:       DW_AT_name INT_STATUS
  00ed1a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ed1d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  00ed20:     3  = 0x1 (DW_TAG_array_type)
  00ed21:       DW_AT_sibling 0xed2c
  00ed24:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ed29:       1  = 0x21 (DW_TAG_subrange_type)
  00ed2a:         DW_AT_upper_bound 0xb
  00ed2b:       0  null
  00ed2c:     30  = 0xd (DW_TAG_member)
  00ed2d:       DW_AT_name RESERVED_6
  00ed38:       DW_AT_type indirect DW_FORM_ref2 0xed20
  00ed3b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00ed3e:     30  = 0xd (DW_TAG_member)
  00ed3f:       DW_AT_name DEBUG_MODE
  00ed4a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ed4d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  00ed50:     3  = 0x1 (DW_TAG_array_type)
  00ed51:       DW_AT_sibling 0xed5c
  00ed54:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ed59:       1  = 0x21 (DW_TAG_subrange_type)
  00ed5a:         DW_AT_upper_bound 0xb
  00ed5b:       0  null
  00ed5c:     30  = 0xd (DW_TAG_member)
  00ed5d:       DW_AT_name RESERVED_7
  00ed68:       DW_AT_type indirect DW_FORM_ref2 0xed50
  00ed6b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  00ed6e:     30  = 0xd (DW_TAG_member)
  00ed6f:       DW_AT_name DEBUG_MODE2
  00ed7b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ed7e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00ed82:     0  null
  00ed83:   80  = 0x16 (DW_TAG_typedef)
  00ed84:     DW_AT_name TSC_Type
  00ed8d:     DW_AT_type indirect DW_FORM_ref2 0xebde
  00ed90:     DW_AT_decl_file 0x1
  00ed91:     DW_AT_decl_line 0x5dd6
  00ed94:     DW_AT_decl_column 0x3
  00ed95:   83  = 0x17 (DW_TAG_union_type)
  00ed96:     DW_AT_sibling 0xedbf
  00ed99:     DW_AT_byte_size 0x4
  00ed9a:     31  = 0xd (DW_TAG_member)
  00ed9b:       DW_AT_name DEVICEADDR
  00eda6:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00eda9:     31  = 0xd (DW_TAG_member)
  00edaa:       DW_AT_name PERIODICLISTBASE
  00edbb:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00edbe:     0  null
  00edbf:   83  = 0x17 (DW_TAG_union_type)
  00edc0:     DW_AT_sibling 0xede9
  00edc3:     DW_AT_byte_size 0x4
  00edc4:     31  = 0xd (DW_TAG_member)
  00edc5:       DW_AT_name ASYNCLISTADDR
  00edd3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00edd6:     31  = 0xd (DW_TAG_member)
  00edd7:       DW_AT_name ENDPTLISTADDR
  00ede5:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ede8:     0  null
  00ede9:   42  = 0x13 (DW_TAG_structure_type)
  00edea:     DW_AT_sibling 0xf1ba
  00eded:     DW_AT_byte_size 0x1e0
  00edef:     30  = 0xd (DW_TAG_member)
  00edf0:       DW_AT_name ID
  00edf3:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00edf6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00edf9:     30  = 0xd (DW_TAG_member)
  00edfa:       DW_AT_name HWGENERAL
  00ee04:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ee07:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00ee0a:     30  = 0xd (DW_TAG_member)
  00ee0b:       DW_AT_name HWHOST
  00ee12:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ee15:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00ee18:     30  = 0xd (DW_TAG_member)
  00ee19:       DW_AT_name HWDEVICE
  00ee22:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ee25:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00ee28:     30  = 0xd (DW_TAG_member)
  00ee29:       DW_AT_name HWTXBUF
  00ee31:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ee34:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00ee37:     30  = 0xd (DW_TAG_member)
  00ee38:       DW_AT_name HWRXBUF
  00ee40:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ee43:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00ee46:     3  = 0x1 (DW_TAG_array_type)
  00ee47:       DW_AT_sibling 0xee52
  00ee4a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ee4f:       1  = 0x21 (DW_TAG_subrange_type)
  00ee50:         DW_AT_upper_bound 0x67
  00ee51:       0  null
  00ee52:     30  = 0xd (DW_TAG_member)
  00ee53:       DW_AT_name RESERVED_0
  00ee5e:       DW_AT_type indirect DW_FORM_ref2 0xee46
  00ee61:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00ee64:     30  = 0xd (DW_TAG_member)
  00ee65:       DW_AT_name GPTIMER0LD
  00ee70:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ee73:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00ee77:     30  = 0xd (DW_TAG_member)
  00ee78:       DW_AT_name GPTIMER0CTRL
  00ee85:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ee88:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  00ee8c:     30  = 0xd (DW_TAG_member)
  00ee8d:       DW_AT_name GPTIMER1LD
  00ee98:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ee9b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 136 }
  00ee9f:     30  = 0xd (DW_TAG_member)
  00eea0:       DW_AT_name GPTIMER1CTRL
  00eead:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00eeb0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 140 }
  00eeb4:     30  = 0xd (DW_TAG_member)
  00eeb5:       DW_AT_name SBUSCFG
  00eebd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00eec0:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 144 }
  00eec4:     3  = 0x1 (DW_TAG_array_type)
  00eec5:       DW_AT_sibling 0xeed0
  00eec8:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00eecd:       1  = 0x21 (DW_TAG_subrange_type)
  00eece:         DW_AT_upper_bound 0x6b
  00eecf:       0  null
  00eed0:     30  = 0xd (DW_TAG_member)
  00eed1:       DW_AT_name RESERVED_1
  00eedc:       DW_AT_type indirect DW_FORM_ref2 0xeec4
  00eedf:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 148 }
  00eee3:     30  = 0xd (DW_TAG_member)
  00eee4:       DW_AT_name CAPLENGTH
  00eeee:       DW_AT_type indirect DW_FORM_ref2 0xf1c0
  00eef1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 256 }
  00eef5:     3  = 0x1 (DW_TAG_array_type)
  00eef6:       DW_AT_sibling 0xef01
  00eef9:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00eefe:       1  = 0x21 (DW_TAG_subrange_type)
  00eeff:         DW_AT_upper_bound 0x0
  00ef00:       0  null
  00ef01:     30  = 0xd (DW_TAG_member)
  00ef02:       DW_AT_name RESERVED_2
  00ef0d:       DW_AT_type indirect DW_FORM_ref2 0xeef5
  00ef10:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 257 }
  00ef14:     30  = 0xd (DW_TAG_member)
  00ef15:       DW_AT_name HCIVERSION
  00ef20:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00ef23:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 258 }
  00ef27:     30  = 0xd (DW_TAG_member)
  00ef28:       DW_AT_name HCSPARAMS
  00ef32:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ef35:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 260 }
  00ef39:     30  = 0xd (DW_TAG_member)
  00ef3a:       DW_AT_name HCCPARAMS
  00ef44:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00ef47:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 264 }
  00ef4b:     3  = 0x1 (DW_TAG_array_type)
  00ef4c:       DW_AT_sibling 0xef57
  00ef4f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ef54:       1  = 0x21 (DW_TAG_subrange_type)
  00ef55:         DW_AT_upper_bound 0x13
  00ef56:       0  null
  00ef57:     30  = 0xd (DW_TAG_member)
  00ef58:       DW_AT_name RESERVED_3
  00ef63:       DW_AT_type indirect DW_FORM_ref2 0xef4b
  00ef66:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 268 }
  00ef6a:     30  = 0xd (DW_TAG_member)
  00ef6b:       DW_AT_name DCIVERSION
  00ef76:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00ef79:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 288 }
  00ef7d:     3  = 0x1 (DW_TAG_array_type)
  00ef7e:       DW_AT_sibling 0xef89
  00ef81:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00ef86:       1  = 0x21 (DW_TAG_subrange_type)
  00ef87:         DW_AT_upper_bound 0x1
  00ef88:       0  null
  00ef89:     30  = 0xd (DW_TAG_member)
  00ef8a:       DW_AT_name RESERVED_4
  00ef95:       DW_AT_type indirect DW_FORM_ref2 0xef7d
  00ef98:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 290 }
  00ef9c:     30  = 0xd (DW_TAG_member)
  00ef9d:       DW_AT_name DCCPARAMS
  00efa7:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00efaa:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 292 }
  00efae:     3  = 0x1 (DW_TAG_array_type)
  00efaf:       DW_AT_sibling 0xefba
  00efb2:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00efb7:       1  = 0x21 (DW_TAG_subrange_type)
  00efb8:         DW_AT_upper_bound 0x17
  00efb9:       0  null
  00efba:     30  = 0xd (DW_TAG_member)
  00efbb:       DW_AT_name RESERVED_5
  00efc6:       DW_AT_type indirect DW_FORM_ref2 0xefae
  00efc9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 296 }
  00efcd:     30  = 0xd (DW_TAG_member)
  00efce:       DW_AT_name USBCMD
  00efd5:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00efd8:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 320 }
  00efdc:     30  = 0xd (DW_TAG_member)
  00efdd:       DW_AT_name USBSTS
  00efe4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00efe7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 324 }
  00efeb:     30  = 0xd (DW_TAG_member)
  00efec:       DW_AT_name USBINTR
  00eff4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00eff7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 328 }
  00effb:     30  = 0xd (DW_TAG_member)
  00effc:       DW_AT_name FRINDEX
  00f004:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f007:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 332 }
  00f00b:     3  = 0x1 (DW_TAG_array_type)
  00f00c:       DW_AT_sibling 0xf017
  00f00f:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f014:       1  = 0x21 (DW_TAG_subrange_type)
  00f015:         DW_AT_upper_bound 0x3
  00f016:       0  null
  00f017:     30  = 0xd (DW_TAG_member)
  00f018:       DW_AT_name RESERVED_6
  00f023:       DW_AT_type indirect DW_FORM_ref2 0xf00b
  00f026:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 336 }
  00f02a:     30  = 0xd (DW_TAG_member)
  00f02b:       DW_AT_name 
  00f02c:       DW_AT_type indirect DW_FORM_ref2 0xed95
  00f02f:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 340 }
  00f033:     30  = 0xd (DW_TAG_member)
  00f034:       DW_AT_name 
  00f035:       DW_AT_type indirect DW_FORM_ref2 0xedbf
  00f038:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 344 }
  00f03c:     3  = 0x1 (DW_TAG_array_type)
  00f03d:       DW_AT_sibling 0xf048
  00f040:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f045:       1  = 0x21 (DW_TAG_subrange_type)
  00f046:         DW_AT_upper_bound 0x3
  00f047:       0  null
  00f048:     30  = 0xd (DW_TAG_member)
  00f049:       DW_AT_name RESERVED_7
  00f054:       DW_AT_type indirect DW_FORM_ref2 0xf03c
  00f057:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 348 }
  00f05b:     30  = 0xd (DW_TAG_member)
  00f05c:       DW_AT_name BURSTSIZE
  00f066:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f069:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 352 }
  00f06d:     30  = 0xd (DW_TAG_member)
  00f06e:       DW_AT_name TXFILLTUNING
  00f07b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f07e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 356 }
  00f082:     3  = 0x1 (DW_TAG_array_type)
  00f083:       DW_AT_sibling 0xf08e
  00f086:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f08b:       1  = 0x21 (DW_TAG_subrange_type)
  00f08c:         DW_AT_upper_bound 0xf
  00f08d:       0  null
  00f08e:     30  = 0xd (DW_TAG_member)
  00f08f:       DW_AT_name RESERVED_8
  00f09a:       DW_AT_type indirect DW_FORM_ref2 0xf082
  00f09d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 360 }
  00f0a1:     30  = 0xd (DW_TAG_member)
  00f0a2:       DW_AT_name ENDPTNAK
  00f0ab:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f0ae:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 376 }
  00f0b2:     30  = 0xd (DW_TAG_member)
  00f0b3:       DW_AT_name ENDPTNAKEN
  00f0be:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f0c1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 380 }
  00f0c5:     30  = 0xd (DW_TAG_member)
  00f0c6:       DW_AT_name CONFIGFLAG
  00f0d1:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f0d4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 384 }
  00f0d8:     30  = 0xd (DW_TAG_member)
  00f0d9:       DW_AT_name PORTSC1
  00f0e1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f0e4:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 388 }
  00f0e8:     3  = 0x1 (DW_TAG_array_type)
  00f0e9:       DW_AT_sibling 0xf0f4
  00f0ec:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f0f1:       1  = 0x21 (DW_TAG_subrange_type)
  00f0f2:         DW_AT_upper_bound 0x1b
  00f0f3:       0  null
  00f0f4:     30  = 0xd (DW_TAG_member)
  00f0f5:       DW_AT_name RESERVED_9
  00f100:       DW_AT_type indirect DW_FORM_ref2 0xf0e8
  00f103:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 392 }
  00f107:     30  = 0xd (DW_TAG_member)
  00f108:       DW_AT_name OTGSC
  00f10e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f111:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 420 }
  00f115:     30  = 0xd (DW_TAG_member)
  00f116:       DW_AT_name USBMODE
  00f11e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f121:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 424 }
  00f125:     30  = 0xd (DW_TAG_member)
  00f126:       DW_AT_name ENDPTSETUPSTAT
  00f135:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f138:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 428 }
  00f13c:     30  = 0xd (DW_TAG_member)
  00f13d:       DW_AT_name ENDPTPRIME
  00f148:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f14b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 432 }
  00f14f:     30  = 0xd (DW_TAG_member)
  00f150:       DW_AT_name ENDPTFLUSH
  00f15b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f15e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 436 }
  00f162:     30  = 0xd (DW_TAG_member)
  00f163:       DW_AT_name ENDPTSTAT
  00f16d:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f170:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 440 }
  00f174:     30  = 0xd (DW_TAG_member)
  00f175:       DW_AT_name ENDPTCOMPLETE
  00f183:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f186:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 444 }
  00f18a:     30  = 0xd (DW_TAG_member)
  00f18b:       DW_AT_name ENDPTCTRL0
  00f196:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f199:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 448 }
  00f19d:     3  = 0x1 (DW_TAG_array_type)
  00f19e:       DW_AT_sibling 0xf1a7
  00f1a1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f1a4:       1  = 0x21 (DW_TAG_subrange_type)
  00f1a5:         DW_AT_upper_bound 0x6
  00f1a6:       0  null
  00f1a7:     30  = 0xd (DW_TAG_member)
  00f1a8:       DW_AT_name ENDPTCTRL
  00f1b2:       DW_AT_type indirect DW_FORM_ref2 0xf19d
  00f1b5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 452 }
  00f1b9:     0  null
  00f1ba:   17  = 0x26 (DW_TAG_const_type)
  00f1bb:     DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f1c0:   116  = 0x35 (DW_TAG_volatile_type)
  00f1c1:     DW_AT_type indirect DW_FORM_ref2 0xf1ba
  00f1c4:   80  = 0x16 (DW_TAG_typedef)
  00f1c5:     DW_AT_name USB_Type
  00f1ce:     DW_AT_type indirect DW_FORM_ref2 0xede9
  00f1d1:     DW_AT_decl_file 0x1
  00f1d2:     DW_AT_decl_line 0x5efb
  00f1d5:     DW_AT_decl_column 0x3
  00f1d6:   42  = 0x13 (DW_TAG_structure_type)
  00f1d7:     DW_AT_sibling 0xf24d
  00f1da:     DW_AT_byte_size 0x81c
  00f1dc:     3  = 0x1 (DW_TAG_array_type)
  00f1dd:       DW_AT_sibling 0xf1e9
  00f1e0:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f1e5:       1  = 0x21 (DW_TAG_subrange_type)
  00f1e6:         DW_AT_upper_bound 0x7ff
  00f1e8:       0  null
  00f1e9:     30  = 0xd (DW_TAG_member)
  00f1ea:       DW_AT_name RESERVED_0
  00f1f5:       DW_AT_type indirect DW_FORM_ref2 0xf1dc
  00f1f8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00f1fb:     30  = 0xd (DW_TAG_member)
  00f1fc:       DW_AT_name USB_OTGn_CTRL
  00f20a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f20d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2048 }
  00f211:     3  = 0x1 (DW_TAG_array_type)
  00f212:       DW_AT_sibling 0xf21d
  00f215:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f21a:       1  = 0x21 (DW_TAG_subrange_type)
  00f21b:         DW_AT_upper_bound 0x13
  00f21c:       0  null
  00f21d:     30  = 0xd (DW_TAG_member)
  00f21e:       DW_AT_name RESERVED_1
  00f229:       DW_AT_type indirect DW_FORM_ref2 0xf211
  00f22c:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2052 }
  00f230:     30  = 0xd (DW_TAG_member)
  00f231:       DW_AT_name USB_OTGn_PHY_CTRL_0
  00f245:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f248:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 2072 }
  00f24c:     0  null
  00f24d:   80  = 0x16 (DW_TAG_typedef)
  00f24e:     DW_AT_name USBNC_Type
  00f259:     DW_AT_type indirect DW_FORM_ref2 0xf1d6
  00f25c:     DW_AT_decl_file 0x1
  00f25d:     DW_AT_decl_line 0x6439
  00f260:     DW_AT_decl_column 0x3
  00f261:   42  = 0x13 (DW_TAG_structure_type)
  00f262:     DW_AT_sibling 0xf438
  00f265:     DW_AT_byte_size 0x84
  00f267:     30  = 0xd (DW_TAG_member)
  00f268:       DW_AT_name PWD
  00f26c:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f26f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00f272:     30  = 0xd (DW_TAG_member)
  00f273:       DW_AT_name PWD_SET
  00f27b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f27e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00f281:     30  = 0xd (DW_TAG_member)
  00f282:       DW_AT_name PWD_CLR
  00f28a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f28d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00f290:     30  = 0xd (DW_TAG_member)
  00f291:       DW_AT_name PWD_TOG
  00f299:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f29c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00f29f:     30  = 0xd (DW_TAG_member)
  00f2a0:       DW_AT_name TX
  00f2a3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f2a6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00f2a9:     30  = 0xd (DW_TAG_member)
  00f2aa:       DW_AT_name TX_SET
  00f2b1:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f2b4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00f2b7:     30  = 0xd (DW_TAG_member)
  00f2b8:       DW_AT_name TX_CLR
  00f2bf:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f2c2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00f2c5:     30  = 0xd (DW_TAG_member)
  00f2c6:       DW_AT_name TX_TOG
  00f2cd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f2d0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00f2d3:     30  = 0xd (DW_TAG_member)
  00f2d4:       DW_AT_name RX
  00f2d7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f2da:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00f2dd:     30  = 0xd (DW_TAG_member)
  00f2de:       DW_AT_name RX_SET
  00f2e5:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f2e8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00f2eb:     30  = 0xd (DW_TAG_member)
  00f2ec:       DW_AT_name RX_CLR
  00f2f3:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f2f6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00f2f9:     30  = 0xd (DW_TAG_member)
  00f2fa:       DW_AT_name RX_TOG
  00f301:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f304:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00f307:     30  = 0xd (DW_TAG_member)
  00f308:       DW_AT_name CTRL
  00f30d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f310:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00f313:     30  = 0xd (DW_TAG_member)
  00f314:       DW_AT_name CTRL_SET
  00f31d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f320:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00f323:     30  = 0xd (DW_TAG_member)
  00f324:       DW_AT_name CTRL_CLR
  00f32d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f330:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00f333:     30  = 0xd (DW_TAG_member)
  00f334:       DW_AT_name CTRL_TOG
  00f33d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f340:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  00f343:     30  = 0xd (DW_TAG_member)
  00f344:       DW_AT_name STATUS
  00f34b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f34e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00f351:     3  = 0x1 (DW_TAG_array_type)
  00f352:       DW_AT_sibling 0xf35d
  00f355:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f35a:       1  = 0x21 (DW_TAG_subrange_type)
  00f35b:         DW_AT_upper_bound 0xb
  00f35c:       0  null
  00f35d:     30  = 0xd (DW_TAG_member)
  00f35e:       DW_AT_name RESERVED_0
  00f369:       DW_AT_type indirect DW_FORM_ref2 0xf351
  00f36c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00f36f:     30  = 0xd (DW_TAG_member)
  00f370:       DW_AT_name DEBUGr
  00f377:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f37a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00f37d:     30  = 0xd (DW_TAG_member)
  00f37e:       DW_AT_name DEBUG_SET
  00f388:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f38b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00f38e:     30  = 0xd (DW_TAG_member)
  00f38f:       DW_AT_name DEBUG_CLR
  00f399:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f39c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  00f39f:     30  = 0xd (DW_TAG_member)
  00f3a0:       DW_AT_name DEBUG_TOG
  00f3aa:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f3ad:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  00f3b0:     30  = 0xd (DW_TAG_member)
  00f3b1:       DW_AT_name DEBUG0_STATUS
  00f3bf:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f3c2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  00f3c5:     3  = 0x1 (DW_TAG_array_type)
  00f3c6:       DW_AT_sibling 0xf3d1
  00f3c9:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f3ce:       1  = 0x21 (DW_TAG_subrange_type)
  00f3cf:         DW_AT_upper_bound 0xb
  00f3d0:       0  null
  00f3d1:     30  = 0xd (DW_TAG_member)
  00f3d2:       DW_AT_name RESERVED_1
  00f3dd:       DW_AT_type indirect DW_FORM_ref2 0xf3c5
  00f3e0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00f3e3:     30  = 0xd (DW_TAG_member)
  00f3e4:       DW_AT_name DEBUG1
  00f3eb:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f3ee:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  00f3f1:     30  = 0xd (DW_TAG_member)
  00f3f2:       DW_AT_name DEBUG1_SET
  00f3fd:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f400:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  00f403:     30  = 0xd (DW_TAG_member)
  00f404:       DW_AT_name DEBUG1_CLR
  00f40f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f412:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 120 }
  00f415:     30  = 0xd (DW_TAG_member)
  00f416:       DW_AT_name DEBUG1_TOG
  00f421:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f424:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 124 }
  00f427:     30  = 0xd (DW_TAG_member)
  00f428:       DW_AT_name VERSION
  00f430:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f433:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00f437:     0  null
  00f438:   80  = 0x16 (DW_TAG_typedef)
  00f439:     DW_AT_name USBPHY_Type
  00f445:     DW_AT_type indirect DW_FORM_ref2 0xf261
  00f448:     DW_AT_decl_file 0x1
  00f449:     DW_AT_decl_line 0x64ae
  00f44c:     DW_AT_decl_column 0x3
  00f44d:   42  = 0x13 (DW_TAG_structure_type)
  00f44e:     DW_AT_sibling 0xf5ab
  00f451:     DW_AT_byte_size 0x60
  00f452:     30  = 0xd (DW_TAG_member)
  00f453:       DW_AT_name VBUS_DETECT
  00f45f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f462:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00f465:     30  = 0xd (DW_TAG_member)
  00f466:       DW_AT_name VBUS_DETECT_SET
  00f476:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f479:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00f47c:     30  = 0xd (DW_TAG_member)
  00f47d:       DW_AT_name VBUS_DETECT_CLR
  00f48d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f490:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00f493:     30  = 0xd (DW_TAG_member)
  00f494:       DW_AT_name VBUS_DETECT_TOG
  00f4a4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f4a7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00f4aa:     30  = 0xd (DW_TAG_member)
  00f4ab:       DW_AT_name CHRG_DETECT
  00f4b7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f4ba:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00f4bd:     30  = 0xd (DW_TAG_member)
  00f4be:       DW_AT_name CHRG_DETECT_SET
  00f4ce:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f4d1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00f4d4:     30  = 0xd (DW_TAG_member)
  00f4d5:       DW_AT_name CHRG_DETECT_CLR
  00f4e5:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f4e8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00f4eb:     30  = 0xd (DW_TAG_member)
  00f4ec:       DW_AT_name CHRG_DETECT_TOG
  00f4fc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f4ff:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00f502:     30  = 0xd (DW_TAG_member)
  00f503:       DW_AT_name VBUS_DETECT_STAT
  00f514:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f517:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00f51a:     3  = 0x1 (DW_TAG_array_type)
  00f51b:       DW_AT_sibling 0xf526
  00f51e:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f523:       1  = 0x21 (DW_TAG_subrange_type)
  00f524:         DW_AT_upper_bound 0xb
  00f525:       0  null
  00f526:     30  = 0xd (DW_TAG_member)
  00f527:       DW_AT_name RESERVED_0
  00f532:       DW_AT_type indirect DW_FORM_ref2 0xf51a
  00f535:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00f538:     30  = 0xd (DW_TAG_member)
  00f539:       DW_AT_name CHRG_DETECT_STAT
  00f54a:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f54d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00f550:     3  = 0x1 (DW_TAG_array_type)
  00f551:       DW_AT_sibling 0xf55c
  00f554:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f559:       1  = 0x21 (DW_TAG_subrange_type)
  00f55a:         DW_AT_upper_bound 0x1b
  00f55b:       0  null
  00f55c:     30  = 0xd (DW_TAG_member)
  00f55d:       DW_AT_name RESERVED_1
  00f568:       DW_AT_type indirect DW_FORM_ref2 0xf550
  00f56b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00f56e:     30  = 0xd (DW_TAG_member)
  00f56f:       DW_AT_name MISC
  00f574:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f577:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00f57a:     30  = 0xd (DW_TAG_member)
  00f57b:       DW_AT_name MISC_SET
  00f584:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f587:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00f58a:     30  = 0xd (DW_TAG_member)
  00f58b:       DW_AT_name MISC_CLR
  00f594:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f597:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  00f59a:     30  = 0xd (DW_TAG_member)
  00f59b:       DW_AT_name MISC_TOG
  00f5a4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f5a7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  00f5aa:     0  null
  00f5ab:   42  = 0x13 (DW_TAG_structure_type)
  00f5ac:     DW_AT_sibling 0xf5fc
  00f5af:     DW_AT_byte_size 0x264
  00f5b1:     3  = 0x1 (DW_TAG_array_type)
  00f5b2:       DW_AT_sibling 0xf5be
  00f5b5:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f5ba:       1  = 0x21 (DW_TAG_subrange_type)
  00f5bb:         DW_AT_upper_bound 0x19f
  00f5bd:       0  null
  00f5be:     30  = 0xd (DW_TAG_member)
  00f5bf:       DW_AT_name RESERVED_0
  00f5ca:       DW_AT_type indirect DW_FORM_ref2 0xf5b1
  00f5cd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00f5d0:     3  = 0x1 (DW_TAG_array_type)
  00f5d1:       DW_AT_sibling 0xf5da
  00f5d4:       DW_AT_type indirect DW_FORM_ref2 0xf44d
  00f5d7:       1  = 0x21 (DW_TAG_subrange_type)
  00f5d8:         DW_AT_upper_bound 0x1
  00f5d9:       0  null
  00f5da:     30  = 0xd (DW_TAG_member)
  00f5db:       DW_AT_name INSTANCE
  00f5e4:       DW_AT_type indirect DW_FORM_ref2 0xf5d0
  00f5e7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 416 }
  00f5eb:     30  = 0xd (DW_TAG_member)
  00f5ec:       DW_AT_name DIGPROG
  00f5f4:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f5f7:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 608 }
  00f5fb:     0  null
  00f5fc:   80  = 0x16 (DW_TAG_typedef)
  00f5fd:     DW_AT_name USB_ANALOG_Type
  00f60d:     DW_AT_type indirect DW_FORM_ref2 0xf5ab
  00f610:     DW_AT_decl_file 0x1
  00f611:     DW_AT_decl_line 0x6900
  00f614:     DW_AT_decl_column 0x3
  00f615:   42  = 0x13 (DW_TAG_structure_type)
  00f616:     DW_AT_sibling 0xf897
  00f619:     DW_AT_byte_size 0xd0
  00f61b:     30  = 0xd (DW_TAG_member)
  00f61c:       DW_AT_name DS_ADDR
  00f624:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f627:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00f62a:     30  = 0xd (DW_TAG_member)
  00f62b:       DW_AT_name BLK_ATT
  00f633:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f636:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00f639:     30  = 0xd (DW_TAG_member)
  00f63a:       DW_AT_name CMD_ARG
  00f642:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f645:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00f648:     30  = 0xd (DW_TAG_member)
  00f649:       DW_AT_name CMD_XFR_TYP
  00f655:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f658:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00f65b:     30  = 0xd (DW_TAG_member)
  00f65c:       DW_AT_name CMD_RSP0
  00f665:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f668:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00f66b:     30  = 0xd (DW_TAG_member)
  00f66c:       DW_AT_name CMD_RSP1
  00f675:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f678:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00f67b:     30  = 0xd (DW_TAG_member)
  00f67c:       DW_AT_name CMD_RSP2
  00f685:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f688:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00f68b:     30  = 0xd (DW_TAG_member)
  00f68c:       DW_AT_name CMD_RSP3
  00f695:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f698:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00f69b:     30  = 0xd (DW_TAG_member)
  00f69c:       DW_AT_name DATA_BUFF_ACC_PORT
  00f6af:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f6b2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00f6b5:     30  = 0xd (DW_TAG_member)
  00f6b6:       DW_AT_name PRES_STATE
  00f6c1:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f6c4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00f6c7:     30  = 0xd (DW_TAG_member)
  00f6c8:       DW_AT_name PROT_CTRL
  00f6d2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f6d5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00f6d8:     30  = 0xd (DW_TAG_member)
  00f6d9:       DW_AT_name SYS_CTRL
  00f6e2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f6e5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00f6e8:     30  = 0xd (DW_TAG_member)
  00f6e9:       DW_AT_name INT_STATUS
  00f6f4:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f6f7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00f6fa:     30  = 0xd (DW_TAG_member)
  00f6fb:       DW_AT_name INT_STATUS_EN
  00f709:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f70c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00f70f:     30  = 0xd (DW_TAG_member)
  00f710:       DW_AT_name INT_SIGNAL_EN
  00f71e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f721:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00f724:     30  = 0xd (DW_TAG_member)
  00f725:       DW_AT_name AUTOCMD12_ERR_STATUS
  00f73a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f73d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  00f740:     30  = 0xd (DW_TAG_member)
  00f741:       DW_AT_name HOST_CTRL_CAP
  00f74f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f752:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00f755:     30  = 0xd (DW_TAG_member)
  00f756:       DW_AT_name WTMK_LVL
  00f75f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f762:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00f765:     30  = 0xd (DW_TAG_member)
  00f766:       DW_AT_name MIX_CTRL
  00f76f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f772:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  00f775:     3  = 0x1 (DW_TAG_array_type)
  00f776:       DW_AT_sibling 0xf781
  00f779:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f77e:       1  = 0x21 (DW_TAG_subrange_type)
  00f77f:         DW_AT_upper_bound 0x3
  00f780:       0  null
  00f781:     30  = 0xd (DW_TAG_member)
  00f782:       DW_AT_name RESERVED_0
  00f78d:       DW_AT_type indirect DW_FORM_ref2 0xf775
  00f790:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  00f793:     30  = 0xd (DW_TAG_member)
  00f794:       DW_AT_name FORCE_EVENT
  00f7a0:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f7a3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00f7a6:     30  = 0xd (DW_TAG_member)
  00f7a7:       DW_AT_name ADMA_ERR_STATUS
  00f7b7:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f7ba:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00f7bd:     30  = 0xd (DW_TAG_member)
  00f7be:       DW_AT_name ADMA_SYS_ADDR
  00f7cc:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f7cf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  00f7d2:     3  = 0x1 (DW_TAG_array_type)
  00f7d3:       DW_AT_sibling 0xf7de
  00f7d6:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f7db:       1  = 0x21 (DW_TAG_subrange_type)
  00f7dc:         DW_AT_upper_bound 0x3
  00f7dd:       0  null
  00f7de:     30  = 0xd (DW_TAG_member)
  00f7df:       DW_AT_name RESERVED_1
  00f7ea:       DW_AT_type indirect DW_FORM_ref2 0xf7d2
  00f7ed:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  00f7f0:     30  = 0xd (DW_TAG_member)
  00f7f1:       DW_AT_name DLL_CTRL
  00f7fa:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f7fd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  00f800:     30  = 0xd (DW_TAG_member)
  00f801:       DW_AT_name DLL_STATUS
  00f80c:       DW_AT_type indirect DW_FORM_ref2 0x86fc
  00f80f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00f812:     30  = 0xd (DW_TAG_member)
  00f813:       DW_AT_name CLK_TUNE_CTRL_STATUS
  00f828:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f82b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 104 }
  00f82e:     3  = 0x1 (DW_TAG_array_type)
  00f82f:       DW_AT_sibling 0xf83a
  00f832:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00f837:       1  = 0x21 (DW_TAG_subrange_type)
  00f838:         DW_AT_upper_bound 0x53
  00f839:       0  null
  00f83a:     30  = 0xd (DW_TAG_member)
  00f83b:       DW_AT_name RESERVED_2
  00f846:       DW_AT_type indirect DW_FORM_ref2 0xf82e
  00f849:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 108 }
  00f84c:     30  = 0xd (DW_TAG_member)
  00f84d:       DW_AT_name VEND_SPEC
  00f857:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f85a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 192 }
  00f85e:     30  = 0xd (DW_TAG_member)
  00f85f:       DW_AT_name MMC_BOOT
  00f868:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f86b:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 196 }
  00f86f:     30  = 0xd (DW_TAG_member)
  00f870:       DW_AT_name VEND_SPEC2
  00f87b:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f87e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 200 }
  00f882:     30  = 0xd (DW_TAG_member)
  00f883:       DW_AT_name TUNING_CTRL
  00f88f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00f892:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 204 }
  00f896:     0  null
  00f897:   80  = 0x16 (DW_TAG_typedef)
  00f898:     DW_AT_name USDHC_Type
  00f8a3:     DW_AT_type indirect DW_FORM_ref2 0xf615
  00f8a6:     DW_AT_decl_file 0x1
  00f8a7:     DW_AT_decl_line 0x6a44
  00f8aa:     DW_AT_decl_column 0x3
  00f8ab:   42  = 0x13 (DW_TAG_structure_type)
  00f8ac:     DW_AT_sibling 0xf8eb
  00f8af:     DW_AT_byte_size 0xa
  00f8b0:     30  = 0xd (DW_TAG_member)
  00f8b1:       DW_AT_name WCR
  00f8b5:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f8b8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00f8bb:     30  = 0xd (DW_TAG_member)
  00f8bc:       DW_AT_name WSR
  00f8c0:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f8c3:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00f8c6:     30  = 0xd (DW_TAG_member)
  00f8c7:       DW_AT_name WRSR
  00f8cc:       DW_AT_type indirect DW_FORM_ref2 0xa382
  00f8cf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00f8d2:     30  = 0xd (DW_TAG_member)
  00f8d3:       DW_AT_name WICR
  00f8d8:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f8db:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  00f8de:     30  = 0xd (DW_TAG_member)
  00f8df:       DW_AT_name WMCR
  00f8e4:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f8e7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00f8ea:     0  null
  00f8eb:   80  = 0x16 (DW_TAG_typedef)
  00f8ec:     DW_AT_name WDOG_Type
  00f8f6:     DW_AT_type indirect DW_FORM_ref2 0xf8ab
  00f8f9:     DW_AT_decl_file 0x1
  00f8fa:     DW_AT_decl_line 0x6d9d
  00f8fd:     DW_AT_decl_column 0x3
  00f8fe:   42  = 0x13 (DW_TAG_structure_type)
  00f8ff:     DW_AT_sibling 0xfc73
  00f902:     DW_AT_byte_size 0x88
  00f904:     30  = 0xd (DW_TAG_member)
  00f905:       DW_AT_name SEL0
  00f90a:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f90d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00f910:     30  = 0xd (DW_TAG_member)
  00f911:       DW_AT_name SEL1
  00f916:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f919:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00f91c:     30  = 0xd (DW_TAG_member)
  00f91d:       DW_AT_name SEL2
  00f922:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f925:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00f928:     30  = 0xd (DW_TAG_member)
  00f929:       DW_AT_name SEL3
  00f92e:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f931:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  00f934:     30  = 0xd (DW_TAG_member)
  00f935:       DW_AT_name SEL4
  00f93a:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f93d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00f940:     30  = 0xd (DW_TAG_member)
  00f941:       DW_AT_name SEL5
  00f946:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f949:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  00f94c:     30  = 0xd (DW_TAG_member)
  00f94d:       DW_AT_name SEL6
  00f952:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f955:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00f958:     30  = 0xd (DW_TAG_member)
  00f959:       DW_AT_name SEL7
  00f95e:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f961:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  00f964:     30  = 0xd (DW_TAG_member)
  00f965:       DW_AT_name SEL8
  00f96a:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f96d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 16 }
  00f970:     30  = 0xd (DW_TAG_member)
  00f971:       DW_AT_name SEL9
  00f976:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f979:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 18 }
  00f97c:     30  = 0xd (DW_TAG_member)
  00f97d:       DW_AT_name SEL10
  00f983:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f986:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 20 }
  00f989:     30  = 0xd (DW_TAG_member)
  00f98a:       DW_AT_name SEL11
  00f990:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f993:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 22 }
  00f996:     30  = 0xd (DW_TAG_member)
  00f997:       DW_AT_name SEL12
  00f99d:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f9a0:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 24 }
  00f9a3:     30  = 0xd (DW_TAG_member)
  00f9a4:       DW_AT_name SEL13
  00f9aa:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f9ad:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 26 }
  00f9b0:     30  = 0xd (DW_TAG_member)
  00f9b1:       DW_AT_name SEL14
  00f9b7:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f9ba:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 28 }
  00f9bd:     30  = 0xd (DW_TAG_member)
  00f9be:       DW_AT_name SEL15
  00f9c4:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f9c7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 30 }
  00f9ca:     30  = 0xd (DW_TAG_member)
  00f9cb:       DW_AT_name SEL16
  00f9d1:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f9d4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 32 }
  00f9d7:     30  = 0xd (DW_TAG_member)
  00f9d8:       DW_AT_name SEL17
  00f9de:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f9e1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 34 }
  00f9e4:     30  = 0xd (DW_TAG_member)
  00f9e5:       DW_AT_name SEL18
  00f9eb:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f9ee:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 36 }
  00f9f1:     30  = 0xd (DW_TAG_member)
  00f9f2:       DW_AT_name SEL19
  00f9f8:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00f9fb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 38 }
  00f9fe:     30  = 0xd (DW_TAG_member)
  00f9ff:       DW_AT_name SEL20
  00fa05:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fa08:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 40 }
  00fa0b:     30  = 0xd (DW_TAG_member)
  00fa0c:       DW_AT_name SEL21
  00fa12:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fa15:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 42 }
  00fa18:     30  = 0xd (DW_TAG_member)
  00fa19:       DW_AT_name SEL22
  00fa1f:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fa22:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 44 }
  00fa25:     30  = 0xd (DW_TAG_member)
  00fa26:       DW_AT_name SEL23
  00fa2c:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fa2f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 46 }
  00fa32:     30  = 0xd (DW_TAG_member)
  00fa33:       DW_AT_name SEL24
  00fa39:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fa3c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 48 }
  00fa3f:     30  = 0xd (DW_TAG_member)
  00fa40:       DW_AT_name SEL25
  00fa46:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fa49:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 50 }
  00fa4c:     30  = 0xd (DW_TAG_member)
  00fa4d:       DW_AT_name SEL26
  00fa53:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fa56:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 52 }
  00fa59:     30  = 0xd (DW_TAG_member)
  00fa5a:       DW_AT_name SEL27
  00fa60:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fa63:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 54 }
  00fa66:     30  = 0xd (DW_TAG_member)
  00fa67:       DW_AT_name SEL28
  00fa6d:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fa70:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 56 }
  00fa73:     30  = 0xd (DW_TAG_member)
  00fa74:       DW_AT_name SEL29
  00fa7a:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fa7d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 58 }
  00fa80:     30  = 0xd (DW_TAG_member)
  00fa81:       DW_AT_name SEL30
  00fa87:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fa8a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 60 }
  00fa8d:     30  = 0xd (DW_TAG_member)
  00fa8e:       DW_AT_name SEL31
  00fa94:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fa97:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 62 }
  00fa9a:     30  = 0xd (DW_TAG_member)
  00fa9b:       DW_AT_name SEL32
  00faa1:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00faa4:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 64 }
  00faa7:     30  = 0xd (DW_TAG_member)
  00faa8:       DW_AT_name SEL33
  00faae:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fab1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 66 }
  00fab4:     30  = 0xd (DW_TAG_member)
  00fab5:       DW_AT_name SEL34
  00fabb:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fabe:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 68 }
  00fac1:     30  = 0xd (DW_TAG_member)
  00fac2:       DW_AT_name SEL35
  00fac8:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00facb:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 70 }
  00face:     30  = 0xd (DW_TAG_member)
  00facf:       DW_AT_name SEL36
  00fad5:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fad8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 72 }
  00fadb:     30  = 0xd (DW_TAG_member)
  00fadc:       DW_AT_name SEL37
  00fae2:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fae5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 74 }
  00fae8:     30  = 0xd (DW_TAG_member)
  00fae9:       DW_AT_name SEL38
  00faef:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00faf2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 76 }
  00faf5:     30  = 0xd (DW_TAG_member)
  00faf6:       DW_AT_name SEL39
  00fafc:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00faff:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 78 }
  00fb02:     30  = 0xd (DW_TAG_member)
  00fb03:       DW_AT_name SEL40
  00fb09:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fb0c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 80 }
  00fb0f:     30  = 0xd (DW_TAG_member)
  00fb10:       DW_AT_name SEL41
  00fb16:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fb19:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 82 }
  00fb1c:     30  = 0xd (DW_TAG_member)
  00fb1d:       DW_AT_name SEL42
  00fb23:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fb26:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 84 }
  00fb29:     30  = 0xd (DW_TAG_member)
  00fb2a:       DW_AT_name SEL43
  00fb30:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fb33:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 86 }
  00fb36:     30  = 0xd (DW_TAG_member)
  00fb37:       DW_AT_name SEL44
  00fb3d:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fb40:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 88 }
  00fb43:     30  = 0xd (DW_TAG_member)
  00fb44:       DW_AT_name SEL45
  00fb4a:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fb4d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 90 }
  00fb50:     30  = 0xd (DW_TAG_member)
  00fb51:       DW_AT_name SEL46
  00fb57:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fb5a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 92 }
  00fb5d:     30  = 0xd (DW_TAG_member)
  00fb5e:       DW_AT_name SEL47
  00fb64:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fb67:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 94 }
  00fb6a:     30  = 0xd (DW_TAG_member)
  00fb6b:       DW_AT_name SEL48
  00fb71:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fb74:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 96 }
  00fb77:     30  = 0xd (DW_TAG_member)
  00fb78:       DW_AT_name SEL49
  00fb7e:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fb81:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 98 }
  00fb84:     30  = 0xd (DW_TAG_member)
  00fb85:       DW_AT_name SEL50
  00fb8b:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fb8e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 100 }
  00fb91:     30  = 0xd (DW_TAG_member)
  00fb92:       DW_AT_name SEL51
  00fb98:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fb9b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 102 }
  00fb9e:     30  = 0xd (DW_TAG_member)
  00fb9f:       DW_AT_name SEL52
  00fba5:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fba8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 104 }
  00fbab:     30  = 0xd (DW_TAG_member)
  00fbac:       DW_AT_name SEL53
  00fbb2:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fbb5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 106 }
  00fbb8:     30  = 0xd (DW_TAG_member)
  00fbb9:       DW_AT_name SEL54
  00fbbf:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fbc2:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 108 }
  00fbc5:     30  = 0xd (DW_TAG_member)
  00fbc6:       DW_AT_name SEL55
  00fbcc:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fbcf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 110 }
  00fbd2:     30  = 0xd (DW_TAG_member)
  00fbd3:       DW_AT_name SEL56
  00fbd9:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fbdc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 112 }
  00fbdf:     30  = 0xd (DW_TAG_member)
  00fbe0:       DW_AT_name SEL57
  00fbe6:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fbe9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 114 }
  00fbec:     30  = 0xd (DW_TAG_member)
  00fbed:       DW_AT_name SEL58
  00fbf3:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fbf6:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 116 }
  00fbf9:     30  = 0xd (DW_TAG_member)
  00fbfa:       DW_AT_name SEL59
  00fc00:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fc03:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 118 }
  00fc06:     30  = 0xd (DW_TAG_member)
  00fc07:       DW_AT_name SEL60
  00fc0d:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fc10:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 120 }
  00fc13:     30  = 0xd (DW_TAG_member)
  00fc14:       DW_AT_name SEL61
  00fc1a:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fc1d:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 122 }
  00fc20:     30  = 0xd (DW_TAG_member)
  00fc21:       DW_AT_name SEL62
  00fc27:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fc2a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 124 }
  00fc2d:     30  = 0xd (DW_TAG_member)
  00fc2e:       DW_AT_name SEL63
  00fc34:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fc37:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 126 }
  00fc3a:     30  = 0xd (DW_TAG_member)
  00fc3b:       DW_AT_name SEL64
  00fc41:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fc44:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 128 }
  00fc48:     30  = 0xd (DW_TAG_member)
  00fc49:       DW_AT_name SEL65
  00fc4f:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fc52:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 130 }
  00fc56:     30  = 0xd (DW_TAG_member)
  00fc57:       DW_AT_name CTRL0
  00fc5d:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fc60:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 132 }
  00fc64:     30  = 0xd (DW_TAG_member)
  00fc65:       DW_AT_name CTRL1
  00fc6b:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fc6e:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 134 }
  00fc72:     0  null
  00fc73:   80  = 0x16 (DW_TAG_typedef)
  00fc74:     DW_AT_name XBARA_Type
  00fc7f:     DW_AT_type indirect DW_FORM_ref2 0xf8fe
  00fc82:     DW_AT_decl_file 0x1
  00fc83:     DW_AT_decl_line 0x6e59
  00fc86:     DW_AT_decl_column 0x3
  00fc87:   42  = 0x13 (DW_TAG_structure_type)
  00fc88:     DW_AT_sibling 0xfced
  00fc8b:     DW_AT_byte_size 0x10
  00fc8c:     30  = 0xd (DW_TAG_member)
  00fc8d:       DW_AT_name SEL0
  00fc92:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fc95:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00fc98:     30  = 0xd (DW_TAG_member)
  00fc99:       DW_AT_name SEL1
  00fc9e:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fca1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  00fca4:     30  = 0xd (DW_TAG_member)
  00fca5:       DW_AT_name SEL2
  00fcaa:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fcad:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00fcb0:     30  = 0xd (DW_TAG_member)
  00fcb1:       DW_AT_name SEL3
  00fcb6:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fcb9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 6 }
  00fcbc:     30  = 0xd (DW_TAG_member)
  00fcbd:       DW_AT_name SEL4
  00fcc2:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fcc5:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00fcc8:     30  = 0xd (DW_TAG_member)
  00fcc9:       DW_AT_name SEL5
  00fcce:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fcd1:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 10 }
  00fcd4:     30  = 0xd (DW_TAG_member)
  00fcd5:       DW_AT_name SEL6
  00fcda:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fcdd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 12 }
  00fce0:     30  = 0xd (DW_TAG_member)
  00fce1:       DW_AT_name SEL7
  00fce6:       DW_AT_type indirect DW_FORM_ref2 0x891c
  00fce9:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 14 }
  00fcec:     0  null
  00fced:   80  = 0x16 (DW_TAG_typedef)
  00fcee:     DW_AT_name XBARB_Type
  00fcf9:     DW_AT_type indirect DW_FORM_ref2 0xfc87
  00fcfc:     DW_AT_decl_file 0x1
  00fcfd:     DW_AT_decl_line 0x7158
  00fd00:     DW_AT_decl_column 0x3
  00fd01:   42  = 0x13 (DW_TAG_structure_type)
  00fd02:     DW_AT_sibling 0xff1a
  00fd05:     DW_AT_byte_size 0x2d0
  00fd07:     3  = 0x1 (DW_TAG_array_type)
  00fd08:       DW_AT_sibling 0xfd14
  00fd0b:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00fd10:       1  = 0x21 (DW_TAG_subrange_type)
  00fd11:         DW_AT_upper_bound 0x14f
  00fd13:       0  null
  00fd14:     30  = 0xd (DW_TAG_member)
  00fd15:       DW_AT_name RESERVED_0
  00fd20:       DW_AT_type indirect DW_FORM_ref2 0xfd07
  00fd23:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00fd26:     30  = 0xd (DW_TAG_member)
  00fd27:       DW_AT_name MISC0
  00fd2d:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fd30:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 336 }
  00fd34:     30  = 0xd (DW_TAG_member)
  00fd35:       DW_AT_name MISC0_SET
  00fd3f:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fd42:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 340 }
  00fd46:     30  = 0xd (DW_TAG_member)
  00fd47:       DW_AT_name MISC0_CLR
  00fd51:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fd54:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 344 }
  00fd58:     30  = 0xd (DW_TAG_member)
  00fd59:       DW_AT_name MISC0_TOG
  00fd63:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fd66:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 348 }
  00fd6a:     3  = 0x1 (DW_TAG_array_type)
  00fd6b:       DW_AT_sibling 0xfd77
  00fd6e:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00fd73:       1  = 0x21 (DW_TAG_subrange_type)
  00fd74:         DW_AT_upper_bound 0x10f
  00fd76:       0  null
  00fd77:     30  = 0xd (DW_TAG_member)
  00fd78:       DW_AT_name RESERVED_1
  00fd83:       DW_AT_type indirect DW_FORM_ref2 0xfd6a
  00fd86:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 352 }
  00fd8a:     30  = 0xd (DW_TAG_member)
  00fd8b:       DW_AT_name LOWPWR_CTRL
  00fd97:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fd9a:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 624 }
  00fd9e:     30  = 0xd (DW_TAG_member)
  00fd9f:       DW_AT_name LOWPWR_CTRL_SET
  00fdaf:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fdb2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 628 }
  00fdb6:     30  = 0xd (DW_TAG_member)
  00fdb7:       DW_AT_name LOWPWR_CTRL_CLR
  00fdc7:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fdca:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 632 }
  00fdce:     30  = 0xd (DW_TAG_member)
  00fdcf:       DW_AT_name LOWPWR_CTRL_TOG
  00fddf:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fde2:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 636 }
  00fde6:     3  = 0x1 (DW_TAG_array_type)
  00fde7:       DW_AT_sibling 0xfdf2
  00fdea:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00fdef:       1  = 0x21 (DW_TAG_subrange_type)
  00fdf0:         DW_AT_upper_bound 0x1f
  00fdf1:       0  null
  00fdf2:     30  = 0xd (DW_TAG_member)
  00fdf3:       DW_AT_name RESERVED_2
  00fdfe:       DW_AT_type indirect DW_FORM_ref2 0xfde6
  00fe01:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 640 }
  00fe05:     30  = 0xd (DW_TAG_member)
  00fe06:       DW_AT_name OSC_CONFIG0
  00fe12:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fe15:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 672 }
  00fe19:     30  = 0xd (DW_TAG_member)
  00fe1a:       DW_AT_name OSC_CONFIG0_SET
  00fe2a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fe2d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 676 }
  00fe31:     30  = 0xd (DW_TAG_member)
  00fe32:       DW_AT_name OSC_CONFIG0_CLR
  00fe42:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fe45:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 680 }
  00fe49:     30  = 0xd (DW_TAG_member)
  00fe4a:       DW_AT_name OSC_CONFIG0_TOG
  00fe5a:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fe5d:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 684 }
  00fe61:     30  = 0xd (DW_TAG_member)
  00fe62:       DW_AT_name OSC_CONFIG1
  00fe6e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fe71:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 688 }
  00fe75:     30  = 0xd (DW_TAG_member)
  00fe76:       DW_AT_name OSC_CONFIG1_SET
  00fe86:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fe89:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 692 }
  00fe8d:     30  = 0xd (DW_TAG_member)
  00fe8e:       DW_AT_name OSC_CONFIG1_CLR
  00fe9e:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fea1:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 696 }
  00fea5:     30  = 0xd (DW_TAG_member)
  00fea6:       DW_AT_name OSC_CONFIG1_TOG
  00feb6:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00feb9:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 700 }
  00febd:     30  = 0xd (DW_TAG_member)
  00febe:       DW_AT_name OSC_CONFIG2
  00feca:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fecd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 704 }
  00fed1:     30  = 0xd (DW_TAG_member)
  00fed2:       DW_AT_name OSC_CONFIG2_SET
  00fee2:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fee5:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 708 }
  00fee9:     30  = 0xd (DW_TAG_member)
  00feea:       DW_AT_name OSC_CONFIG2_CLR
  00fefa:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00fefd:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 712 }
  00ff01:     30  = 0xd (DW_TAG_member)
  00ff02:       DW_AT_name OSC_CONFIG2_TOG
  00ff12:       DW_AT_type indirect DW_FORM_ref2 0x86f0
  00ff15:       DW_AT_data_member_location  block size 0x3 = { DW_OP_plus_uconst 716 }
  00ff19:     0  null
  00ff1a:   80  = 0x16 (DW_TAG_typedef)
  00ff1b:     DW_AT_name XTALOSC24M_Type
  00ff2b:     DW_AT_type indirect DW_FORM_ref2 0xfd01
  00ff2e:     DW_AT_decl_file 0x1
  00ff2f:     DW_AT_decl_line 0x71ee
  00ff32:     DW_AT_decl_column 0x3
  00ff33:   0  null
  00ff34: 0  padding
  00ff35: 0  padding
  00ff36: 0  padding
  00ff37: 0  padding


** Section #152 '.rel.debug_info' (SHT_REL)
    Size   : 2504 bytes (alignment 4)
    Symbol table #120 '.symtab'
    313 relocations applied to section #78 '.debug_info'


** Section #79 '__ARM_grp.MIMXRT1052_features.h.2_8T4000_KIe$oyrh17f_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #80 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 9048 bytes

  000000: include at line 0 - file 1
  000003: line 54 define _MIMXRT1052_FEATURES_H_ 
  00001e: line 59 define FSL_FEATURE_SOC_ADC_COUNT (2)
  00003e: line 61 define FSL_FEATURE_SOC_AIPSTZ_COUNT (4)
  000061: line 63 define FSL_FEATURE_SOC_AOI_COUNT (2)
  000081: line 65 define FSL_FEATURE_SOC_CCM_COUNT (1)
  0000a1: line 67 define FSL_FEATURE_SOC_CCM_ANALOG_COUNT (1)
  0000c8: line 69 define FSL_FEATURE_SOC_CMP_COUNT (4)
  0000e8: line 71 define FSL_FEATURE_SOC_CSI_COUNT (1)
  000108: line 73 define FSL_FEATURE_SOC_DCDC_COUNT (1)
  000129: line 75 define FSL_FEATURE_SOC_DCP_COUNT (1)
  000149: line 77 define FSL_FEATURE_SOC_DMAMUX_COUNT (1)
  00016c: line 79 define FSL_FEATURE_SOC_EDMA_COUNT (1)
  00018d: line 81 define FSL_FEATURE_SOC_ENC_COUNT (4)
  0001ad: line 83 define FSL_FEATURE_SOC_ENET_COUNT (1)
  0001ce: line 85 define FSL_FEATURE_SOC_EWM_COUNT (1)
  0001ee: line 87 define FSL_FEATURE_SOC_FLEXCAN_COUNT (2)
  000212: line 89 define FSL_FEATURE_SOC_FLEXIO_COUNT (2)
  000235: line 91 define FSL_FEATURE_SOC_FLEXRAM_COUNT (1)
  000259: line 93 define FSL_FEATURE_SOC_FLEXSPI_COUNT (1)
  00027d: line 95 define FSL_FEATURE_SOC_GPC_COUNT (1)
  00029d: line 97 define FSL_FEATURE_SOC_GPT_COUNT (2)
  0002bd: line 99 define FSL_FEATURE_SOC_I2S_COUNT (3)
  0002dd: line 101 define FSL_FEATURE_SOC_IGPIO_COUNT (5)
  0002ff: line 103 define FSL_FEATURE_SOC_IOMUXC_COUNT (1)
  000322: line 105 define FSL_FEATURE_SOC_IOMUXC_GPR_COUNT (1)
  000349: line 107 define FSL_FEATURE_SOC_IOMUXC_SNVS_COUNT (1)
  000371: line 109 define FSL_FEATURE_SOC_KPP_COUNT (1)
  000391: line 111 define FSL_FEATURE_SOC_LCDIF_COUNT (1)
  0003b3: line 113 define FSL_FEATURE_SOC_LPI2C_COUNT (4)
  0003d5: line 115 define FSL_FEATURE_SOC_LPSPI_COUNT (4)
  0003f7: line 117 define FSL_FEATURE_SOC_LPUART_COUNT (8)
  00041a: line 119 define FSL_FEATURE_SOC_OCOTP_COUNT (1)
  00043c: line 121 define FSL_FEATURE_SOC_PIT_COUNT (1)
  00045c: line 123 define FSL_FEATURE_SOC_PMU_COUNT (1)
  00047c: line 125 define FSL_FEATURE_SOC_PWM_COUNT (4)
  00049c: line 127 define FSL_FEATURE_SOC_PXP_COUNT (1)
  0004bc: line 129 define FSL_FEATURE_SOC_ROMC_COUNT (1)
  0004de: line 131 define FSL_FEATURE_SOC_SEMC_COUNT (1)
  000500: line 133 define FSL_FEATURE_SOC_SNVS_COUNT (1)
  000522: line 135 define FSL_FEATURE_SOC_SPDIF_COUNT (1)
  000545: line 137 define FSL_FEATURE_SOC_SRC_COUNT (1)
  000566: line 139 define FSL_FEATURE_SOC_TEMPMON_COUNT (1)
  00058b: line 141 define FSL_FEATURE_SOC_TMR_COUNT (4)
  0005ac: line 143 define FSL_FEATURE_SOC_TRNG_COUNT (1)
  0005ce: line 145 define FSL_FEATURE_SOC_TSC_COUNT (1)
  0005ef: line 147 define FSL_FEATURE_SOC_USBHS_COUNT (2)
  000612: line 149 define FSL_FEATURE_SOC_USBNC_COUNT (2)
  000635: line 151 define FSL_FEATURE_SOC_USBPHY_COUNT (2)
  000659: line 153 define FSL_FEATURE_SOC_USDHC_COUNT (2)
  00067c: line 155 define FSL_FEATURE_SOC_WDOG_COUNT (2)
  00069e: line 157 define FSL_FEATURE_SOC_XBARA_COUNT (1)
  0006c1: line 159 define FSL_FEATURE_SOC_XBARB_COUNT (2)
  0006e4: line 161 define FSL_FEATURE_SOC_XTALOSC24M_COUNT (1)
  00070c: line 166 define FSL_FEATURE_ADC_SUPPORT_HARDWARE_TRIGGER_REMOVE (0)
  000743: line 168 define FSL_FEATURE_ADC_SUPPORT_ALTCLK_REMOVE (1)
  000770: line 173 define FSL_FEATURE_ADC_ETC_HAS_CTRL_DMA_MODE_SEL (1)
  0007a1: line 178 define FSL_FEATURE_AOI_MODULE_INPUTS (4)
  0007c6: line 180 define FSL_FEATURE_AOI_EVENT_COUNT (4)
  0007e9: line 185 define FSL_FEATURE_FLEXCAN_HAS_MESSAGE_BUFFER_MAX_NUMBERn(x) (64)
  000827: line 187 define FSL_FEATURE_FLEXCAN_HAS_DOZE_MODE_SUPPORT (0)
  000858: line 189 define FSL_FEATURE_FLEXCAN_HAS_GLITCH_FILTER (1)
  000885: line 191 define FSL_FEATURE_FLEXCAN_HAS_EXTENDED_FLAG_REGISTER (1)
  0008bb: line 193 define FSL_FEATURE_FLEXCAN_HAS_EXTENDED_TIMING_REGISTER (0)
  0008f3: line 195 define FSL_FEATURE_FLEXCAN_HAS_RX_FIFO_DMA (0)
  00091e: line 197 define FSL_FEATURE_FLEXCAN_SUPPORT_ENGINE_CLK_SEL_REMOVE (1)
  000957: line 199 define FSL_FEATURE_FLEXCAN_HAS_ERRATA_5641 (0)
  000982: line 201 define FSL_FEATURE_FLEXCAN_HAS_FLEXIBLE_DATA_RATE (0)
  0009b4: line 203 define FSL_FEATURE_FLEXCAN_HAS_EXTRA_MB_INT (1)
  0009e0: line 208 define FSL_FEATURE_CMP_HAS_TRIGGER_MODE (0)
  000a08: line 210 define FSL_FEATURE_CMP_HAS_WINDOW_MODE (1)
  000a2f: line 212 define FSL_FEATURE_CMP_HAS_EXTERNAL_SAMPLE_SUPPORT (1)
  000a62: line 214 define FSL_FEATURE_CMP_HAS_DMA (1)
  000a81: line 216 define FSL_FEATURE_CMP_HAS_PASS_THROUGH_MODE (0)
  000aae: line 218 define FSL_FEATURE_CMP_HAS_DAC_TEST (0)
  000ad2: line 223 define FSL_FEATURE_EDMA_MODULE_CHANNEL (32)
  000afa: line 225 define FSL_FEATURE_EDMA_DMAMUX_CHANNELS (32)
  000b23: line 227 define FSL_FEATURE_EDMA_CHANNEL_GROUP_COUNT (1)
  000b4f: line 229 define FSL_FEATURE_EDMA_HAS_ERROR_IRQ (1)
  000b75: line 231 define FSL_FEATURE_EDMA_ASYNCHRO_REQUEST_CHANNEL_COUNT (32)
  000bad: line 236 define FSL_FEATURE_DMAMUX_MODULE_CHANNEL (32)
  000bd7: line 238 define FSL_FEATURE_DMAMUX_DMAMUX_CHANNELS (FSL_FEATURE_SOC_DMAMUX_COUNT * 32)
  000c21: line 240 define FSL_FEATURE_DMAMUX_HAS_TRIG (1)
  000c44: line 242 define FSL_FEATURE_DMAMUX_HAS_A_ON (1)
  000c67: line 247 define FSL_FEATURE_ENET_HAS_INTERRUPT_COALESCE (1)
  000c96: line 249 define FSL_FEATURE_ENET_QUEUE (1)
  000cb4: line 251 define FSL_FEATURE_ENET_HAS_AVB (0)
  000cd4: line 253 define FSL_FEATURE_ENET_HAS_TIMER_PWCONTROL (1)
  000d00: line 255 define FSL_FEATURE_ENET_HAS_EXTEND_MDIO (1)
  000d28: line 257 define FSL_FEATURE_ENET_HAS_ADD_1588_TIMER_CHN_INT (0)
  000d5b: line 262 define FSL_FEATURE_FLEXRAM_INTERNAL_RAM_BANK_SIZE (32 * 1024)
  000d95: line 264 define FSL_FEATURE_FLEXRAM_INTERNAL_RAM_TOTAL_BANK_NUMBERS (16)
  000dd1: line 269 define FSL_FEATURE_FLEXSPI_AHB_BUFFER_COUNTn(x) (4)
  000e01: line 271 define FSL_FEATURE_FLEXSPI_HAS_NO_DATA_LEARN (1)
  000e2e: line 276 define FSL_FEATURE_GPC_HAS_CNTR_DVFS0CR (0)
  000e56: line 278 define FSL_FEATURE_GPC_HAS_CNTR_GPCIRQM (0)
  000e7e: line 280 define FSL_FEATURE_GPC_HAS_CNTR_L2PGE (0)
  000ea4: line 282 define FSL_FEATURE_GPC_HAS_CNTR_PDRAM0PGE (1)
  000ece: line 284 define FSL_FEATURE_GPC_HAS_CNTR_VADC (0)
  000ef3: line 286 define FSL_FEATURE_GPC_HAS_CNTR_DISPLAY (0)
  000f1b: line 288 define FSL_FEATURE_GPC_HAS_IRQ_0_31 (1)
  000f3f: line 293 define FSL_FEATURE_IGPIO_HAS_DR_SET (1)
  000f63: line 295 define FSL_FEATURE_IGPIO_HAS_DR_CLEAR (1)
  000f89: line 297 define FSL_FEATURE_IGPIO_HAS_DR_TOGGLE (1)
  000fb0: line 302 define FSL_FEATURE_LCDIF_HAS_NO_AS (1)
  000fd3: line 304 define FSL_FEATURE_LCDIF_HAS_NO_RESET_PIN (1)
  000ffd: line 306 define FSL_FEATURE_LCDIF_HAS_LUT (1)
  00101e: line 311 define FSL_FEATURE_LPI2C_HAS_SEPARATE_DMA_RX_TX_REQn(x) (0)
  001056: line 313 define FSL_FEATURE_LPI2C_FIFO_SIZEn(x) (4)
  00107d: line 318 define FSL_FEATURE_LPSPI_FIFO_SIZEn(x) (16)
  0010a5: line 320 define FSL_FEATURE_LPSPI_HAS_SEPARATE_DMA_RX_TX_REQn(x) (1)
  0010dd: line 325 define FSL_FEATURE_LPUART_HAS_IRQ_EXTENDED_FUNCTIONS (0)
  001112: line 327 define FSL_FEATURE_LPUART_HAS_LOW_POWER_UART_SUPPORT (1)
  001147: line 329 define FSL_FEATURE_LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS (1)
  001182: line 331 define FSL_FEATURE_LPUART_HAS_FIFO (1)
  0011a5: line 333 define FSL_FEATURE_LPUART_HAS_MODIR (1)
  0011c9: line 335 define FSL_FEATURE_LPUART_HAS_MODEM_SUPPORT (1)
  0011f5: line 337 define FSL_FEATURE_LPUART_HAS_IR_SUPPORT (1)
  00121e: line 339 define FSL_FEATURE_LPUART_HAS_STOP_BIT_CONFIG_SUPPORT (1)
  001254: line 341 define FSL_FEATURE_LPUART_HAS_10BIT_DATA_SUPPORT (1)
  001285: line 343 define FSL_FEATURE_LPUART_HAS_7BIT_DATA_SUPPORT (1)
  0012b5: line 345 define FSL_FEATURE_LPUART_HAS_BAUD_RATE_FINE_ADJUST_SUPPORT (0)
  0012f1: line 347 define FSL_FEATURE_LPUART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT (1)
  00132f: line 349 define FSL_FEATURE_LPUART_HAS_RX_RESYNC_SUPPORT (1)
  00135f: line 351 define FSL_FEATURE_LPUART_HAS_BOTH_EDGE_SAMPLING_SUPPORT (1)
  001398: line 353 define FSL_FEATURE_LPUART_IS_SCI (1)
  0013b9: line 355 define FSL_FEATURE_LPUART_FIFO_SIZEn(x) (4)
  0013e1: line 357 define FSL_FEATURE_LPUART_MAX_DATA_WIDTH_WITH_NO_PARITY (10)
  00141a: line 359 define FSL_FEATURE_LPUART_MAX_DATA_WIDTH_WITH_PARITY (9)
  00144f: line 361 define FSL_FEATURE_LPUART_HAS_ADDRESS_MATCHING (1)
  00147e: line 363 define FSL_FEATURE_LPUART_HAS_DMA_ENABLE (1)
  0014a7: line 365 define FSL_FEATURE_LPUART_HAS_DMA_SELECT (0)
  0014d0: line 367 define FSL_FEATURE_LPUART_HAS_BIT_ORDER_SELECT (1)
  0014ff: line 369 define FSL_FEATURE_LPUART_HAS_SMART_CARD_SUPPORT (0)
  001530: line 371 define FSL_FEATURE_LPUART_HAS_IMPROVED_SMART_CARD_SUPPORT (0)
  00156a: line 373 define FSL_FEATURE_LPUART_HAS_LOCAL_OPERATION_NETWORK_SUPPORT (0)
  0015a8: line 375 define FSL_FEATURE_LPUART_HAS_32BIT_REGISTERS (1)
  0015d6: line 377 define FSL_FEATURE_LPUART_HAS_LIN_BREAK_DETECT (1)
  001605: line 379 define FSL_FEATURE_LPUART_HAS_WAIT_MODE_OPERATION (0)
  001637: line 381 define FSL_FEATURE_LPUART_HAS_SEPARATE_DMA_RX_TX_REQn(x) (1)
  001670: line 383 define FSL_FEATURE_LPUART_HAS_SEPARATE_RX_TX_IRQ (0)
  0016a1: line 385 define FSL_FEATURE_LPUART_HAS_PARAM (1)
  0016c5: line 387 define FSL_FEATURE_LPUART_HAS_VERID (1)
  0016e9: line 389 define FSL_FEATURE_LPUART_HAS_GLOBAL (1)
  00170e: line 391 define FSL_FEATURE_LPUART_HAS_PINCFG (1)
  001733: line 396 define FSL_FEATURE_INTERRUPT_IRQ_MIN (-14)
  00175a: line 398 define FSL_FEATURE_INTERRUPT_IRQ_MAX (159)
  001781: line 407 define FSL_FEATURE_PIT_TIMER_COUNT (4)
  0017a4: line 409 define FSL_FEATURE_PIT_HAS_LIFETIME_TIMER (1)
  0017ce: line 411 define FSL_FEATURE_PIT_HAS_CHAIN_MODE (1)
  0017f4: line 413 define FSL_FEATURE_PIT_HAS_SHARED_IRQ_HANDLER (1)
  001822: line 415 define FSL_FEATURE_PIT_HAS_MDIS (1)
  001842: line 420 define FSL_FEATURE_PMU_HAS_LOWPWR_CTRL (0)
  001869: line 425 define FSL_FEATURE_PWM_CHANNEL_COUNT (12U)
  001890: line 427 define FSL_FEATURE_PWM_CHANNELA_COUNT (4U)
  0018b7: line 429 define FSL_FEATURE_PWM_CHANNELB_COUNT (4U)
  0018de: line 431 define FSL_FEATURE_PWM_CHANNELX_COUNT (4U)
  001905: line 433 define FSL_FEATURE_PWM_CMP_INT_HANDLER_COUNT (4U)
  001933: line 435 define FSL_FEATURE_PWM_RELOAD_INT_HANDLER_COUNT (4U)
  001964: line 437 define FSL_FEATURE_PWM_CAP_INT_HANDLER_COUNT (1U)
  001992: line 439 define FSL_FEATURE_PWM_RERR_INT_HANDLER_COUNT (1U)
  0019c1: line 441 define FSL_FEATURE_PWM_FAULT_INT_HANDLER_COUNT (1U)
  0019f1: line 443 define FSL_FEATURE_PWM_SUBMODULE_COUNT (4U)
  001a19: line 448 define FSL_FEATURE_PXP_HAS_DITHER (0)
  001a3b: line 450 define FSL_FEATURE_PXP_HAS_EN_REPEAT (1)
  001a60: line 452 define FSL_FEATURE_PXP_HAS_NO_CSC2 (1)
  001a83: line 454 define FSL_FEATURE_PXP_HAS_NO_LUT (1)
  001aa5: line 459 define FSL_FEATURE_RTWDOG_HAS_WATCHDOG (1)
  001acc: line 461 define FSL_FEATURE_RTWDOG_HAS_32BIT_ACCESS (1)
  001af7: line 466 define FSL_FEATURE_SAI_FIFO_COUNT (32)
  001b1a: line 468 define FSL_FEATURE_SAI_CHANNEL_COUNT (4)
  001b3f: line 470 define FSL_FEATURE_SAI_MAX_WORDS_PER_FRAME (32)
  001b6b: line 472 define FSL_FEATURE_SAI_HAS_FIFO_COMBINE_MODE (1)
  001b98: line 474 define FSL_FEATURE_SAI_HAS_FIFO_PACKING (1)
  001bc0: line 476 define FSL_FEATURE_SAI_HAS_FIFO_FUNCTION_AFTER_ERROR (1)
  001bf5: line 478 define FSL_FEATURE_SAI_HAS_ON_DEMAND_MODE (1)
  001c1f: line 480 define FSL_FEATURE_SAI_HAS_CLOCKING_MODE (0)
  001c48: line 482 define FSL_FEATURE_SAI_HAS_MCLKDIV_REGISTER (0)
  001c74: line 484 define FSL_FEATURE_SAI_INT_SOURCE_NUM (2)
  001c9a: line 486 define FSL_FEATURE_SAI_HAS_MCR (0)
  001cb9: line 488 define FSL_FEATURE_SAI_HAS_MDR (0)
  001cd8: line 493 define FSL_FEATURE_SNVS_HAS_SRTC (1)
  001cf9: line 498 define FSL_FEATURE_SRC_HAS_SCR_MASK_WDOG3_RST (1)
  001d27: line 500 define FSL_FEATURE_SRC_HAS_SCR_MIX_RST_STRCH (0)
  001d54: line 502 define FSL_FEATURE_SRC_HAS_SCR_DBG_RST_MSK_PG (1)
  001d82: line 504 define FSL_FEATURE_SRC_HAS_SCR_WDOG3_RST_OPTN (0)
  001db0: line 506 define FSL_FEATURE_SRC_HAS_SCR_CORES_DBG_RST (0)
  001ddd: line 508 define FSL_FEATURE_SRC_HAS_SCR_MTSR (0)
  001e01: line 510 define FSL_FEATURE_SRC_HAS_SCR_CORE0_DBG_RST (1)
  001e2e: line 512 define FSL_FEATURE_SRC_HAS_SCR_CORE0_RST (1)
  001e57: line 514 define FSL_FEATURE_SRC_HAS_SCR_LOCKUP_RST (0)
  001e81: line 516 define FSL_FEATURE_SRC_HAS_SCR_SWRC (0)
  001ea5: line 518 define FSL_FEATURE_SRC_HAS_SCR_EIM_RST (0)
  001ecc: line 520 define FSL_FEATURE_SRC_HAS_SCR_LUEN (0)
  001ef0: line 522 define FSL_FEATURE_SRC_HAS_NO_SCR_WRBC (1)
  001f17: line 524 define FSL_FEATURE_SRC_HAS_NO_SCR_WRE (1)
  001f3d: line 526 define FSL_FEATURE_SRC_HAS_SISR (0)
  001f5d: line 528 define FSL_FEATURE_SRC_HAS_SRSR_RESET_OUT (0)
  001f87: line 530 define FSL_FEATURE_SRC_HAS_SRSR_WDOG3_RST_B (1)
  001fb3: line 532 define FSL_FEATURE_SRC_HAS_SRSR_SW (0)
  001fd6: line 534 define FSL_FEATURE_SRC_HAS_SRSR_IPP_USER_RESET_B (1)
  002007: line 536 define FSL_FEATURE_SRC_HAS_SRSR_SNVS (0)
  00202c: line 538 define FSL_FEATURE_SRC_HAS_SRSR_CSU_RESET_B (1)
  002058: line 540 define FSL_FEATURE_SRC_HAS_SRSR_LOCKUP (0)
  00207f: line 542 define FSL_FEATURE_SRC_HAS_SRSR_LOCKUP_SYSRESETREQ (1)
  0020b2: line 544 define FSL_FEATURE_SRC_HAS_SRSR_POR (0)
  0020d6: line 546 define FSL_FEATURE_SRC_HAS_SRSR_IPP_RESET_B (1)
  002102: line 548 define FSL_FEATURE_SRC_HAS_NO_SRSR_WBI (1)
  002129: line 553 define FSL_FEATURE_L1ICACHE_LINESIZE_BYTE (32)
  002154: line 555 define FSL_FEATURE_L1DCACHE_LINESIZE_BYTE (32)
  00217f: line 560 define FSL_FEATURE_TRNG_HAS_NO_TRNG_ACC (1)
  0021a7: line 565 define FSL_FEATURE_USBHS_EHCI_COUNT (2)
  0021cb: line 567 define FSL_FEATURE_USBHS_ENDPT_COUNT (8)
  0021f0: line 572 define FSL_FEATURE_USDHC_HAS_EXT_DMA (0)
  002215: line 574 define FSL_FEATURE_USDHC_HAS_HS400_MODE (0)
  00223d: line 576 define FSL_FEATURE_USDHC_HAS_SDR50_MODE (1)
  002265: line 578 define FSL_FEATURE_USDHC_HAS_SDR104_MODE (1)
  00228e: line 583 define FSL_FEATURE_XBARA_OUTPUT_DMA_CH_MUX_REQ_30 (1)
  0022c0: line 585 define FSL_FEATURE_XBARA_OUTPUT_DMA_CH_MUX_REQ_31 (1)
  0022f2: line 587 define FSL_FEATURE_XBARA_OUTPUT_DMA_CH_MUX_REQ_94 (1)
  002324: line 589 define FSL_FEATURE_XBARA_OUTPUT_DMA_CH_MUX_REQ_95 (1)
  002356: end include
  002357: end of translation unit


** Section #81 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 104 bytes

  000000: Header:
    length 100 (not including this field)
    version 3
    prologue length 91
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 50 41 43 4b 5c 4e 58 50 5c 4d 49 4d 58 52 54 31 30 35 32 5f 44 46 50 5c 31 30 2e 30 2e 31 5c 00
  00004a:  directory ""                 : 00
  00004b:  file "MIMXRT1052_features.h": dir 1 time 0x0 length 0: 4d 49 4d 58 52 54 31 30 35 32 5f 66 65 61 74 75 72 65 73 2e 68 00 01 00 00
  000064:  file ""                      : 00
  000065:  DW_LNE_end sequence          : 00 01 01          00000000: C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\MIMXRT1052_features.h:1.0


** Section #82 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 164 bytes

  000000: Header:
    size 0xa0 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 16  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\MIMXRT1052_features.h
  000050:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000097:   DW_AT_language DW_LANG_C99
  000099:   DW_AT_macro_info 0x0
  00009d:   DW_AT_stmt_list 0x0
  0000a1:   0  null
  0000a2: 0  padding
  0000a3: 0  padding


** Section #153 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #120 '.symtab'
    3 relocations applied to section #82 '.debug_info'


** Section #83 '__ARM_grp.fsl_device_registers.h.2_Mv0000_uFeq6TC3fdc_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #84 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 64 bytes

  000000: include at line 0 - file 1
  000003: line 39 define __FSL_DEVICE_REGISTERS_H__ 
  000021: line 48 define MIMXRT1052_SERIES 
  000036: include at line 51 - file 2
  000039: end include
  00003a: include at line 53 - file 3
  00003d: end include
  00003e: end include
  00003f: end of translation unit


** Section #85 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 148 bytes

  000000: Header:
    length 144 (not including this field)
    version 3
    prologue length 133
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 50 41 43 4b 5c 4e 58 50 5c 4d 49 4d 58 52 54 31 30 35 32 5f 44 46 50 5c 31 30 2e 30 2e 31 5c 00
  00004a:  directory ""                 : 00
  00004b:  file "fsl_device_registers.h": dir 1 time 0x0 length 0: 66 73 6c 5f 64 65 76 69 63 65 5f 72 65 67 69 73 74 65 72 73 2e 68 00 01 00 00
  000065:  file "MIMXRT1052.h": dir 1 time 0x0 length 0: 4d 49 4d 58 52 54 31 30 35 32 2e 68 00 01 00 00
  000075:  file "MIMXRT1052_features.h": dir 1 time 0x0 length 0: 4d 49 4d 58 52 54 31 30 35 32 5f 66 65 61 74 75 72 65 73 2e 68 00 01 00 00
  00008e:  file ""                      : 00
  00008f:  DW_LNS_negate_stmt           : 06
  000090:  DW_LNS_negate_stmt           : 06
  000091:  DW_LNE_end sequence          : 00 01 01          00000000: C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\fsl_device_registers.h:1.0


** Section #86 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 164 bytes

  000000: Header:
    size 0xa0 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 16  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\fsl_device_registers.h
  000051:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000098:   DW_AT_language DW_LANG_C99
  00009a:   DW_AT_macro_info 0x0
  00009e:   DW_AT_stmt_list 0x0
  0000a2:   0  null
  0000a3: 0  padding


** Section #154 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #120 '.symtab'
    3 relocations applied to section #86 '.debug_info'


** Section #87 '__ARM_grp.fsl_clock.h.2_Xdra00_vxrXqTUBMU5_db0000' (SHT_GROUP)
    Size   : 20 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #88 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 3740 bytes

  000000: include at line 0 - file 1
  000003: line 35 define _FSL_CLOCK_H_ 
  000014: include at line 37 - file 2
  000017: end include
  000018: include at line 38 - file 3
  00001b: end include
  00001c: include at line 39 - file 4
  00001f: end include
  000020: include at line 40 - file 5
  000023: end include
  000024: line 54 define FSL_CLOCK_DRIVER_VERSION (MAKE_VERSION(2, 1, 1))
  000057: line 57 define CCM_TUPLE(reg,shift,mask,busyShift) ((((uint32_t)(&((CCM_Type *)0U)->reg)) & 0xFFU) | ((shift) << 8U) | ((((mask) >> (shift)) & 0x1FFFU) << 13U) | ((busyShift) << 26U))
  000102: line 58 define CCM_TUPLE_REG(base,tuple) (*((volatile uint32_t *)(((uint32_t)(base)) + ((tuple) & 0xFFU))))
  000161: line 59 define CCM_TUPLE_SHIFT(tuple) (((tuple) >> 8U) & 0x1FU)
  000194: line 60 define CCM_TUPLE_MASK(tuple) ((uint32_t)((((tuple) >> 13U) & 0x1FFFU) << ((((tuple) >> 8U) & 0x1FU))))
  0001f6: line 61 define CCM_TUPLE_BUSY_SHIFT(tuple) (((tuple) >> 26U) & 0x3FU)
  00022f: line 63 define CCM_NO_BUSY_WAIT (0x20U)
  00024a: line 68 define CCM_ANALOG_TUPLE(reg,shift) ((((uint32_t)(&((CCM_ANALOG_Type *)0U) -> reg) & 0xFFFU) << 16U) | (shift))
  0002b4: line 69 define CCM_ANALOG_TUPLE_SHIFT(tuple) (((uint32_t)tuple) & 0x1FU)
  0002f0: line 70 define CCM_ANALOG_TUPLE_REG_OFF(base,tuple,off) (*((volatile uint32_t *)((uint32_t)base + (((uint32_t)tuple >> 16U) & 0xFFFU) + off)))
  000372: line 71 define CCM_ANALOG_TUPLE_REG(base,tuple) CCM_ANALOG_TUPLE_REG_OFF(base, tuple, 0U)
  0003bf: line 84 define FSL_SDK_DISABLE_DRIVER_CLOCK_CONTROL 0
  0003e8: line 90 define CLKPN_FREQ 0U
  0003f8: line 112 define CLOCK_SetXtal0Freq CLOCK_SetXtalFreq
  00041f: line 113 define CLOCK_SetXtal32Freq CLOCK_SetRtcXtalFreq
  00044a: line 116 define ADC_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Adc1, kCLOCK_Adc2 }
  000486: line 122 define AOI_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Aoi1, kCLOCK_Aoi2 }
  0004c2: line 128 define BEE_CLOCKS { kCLOCK_Bee }
  0004df: line 134 define CMP_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Acmp1, kCLOCK_Acmp2, kCLOCK_Acmp3, kCLOCK_Acmp4 }
  00053a: line 141 define CSI_CLOCKS { kCLOCK_Csi }
  000557: line 147 define DCDC_CLOCKS { kCLOCK_Dcdc }
  000576: line 153 define DCP_CLOCKS { kCLOCK_Dcp }
  000593: line 159 define DMAMUX_CLOCKS { kCLOCK_Dma }
  0005b3: line 165 define EDMA_CLOCKS { kCLOCK_Dma }
  0005d1: line 171 define ENC_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Enc1, kCLOCK_Enc2, kCLOCK_Enc3, kCLOCK_Enc4 }
  000628: line 178 define ENET_CLOCKS { kCLOCK_Enet }
  000647: line 184 define EWM_CLOCKS { kCLOCK_Ewm0 }
  000665: line 190 define FLEXCAN_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Can1, kCLOCK_Can2 }
  0006a6: line 196 define FLEXCAN_PERIPH_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Can1S, kCLOCK_Can2S }
  0006f0: line 202 define FLEXIO_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Flexio1, kCLOCK_Flexio2 }
  000736: line 208 define FLEXRAM_CLOCKS { kCLOCK_FlexRam }
  00075b: line 214 define FLEXSPI_CLOCKS { kCLOCK_FlexSpi }
  000780: line 220 define FLEXSPI_EXSC_CLOCKS { kCLOCK_FlexSpiExsc }
  0007ae: line 226 define GPIO_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Gpio1, kCLOCK_Gpio2, kCLOCK_Gpio3, kCLOCK_Gpio4, kCLOCK_Gpio5 }
  000818: line 233 define GPT_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Gpt1, kCLOCK_Gpt2 }
  000855: line 239 define KPP_CLOCKS { kCLOCK_Kpp }
  000872: line 245 define LCDIF_CLOCKS { kCLOCK_Lcd }
  000891: line 251 define LCDIF_PERIPH_CLOCKS { kCLOCK_LcdPixel }
  0008bc: line 257 define LPI2C_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Lpi2c1, kCLOCK_Lpi2c2, kCLOCK_Lpi2c3, kCLOCK_Lpi2c4 }
  00091d: line 264 define LPSPI_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Lpspi1, kCLOCK_Lpspi2, kCLOCK_Lpspi3, kCLOCK_Lpspi4 }
  00097e: line 271 define LPUART_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Lpuart1, kCLOCK_Lpuart2, kCLOCK_Lpuart3, kCLOCK_Lpuart4, kCLOCK_Lpuart5, kCLOCK_Lpuart6, kCLOCK_Lpuart7, kCLOCK_Lpuart8 }
  000a24: line 279 define MQS_CLOCKS { kCLOCK_Mqs }
  000a41: line 285 define OCRAM_EXSC_CLOCKS { kCLOCK_OcramExsc }
  000a6b: line 291 define PIT_CLOCKS { kCLOCK_Pit }
  000a88: line 297 define PWM_CLOCKS { { kCLOCK_IpInvalid, kCLOCK_IpInvalid, kCLOCK_IpInvalid, kCLOCK_IpInvalid } , { kCLOCK_Pwm1, kCLOCK_Pwm1,kCLOCK_Pwm1, kCLOCK_Pwm1 } , { kCLOCK_Pwm2, kCLOCK_Pwm2,kCLOCK_Pwm2, kCLOCK_Pwm2 } , { kCLOCK_Pwm3, kCLOCK_Pwm3,kCLOCK_Pwm3, kCLOCK_Pwm3 } , { kCLOCK_Pwm4, kCLOCK_Pwm4,kCLOCK_Pwm4, kCLOCK_Pwm4 } }
  000bc5: line 322 define PXP_CLOCKS { kCLOCK_Pxp }
  000be2: line 328 define RTWDOG_CLOCKS { kCLOCK_Wdog3 }
  000c04: line 334 define SAI_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Sai1, kCLOCK_Sai2, kCLOCK_Sai3 }
  000c4e: line 341 define SEMC_CLOCKS { kCLOCK_Semc }
  000c6d: line 347 define SEMC_EXSC_CLOCKS { kCLOCK_SemcExsc }
  000c95: line 354 define TMR_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Timer1, kCLOCK_Timer2, kCLOCK_Timer3, kCLOCK_Timer4 }
  000cf4: line 361 define TRNG_CLOCKS { kCLOCK_Trng }
  000d13: line 367 define TSC_CLOCKS { kCLOCK_Tsc }
  000d30: line 373 define WDOG_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Wdog1, kCLOCK_Wdog2 }
  000d70: line 380 define USDHC_CLOCKS { kCLOCK_IpInvalid, kCLOCK_Usdhc1, kCLOCK_Usdhc2 }
  000db3: line 386 define SPDIF_CLOCKS { kCLOCK_Spdif }
  000dd4: line 392 define XBARA_CLOCKS { kCLOCK_Xbar1 }
  000df5: line 398 define XBARB_CLOCKS { kCLOCK_IpInvalid, kCLOCK_IpInvalid, kCLOCK_Xbar2, kCLOCK_Xbar3 }
  000e48: line 438 define kCLOCK_CoreSysClk kCLOCK_CpuClk
  000e6b: line 439 define CLOCK_GetCoreSysClkFreq CLOCK_GetCpuClkFreq
  000e9a: end include
  000e9b: end of translation unit


** Section #89 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 220 bytes

  000000: Header:
    length 216 (not including this field)
    version 3
    prologue length 206
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\libraries\drivers\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 64 72 69 76 65 72 73 5c 00
  000034:  directory "C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 50 41 43 4b 5c 4e 58 50 5c 4d 49 4d 58 52 54 31 30 35 32 5f 44 46 50 5c 31 30 2e 30 2e 31 5c 00
  000063:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  000088:  directory ""                 : 00
  000089:  file "fsl_clock.h": dir 1 time 0x0 length 0: 66 73 6c 5f 63 6c 6f 63 6b 2e 68 00 01 00 00
  000098:  file "fsl_device_registers.h": dir 2 time 0x0 length 0: 66 73 6c 5f 64 65 76 69 63 65 5f 72 65 67 69 73 74 65 72 73 2e 68 00 02 00 00
  0000b2:  file "stdint.h": dir 3 time 0x0 length 0: 73 74 64 69 6e 74 2e 68 00 03 00 00
  0000be:  file "stdbool.h": dir 3 time 0x0 length 0: 73 74 64 62 6f 6f 6c 2e 68 00 03 00 00
  0000cb:  file "assert.h": dir 3 time 0x0 length 0: 61 73 73 65 72 74 2e 68 00 03 00 00
  0000d7:  file ""                      : 00
  0000d8:  DW_LNS_negate_stmt           : 06
  0000d9:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\libraries\drivers\fsl_clock.h:1.0 [


** Section #90 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 6404 bytes

  000000: Header:
    size 0x1900 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\libraries\drivers\fsl_clock.h
  000030:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000077:   DW_AT_language DW_LANG_C99
  000079:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000ca:   DW_AT_macro_info 0x0
  0000ce:   DW_AT_stmt_list 0x0
  0000d2:   4  = 0x24 (DW_TAG_base_type)
  0000d3:     DW_AT_byte_size 0x1
  0000d4:     DW_AT_encoding DW_ATE_boolean
  0000d5:     DW_AT_name _Bool
  0000db:   80  = 0x16 (DW_TAG_typedef)
  0000dc:     DW_AT_name clock_name_t
  0000e9:     DW_AT_type indirect DW_FORM_ref2 0x7ed
  0000ec:     DW_AT_decl_file 0x1
  0000ed:     DW_AT_decl_line 0x1b4
  0000ef:     DW_AT_decl_column 0x3
  0000f0:   80  = 0x16 (DW_TAG_typedef)
  0000f1:     DW_AT_name clock_ip_name_t
  000101:     DW_AT_type indirect DW_FORM_ref2 0x9d3
  000104:     DW_AT_decl_file 0x1
  000105:     DW_AT_decl_line 0x23d
  000107:     DW_AT_decl_column 0x3
  000108:   80  = 0x16 (DW_TAG_typedef)
  000109:     DW_AT_name clock_osc_t
  000115:     DW_AT_type indirect DW_FORM_ref2 0x110e
  000118:     DW_AT_decl_file 0x1
  000119:     DW_AT_decl_line 0x244
  00011b:     DW_AT_decl_column 0x3
  00011c:   80  = 0x16 (DW_TAG_typedef)
  00011d:     DW_AT_name clock_gate_value_t
  000130:     DW_AT_type indirect DW_FORM_ref2 0x1140
  000133:     DW_AT_decl_file 0x1
  000134:     DW_AT_decl_line 0x24c
  000136:     DW_AT_decl_column 0x3
  000137:   80  = 0x16 (DW_TAG_typedef)
  000138:     DW_AT_name clock_mode_t
  000145:     DW_AT_type indirect DW_FORM_ref2 0x11a6
  000148:     DW_AT_decl_file 0x1
  000149:     DW_AT_decl_line 0x254
  00014b:     DW_AT_decl_column 0x3
  00014c:   80  = 0x16 (DW_TAG_typedef)
  00014d:     DW_AT_name clock_mux_t
  000159:     DW_AT_type indirect DW_FORM_ref2 0x11f1
  00015c:     DW_AT_decl_file 0x1
  00015d:     DW_AT_decl_line 0x280
  00015f:     DW_AT_decl_column 0x3
  000160:   80  = 0x16 (DW_TAG_typedef)
  000161:     DW_AT_name clock_div_t
  00016d:     DW_AT_type indirect DW_FORM_ref2 0x140b
  000170:     DW_AT_decl_file 0x1
  000171:     DW_AT_decl_line 0x2b4
  000173:     DW_AT_decl_column 0x3
  000174:   80  = 0x16 (DW_TAG_typedef)
  000175:     DW_AT_name clock_arm_pll_config_t
  00018c:     DW_AT_type indirect DW_FORM_ref2 0x1709
  00018f:     DW_AT_decl_file 0x1
  000190:     DW_AT_decl_line 0x2c1
  000192:     DW_AT_decl_column 0x3
  000193:   80  = 0x16 (DW_TAG_typedef)
  000194:     DW_AT_name clock_usb_pll_config_t
  0001ab:     DW_AT_type indirect DW_FORM_ref2 0x1739
  0001ae:     DW_AT_decl_file 0x1
  0001af:     DW_AT_decl_line 0x2c9
  0001b1:     DW_AT_decl_column 0x3
  0001b2:   80  = 0x16 (DW_TAG_typedef)
  0001b3:     DW_AT_name clock_sys_pll_config_t
  0001ca:     DW_AT_type indirect DW_FORM_ref2 0x1769
  0001cd:     DW_AT_decl_file 0x1
  0001ce:     DW_AT_decl_line 0x2d4
  0001d0:     DW_AT_decl_column 0x3
  0001d1:   80  = 0x16 (DW_TAG_typedef)
  0001d2:     DW_AT_name clock_audio_pll_config_t
  0001eb:     DW_AT_type indirect DW_FORM_ref2 0x17c1
  0001ee:     DW_AT_decl_file 0x1
  0001ef:     DW_AT_decl_line 0x2dd
  0001f1:     DW_AT_decl_column 0x3
  0001f2:   80  = 0x16 (DW_TAG_typedef)
  0001f3:     DW_AT_name clock_video_pll_config_t
  00020c:     DW_AT_type indirect DW_FORM_ref2 0x1830
  00020f:     DW_AT_decl_file 0x1
  000210:     DW_AT_decl_line 0x2e6
  000212:     DW_AT_decl_column 0x3
  000213:   80  = 0x16 (DW_TAG_typedef)
  000214:     DW_AT_name clock_enet_pll_config_t
  00022c:     DW_AT_type indirect DW_FORM_ref2 0x189f
  00022f:     DW_AT_decl_file 0x1
  000230:     DW_AT_decl_line 0x2f2
  000232:     DW_AT_decl_column 0x3
  000233:   18  = 0x4 (DW_TAG_enumeration_type)
  000234:     DW_AT_sibling 0x2ea
  000236:     DW_AT_name _clock_pll
  000241:     DW_AT_byte_size 0x4
  000242:     20  = 0x28 (DW_TAG_enumerator)
  000243:       DW_AT_name kCLOCK_PllArm
  000251:       DW_AT_const_value indirect DW_FORM_data1 0xd
  000253:     20  = 0x28 (DW_TAG_enumerator)
  000254:       DW_AT_name kCLOCK_PllSys
  000262:       DW_AT_const_value indirect DW_FORM_data4 0x30000d
  000267:     20  = 0x28 (DW_TAG_enumerator)
  000268:       DW_AT_name kCLOCK_PllUsb1
  000277:       DW_AT_const_value indirect DW_FORM_data4 0x10000d
  00027c:     20  = 0x28 (DW_TAG_enumerator)
  00027d:       DW_AT_name kCLOCK_PllAudio
  00028d:       DW_AT_const_value indirect DW_FORM_data4 0x70000d
  000292:     20  = 0x28 (DW_TAG_enumerator)
  000293:       DW_AT_name kCLOCK_PllVideo
  0002a3:       DW_AT_const_value indirect DW_FORM_data4 0xa0000d
  0002a8:     20  = 0x28 (DW_TAG_enumerator)
  0002a9:       DW_AT_name kCLOCK_PllEnet0
  0002b9:       DW_AT_const_value indirect DW_FORM_data4 0xe0000d
  0002be:     20  = 0x28 (DW_TAG_enumerator)
  0002bf:       DW_AT_name kCLOCK_PllEnet1
  0002cf:       DW_AT_const_value indirect DW_FORM_data4 0xe00015
  0002d4:     20  = 0x28 (DW_TAG_enumerator)
  0002d5:       DW_AT_name kCLOCK_PllUsb2
  0002e4:       DW_AT_const_value indirect DW_FORM_data4 0x20000d
  0002e9:     0  null
  0002ea:   80  = 0x16 (DW_TAG_typedef)
  0002eb:     DW_AT_name clock_pll_t
  0002f7:     DW_AT_type indirect DW_FORM_ref2 0x233
  0002fa:     DW_AT_decl_file 0x1
  0002fb:     DW_AT_decl_line 0x2ff
  0002fd:     DW_AT_decl_column 0x3
  0002fe:   18  = 0x4 (DW_TAG_enumeration_type)
  0002ff:     DW_AT_sibling 0x34a
  000301:     DW_AT_name _clock_pfd
  00030c:     DW_AT_byte_size 0x1
  00030d:     20  = 0x28 (DW_TAG_enumerator)
  00030e:       DW_AT_name kCLOCK_Pfd0
  00031a:       DW_AT_const_value indirect DW_FORM_data1 0x0
  00031c:     20  = 0x28 (DW_TAG_enumerator)
  00031d:       DW_AT_name kCLOCK_Pfd1
  000329:       DW_AT_const_value indirect DW_FORM_data1 0x1
  00032b:     20  = 0x28 (DW_TAG_enumerator)
  00032c:       DW_AT_name kCLOCK_Pfd2
  000338:       DW_AT_const_value indirect DW_FORM_data1 0x2
  00033a:     20  = 0x28 (DW_TAG_enumerator)
  00033b:       DW_AT_name kCLOCK_Pfd3
  000347:       DW_AT_const_value indirect DW_FORM_data1 0x3
  000349:     0  null
  00034a:   80  = 0x16 (DW_TAG_typedef)
  00034b:     DW_AT_name clock_pfd_t
  000357:     DW_AT_type indirect DW_FORM_ref2 0x2fe
  00035a:     DW_AT_decl_file 0x1
  00035b:     DW_AT_decl_line 0x308
  00035d:     DW_AT_decl_column 0x3
  00035e:   18  = 0x4 (DW_TAG_enumeration_type)
  00035f:     DW_AT_sibling 0x39e
  000361:     DW_AT_name _clock_usb_src
  000370:     DW_AT_byte_size 0x4
  000371:     20  = 0x28 (DW_TAG_enumerator)
  000372:       DW_AT_name kCLOCK_Usb480M
  000381:       DW_AT_const_value indirect DW_FORM_data1 0x0
  000383:     20  = 0x28 (DW_TAG_enumerator)
  000384:       DW_AT_name kCLOCK_UsbSrcUnused
  000398:       DW_AT_const_value indirect DW_FORM_data4 0xffffffff
  00039d:     0  null
  00039e:   80  = 0x16 (DW_TAG_typedef)
  00039f:     DW_AT_name clock_usb_src_t
  0003af:     DW_AT_type indirect DW_FORM_ref2 0x35e
  0003b2:     DW_AT_decl_file 0x1
  0003b3:     DW_AT_decl_line 0x310
  0003b5:     DW_AT_decl_column 0x3
  0003b6:   18  = 0x4 (DW_TAG_enumeration_type)
  0003b7:     DW_AT_sibling 0x3e3
  0003b9:     DW_AT_name _clock_usb_phy_src
  0003cc:     DW_AT_byte_size 0x1
  0003cd:     20  = 0x28 (DW_TAG_enumerator)
  0003ce:       DW_AT_name kCLOCK_Usbphy480M
  0003e0:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0003e2:     0  null
  0003e3:   80  = 0x16 (DW_TAG_typedef)
  0003e4:     DW_AT_name clock_usb_phy_src_t
  0003f8:     DW_AT_type indirect DW_FORM_ref2 0x3b6
  0003fb:     DW_AT_decl_file 0x1
  0003fc:     DW_AT_decl_line 0x316
  0003fe:     DW_AT_decl_column 0x3
  0003ff:   113  = 0x34 (DW_TAG_variable)
  000400:     DW_AT_name g_xtalFreq
  00040b:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000410:     DW_AT_external 0x1
  000411:     DW_AT_declaration 0x1
  000412:   113  = 0x34 (DW_TAG_variable)
  000413:     DW_AT_name g_rtcXtalFreq
  000421:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000426:     DW_AT_external 0x1
  000427:     DW_AT_declaration 0x1
  000428:   60  = 0x2e (DW_TAG_subprogram)
  000429:     DW_AT_sibling 0x462
  00042b:     DW_AT_decl_file 0x1
  00042c:     DW_AT_decl_line 0x326
  00042e:     DW_AT_decl_column 0x14
  00042f:     DW_AT_name CLOCK_SetMux
  00043c:     DW_AT_external 0x0
  00043d:     36  = 0x5 (DW_TAG_formal_parameter)
  00043e:       DW_AT_type indirect DW_FORM_ref2 0x14c
  000441:       DW_AT_name mux
  000445:     36  = 0x5 (DW_TAG_formal_parameter)
  000446:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00044b:       DW_AT_name value
  000451:     92  = 0x34 (DW_TAG_variable)
  000452:       DW_AT_name busyShift
  00045c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000461:     0  null
  000462:   59  = 0x2e (DW_TAG_subprogram)
  000463:     DW_AT_sibling 0x495
  000465:     DW_AT_decl_file 0x1
  000466:     DW_AT_decl_line 0x340
  000468:     DW_AT_decl_column 0x18
  000469:     DW_AT_name CLOCK_GetMux
  000476:     DW_AT_external 0x0
  000477:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00047c:     36  = 0x5 (DW_TAG_formal_parameter)
  00047d:       DW_AT_type indirect DW_FORM_ref2 0x14c
  000480:       DW_AT_name mux
  000484:     97  = 0x34 (DW_TAG_variable)
  000485:       DW_AT_name __result
  00048e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000493:       DW_AT_artificial 0x1
  000494:     0  null
  000495:   60  = 0x2e (DW_TAG_subprogram)
  000496:     DW_AT_sibling 0x4d3
  000498:     DW_AT_decl_file 0x1
  000499:     DW_AT_decl_line 0x34b
  00049b:     DW_AT_decl_column 0x14
  00049c:     DW_AT_name CLOCK_SetDiv
  0004a9:     DW_AT_external 0x0
  0004aa:     36  = 0x5 (DW_TAG_formal_parameter)
  0004ab:       DW_AT_type indirect DW_FORM_ref2 0x160
  0004ae:       DW_AT_name divider
  0004b6:     36  = 0x5 (DW_TAG_formal_parameter)
  0004b7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0004bc:       DW_AT_name value
  0004c2:     92  = 0x34 (DW_TAG_variable)
  0004c3:       DW_AT_name busyShift
  0004cd:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0004d2:     0  null
  0004d3:   59  = 0x2e (DW_TAG_subprogram)
  0004d4:     DW_AT_sibling 0x50a
  0004d6:     DW_AT_decl_file 0x1
  0004d7:     DW_AT_decl_line 0x364
  0004d9:     DW_AT_decl_column 0x18
  0004da:     DW_AT_name CLOCK_GetDiv
  0004e7:     DW_AT_external 0x0
  0004e8:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0004ed:     36  = 0x5 (DW_TAG_formal_parameter)
  0004ee:       DW_AT_type indirect DW_FORM_ref2 0x160
  0004f1:       DW_AT_name divider
  0004f9:     97  = 0x34 (DW_TAG_variable)
  0004fa:       DW_AT_name __result
  000503:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000508:       DW_AT_artificial 0x1
  000509:     0  null
  00050a:   60  = 0x2e (DW_TAG_subprogram)
  00050b:     DW_AT_sibling 0x558
  00050d:     DW_AT_decl_file 0x1
  00050e:     DW_AT_decl_line 0x36f
  000510:     DW_AT_decl_column 0x14
  000511:     DW_AT_name CLOCK_ControlGate
  000523:     DW_AT_external 0x0
  000524:     36  = 0x5 (DW_TAG_formal_parameter)
  000525:       DW_AT_type indirect DW_FORM_ref2 0xf0
  000528:       DW_AT_name name
  00052d:     36  = 0x5 (DW_TAG_formal_parameter)
  00052e:       DW_AT_type indirect DW_FORM_ref2 0x11c
  000531:       DW_AT_name value
  000537:     92  = 0x34 (DW_TAG_variable)
  000538:       DW_AT_name index
  00053e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000543:     92  = 0x34 (DW_TAG_variable)
  000544:       DW_AT_name shift
  00054a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00054f:     92  = 0x34 (DW_TAG_variable)
  000550:       DW_AT_name reg
  000554:       DW_AT_type indirect DW_FORM_ref2 0x55e
  000557:     0  null
  000558:   116  = 0x35 (DW_TAG_volatile_type)
  000559:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00055e:   34  = 0xf (DW_TAG_pointer_type)
  00055f:     DW_AT_type indirect DW_FORM_ref2 0x558
  000562:   60  = 0x2e (DW_TAG_subprogram)
  000563:     DW_AT_sibling 0x586
  000565:     DW_AT_decl_file 0x1
  000566:     DW_AT_decl_line 0x380
  000568:     DW_AT_decl_column 0x14
  000569:     DW_AT_name CLOCK_EnableClock
  00057b:     DW_AT_external 0x0
  00057c:     36  = 0x5 (DW_TAG_formal_parameter)
  00057d:       DW_AT_type indirect DW_FORM_ref2 0xf0
  000580:       DW_AT_name name
  000585:     0  null
  000586:   60  = 0x2e (DW_TAG_subprogram)
  000587:     DW_AT_sibling 0x5ab
  000589:     DW_AT_decl_file 0x1
  00058a:     DW_AT_decl_line 0x38a
  00058c:     DW_AT_decl_column 0x14
  00058d:     DW_AT_name CLOCK_DisableClock
  0005a0:     DW_AT_external 0x0
  0005a1:     36  = 0x5 (DW_TAG_formal_parameter)
  0005a2:       DW_AT_type indirect DW_FORM_ref2 0xf0
  0005a5:       DW_AT_name name
  0005aa:     0  null
  0005ab:   60  = 0x2e (DW_TAG_subprogram)
  0005ac:     DW_AT_sibling 0x5cb
  0005ae:     DW_AT_decl_file 0x1
  0005af:     DW_AT_decl_line 0x394
  0005b1:     DW_AT_decl_column 0x14
  0005b2:     DW_AT_name CLOCK_SetMode
  0005c0:     DW_AT_external 0x0
  0005c1:     36  = 0x5 (DW_TAG_formal_parameter)
  0005c2:       DW_AT_type indirect DW_FORM_ref2 0x137
  0005c5:       DW_AT_name mode
  0005ca:     0  null
  0005cb:   60  = 0x2e (DW_TAG_subprogram)
  0005cc:     DW_AT_sibling 0x603
  0005ce:     DW_AT_decl_file 0x1
  0005cf:     DW_AT_decl_line 0x3a2
  0005d1:     DW_AT_decl_column 0x14
  0005d2:     DW_AT_name CLOCK_SetPllBypass
  0005e5:     DW_AT_external 0x0
  0005e6:     36  = 0x5 (DW_TAG_formal_parameter)
  0005e7:       DW_AT_type indirect DW_FORM_ref2 0x603
  0005ea:       DW_AT_name base
  0005ef:     36  = 0x5 (DW_TAG_formal_parameter)
  0005f0:       DW_AT_type indirect DW_FORM_ref2 0x2ea
  0005f3:       DW_AT_name pll
  0005f7:     36  = 0x5 (DW_TAG_formal_parameter)
  0005f8:       DW_AT_type indirect DW_FORM_ref2 0xd2
  0005fb:       DW_AT_name bypass
  000602:     0  null
  000603:   34  = 0xf (DW_TAG_pointer_type)
  000604:     DW_AT_type indirect DW_FORM_ref_addr 0x93f7+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  000609:   59  = 0x2e (DW_TAG_subprogram)
  00060a:     DW_AT_sibling 0x648
  00060c:     DW_AT_decl_file 0x1
  00060d:     DW_AT_decl_line 0x3b7
  00060f:     DW_AT_decl_column 0x14
  000610:     DW_AT_name CLOCK_IsPllBypassed
  000624:     DW_AT_external 0x0
  000625:     DW_AT_type indirect DW_FORM_ref2 0xd2
  000628:     36  = 0x5 (DW_TAG_formal_parameter)
  000629:       DW_AT_type indirect DW_FORM_ref2 0x603
  00062c:       DW_AT_name base
  000631:     36  = 0x5 (DW_TAG_formal_parameter)
  000632:       DW_AT_type indirect DW_FORM_ref2 0x2ea
  000635:       DW_AT_name pll
  000639:     97  = 0x34 (DW_TAG_variable)
  00063a:       DW_AT_name __result
  000643:       DW_AT_type indirect DW_FORM_ref2 0xd2
  000646:       DW_AT_artificial 0x1
  000647:     0  null
  000648:   59  = 0x2e (DW_TAG_subprogram)
  000649:     DW_AT_sibling 0x686
  00064b:     DW_AT_decl_file 0x1
  00064c:     DW_AT_decl_line 0x3c5
  00064e:     DW_AT_decl_column 0x14
  00064f:     DW_AT_name CLOCK_IsPllEnabled
  000662:     DW_AT_external 0x0
  000663:     DW_AT_type indirect DW_FORM_ref2 0xd2
  000666:     36  = 0x5 (DW_TAG_formal_parameter)
  000667:       DW_AT_type indirect DW_FORM_ref2 0x603
  00066a:       DW_AT_name base
  00066f:     36  = 0x5 (DW_TAG_formal_parameter)
  000670:       DW_AT_type indirect DW_FORM_ref2 0x2ea
  000673:       DW_AT_name pll
  000677:     97  = 0x34 (DW_TAG_variable)
  000678:       DW_AT_name __result
  000681:       DW_AT_type indirect DW_FORM_ref2 0xd2
  000684:       DW_AT_artificial 0x1
  000685:     0  null
  000686:   60  = 0x2e (DW_TAG_subprogram)
  000687:     DW_AT_sibling 0x6c6
  000689:     DW_AT_decl_file 0x1
  00068a:     DW_AT_decl_line 0x3d2
  00068c:     DW_AT_decl_column 0x14
  00068d:     DW_AT_name CLOCK_SetPllBypassRefClkSrc
  0006a9:     DW_AT_external 0x0
  0006aa:     36  = 0x5 (DW_TAG_formal_parameter)
  0006ab:       DW_AT_type indirect DW_FORM_ref2 0x603
  0006ae:       DW_AT_name base
  0006b3:     36  = 0x5 (DW_TAG_formal_parameter)
  0006b4:       DW_AT_type indirect DW_FORM_ref2 0x2ea
  0006b7:       DW_AT_name pll
  0006bb:     36  = 0x5 (DW_TAG_formal_parameter)
  0006bc:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0006c1:       DW_AT_name src
  0006c5:     0  null
  0006c6:   59  = 0x2e (DW_TAG_subprogram)
  0006c7:     DW_AT_sibling 0x6f5
  0006c9:     DW_AT_decl_file 0x1
  0006ca:     DW_AT_decl_line 0x3e1
  0006cc:     DW_AT_decl_column 0x18
  0006cd:     DW_AT_name CLOCK_GetOscFreq
  0006de:     DW_AT_external 0x0
  0006df:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0006e4:     97  = 0x34 (DW_TAG_variable)
  0006e5:       DW_AT_name __result
  0006ee:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0006f3:       DW_AT_artificial 0x1
  0006f4:     0  null
  0006f5:   59  = 0x2e (DW_TAG_subprogram)
  0006f6:     DW_AT_sibling 0x73d
  0006f8:     DW_AT_decl_file 0x1
  0006f9:     DW_AT_decl_line 0x3ed
  0006fb:     DW_AT_decl_column 0x18
  0006fc:     DW_AT_name CLOCK_GetPllBypassRefClk
  000715:     DW_AT_external 0x0
  000716:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00071b:     36  = 0x5 (DW_TAG_formal_parameter)
  00071c:       DW_AT_type indirect DW_FORM_ref2 0x603
  00071f:       DW_AT_name base
  000724:     36  = 0x5 (DW_TAG_formal_parameter)
  000725:       DW_AT_type indirect DW_FORM_ref2 0x2ea
  000728:       DW_AT_name pll
  00072c:     97  = 0x34 (DW_TAG_variable)
  00072d:       DW_AT_name __result
  000736:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00073b:       DW_AT_artificial 0x1
  00073c:     0  null
  00073d:   59  = 0x2e (DW_TAG_subprogram)
  00073e:     DW_AT_sibling 0x76f
  000740:     DW_AT_decl_file 0x1
  000741:     DW_AT_decl_line 0x403
  000743:     DW_AT_decl_column 0x18
  000744:     DW_AT_name CLOCK_GetCpuClkFreq
  000758:     DW_AT_external 0x0
  000759:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00075e:     97  = 0x34 (DW_TAG_variable)
  00075f:       DW_AT_name __result
  000768:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00076d:       DW_AT_artificial 0x1
  00076e:     0  null
  00076f:   59  = 0x2e (DW_TAG_subprogram)
  000770:     DW_AT_sibling 0x79e
  000772:     DW_AT_decl_file 0x1
  000773:     DW_AT_decl_line 0x435
  000775:     DW_AT_decl_column 0x18
  000776:     DW_AT_name CLOCK_GetRtcFreq
  000787:     DW_AT_external 0x0
  000788:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00078d:     97  = 0x34 (DW_TAG_variable)
  00078e:       DW_AT_name __result
  000797:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00079c:       DW_AT_artificial 0x1
  00079d:     0  null
  00079e:   60  = 0x2e (DW_TAG_subprogram)
  00079f:     DW_AT_sibling 0x7c4
  0007a1:     DW_AT_decl_file 0x1
  0007a2:     DW_AT_decl_line 0x43f
  0007a4:     DW_AT_decl_column 0x14
  0007a5:     DW_AT_name CLOCK_SetXtalFreq
  0007b7:     DW_AT_external 0x0
  0007b8:     36  = 0x5 (DW_TAG_formal_parameter)
  0007b9:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0007be:       DW_AT_name freq
  0007c3:     0  null
  0007c4:   60  = 0x2e (DW_TAG_subprogram)
  0007c5:     DW_AT_sibling 0x7ed
  0007c7:     DW_AT_decl_file 0x1
  0007c8:     DW_AT_decl_line 0x449
  0007ca:     DW_AT_decl_column 0x14
  0007cb:     DW_AT_name CLOCK_SetRtcXtalFreq
  0007e0:     DW_AT_external 0x0
  0007e1:     36  = 0x5 (DW_TAG_formal_parameter)
  0007e2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0007e7:       DW_AT_name freq
  0007ec:     0  null
  0007ed:   18  = 0x4 (DW_TAG_enumeration_type)
  0007ee:     DW_AT_sibling 0x9d3
  0007f0:     DW_AT_name _clock_name
  0007fc:     DW_AT_byte_size 0x1
  0007fd:     20  = 0x28 (DW_TAG_enumerator)
  0007fe:       DW_AT_name kCLOCK_CpuClk
  00080c:       DW_AT_const_value indirect DW_FORM_data1 0x0
  00080e:     20  = 0x28 (DW_TAG_enumerator)
  00080f:       DW_AT_name kCLOCK_AhbClk
  00081d:       DW_AT_const_value indirect DW_FORM_data1 0x1
  00081f:     20  = 0x28 (DW_TAG_enumerator)
  000820:       DW_AT_name kCLOCK_SemcClk
  00082f:       DW_AT_const_value indirect DW_FORM_data1 0x2
  000831:     20  = 0x28 (DW_TAG_enumerator)
  000832:       DW_AT_name kCLOCK_IpgClk
  000840:       DW_AT_const_value indirect DW_FORM_data1 0x3
  000842:     20  = 0x28 (DW_TAG_enumerator)
  000843:       DW_AT_name kCLOCK_OscClk
  000851:       DW_AT_const_value indirect DW_FORM_data1 0x4
  000853:     20  = 0x28 (DW_TAG_enumerator)
  000854:       DW_AT_name kCLOCK_RtcClk
  000862:       DW_AT_const_value indirect DW_FORM_data1 0x5
  000864:     20  = 0x28 (DW_TAG_enumerator)
  000865:       DW_AT_name kCLOCK_ArmPllClk
  000876:       DW_AT_const_value indirect DW_FORM_data1 0x6
  000878:     20  = 0x28 (DW_TAG_enumerator)
  000879:       DW_AT_name kCLOCK_Usb1PllClk
  00088b:       DW_AT_const_value indirect DW_FORM_data1 0x7
  00088d:     20  = 0x28 (DW_TAG_enumerator)
  00088e:       DW_AT_name kCLOCK_Usb1PllPfd0Clk
  0008a4:       DW_AT_const_value indirect DW_FORM_data1 0x8
  0008a6:     20  = 0x28 (DW_TAG_enumerator)
  0008a7:       DW_AT_name kCLOCK_Usb1PllPfd1Clk
  0008bd:       DW_AT_const_value indirect DW_FORM_data1 0x9
  0008bf:     20  = 0x28 (DW_TAG_enumerator)
  0008c0:       DW_AT_name kCLOCK_Usb1PllPfd2Clk
  0008d6:       DW_AT_const_value indirect DW_FORM_data1 0xa
  0008d8:     20  = 0x28 (DW_TAG_enumerator)
  0008d9:       DW_AT_name kCLOCK_Usb1PllPfd3Clk
  0008ef:       DW_AT_const_value indirect DW_FORM_data1 0xb
  0008f1:     20  = 0x28 (DW_TAG_enumerator)
  0008f2:       DW_AT_name kCLOCK_Usb2PllClk
  000904:       DW_AT_const_value indirect DW_FORM_data1 0xc
  000906:     20  = 0x28 (DW_TAG_enumerator)
  000907:       DW_AT_name kCLOCK_SysPllClk
  000918:       DW_AT_const_value indirect DW_FORM_data1 0xd
  00091a:     20  = 0x28 (DW_TAG_enumerator)
  00091b:       DW_AT_name kCLOCK_SysPllPfd0Clk
  000930:       DW_AT_const_value indirect DW_FORM_data1 0xe
  000932:     20  = 0x28 (DW_TAG_enumerator)
  000933:       DW_AT_name kCLOCK_SysPllPfd1Clk
  000948:       DW_AT_const_value indirect DW_FORM_data1 0xf
  00094a:     20  = 0x28 (DW_TAG_enumerator)
  00094b:       DW_AT_name kCLOCK_SysPllPfd2Clk
  000960:       DW_AT_const_value indirect DW_FORM_data1 0x10
  000962:     20  = 0x28 (DW_TAG_enumerator)
  000963:       DW_AT_name kCLOCK_SysPllPfd3Clk
  000978:       DW_AT_const_value indirect DW_FORM_data1 0x11
  00097a:     20  = 0x28 (DW_TAG_enumerator)
  00097b:       DW_AT_name kCLOCK_EnetPll0Clk
  00098e:       DW_AT_const_value indirect DW_FORM_data1 0x12
  000990:     20  = 0x28 (DW_TAG_enumerator)
  000991:       DW_AT_name kCLOCK_EnetPll1Clk
  0009a4:       DW_AT_const_value indirect DW_FORM_data1 0x13
  0009a6:     20  = 0x28 (DW_TAG_enumerator)
  0009a7:       DW_AT_name kCLOCK_AudioPllClk
  0009ba:       DW_AT_const_value indirect DW_FORM_data1 0x14
  0009bc:     20  = 0x28 (DW_TAG_enumerator)
  0009bd:       DW_AT_name kCLOCK_VideoPllClk
  0009d0:       DW_AT_const_value indirect DW_FORM_data1 0x15
  0009d2:     0  null
  0009d3:   18  = 0x4 (DW_TAG_enumeration_type)
  0009d4:     DW_AT_sibling 0x110e
  0009d6:     DW_AT_name _clock_ip_name
  0009e5:     DW_AT_byte_size 0x2
  0009e6:     21  = 0x28 (DW_TAG_enumerator)
  0009e7:       DW_AT_name kCLOCK_IpInvalid
  0009f8:       DW_AT_const_value -0x1
  0009f9:     21  = 0x28 (DW_TAG_enumerator)
  0009fa:       DW_AT_name kCLOCK_Aips_tz1
  000a0a:       DW_AT_const_value 0x0
  000a0b:     21  = 0x28 (DW_TAG_enumerator)
  000a0c:       DW_AT_name kCLOCK_Aips_tz2
  000a1c:       DW_AT_const_value 0x2
  000a1d:     21  = 0x28 (DW_TAG_enumerator)
  000a1e:       DW_AT_name kCLOCK_Mqs
  000a29:       DW_AT_const_value 0x4
  000a2a:     21  = 0x28 (DW_TAG_enumerator)
  000a2b:       DW_AT_name kCLOCK_FlexSpiExsc
  000a3e:       DW_AT_const_value 0x6
  000a3f:     21  = 0x28 (DW_TAG_enumerator)
  000a40:       DW_AT_name kCLOCK_Sim_M_Main
  000a52:       DW_AT_const_value 0x8
  000a53:     21  = 0x28 (DW_TAG_enumerator)
  000a54:       DW_AT_name kCLOCK_Dcp
  000a5f:       DW_AT_const_value 0xa
  000a60:     21  = 0x28 (DW_TAG_enumerator)
  000a61:       DW_AT_name kCLOCK_Lpuart3
  000a70:       DW_AT_const_value 0xc
  000a71:     21  = 0x28 (DW_TAG_enumerator)
  000a72:       DW_AT_name kCLOCK_Can1
  000a7e:       DW_AT_const_value 0xe
  000a7f:     21  = 0x28 (DW_TAG_enumerator)
  000a80:       DW_AT_name kCLOCK_Can1S
  000a8d:       DW_AT_const_value 0x10
  000a8e:     21  = 0x28 (DW_TAG_enumerator)
  000a8f:       DW_AT_name kCLOCK_Can2
  000a9b:       DW_AT_const_value 0x12
  000a9c:     21  = 0x28 (DW_TAG_enumerator)
  000a9d:       DW_AT_name kCLOCK_Can2S
  000aaa:       DW_AT_const_value 0x14
  000aab:     21  = 0x28 (DW_TAG_enumerator)
  000aac:       DW_AT_name kCLOCK_Trace
  000ab9:       DW_AT_const_value 0x16
  000aba:     21  = 0x28 (DW_TAG_enumerator)
  000abb:       DW_AT_name kCLOCK_Gpt2
  000ac7:       DW_AT_const_value 0x18
  000ac8:     21  = 0x28 (DW_TAG_enumerator)
  000ac9:       DW_AT_name kCLOCK_Gpt2S
  000ad6:       DW_AT_const_value 0x1a
  000ad7:     21  = 0x28 (DW_TAG_enumerator)
  000ad8:       DW_AT_name kCLOCK_Lpuart2
  000ae7:       DW_AT_const_value 0x1c
  000ae8:     21  = 0x28 (DW_TAG_enumerator)
  000ae9:       DW_AT_name kCLOCK_Gpio2
  000af6:       DW_AT_const_value 0x1e
  000af7:     21  = 0x28 (DW_TAG_enumerator)
  000af8:       DW_AT_name kCLOCK_Lpspi1
  000b06:       DW_AT_const_value 0x100
  000b08:     21  = 0x28 (DW_TAG_enumerator)
  000b09:       DW_AT_name kCLOCK_Lpspi2
  000b17:       DW_AT_const_value 0x102
  000b19:     21  = 0x28 (DW_TAG_enumerator)
  000b1a:       DW_AT_name kCLOCK_Lpspi3
  000b28:       DW_AT_const_value 0x104
  000b2a:     21  = 0x28 (DW_TAG_enumerator)
  000b2b:       DW_AT_name kCLOCK_Lpspi4
  000b39:       DW_AT_const_value 0x106
  000b3b:     21  = 0x28 (DW_TAG_enumerator)
  000b3c:       DW_AT_name kCLOCK_Adc2
  000b48:       DW_AT_const_value 0x108
  000b4a:     21  = 0x28 (DW_TAG_enumerator)
  000b4b:       DW_AT_name kCLOCK_Enet
  000b57:       DW_AT_const_value 0x10a
  000b59:     21  = 0x28 (DW_TAG_enumerator)
  000b5a:       DW_AT_name kCLOCK_Pit
  000b65:       DW_AT_const_value 0x10c
  000b67:     21  = 0x28 (DW_TAG_enumerator)
  000b68:       DW_AT_name kCLOCK_Aoi2
  000b74:       DW_AT_const_value 0x10e
  000b76:     21  = 0x28 (DW_TAG_enumerator)
  000b77:       DW_AT_name kCLOCK_Adc1
  000b83:       DW_AT_const_value 0x110
  000b85:     21  = 0x28 (DW_TAG_enumerator)
  000b86:       DW_AT_name kCLOCK_SemcExsc
  000b96:       DW_AT_const_value 0x112
  000b98:     21  = 0x28 (DW_TAG_enumerator)
  000b99:       DW_AT_name kCLOCK_Gpt1
  000ba5:       DW_AT_const_value 0x114
  000ba7:     21  = 0x28 (DW_TAG_enumerator)
  000ba8:       DW_AT_name kCLOCK_Gpt1S
  000bb5:       DW_AT_const_value 0x116
  000bb7:     21  = 0x28 (DW_TAG_enumerator)
  000bb8:       DW_AT_name kCLOCK_Lpuart4
  000bc7:       DW_AT_const_value 0x118
  000bc9:     21  = 0x28 (DW_TAG_enumerator)
  000bca:       DW_AT_name kCLOCK_Gpio1
  000bd7:       DW_AT_const_value 0x11a
  000bd9:     21  = 0x28 (DW_TAG_enumerator)
  000bda:       DW_AT_name kCLOCK_Csu
  000be5:       DW_AT_const_value 0x11c
  000be7:     21  = 0x28 (DW_TAG_enumerator)
  000be8:       DW_AT_name kCLOCK_Gpio5
  000bf5:       DW_AT_const_value 0x11e
  000bf7:     21  = 0x28 (DW_TAG_enumerator)
  000bf8:       DW_AT_name kCLOCK_OcramExsc
  000c09:       DW_AT_const_value 0x200
  000c0b:     21  = 0x28 (DW_TAG_enumerator)
  000c0c:       DW_AT_name kCLOCK_Csi
  000c17:       DW_AT_const_value 0x202
  000c19:     21  = 0x28 (DW_TAG_enumerator)
  000c1a:       DW_AT_name kCLOCK_IomuxcSnvs
  000c2c:       DW_AT_const_value 0x204
  000c2e:     21  = 0x28 (DW_TAG_enumerator)
  000c2f:       DW_AT_name kCLOCK_Lpi2c1
  000c3d:       DW_AT_const_value 0x206
  000c3f:     21  = 0x28 (DW_TAG_enumerator)
  000c40:       DW_AT_name kCLOCK_Lpi2c2
  000c4e:       DW_AT_const_value 0x208
  000c50:     21  = 0x28 (DW_TAG_enumerator)
  000c51:       DW_AT_name kCLOCK_Lpi2c3
  000c5f:       DW_AT_const_value 0x20a
  000c61:     21  = 0x28 (DW_TAG_enumerator)
  000c62:       DW_AT_name kCLOCK_Ocotp
  000c6f:       DW_AT_const_value 0x20c
  000c71:     21  = 0x28 (DW_TAG_enumerator)
  000c72:       DW_AT_name kCLOCK_Xbar3
  000c7f:       DW_AT_const_value 0x20e
  000c81:     21  = 0x28 (DW_TAG_enumerator)
  000c82:       DW_AT_name kCLOCK_Ipmux1
  000c90:       DW_AT_const_value 0x210
  000c92:     21  = 0x28 (DW_TAG_enumerator)
  000c93:       DW_AT_name kCLOCK_Ipmux2
  000ca1:       DW_AT_const_value 0x212
  000ca3:     21  = 0x28 (DW_TAG_enumerator)
  000ca4:       DW_AT_name kCLOCK_Ipmux3
  000cb2:       DW_AT_const_value 0x214
  000cb4:     21  = 0x28 (DW_TAG_enumerator)
  000cb5:       DW_AT_name kCLOCK_Xbar1
  000cc2:       DW_AT_const_value 0x216
  000cc4:     21  = 0x28 (DW_TAG_enumerator)
  000cc5:       DW_AT_name kCLOCK_Xbar2
  000cd2:       DW_AT_const_value 0x218
  000cd4:     21  = 0x28 (DW_TAG_enumerator)
  000cd5:       DW_AT_name kCLOCK_Gpio3
  000ce2:       DW_AT_const_value 0x21a
  000ce4:     21  = 0x28 (DW_TAG_enumerator)
  000ce5:       DW_AT_name kCLOCK_Lcd
  000cf0:       DW_AT_const_value 0x21c
  000cf2:     21  = 0x28 (DW_TAG_enumerator)
  000cf3:       DW_AT_name kCLOCK_Pxp
  000cfe:       DW_AT_const_value 0x21e
  000d00:     21  = 0x28 (DW_TAG_enumerator)
  000d01:       DW_AT_name kCLOCK_Flexio2
  000d10:       DW_AT_const_value 0x300
  000d12:     21  = 0x28 (DW_TAG_enumerator)
  000d13:       DW_AT_name kCLOCK_Lpuart5
  000d22:       DW_AT_const_value 0x302
  000d24:     21  = 0x28 (DW_TAG_enumerator)
  000d25:       DW_AT_name kCLOCK_Semc
  000d31:       DW_AT_const_value 0x304
  000d33:     21  = 0x28 (DW_TAG_enumerator)
  000d34:       DW_AT_name kCLOCK_Lpuart6
  000d43:       DW_AT_const_value 0x306
  000d45:     21  = 0x28 (DW_TAG_enumerator)
  000d46:       DW_AT_name kCLOCK_Aoi1
  000d52:       DW_AT_const_value 0x308
  000d54:     21  = 0x28 (DW_TAG_enumerator)
  000d55:       DW_AT_name kCLOCK_LcdPixel
  000d65:       DW_AT_const_value 0x30a
  000d67:     21  = 0x28 (DW_TAG_enumerator)
  000d68:       DW_AT_name kCLOCK_Gpio4
  000d75:       DW_AT_const_value 0x30c
  000d77:     21  = 0x28 (DW_TAG_enumerator)
  000d78:       DW_AT_name kCLOCK_Ewm0
  000d84:       DW_AT_const_value 0x30e
  000d86:     21  = 0x28 (DW_TAG_enumerator)
  000d87:       DW_AT_name kCLOCK_Wdog1
  000d94:       DW_AT_const_value 0x310
  000d96:     21  = 0x28 (DW_TAG_enumerator)
  000d97:       DW_AT_name kCLOCK_FlexRam
  000da6:       DW_AT_const_value 0x312
  000da8:     21  = 0x28 (DW_TAG_enumerator)
  000da9:       DW_AT_name kCLOCK_Acmp1
  000db6:       DW_AT_const_value 0x314
  000db8:     21  = 0x28 (DW_TAG_enumerator)
  000db9:       DW_AT_name kCLOCK_Acmp2
  000dc6:       DW_AT_const_value 0x316
  000dc8:     21  = 0x28 (DW_TAG_enumerator)
  000dc9:       DW_AT_name kCLOCK_Acmp3
  000dd6:       DW_AT_const_value 0x318
  000dd8:     21  = 0x28 (DW_TAG_enumerator)
  000dd9:       DW_AT_name kCLOCK_Acmp4
  000de6:       DW_AT_const_value 0x31a
  000de8:     21  = 0x28 (DW_TAG_enumerator)
  000de9:       DW_AT_name kCLOCK_Ocram
  000df6:       DW_AT_const_value 0x31c
  000df8:     21  = 0x28 (DW_TAG_enumerator)
  000df9:       DW_AT_name kCLOCK_IomuxcSnvsGpr
  000e0e:       DW_AT_const_value 0x31e
  000e10:     21  = 0x28 (DW_TAG_enumerator)
  000e11:       DW_AT_name kCLOCK_Iomuxc
  000e1f:       DW_AT_const_value 0x402
  000e21:     21  = 0x28 (DW_TAG_enumerator)
  000e22:       DW_AT_name kCLOCK_IomuxcGpr
  000e33:       DW_AT_const_value 0x404
  000e35:     21  = 0x28 (DW_TAG_enumerator)
  000e36:       DW_AT_name kCLOCK_Bee
  000e41:       DW_AT_const_value 0x406
  000e43:     21  = 0x28 (DW_TAG_enumerator)
  000e44:       DW_AT_name kCLOCK_SimM7
  000e51:       DW_AT_const_value 0x408
  000e53:     21  = 0x28 (DW_TAG_enumerator)
  000e54:       DW_AT_name kCLOCK_Tsc
  000e5f:       DW_AT_const_value 0x40a
  000e61:     21  = 0x28 (DW_TAG_enumerator)
  000e62:       DW_AT_name kCLOCK_SimM
  000e6e:       DW_AT_const_value 0x40c
  000e70:     21  = 0x28 (DW_TAG_enumerator)
  000e71:       DW_AT_name kCLOCK_SimEms
  000e7f:       DW_AT_const_value 0x40e
  000e81:     21  = 0x28 (DW_TAG_enumerator)
  000e82:       DW_AT_name kCLOCK_Pwm1
  000e8e:       DW_AT_const_value 0x410
  000e90:     21  = 0x28 (DW_TAG_enumerator)
  000e91:       DW_AT_name kCLOCK_Pwm2
  000e9d:       DW_AT_const_value 0x412
  000e9f:     21  = 0x28 (DW_TAG_enumerator)
  000ea0:       DW_AT_name kCLOCK_Pwm3
  000eac:       DW_AT_const_value 0x414
  000eae:     21  = 0x28 (DW_TAG_enumerator)
  000eaf:       DW_AT_name kCLOCK_Pwm4
  000ebb:       DW_AT_const_value 0x416
  000ebd:     21  = 0x28 (DW_TAG_enumerator)
  000ebe:       DW_AT_name kCLOCK_Enc1
  000eca:       DW_AT_const_value 0x418
  000ecc:     21  = 0x28 (DW_TAG_enumerator)
  000ecd:       DW_AT_name kCLOCK_Enc2
  000ed9:       DW_AT_const_value 0x41a
  000edb:     21  = 0x28 (DW_TAG_enumerator)
  000edc:       DW_AT_name kCLOCK_Enc3
  000ee8:       DW_AT_const_value 0x41c
  000eea:     21  = 0x28 (DW_TAG_enumerator)
  000eeb:       DW_AT_name kCLOCK_Enc4
  000ef7:       DW_AT_const_value 0x41e
  000ef9:     21  = 0x28 (DW_TAG_enumerator)
  000efa:       DW_AT_name kCLOCK_Rom
  000f05:       DW_AT_const_value 0x500
  000f07:     21  = 0x28 (DW_TAG_enumerator)
  000f08:       DW_AT_name kCLOCK_Flexio1
  000f17:       DW_AT_const_value 0x502
  000f19:     21  = 0x28 (DW_TAG_enumerator)
  000f1a:       DW_AT_name kCLOCK_Wdog3
  000f27:       DW_AT_const_value 0x504
  000f29:     21  = 0x28 (DW_TAG_enumerator)
  000f2a:       DW_AT_name kCLOCK_Dma
  000f35:       DW_AT_const_value 0x506
  000f37:     21  = 0x28 (DW_TAG_enumerator)
  000f38:       DW_AT_name kCLOCK_Kpp
  000f43:       DW_AT_const_value 0x508
  000f45:     21  = 0x28 (DW_TAG_enumerator)
  000f46:       DW_AT_name kCLOCK_Wdog2
  000f53:       DW_AT_const_value 0x50a
  000f55:     21  = 0x28 (DW_TAG_enumerator)
  000f56:       DW_AT_name kCLOCK_Aips_tz4
  000f66:       DW_AT_const_value 0x50c
  000f68:     21  = 0x28 (DW_TAG_enumerator)
  000f69:       DW_AT_name kCLOCK_Spdif
  000f76:       DW_AT_const_value 0x50e
  000f78:     21  = 0x28 (DW_TAG_enumerator)
  000f79:       DW_AT_name kCLOCK_SimMain
  000f88:       DW_AT_const_value 0x510
  000f8a:     21  = 0x28 (DW_TAG_enumerator)
  000f8b:       DW_AT_name kCLOCK_Sai1
  000f97:       DW_AT_const_value 0x512
  000f99:     21  = 0x28 (DW_TAG_enumerator)
  000f9a:       DW_AT_name kCLOCK_Sai2
  000fa6:       DW_AT_const_value 0x514
  000fa8:     21  = 0x28 (DW_TAG_enumerator)
  000fa9:       DW_AT_name kCLOCK_Sai3
  000fb5:       DW_AT_const_value 0x516
  000fb7:     21  = 0x28 (DW_TAG_enumerator)
  000fb8:       DW_AT_name kCLOCK_Lpuart1
  000fc7:       DW_AT_const_value 0x518
  000fc9:     21  = 0x28 (DW_TAG_enumerator)
  000fca:       DW_AT_name kCLOCK_Lpuart7
  000fd9:       DW_AT_const_value 0x51a
  000fdb:     21  = 0x28 (DW_TAG_enumerator)
  000fdc:       DW_AT_name kCLOCK_SnvsHp
  000fea:       DW_AT_const_value 0x51c
  000fec:     21  = 0x28 (DW_TAG_enumerator)
  000fed:       DW_AT_name kCLOCK_SnvsLp
  000ffb:       DW_AT_const_value 0x51e
  000ffd:     21  = 0x28 (DW_TAG_enumerator)
  000ffe:       DW_AT_name kCLOCK_UsbOh3
  00100c:       DW_AT_const_value 0x600
  00100e:     21  = 0x28 (DW_TAG_enumerator)
  00100f:       DW_AT_name kCLOCK_Usdhc1
  00101d:       DW_AT_const_value 0x602
  00101f:     21  = 0x28 (DW_TAG_enumerator)
  001020:       DW_AT_name kCLOCK_Usdhc2
  00102e:       DW_AT_const_value 0x604
  001030:     21  = 0x28 (DW_TAG_enumerator)
  001031:       DW_AT_name kCLOCK_Dcdc
  00103d:       DW_AT_const_value 0x606
  00103f:     21  = 0x28 (DW_TAG_enumerator)
  001040:       DW_AT_name kCLOCK_Ipmux4
  00104e:       DW_AT_const_value 0x608
  001050:     21  = 0x28 (DW_TAG_enumerator)
  001051:       DW_AT_name kCLOCK_FlexSpi
  001060:       DW_AT_const_value 0x60a
  001062:     21  = 0x28 (DW_TAG_enumerator)
  001063:       DW_AT_name kCLOCK_Trng
  00106f:       DW_AT_const_value 0x60c
  001071:     21  = 0x28 (DW_TAG_enumerator)
  001072:       DW_AT_name kCLOCK_Lpuart8
  001081:       DW_AT_const_value 0x60e
  001083:     21  = 0x28 (DW_TAG_enumerator)
  001084:       DW_AT_name kCLOCK_Timer4
  001092:       DW_AT_const_value 0x610
  001094:     21  = 0x28 (DW_TAG_enumerator)
  001095:       DW_AT_name kCLOCK_Aips_tz3
  0010a5:       DW_AT_const_value 0x612
  0010a7:     21  = 0x28 (DW_TAG_enumerator)
  0010a8:       DW_AT_name kCLOCK_SimPer
  0010b6:       DW_AT_const_value 0x614
  0010b8:     21  = 0x28 (DW_TAG_enumerator)
  0010b9:       DW_AT_name kCLOCK_Anadig
  0010c7:       DW_AT_const_value 0x616
  0010c9:     21  = 0x28 (DW_TAG_enumerator)
  0010ca:       DW_AT_name kCLOCK_Lpi2c4
  0010d8:       DW_AT_const_value 0x618
  0010da:     21  = 0x28 (DW_TAG_enumerator)
  0010db:       DW_AT_name kCLOCK_Timer1
  0010e9:       DW_AT_const_value 0x61a
  0010eb:     21  = 0x28 (DW_TAG_enumerator)
  0010ec:       DW_AT_name kCLOCK_Timer2
  0010fa:       DW_AT_const_value 0x61c
  0010fc:     21  = 0x28 (DW_TAG_enumerator)
  0010fd:       DW_AT_name kCLOCK_Timer3
  00110b:       DW_AT_const_value 0x61e
  00110d:     0  null
  00110e:   18  = 0x4 (DW_TAG_enumeration_type)
  00110f:     DW_AT_sibling 0x1140
  001111:     DW_AT_name _clock_osc
  00111c:     DW_AT_byte_size 0x1
  00111d:     20  = 0x28 (DW_TAG_enumerator)
  00111e:       DW_AT_name kCLOCK_RcOsc
  00112b:       DW_AT_const_value indirect DW_FORM_data1 0x0
  00112d:     20  = 0x28 (DW_TAG_enumerator)
  00112e:       DW_AT_name kCLOCK_XtalOsc
  00113d:       DW_AT_const_value indirect DW_FORM_data1 0x1
  00113f:     0  null
  001140:   18  = 0x4 (DW_TAG_enumeration_type)
  001141:     DW_AT_sibling 0x11a6
  001143:     DW_AT_name _clock_gate_value
  001155:     DW_AT_byte_size 0x1
  001156:     20  = 0x28 (DW_TAG_enumerator)
  001157:       DW_AT_name kCLOCK_ClockNotNeeded
  00116d:       DW_AT_const_value indirect DW_FORM_data1 0x0
  00116f:     20  = 0x28 (DW_TAG_enumerator)
  001170:       DW_AT_name kCLOCK_ClockNeededRun
  001186:       DW_AT_const_value indirect DW_FORM_data1 0x1
  001188:     20  = 0x28 (DW_TAG_enumerator)
  001189:       DW_AT_name kCLOCK_ClockNeededRunWait
  0011a3:       DW_AT_const_value indirect DW_FORM_data1 0x3
  0011a5:     0  null
  0011a6:   18  = 0x4 (DW_TAG_enumeration_type)
  0011a7:     DW_AT_sibling 0x11f1
  0011a9:     DW_AT_name _clock_mode_t
  0011b7:     DW_AT_byte_size 0x1
  0011b8:     20  = 0x28 (DW_TAG_enumerator)
  0011b9:       DW_AT_name kCLOCK_ModeRun
  0011c8:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0011ca:     20  = 0x28 (DW_TAG_enumerator)
  0011cb:       DW_AT_name kCLOCK_ModeWait
  0011db:       DW_AT_const_value indirect DW_FORM_data1 0x1
  0011dd:     20  = 0x28 (DW_TAG_enumerator)
  0011de:       DW_AT_name kCLOCK_ModeStop
  0011ee:       DW_AT_const_value indirect DW_FORM_data1 0x2
  0011f0:     0  null
  0011f1:   18  = 0x4 (DW_TAG_enumeration_type)
  0011f2:     DW_AT_sibling 0x140b
  0011f4:     DW_AT_name _clock_mux
  0011ff:     DW_AT_byte_size 0x4
  001200:     20  = 0x28 (DW_TAG_enumerator)
  001201:       DW_AT_name kCLOCK_Pll3SwMux
  001212:       DW_AT_const_value indirect DW_FORM_data4 0x8000200c
  001217:     20  = 0x28 (DW_TAG_enumerator)
  001218:       DW_AT_name kCLOCK_PeriphMux
  001229:       DW_AT_const_value indirect DW_FORM_data4 0x14003914
  00122e:     20  = 0x28 (DW_TAG_enumerator)
  00122f:       DW_AT_name kCLOCK_SemcAltMux
  001241:       DW_AT_const_value indirect DW_FORM_data4 0x80002714
  001246:     20  = 0x28 (DW_TAG_enumerator)
  001247:       DW_AT_name kCLOCK_SemcMux
  001256:       DW_AT_const_value indirect DW_FORM_data4 0x80002614
  00125b:     20  = 0x28 (DW_TAG_enumerator)
  00125c:       DW_AT_name kCLOCK_PrePeriphMux
  001270:       DW_AT_const_value indirect DW_FORM_data4 0x80007218
  001275:     20  = 0x28 (DW_TAG_enumerator)
  001276:       DW_AT_name kCLOCK_TraceMux
  001286:       DW_AT_const_value indirect DW_FORM_data4 0x80006e18
  00128b:     20  = 0x28 (DW_TAG_enumerator)
  00128c:       DW_AT_name kCLOCK_PeriphClk2Mux
  0012a1:       DW_AT_const_value indirect DW_FORM_data4 0x80006c18
  0012a6:     20  = 0x28 (DW_TAG_enumerator)
  0012a7:       DW_AT_name kCLOCK_LpspiMux
  0012b7:       DW_AT_const_value indirect DW_FORM_data4 0x80006418
  0012bc:     20  = 0x28 (DW_TAG_enumerator)
  0012bd:       DW_AT_name kCLOCK_FlexspiMux
  0012cf:       DW_AT_const_value indirect DW_FORM_data4 0x80007d1c
  0012d4:     20  = 0x28 (DW_TAG_enumerator)
  0012d5:       DW_AT_name kCLOCK_Usdhc2Mux
  0012e6:       DW_AT_const_value indirect DW_FORM_data4 0x8000311c
  0012eb:     20  = 0x28 (DW_TAG_enumerator)
  0012ec:       DW_AT_name kCLOCK_Usdhc1Mux
  0012fd:       DW_AT_const_value indirect DW_FORM_data4 0x8000301c
  001302:     20  = 0x28 (DW_TAG_enumerator)
  001303:       DW_AT_name kCLOCK_Sai3Mux
  001312:       DW_AT_const_value indirect DW_FORM_data4 0x80006e1c
  001317:     20  = 0x28 (DW_TAG_enumerator)
  001318:       DW_AT_name kCLOCK_Sai2Mux
  001327:       DW_AT_const_value indirect DW_FORM_data4 0x80006c1c
  00132c:     20  = 0x28 (DW_TAG_enumerator)
  00132d:       DW_AT_name kCLOCK_Sai1Mux
  00133c:       DW_AT_const_value indirect DW_FORM_data4 0x80006a1c
  001341:     20  = 0x28 (DW_TAG_enumerator)
  001342:       DW_AT_name kCLOCK_PerclkMux
  001353:       DW_AT_const_value indirect DW_FORM_data4 0x8000261c
  001358:     20  = 0x28 (DW_TAG_enumerator)
  001359:       DW_AT_name kCLOCK_Flexio2Mux
  00136b:       DW_AT_const_value indirect DW_FORM_data4 0x80007320
  001370:     20  = 0x28 (DW_TAG_enumerator)
  001371:       DW_AT_name kCLOCK_CanMux
  00137f:       DW_AT_const_value indirect DW_FORM_data4 0x80006820
  001384:     20  = 0x28 (DW_TAG_enumerator)
  001385:       DW_AT_name kCLOCK_UartMux
  001394:       DW_AT_const_value indirect DW_FORM_data4 0x80002624
  001399:     20  = 0x28 (DW_TAG_enumerator)
  00139a:       DW_AT_name kCLOCK_SpdifMux
  0013aa:       DW_AT_const_value indirect DW_FORM_data4 0x80007430
  0013af:     20  = 0x28 (DW_TAG_enumerator)
  0013b0:       DW_AT_name kCLOCK_Flexio1Mux
  0013c2:       DW_AT_const_value indirect DW_FORM_data4 0x80006730
  0013c7:     20  = 0x28 (DW_TAG_enumerator)
  0013c8:       DW_AT_name kCLOCK_Lpi2cMux
  0013d8:       DW_AT_const_value indirect DW_FORM_data4 0x80003238
  0013dd:     20  = 0x28 (DW_TAG_enumerator)
  0013de:       DW_AT_name kCLOCK_LcdifPreMux
  0013f1:       DW_AT_const_value indirect DW_FORM_data4 0x8000ef38
  0013f6:     20  = 0x28 (DW_TAG_enumerator)
  0013f7:       DW_AT_name kCLOCK_CsiMux
  001405:       DW_AT_const_value indirect DW_FORM_data4 0x8000693c
  00140a:     0  null
  00140b:   18  = 0x4 (DW_TAG_enumeration_type)
  00140c:     DW_AT_sibling 0x16ae
  00140e:     DW_AT_name _clock_div
  001419:     DW_AT_byte_size 0x4
  00141a:     20  = 0x28 (DW_TAG_enumerator)
  00141b:       DW_AT_name kCLOCK_ArmDiv
  001429:       DW_AT_const_value indirect DW_FORM_data4 0x4000e010
  00142e:     20  = 0x28 (DW_TAG_enumerator)
  00142f:       DW_AT_name kCLOCK_PeriphClk2Div
  001444:       DW_AT_const_value indirect DW_FORM_data4 0x8000fb14
  001449:     20  = 0x28 (DW_TAG_enumerator)
  00144a:       DW_AT_name kCLOCK_SemcDiv
  001459:       DW_AT_const_value indirect DW_FORM_data2 0xf014
  00145c:     20  = 0x28 (DW_TAG_enumerator)
  00145d:       DW_AT_name kCLOCK_AhbDiv
  00146b:       DW_AT_const_value indirect DW_FORM_data4 0x400ea14
  001470:     20  = 0x28 (DW_TAG_enumerator)
  001471:       DW_AT_name kCLOCK_IpgDiv
  00147f:       DW_AT_const_value indirect DW_FORM_data4 0x80006814
  001484:     20  = 0x28 (DW_TAG_enumerator)
  001485:       DW_AT_name kCLOCK_LpspiDiv
  001495:       DW_AT_const_value indirect DW_FORM_data4 0x8000fa18
  00149a:     20  = 0x28 (DW_TAG_enumerator)
  00149b:       DW_AT_name kCLOCK_LcdifDiv
  0014ab:       DW_AT_const_value indirect DW_FORM_data4 0x8000f718
  0014b0:     20  = 0x28 (DW_TAG_enumerator)
  0014b1:       DW_AT_name kCLOCK_FlexspiDiv
  0014c3:       DW_AT_const_value indirect DW_FORM_data4 0x8000f71c
  0014c8:     20  = 0x28 (DW_TAG_enumerator)
  0014c9:       DW_AT_name kCLOCK_PerclkDiv
  0014da:       DW_AT_const_value indirect DW_FORM_data4 0x8007e01c
  0014df:     20  = 0x28 (DW_TAG_enumerator)
  0014e0:       DW_AT_name kCLOCK_CanDiv
  0014ee:       DW_AT_const_value indirect DW_FORM_data4 0x8007e220
  0014f3:     20  = 0x28 (DW_TAG_enumerator)
  0014f4:       DW_AT_name kCLOCK_TraceDiv
  001504:       DW_AT_const_value indirect DW_FORM_data4 0x80007924
  001509:     20  = 0x28 (DW_TAG_enumerator)
  00150a:       DW_AT_name kCLOCK_Usdhc2Div
  00151b:       DW_AT_const_value indirect DW_FORM_data4 0x8000f024
  001520:     20  = 0x28 (DW_TAG_enumerator)
  001521:       DW_AT_name kCLOCK_Usdhc1Div
  001532:       DW_AT_const_value indirect DW_FORM_data4 0x8000eb24
  001537:     20  = 0x28 (DW_TAG_enumerator)
  001538:       DW_AT_name kCLOCK_UartDiv
  001547:       DW_AT_const_value indirect DW_FORM_data4 0x8007e024
  00154c:     20  = 0x28 (DW_TAG_enumerator)
  00154d:       DW_AT_name kCLOCK_Flexio2Div
  00155f:       DW_AT_const_value indirect DW_FORM_data4 0x8000f928
  001564:     20  = 0x28 (DW_TAG_enumerator)
  001565:       DW_AT_name kCLOCK_Sai3PreDiv
  001577:       DW_AT_const_value indirect DW_FORM_data4 0x8000f628
  00157c:     20  = 0x28 (DW_TAG_enumerator)
  00157d:       DW_AT_name kCLOCK_Sai3Div
  00158c:       DW_AT_const_value indirect DW_FORM_data4 0x8007f028
  001591:     20  = 0x28 (DW_TAG_enumerator)
  001592:       DW_AT_name kCLOCK_Flexio2PreDiv
  0015a7:       DW_AT_const_value indirect DW_FORM_data4 0x8000e928
  0015ac:     20  = 0x28 (DW_TAG_enumerator)
  0015ad:       DW_AT_name kCLOCK_Sai1PreDiv
  0015bf:       DW_AT_const_value indirect DW_FORM_data4 0x8000e628
  0015c4:     20  = 0x28 (DW_TAG_enumerator)
  0015c5:       DW_AT_name kCLOCK_Sai1Div
  0015d4:       DW_AT_const_value indirect DW_FORM_data4 0x8007e028
  0015d9:     20  = 0x28 (DW_TAG_enumerator)
  0015da:       DW_AT_name kCLOCK_Sai2PreDiv
  0015ec:       DW_AT_const_value indirect DW_FORM_data4 0x8000e62c
  0015f1:     20  = 0x28 (DW_TAG_enumerator)
  0015f2:       DW_AT_name kCLOCK_Sai2Div
  001601:       DW_AT_const_value indirect DW_FORM_data4 0x8007e02c
  001606:     20  = 0x28 (DW_TAG_enumerator)
  001607:       DW_AT_name kCLOCK_Spdif0PreDiv
  00161b:       DW_AT_const_value indirect DW_FORM_data4 0x8000f930
  001620:     20  = 0x28 (DW_TAG_enumerator)
  001621:       DW_AT_name kCLOCK_Spdif0Div
  001632:       DW_AT_const_value indirect DW_FORM_data4 0x8000f630
  001637:     20  = 0x28 (DW_TAG_enumerator)
  001638:       DW_AT_name kCLOCK_Flexio1PreDiv
  00164d:       DW_AT_const_value indirect DW_FORM_data4 0x8000ec30
  001652:     20  = 0x28 (DW_TAG_enumerator)
  001653:       DW_AT_name kCLOCK_Flexio1Div
  001665:       DW_AT_const_value indirect DW_FORM_data4 0x8000e930
  00166a:     20  = 0x28 (DW_TAG_enumerator)
  00166b:       DW_AT_name kCLOCK_Lpi2cDiv
  00167b:       DW_AT_const_value indirect DW_FORM_data4 0x8007f338
  001680:     20  = 0x28 (DW_TAG_enumerator)
  001681:       DW_AT_name kCLOCK_LcdifPreDiv
  001694:       DW_AT_const_value indirect DW_FORM_data4 0x8000ec38
  001699:     20  = 0x28 (DW_TAG_enumerator)
  00169a:       DW_AT_name kCLOCK_CsiDiv
  0016a8:       DW_AT_const_value indirect DW_FORM_data4 0x8000eb3c
  0016ad:     0  null
  0016ae:   18  = 0x4 (DW_TAG_enumeration_type)
  0016af:     DW_AT_sibling 0x1709
  0016b1:     DW_AT_name _clock_pll_bypass_clk_src
  0016cb:     DW_AT_byte_size 0x1
  0016cc:     20  = 0x28 (DW_TAG_enumerator)
  0016cd:       DW_AT_name kCLOCK_PllBypassClkSrc24M
  0016e7:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0016e9:     20  = 0x28 (DW_TAG_enumerator)
  0016ea:       DW_AT_name kCLOCK_PllBypassClkSrcClkPN
  001706:       DW_AT_const_value indirect DW_FORM_data1 0x1
  001708:     0  null
  001709:   41  = 0x13 (DW_TAG_structure_type)
  00170a:     DW_AT_sibling 0x1739
  00170c:     DW_AT_name _clock_arm_pll_config
  001722:     DW_AT_byte_size 0x4
  001723:     30  = 0xd (DW_TAG_member)
  001724:       DW_AT_name loopDivider
  001730:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001735:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001738:     0  null
  001739:   41  = 0x13 (DW_TAG_structure_type)
  00173a:     DW_AT_sibling 0x1769
  00173c:     DW_AT_name _clock_usb_pll_config
  001752:     DW_AT_byte_size 0x1
  001753:     30  = 0xd (DW_TAG_member)
  001754:       DW_AT_name loopDivider
  001760:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001765:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001768:     0  null
  001769:   41  = 0x13 (DW_TAG_structure_type)
  00176a:     DW_AT_sibling 0x17c1
  00176c:     DW_AT_name _clock_sys_pll_config
  001782:     DW_AT_byte_size 0xc
  001783:     30  = 0xd (DW_TAG_member)
  001784:       DW_AT_name loopDivider
  001790:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001795:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001798:     30  = 0xd (DW_TAG_member)
  001799:       DW_AT_name numerator
  0017a3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0017a8:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  0017ab:     30  = 0xd (DW_TAG_member)
  0017ac:       DW_AT_name denominator
  0017b8:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0017bd:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  0017c0:     0  null
  0017c1:   41  = 0x13 (DW_TAG_structure_type)
  0017c2:     DW_AT_sibling 0x1830
  0017c4:     DW_AT_name _clock_audio_pll_config
  0017dc:     DW_AT_byte_size 0xc
  0017dd:     30  = 0xd (DW_TAG_member)
  0017de:       DW_AT_name loopDivider
  0017ea:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0017ef:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0017f2:     30  = 0xd (DW_TAG_member)
  0017f3:       DW_AT_name postDivider
  0017ff:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001804:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 1 }
  001807:     30  = 0xd (DW_TAG_member)
  001808:       DW_AT_name numerator
  001812:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001817:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  00181a:     30  = 0xd (DW_TAG_member)
  00181b:       DW_AT_name denominator
  001827:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00182c:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00182f:     0  null
  001830:   41  = 0x13 (DW_TAG_structure_type)
  001831:     DW_AT_sibling 0x189f
  001833:     DW_AT_name _clock_video_pll_config
  00184b:     DW_AT_byte_size 0xc
  00184c:     30  = 0xd (DW_TAG_member)
  00184d:       DW_AT_name loopDivider
  001859:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00185e:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  001861:     30  = 0xd (DW_TAG_member)
  001862:       DW_AT_name postDivider
  00186e:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001873:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 1 }
  001876:     30  = 0xd (DW_TAG_member)
  001877:       DW_AT_name numerator
  001881:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  001886:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 4 }
  001889:     30  = 0xd (DW_TAG_member)
  00188a:       DW_AT_name denominator
  001896:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00189b:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 8 }
  00189e:     0  null
  00189f:   41  = 0x13 (DW_TAG_structure_type)
  0018a0:     DW_AT_sibling 0x1900
  0018a2:     DW_AT_name _clock_enet_pll_config
  0018b9:     DW_AT_byte_size 0x3
  0018ba:     30  = 0xd (DW_TAG_member)
  0018bb:       DW_AT_name enableClkOutput0
  0018cc:       DW_AT_type indirect DW_FORM_ref2 0xd2
  0018cf:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  0018d2:     30  = 0xd (DW_TAG_member)
  0018d3:       DW_AT_name enableClkOutput1
  0018e4:       DW_AT_type indirect DW_FORM_ref2 0xd2
  0018e7:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 1 }
  0018ea:     30  = 0xd (DW_TAG_member)
  0018eb:       DW_AT_name loopDivider
  0018f7:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0018fc:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  0018ff:     0  null
  001900:   0  null
  001901: 0  padding
  001902: 0  padding
  001903: 0  padding


** Section #155 '.rel.debug_info' (SHT_REL)
    Size   : 336 bytes (alignment 4)
    Symbol table #120 '.symtab'
    42 relocations applied to section #90 '.debug_info'


** Section #91 '.debug_pubnames' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 51 bytes

0x00000000:  Compilation unit (51 bytes) vsn 2:
0x00000006:    reference to offset __ARM_grp..debug_info$fsl_clock.h$.2_Xdra00_vxrXqTUBMU5_db0000
0x0000000a:    6404 bytes generated for unit
0x0000000e:      Offset 0x3ff (0x3ff)
0x00000012:        67 5f 78 74 61 6c 46 72 65 71 00       g_xtalFreq
0x0000001d:      Offset 0x412 (0x412)
0x00000021:        67 5f 72 74 63 58 74 61 6c 46 72 65    g_rtcXtalFre
0x0000002d:        71 00                                  q
0x0000002f:    End of list for compilation unit (zero offset)


** Section #156 '.rel.debug_pubnames' (SHT_REL)
    Size   : 8 bytes (alignment 4)
    Symbol table #120 '.symtab'
    1 relocations applied to section #91 '.debug_pubnames'


** Section #92 '__ARM_grp.fsl_common.h.2_Q5c500_U3Fl1Yi8c_f_650000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #93 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1732 bytes

  000000: include at line 0 - file 1
  000003: line 36 define _FSL_COMMON_H_ 
  000015: include at line 38 - file 2
  000018: end include
  000019: include at line 39 - file 3
  00001c: end include
  00001d: include at line 40 - file 4
  000020: end include
  000021: include at line 41 - file 5
  000024: end include
  000025: include at line 42 - file 6
  000028: end include
  000029: include at line 48 - file 7
  00002c: end include
  00002d: line 60 define MAKE_STATUS(group,code) ((((group)*100) + (code)))
  000062: line 63 define MAKE_VERSION(major,minor,bugfix) (((major) << 16) | ((minor) << 8) | (bugfix))
  0000b3: line 68 define FSL_COMMON_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))
  0000e7: line 72 define DEBUG_CONSOLE_DEVICE_TYPE_NONE 0U
  00010b: line 73 define DEBUG_CONSOLE_DEVICE_TYPE_UART 1U
  00012f: line 74 define DEBUG_CONSOLE_DEVICE_TYPE_LPUART 2U
  000155: line 75 define DEBUG_CONSOLE_DEVICE_TYPE_LPSCI 3U
  00017a: line 76 define DEBUG_CONSOLE_DEVICE_TYPE_USBCDC 4U
  0001a0: line 77 define DEBUG_CONSOLE_DEVICE_TYPE_FLEXCOMM 5U
  0001c8: line 78 define DEBUG_CONSOLE_DEVICE_TYPE_IUART 6U
  0001ed: line 79 define DEBUG_CONSOLE_DEVICE_TYPE_VUSART 7U
  000213: include at line 172 - file 8
  000217: end include
  000218: line 186 define FSL_DRIVER_TRANSFER_DOUBLE_WEAK_IRQ 1
  000241: line 192 define MIN(a,b) ((a) < (b) ? (a) : (b))
  000265: line 196 define MAX(a,b) ((a) > (b) ? (a) : (b))
  000289: line 202 define ARRAY_SIZE(x) (sizeof(x) / sizeof((x)[0]))
  0002b7: line 219 define USEC_TO_COUNT(us,clockFreqInHz) (uint64_t)((uint64_t)us * clockFreqInHz / 1000000U)
  00030e: line 221 define COUNT_TO_USEC(count,clockFreqInHz) (uint64_t)((uint64_t)count * 1000000U / clockFreqInHz)
  00036b: line 224 define MSEC_TO_COUNT(ms,clockFreqInHz) (uint64_t)((uint64_t)ms * clockFreqInHz / 1000U)
  0003bf: line 226 define COUNT_TO_MSEC(count,clockFreqInHz) (uint64_t)((uint64_t)count * 1000U / clockFreqInHz)
  000419: line 251 define SDK_ALIGN(var,alignbytes) __align(alignbytes) var
  00044e: line 254 define SDK_L1DCACHE_ALIGN(var) __align(FSL_FEATURE_L1DCACHE_LINESIZE_BYTE) var
  000499: line 283 define SDK_SIZEALIGN(var,alignbytes) ((unsigned int)((var) + ((alignbytes)-1)) & (unsigned int)(~(unsigned int)((alignbytes)-1)))
  000517: line 308 define AT_NONCACHEABLE_SECTION(var) __attribute__((section("NonCacheable"), zero_init)) var
  00056f: line 309 define AT_NONCACHEABLE_SECTION_ALIGN(var,alignbytes) __attribute__((section("NonCacheable"), zero_init)) __align(alignbytes) var
  0005ec: line 311 define AT_NONCACHEABLE_SECTION_INIT(var) __attribute__((section("NonCacheable.init"))) var
  000643: line 312 define AT_NONCACHEABLE_SECTION_ALIGN_INIT(var,alignbytes) __attribute__((section("NonCacheable.init"))) __align(alignbytes) var
  0006bf: end include
  0006c0: end of translation unit


** Section #94 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 260 bytes

  000000: Header:
    length 256 (not including this field)
    version 3
    prologue length 246
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\libraries\drivers\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 64 72 69 76 65 72 73 5c 00
  000034:  directory "C:\Keil_v5\ARM\ARMCC\Bin\..\include\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 41 52 4d 43 43 5c 42 69 6e 5c 2e 2e 5c 69 6e 63 6c 75 64 65 5c 00
  000059:  directory "C:\Keil_v5\ARM\PACK\NXP\MIMXRT1052_DFP\10.0.1\": 43 3a 5c 4b 65 69 6c 5f 76 35 5c 41 52 4d 5c 50 41 43 4b 5c 4e 58 50 5c 4d 49 4d 58 52 54 31 30 35 32 5f 44 46 50 5c 31 30 2e 30 2e 31 5c 00
  000088:  directory ""                 : 00
  000089:  file "fsl_common.h": dir 1 time 0x0 length 0: 66 73 6c 5f 63 6f 6d 6d 6f 6e 2e 68 00 01 00 00
  000099:  file "assert.h": dir 2 time 0x0 length 0: 61 73 73 65 72 74 2e 68 00 02 00 00
  0000a5:  file "stdbool.h": dir 2 time 0x0 length 0: 73 74 64 62 6f 6f 6c 2e 68 00 02 00 00
  0000b2:  file "stdint.h": dir 2 time 0x0 length 0: 73 74 64 69 6e 74 2e 68 00 02 00 00
  0000be:  file "string.h": dir 2 time 0x0 length 0: 73 74 72 69 6e 67 2e 68 00 02 00 00
  0000ca:  file "stdlib.h": dir 2 time 0x0 length 0: 73 74 64 6c 69 62 2e 68 00 02 00 00
  0000d6:  file "fsl_device_registers.h": dir 3 time 0x0 length 0: 66 73 6c 5f 64 65 76 69 63 65 5f 72 65 67 69 73 74 65 72 73 2e 68 00 03 00 00
  0000f0:  file "fsl_clock.h": dir 1 time 0x0 length 0: 66 73 6c 5f 63 6c 6f 63 6b 2e 68 00 01 00 00
  0000ff:  file ""                      : 00
  000100:  DW_LNS_negate_stmt           : 06
  000101:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\libraries\drivers\fsl_common.h:1.0 [


** Section #95 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 2168 bytes

  000000: Header:
    size 0x874 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\libraries\drivers\fsl_common.h
  000031:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000078:   DW_AT_language DW_LANG_C99
  00007a:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000cb:   DW_AT_macro_info 0x0
  0000cf:   DW_AT_stmt_list 0x0
  0000d3:   18  = 0x4 (DW_TAG_enumeration_type)
  0000d4:     DW_AT_sibling 0x6e3
  0000d6:     DW_AT_name _status_groups
  0000e5:     DW_AT_byte_size 0x1
  0000e6:     20  = 0x28 (DW_TAG_enumerator)
  0000e7:       DW_AT_name kStatusGroup_Generic
  0000fc:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0000fe:     20  = 0x28 (DW_TAG_enumerator)
  0000ff:       DW_AT_name kStatusGroup_FLASH
  000112:       DW_AT_const_value indirect DW_FORM_data1 0x1
  000114:     20  = 0x28 (DW_TAG_enumerator)
  000115:       DW_AT_name kStatusGroup_LPSPI
  000128:       DW_AT_const_value indirect DW_FORM_data1 0x4
  00012a:     20  = 0x28 (DW_TAG_enumerator)
  00012b:       DW_AT_name kStatusGroup_FLEXIO_SPI
  000143:       DW_AT_const_value indirect DW_FORM_data1 0x5
  000145:     20  = 0x28 (DW_TAG_enumerator)
  000146:       DW_AT_name kStatusGroup_DSPI
  000158:       DW_AT_const_value indirect DW_FORM_data1 0x6
  00015a:     20  = 0x28 (DW_TAG_enumerator)
  00015b:       DW_AT_name kStatusGroup_FLEXIO_UART
  000174:       DW_AT_const_value indirect DW_FORM_data1 0x7
  000176:     20  = 0x28 (DW_TAG_enumerator)
  000177:       DW_AT_name kStatusGroup_FLEXIO_I2C
  00018f:       DW_AT_const_value indirect DW_FORM_data1 0x8
  000191:     20  = 0x28 (DW_TAG_enumerator)
  000192:       DW_AT_name kStatusGroup_LPI2C
  0001a5:       DW_AT_const_value indirect DW_FORM_data1 0x9
  0001a7:     20  = 0x28 (DW_TAG_enumerator)
  0001a8:       DW_AT_name kStatusGroup_UART
  0001ba:       DW_AT_const_value indirect DW_FORM_data1 0xa
  0001bc:     20  = 0x28 (DW_TAG_enumerator)
  0001bd:       DW_AT_name kStatusGroup_I2C
  0001ce:       DW_AT_const_value indirect DW_FORM_data1 0xb
  0001d0:     20  = 0x28 (DW_TAG_enumerator)
  0001d1:       DW_AT_name kStatusGroup_LPSCI
  0001e4:       DW_AT_const_value indirect DW_FORM_data1 0xc
  0001e6:     20  = 0x28 (DW_TAG_enumerator)
  0001e7:       DW_AT_name kStatusGroup_LPUART
  0001fb:       DW_AT_const_value indirect DW_FORM_data1 0xd
  0001fd:     20  = 0x28 (DW_TAG_enumerator)
  0001fe:       DW_AT_name kStatusGroup_SPI
  00020f:       DW_AT_const_value indirect DW_FORM_data1 0xe
  000211:     20  = 0x28 (DW_TAG_enumerator)
  000212:       DW_AT_name kStatusGroup_XRDC
  000224:       DW_AT_const_value indirect DW_FORM_data1 0xf
  000226:     20  = 0x28 (DW_TAG_enumerator)
  000227:       DW_AT_name kStatusGroup_SEMA42
  00023b:       DW_AT_const_value indirect DW_FORM_data1 0x10
  00023d:     20  = 0x28 (DW_TAG_enumerator)
  00023e:       DW_AT_name kStatusGroup_SDHC
  000250:       DW_AT_const_value indirect DW_FORM_data1 0x11
  000252:     20  = 0x28 (DW_TAG_enumerator)
  000253:       DW_AT_name kStatusGroup_SDMMC
  000266:       DW_AT_const_value indirect DW_FORM_data1 0x12
  000268:     20  = 0x28 (DW_TAG_enumerator)
  000269:       DW_AT_name kStatusGroup_SAI
  00027a:       DW_AT_const_value indirect DW_FORM_data1 0x13
  00027c:     20  = 0x28 (DW_TAG_enumerator)
  00027d:       DW_AT_name kStatusGroup_MCG
  00028e:       DW_AT_const_value indirect DW_FORM_data1 0x14
  000290:     20  = 0x28 (DW_TAG_enumerator)
  000291:       DW_AT_name kStatusGroup_SCG
  0002a2:       DW_AT_const_value indirect DW_FORM_data1 0x15
  0002a4:     20  = 0x28 (DW_TAG_enumerator)
  0002a5:       DW_AT_name kStatusGroup_SDSPI
  0002b8:       DW_AT_const_value indirect DW_FORM_data1 0x16
  0002ba:     20  = 0x28 (DW_TAG_enumerator)
  0002bb:       DW_AT_name kStatusGroup_FLEXIO_I2S
  0002d3:       DW_AT_const_value indirect DW_FORM_data1 0x17
  0002d5:     20  = 0x28 (DW_TAG_enumerator)
  0002d6:       DW_AT_name kStatusGroup_FLEXIO_MCULCD
  0002f1:       DW_AT_const_value indirect DW_FORM_data1 0x18
  0002f3:     20  = 0x28 (DW_TAG_enumerator)
  0002f4:       DW_AT_name kStatusGroup_FLASHIAP
  00030a:       DW_AT_const_value indirect DW_FORM_data1 0x19
  00030c:     20  = 0x28 (DW_TAG_enumerator)
  00030d:       DW_AT_name kStatusGroup_FLEXCOMM_I2C
  000327:       DW_AT_const_value indirect DW_FORM_data1 0x1a
  000329:     20  = 0x28 (DW_TAG_enumerator)
  00032a:       DW_AT_name kStatusGroup_I2S
  00033b:       DW_AT_const_value indirect DW_FORM_data1 0x1b
  00033d:     20  = 0x28 (DW_TAG_enumerator)
  00033e:       DW_AT_name kStatusGroup_IUART
  000351:       DW_AT_const_value indirect DW_FORM_data1 0x1c
  000353:     20  = 0x28 (DW_TAG_enumerator)
  000354:       DW_AT_name kStatusGroup_CSI
  000365:       DW_AT_const_value indirect DW_FORM_data1 0x1d
  000367:     20  = 0x28 (DW_TAG_enumerator)
  000368:       DW_AT_name kStatusGroup_MIPI_DSI
  00037e:       DW_AT_const_value indirect DW_FORM_data1 0x1e
  000380:     20  = 0x28 (DW_TAG_enumerator)
  000381:       DW_AT_name kStatusGroup_SDRAMC
  000395:       DW_AT_const_value indirect DW_FORM_data1 0x23
  000397:     20  = 0x28 (DW_TAG_enumerator)
  000398:       DW_AT_name kStatusGroup_POWER
  0003ab:       DW_AT_const_value indirect DW_FORM_data1 0x27
  0003ad:     20  = 0x28 (DW_TAG_enumerator)
  0003ae:       DW_AT_name kStatusGroup_ENET
  0003c0:       DW_AT_const_value indirect DW_FORM_data1 0x28
  0003c2:     20  = 0x28 (DW_TAG_enumerator)
  0003c3:       DW_AT_name kStatusGroup_PHY
  0003d4:       DW_AT_const_value indirect DW_FORM_data1 0x29
  0003d6:     20  = 0x28 (DW_TAG_enumerator)
  0003d7:       DW_AT_name kStatusGroup_TRGMUX
  0003eb:       DW_AT_const_value indirect DW_FORM_data1 0x2a
  0003ed:     20  = 0x28 (DW_TAG_enumerator)
  0003ee:       DW_AT_name kStatusGroup_SMARTCARD
  000405:       DW_AT_const_value indirect DW_FORM_data1 0x2b
  000407:     20  = 0x28 (DW_TAG_enumerator)
  000408:       DW_AT_name kStatusGroup_LMEM
  00041a:       DW_AT_const_value indirect DW_FORM_data1 0x2c
  00041c:     20  = 0x28 (DW_TAG_enumerator)
  00041d:       DW_AT_name kStatusGroup_QSPI
  00042f:       DW_AT_const_value indirect DW_FORM_data1 0x2d
  000431:     20  = 0x28 (DW_TAG_enumerator)
  000432:       DW_AT_name kStatusGroup_DMA
  000443:       DW_AT_const_value indirect DW_FORM_data1 0x32
  000445:     20  = 0x28 (DW_TAG_enumerator)
  000446:       DW_AT_name kStatusGroup_EDMA
  000458:       DW_AT_const_value indirect DW_FORM_data1 0x33
  00045a:     20  = 0x28 (DW_TAG_enumerator)
  00045b:       DW_AT_name kStatusGroup_DMAMGR
  00046f:       DW_AT_const_value indirect DW_FORM_data1 0x34
  000471:     20  = 0x28 (DW_TAG_enumerator)
  000472:       DW_AT_name kStatusGroup_FLEXCAN
  000487:       DW_AT_const_value indirect DW_FORM_data1 0x35
  000489:     20  = 0x28 (DW_TAG_enumerator)
  00048a:       DW_AT_name kStatusGroup_LTC
  00049b:       DW_AT_const_value indirect DW_FORM_data1 0x36
  00049d:     20  = 0x28 (DW_TAG_enumerator)
  00049e:       DW_AT_name kStatusGroup_FLEXIO_CAMERA
  0004b9:       DW_AT_const_value indirect DW_FORM_data1 0x37
  0004bb:     20  = 0x28 (DW_TAG_enumerator)
  0004bc:       DW_AT_name kStatusGroup_LPC_SPI
  0004d1:       DW_AT_const_value indirect DW_FORM_data1 0x38
  0004d3:     20  = 0x28 (DW_TAG_enumerator)
  0004d4:       DW_AT_name kStatusGroup_LPC_USART
  0004eb:       DW_AT_const_value indirect DW_FORM_data1 0x39
  0004ed:     20  = 0x28 (DW_TAG_enumerator)
  0004ee:       DW_AT_name kStatusGroup_DMIC
  000500:       DW_AT_const_value indirect DW_FORM_data1 0x3a
  000502:     20  = 0x28 (DW_TAG_enumerator)
  000503:       DW_AT_name kStatusGroup_SDIF
  000515:       DW_AT_const_value indirect DW_FORM_data1 0x3b
  000517:     20  = 0x28 (DW_TAG_enumerator)
  000518:       DW_AT_name kStatusGroup_SPIFI
  00052b:       DW_AT_const_value indirect DW_FORM_data1 0x3c
  00052d:     20  = 0x28 (DW_TAG_enumerator)
  00052e:       DW_AT_name kStatusGroup_OTP
  00053f:       DW_AT_const_value indirect DW_FORM_data1 0x3d
  000541:     20  = 0x28 (DW_TAG_enumerator)
  000542:       DW_AT_name kStatusGroup_MCAN
  000554:       DW_AT_const_value indirect DW_FORM_data1 0x3e
  000556:     20  = 0x28 (DW_TAG_enumerator)
  000557:       DW_AT_name kStatusGroup_CAAM
  000569:       DW_AT_const_value indirect DW_FORM_data1 0x3f
  00056b:     20  = 0x28 (DW_TAG_enumerator)
  00056c:       DW_AT_name kStatusGroup_ECSPI
  00057f:       DW_AT_const_value indirect DW_FORM_data1 0x40
  000581:     20  = 0x28 (DW_TAG_enumerator)
  000582:       DW_AT_name kStatusGroup_USDHC
  000595:       DW_AT_const_value indirect DW_FORM_data1 0x41
  000597:     20  = 0x28 (DW_TAG_enumerator)
  000598:       DW_AT_name kStatusGroup_LPC_I2C
  0005ad:       DW_AT_const_value indirect DW_FORM_data1 0x42
  0005af:     20  = 0x28 (DW_TAG_enumerator)
  0005b0:       DW_AT_name kStatusGroup_DCP
  0005c1:       DW_AT_const_value indirect DW_FORM_data1 0x43
  0005c3:     20  = 0x28 (DW_TAG_enumerator)
  0005c4:       DW_AT_name kStatusGroup_MSCAN
  0005d7:       DW_AT_const_value indirect DW_FORM_data1 0x44
  0005d9:     20  = 0x28 (DW_TAG_enumerator)
  0005da:       DW_AT_name kStatusGroup_ESAI
  0005ec:       DW_AT_const_value indirect DW_FORM_data1 0x45
  0005ee:     20  = 0x28 (DW_TAG_enumerator)
  0005ef:       DW_AT_name kStatusGroup_FLEXSPI
  000604:       DW_AT_const_value indirect DW_FORM_data1 0x46
  000606:     20  = 0x28 (DW_TAG_enumerator)
  000607:       DW_AT_name kStatusGroup_MMDC
  000619:       DW_AT_const_value indirect DW_FORM_data1 0x47
  00061b:     20  = 0x28 (DW_TAG_enumerator)
  00061c:       DW_AT_name kStatusGroup_MICFIL
  000630:       DW_AT_const_value indirect DW_FORM_data1 0x48
  000632:     20  = 0x28 (DW_TAG_enumerator)
  000633:       DW_AT_name kStatusGroup_SDMA
  000645:       DW_AT_const_value indirect DW_FORM_data1 0x49
  000647:     20  = 0x28 (DW_TAG_enumerator)
  000648:       DW_AT_name kStatusGroup_ICS
  000659:       DW_AT_const_value indirect DW_FORM_data1 0x4a
  00065b:     20  = 0x28 (DW_TAG_enumerator)
  00065c:       DW_AT_name kStatusGroup_SPDIF
  00066f:       DW_AT_const_value indirect DW_FORM_data1 0x4b
  000671:     20  = 0x28 (DW_TAG_enumerator)
  000672:       DW_AT_name kStatusGroup_NOTIFIER
  000688:       DW_AT_const_value indirect DW_FORM_data1 0x62
  00068a:     20  = 0x28 (DW_TAG_enumerator)
  00068b:       DW_AT_name kStatusGroup_DebugConsole
  0006a5:       DW_AT_const_value indirect DW_FORM_data1 0x63
  0006a7:     20  = 0x28 (DW_TAG_enumerator)
  0006a8:       DW_AT_name kStatusGroup_SEMC
  0006ba:       DW_AT_const_value indirect DW_FORM_data1 0x64
  0006bc:     20  = 0x28 (DW_TAG_enumerator)
  0006bd:       DW_AT_name kStatusGroup_ApplicationRangeStart
  0006e0:       DW_AT_const_value indirect DW_FORM_data1 0x65
  0006e2:     0  null
  0006e3:   18  = 0x4 (DW_TAG_enumeration_type)
  0006e4:     DW_AT_sibling 0x793
  0006e6:     DW_AT_name _generic_status
  0006f6:     DW_AT_byte_size 0x1
  0006f7:     20  = 0x28 (DW_TAG_enumerator)
  0006f8:       DW_AT_name kStatus_Success
  000708:       DW_AT_const_value indirect DW_FORM_data1 0x0
  00070a:     20  = 0x28 (DW_TAG_enumerator)
  00070b:       DW_AT_name kStatus_Fail
  000718:       DW_AT_const_value indirect DW_FORM_data1 0x1
  00071a:     20  = 0x28 (DW_TAG_enumerator)
  00071b:       DW_AT_name kStatus_ReadOnly
  00072c:       DW_AT_const_value indirect DW_FORM_data1 0x2
  00072e:     20  = 0x28 (DW_TAG_enumerator)
  00072f:       DW_AT_name kStatus_OutOfRange
  000742:       DW_AT_const_value indirect DW_FORM_data1 0x3
  000744:     20  = 0x28 (DW_TAG_enumerator)
  000745:       DW_AT_name kStatus_InvalidArgument
  00075d:       DW_AT_const_value indirect DW_FORM_data1 0x4
  00075f:     20  = 0x28 (DW_TAG_enumerator)
  000760:       DW_AT_name kStatus_Timeout
  000770:       DW_AT_const_value indirect DW_FORM_data1 0x5
  000772:     20  = 0x28 (DW_TAG_enumerator)
  000773:       DW_AT_name kStatus_NoTransferInProgress
  000790:       DW_AT_const_value indirect DW_FORM_data1 0x6
  000792:     0  null
  000793:   80  = 0x16 (DW_TAG_typedef)
  000794:     DW_AT_name status_t
  00079d:     DW_AT_type indirect DW_FORM_ref_addr 0x11c+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0007a2:     DW_AT_decl_file 0x1
  0007a3:     DW_AT_decl_line 0xa6
  0007a5:     DW_AT_decl_column 0x11
  0007a6:   59  = 0x2e (DW_TAG_subprogram)
  0007a7:     DW_AT_sibling 0x7da
  0007a9:     DW_AT_decl_file 0x1
  0007aa:     DW_AT_decl_line 0x173
  0007ac:     DW_AT_decl_column 0x1c
  0007ad:     DW_AT_name EnableIRQ
  0007b7:     DW_AT_external 0x0
  0007b8:     DW_AT_type indirect DW_FORM_ref2 0x793
  0007bb:     36  = 0x5 (DW_TAG_formal_parameter)
  0007bc:       DW_AT_type indirect DW_FORM_ref_addr 0xc01+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  0007c1:       DW_AT_name interrupt
  0007cb:     97  = 0x34 (DW_TAG_variable)
  0007cc:       DW_AT_name __result
  0007d5:       DW_AT_type indirect DW_FORM_ref2 0x793
  0007d8:       DW_AT_artificial 0x1
  0007d9:     0  null
  0007da:   59  = 0x2e (DW_TAG_subprogram)
  0007db:     DW_AT_sibling 0x80f
  0007dd:     DW_AT_decl_file 0x1
  0007de:     DW_AT_decl_line 0x199
  0007e0:     DW_AT_decl_column 0x1c
  0007e1:     DW_AT_name DisableIRQ
  0007ec:     DW_AT_external 0x0
  0007ed:     DW_AT_type indirect DW_FORM_ref2 0x793
  0007f0:     36  = 0x5 (DW_TAG_formal_parameter)
  0007f1:       DW_AT_type indirect DW_FORM_ref_addr 0xc01+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  0007f6:       DW_AT_name interrupt
  000800:     97  = 0x34 (DW_TAG_variable)
  000801:       DW_AT_name __result
  00080a:       DW_AT_type indirect DW_FORM_ref2 0x793
  00080d:       DW_AT_artificial 0x1
  00080e:     0  null
  00080f:   59  = 0x2e (DW_TAG_subprogram)
  000810:     DW_AT_sibling 0x84f
  000812:     DW_AT_decl_file 0x1
  000813:     DW_AT_decl_line 0x1b7
  000815:     DW_AT_decl_column 0x1c
  000816:     DW_AT_name DisableGlobalIRQ
  000827:     DW_AT_external 0x0
  000828:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00082d:     97  = 0x34 (DW_TAG_variable)
  00082e:       DW_AT_name __result
  000837:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00083c:       DW_AT_artificial 0x1
  00083d:     92  = 0x34 (DW_TAG_variable)
  00083e:       DW_AT_name regPrimask
  000849:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00084e:     0  null
  00084f:   60  = 0x2e (DW_TAG_subprogram)
  000850:     DW_AT_sibling 0x876
  000852:     DW_AT_decl_file 0x1
  000853:     DW_AT_decl_line 0x1d2
  000855:     DW_AT_decl_column 0x18
  000856:     DW_AT_name EnableGlobalIRQ
  000866:     DW_AT_external 0x0
  000867:     36  = 0x5 (DW_TAG_formal_parameter)
  000868:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00086d:       DW_AT_name primask
  000875:     0  null
  000876:   0  null
  000877: 0  padding


** Section #157 '.rel.debug_info' (SHT_REL)
    Size   : 80 bytes (alignment 4)
    Symbol table #120 '.symtab'
    10 relocations applied to section #95 '.debug_info'


** Section #96 '__ARM_grp.fsl_iomuxc.h.2_cSH500_cuY47pVVkHc_i50000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #97 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 67236 bytes

  000000: include at line 0 - file 1
  000003: line 36 define _FSL_IOMUXC_H_ 
  000015: include at line 38 - file 2
  000018: end include
  000019: line 54 define FSL_IOMUXC_DRIVER_VERSION (MAKE_VERSION(2, 0, 0))
  00004d: line 60 define IOMUXC_SNVS_WAKEUP_GPIO5_IO00 0x400A8000U, 0x5U, 0, 0, 0x400A8018U
  000092: line 61 define IOMUXC_SNVS_WAKEUP_NMI_GLUE_NMI 0x400A8000U, 0x7U, 0, 0, 0x400A8018U
  0000d9: line 63 define IOMUXC_SNVS_PMIC_ON_REQ_SNVS_LP_PMIC_ON_REQ 0x400A8004U, 0x0U, 0, 0, 0x400A801CU
  00012c: line 64 define IOMUXC_SNVS_PMIC_ON_REQ_GPIO5_IO01 0x400A8004U, 0x5U, 0, 0, 0x400A801CU
  000176: line 66 define IOMUXC_SNVS_PMIC_STBY_REQ_CCM_PMIC_VSTBY_REQ 0x400A8008U, 0x0U, 0, 0, 0x400A8020U
  0001ca: line 67 define IOMUXC_SNVS_PMIC_STBY_REQ_GPIO5_IO02 0x400A8008U, 0x5U, 0, 0, 0x400A8020U
  000216: line 69 define IOMUXC_SNVS_TEST_MODE 0, 0, 0, 0, 0x400A800CU
  000246: line 71 define IOMUXC_SNVS_POR_B 0, 0, 0, 0, 0x400A8010U
  000272: line 73 define IOMUXC_SNVS_ONOFF 0, 0, 0, 0, 0x400A8014U
  00029e: line 75 define IOMUXC_GPIO_EMC_00_SEMC_DATA00 0x401F8014U, 0x0U, 0, 0, 0x401F8204U
  0002e4: line 76 define IOMUXC_GPIO_EMC_00_FLEXPWM4_PWMA00 0x401F8014U, 0x1U, 0x401F8494U, 0x0U, 0x401F8204U
  00033b: line 77 define IOMUXC_GPIO_EMC_00_LPSPI2_SCK 0x401F8014U, 0x2U, 0x401F8500U, 0x1U, 0x401F8204U
  00038d: line 78 define IOMUXC_GPIO_EMC_00_XBAR1_XBAR_IN02 0x401F8014U, 0x3U, 0x401F860CU, 0x0U, 0x401F8204U
  0003e4: line 79 define IOMUXC_GPIO_EMC_00_FLEXIO1_FLEXIO00 0x401F8014U, 0x4U, 0, 0, 0x401F8204U
  00042f: line 80 define IOMUXC_GPIO_EMC_00_GPIO4_IO00 0x401F8014U, 0x5U, 0, 0, 0x401F8204U
  000474: line 81 define IOMUXC_GPIO_EMC_00_JTAG_DONE 0x401F8014U, 0x7U, 0, 0, 0x401F8204U
  0004b8: line 83 define IOMUXC_GPIO_EMC_01_SEMC_DATA01 0x401F8018U, 0x0U, 0, 0, 0x401F8208U
  0004fe: line 84 define IOMUXC_GPIO_EMC_01_FLEXPWM4_PWMB00 0x401F8018U, 0x1U, 0, 0, 0x401F8208U
  000548: line 85 define IOMUXC_GPIO_EMC_01_LPSPI2_PCS0 0x401F8018U, 0x2U, 0x401F84FCU, 0x1U, 0x401F8208U
  00059b: line 86 define IOMUXC_GPIO_EMC_01_XBAR1_IN03 0x401F8018U, 0x3U, 0x401F8610U, 0x0U, 0x401F8208U
  0005ed: line 87 define IOMUXC_GPIO_EMC_01_FLEXIO1_FLEXIO01 0x401F8018U, 0x4U, 0, 0, 0x401F8208U
  000638: line 88 define IOMUXC_GPIO_EMC_01_GPIO4_IO01 0x401F8018U, 0x5U, 0, 0, 0x401F8208U
  00067d: line 89 define IOMUXC_GPIO_EMC_01_JTAG_DE_B 0x401F8018U, 0x7U, 0, 0, 0x401F8208U
  0006c1: line 91 define IOMUXC_GPIO_EMC_02_SEMC_DATA02 0x401F801CU, 0x0U, 0, 0, 0x401F820CU
  000707: line 92 define IOMUXC_GPIO_EMC_02_FLEXPWM4_PWMA01 0x401F801CU, 0x1U, 0x401F8498U, 0x0U, 0x401F820CU
  00075e: line 93 define IOMUXC_GPIO_EMC_02_LPSPI2_SDO 0x401F801CU, 0x2U, 0x401F8508U, 0x1U, 0x401F820CU
  0007b0: line 94 define IOMUXC_GPIO_EMC_02_XBAR1_INOUT04 0x401F801CU, 0x3U, 0x401F8614U, 0x0U, 0x401F820CU
  000805: line 95 define IOMUXC_GPIO_EMC_02_FLEXIO1_FLEXIO02 0x401F801CU, 0x4U, 0, 0, 0x401F820CU
  000850: line 96 define IOMUXC_GPIO_EMC_02_GPIO4_IO02 0x401F801CU, 0x5U, 0, 0, 0x401F820CU
  000895: line 97 define IOMUXC_GPIO_EMC_02_JTAG_FAIL 0x401F801CU, 0x7U, 0, 0, 0x401F820CU
  0008d9: line 99 define IOMUXC_GPIO_EMC_03_SEMC_DATA03 0x401F8020U, 0x0U, 0, 0, 0x401F8210U
  00091f: line 100 define IOMUXC_GPIO_EMC_03_FLEXPWM4_PWMB01 0x401F8020U, 0x1U, 0, 0, 0x401F8210U
  000969: line 101 define IOMUXC_GPIO_EMC_03_LPSPI2_SDI 0x401F8020U, 0x2U, 0x401F8504U, 0x1U, 0x401F8210U
  0009bb: line 102 define IOMUXC_GPIO_EMC_03_XBAR1_INOUT05 0x401F8020U, 0x3U, 0x401F8618U, 0x0U, 0x401F8210U
  000a10: line 103 define IOMUXC_GPIO_EMC_03_FLEXIO1_FLEXIO03 0x401F8020U, 0x4U, 0, 0, 0x401F8210U
  000a5b: line 104 define IOMUXC_GPIO_EMC_03_GPIO4_IO03 0x401F8020U, 0x5U, 0, 0, 0x401F8210U
  000aa0: line 105 define IOMUXC_GPIO_EMC_03_JTAG_ACTIVE 0x401F8020U, 0x7U, 0, 0, 0x401F8210U
  000ae6: line 107 define IOMUXC_GPIO_EMC_04_SEMC_DATA04 0x401F8024U, 0x0U, 0, 0, 0x401F8214U
  000b2c: line 108 define IOMUXC_GPIO_EMC_04_FLEXPWM4_PWMA02 0x401F8024U, 0x1U, 0x401F849CU, 0x0U, 0x401F8214U
  000b83: line 109 define IOMUXC_GPIO_EMC_04_SAI2_TX_DATA 0x401F8024U, 0x2U, 0, 0, 0x401F8214U
  000bca: line 110 define IOMUXC_GPIO_EMC_04_XBAR1_INOUT06 0x401F8024U, 0x3U, 0x401F861CU, 0x0U, 0x401F8214U
  000c1f: line 111 define IOMUXC_GPIO_EMC_04_FLEXIO1_FLEXIO04 0x401F8024U, 0x4U, 0, 0, 0x401F8214U
  000c6a: line 112 define IOMUXC_GPIO_EMC_04_GPIO4_IO04 0x401F8024U, 0x5U, 0, 0, 0x401F8214U
  000caf: line 114 define IOMUXC_GPIO_EMC_05_SEMC_DATA05 0x401F8028U, 0x0U, 0, 0, 0x401F8218U
  000cf5: line 115 define IOMUXC_GPIO_EMC_05_FLEXPWM4_PWMB02 0x401F8028U, 0x1U, 0, 0, 0x401F8218U
  000d3f: line 116 define IOMUXC_GPIO_EMC_05_SAI2_TX_SYNC 0x401F8028U, 0x2U, 0x401F85C4U, 0x0U, 0x401F8218U
  000d93: line 117 define IOMUXC_GPIO_EMC_05_XBAR1_INOUT07 0x401F8028U, 0x3U, 0x401F8620U, 0x0U, 0x401F8218U
  000de8: line 118 define IOMUXC_GPIO_EMC_05_FLEXIO1_FLEXIO05 0x401F8028U, 0x4U, 0, 0, 0x401F8218U
  000e33: line 119 define IOMUXC_GPIO_EMC_05_GPIO4_IO05 0x401F8028U, 0x5U, 0, 0, 0x401F8218U
  000e78: line 121 define IOMUXC_GPIO_EMC_06_SEMC_DATA06 0x401F802CU, 0x0U, 0, 0, 0x401F821CU
  000ebe: line 122 define IOMUXC_GPIO_EMC_06_FLEXPWM2_PWMA00 0x401F802CU, 0x1U, 0x401F8478U, 0x0U, 0x401F821CU
  000f15: line 123 define IOMUXC_GPIO_EMC_06_SAI2_TX_BCLK 0x401F802CU, 0x2U, 0x401F85C0U, 0x0U, 0x401F821CU
  000f69: line 124 define IOMUXC_GPIO_EMC_06_XBAR1_INOUT08 0x401F802CU, 0x3U, 0x401F8624U, 0x0U, 0x401F821CU
  000fbe: line 125 define IOMUXC_GPIO_EMC_06_FLEXIO1_FLEXIO06 0x401F802CU, 0x4U, 0, 0, 0x401F821CU
  001009: line 126 define IOMUXC_GPIO_EMC_06_GPIO4_IO06 0x401F802CU, 0x5U, 0, 0, 0x401F821CU
  00104e: line 128 define IOMUXC_GPIO_EMC_07_SEMC_DATA07 0x401F8030U, 0x0U, 0, 0, 0x401F8220U
  001095: line 129 define IOMUXC_GPIO_EMC_07_FLEXPWM2_PWMB00 0x401F8030U, 0x1U, 0x401F8488U, 0x0U, 0x401F8220U
  0010ed: line 130 define IOMUXC_GPIO_EMC_07_SAI2_MCLK 0x401F8030U, 0x2U, 0x401F85B0U, 0x0U, 0x401F8220U
  00113f: line 131 define IOMUXC_GPIO_EMC_07_XBAR1_INOUT09 0x401F8030U, 0x3U, 0x401F8628U, 0x0U, 0x401F8220U
  001195: line 132 define IOMUXC_GPIO_EMC_07_FLEXIO1_FLEXIO07 0x401F8030U, 0x4U, 0, 0, 0x401F8220U
  0011e1: line 133 define IOMUXC_GPIO_EMC_07_GPIO4_IO07 0x401F8030U, 0x5U, 0, 0, 0x401F8220U
  001227: line 135 define IOMUXC_GPIO_EMC_08_SEMC_DM00 0x401F8034U, 0x0U, 0, 0, 0x401F8224U
  00126c: line 136 define IOMUXC_GPIO_EMC_08_FLEXPWM2_PWMA01 0x401F8034U, 0x1U, 0x401F847CU, 0x0U, 0x401F8224U
  0012c4: line 137 define IOMUXC_GPIO_EMC_08_SAI2_RX_DATA 0x401F8034U, 0x2U, 0x401F85B8U, 0x0U, 0x401F8224U
  001319: line 138 define IOMUXC_GPIO_EMC_08_XBAR1_INOUT17 0x401F8034U, 0x3U, 0x401F862CU, 0x0U, 0x401F8224U
  00136f: line 139 define IOMUXC_GPIO_EMC_08_FLEXIO1_FLEXIO08 0x401F8034U, 0x4U, 0, 0, 0x401F8224U
  0013bb: line 140 define IOMUXC_GPIO_EMC_08_GPIO4_IO08 0x401F8034U, 0x5U, 0, 0, 0x401F8224U
  001401: line 142 define IOMUXC_GPIO_EMC_09_SEMC_ADDR00 0x401F8038U, 0x0U, 0, 0, 0x401F8228U
  001448: line 143 define IOMUXC_GPIO_EMC_09_FLEXPWM2_PWMB01 0x401F8038U, 0x1U, 0x401F848CU, 0x0U, 0x401F8228U
  0014a0: line 144 define IOMUXC_GPIO_EMC_09_SAI2_RX_SYNC 0x401F8038U, 0x2U, 0x401F85BCU, 0x0U, 0x401F8228U
  0014f5: line 145 define IOMUXC_GPIO_EMC_09_FLEXCAN2_TX 0x401F8038U, 0x3U, 0, 0, 0x401F8228U
  00153c: line 146 define IOMUXC_GPIO_EMC_09_FLEXIO1_FLEXIO09 0x401F8038U, 0x4U, 0, 0, 0x401F8228U
  001588: line 147 define IOMUXC_GPIO_EMC_09_GPIO4_IO09 0x401F8038U, 0x5U, 0, 0, 0x401F8228U
  0015ce: line 149 define IOMUXC_GPIO_EMC_10_SEMC_ADDR01 0x401F803CU, 0x0U, 0, 0, 0x401F822CU
  001615: line 150 define IOMUXC_GPIO_EMC_10_FLEXPWM2_PWMA02 0x401F803CU, 0x1U, 0x401F8480U, 0x0U, 0x401F822CU
  00166d: line 151 define IOMUXC_GPIO_EMC_10_SAI2_RX_BCLK 0x401F803CU, 0x2U, 0x401F85B4U, 0x0U, 0x401F822CU
  0016c2: line 152 define IOMUXC_GPIO_EMC_10_FLEXCAN2_RX 0x401F803CU, 0x3U, 0x401F8450U, 0x0U, 0x401F822CU
  001716: line 153 define IOMUXC_GPIO_EMC_10_FLEXIO1_FLEXIO10 0x401F803CU, 0x4U, 0, 0, 0x401F822CU
  001762: line 154 define IOMUXC_GPIO_EMC_10_GPIO4_IO10 0x401F803CU, 0x5U, 0, 0, 0x401F822CU
  0017a8: line 156 define IOMUXC_GPIO_EMC_11_SEMC_ADDR02 0x401F8040U, 0x0U, 0, 0, 0x401F8230U
  0017ef: line 157 define IOMUXC_GPIO_EMC_11_FLEXPWM2_PWMB02 0x401F8040U, 0x1U, 0x401F8490U, 0x0U, 0x401F8230U
  001847: line 158 define IOMUXC_GPIO_EMC_11_LPI2C4_SDA 0x401F8040U, 0x2U, 0x401F84E8U, 0x0U, 0x401F8230U
  00189a: line 159 define IOMUXC_GPIO_EMC_11_USDHC2_RESET_B 0x401F8040U, 0x3U, 0, 0, 0x401F8230U
  0018e4: line 160 define IOMUXC_GPIO_EMC_11_FLEXIO1_FLEXIO11 0x401F8040U, 0x4U, 0, 0, 0x401F8230U
  001930: line 161 define IOMUXC_GPIO_EMC_11_GPIO4_IO11 0x401F8040U, 0x5U, 0, 0, 0x401F8230U
  001976: line 163 define IOMUXC_GPIO_EMC_12_SEMC_ADDR03 0x401F8044U, 0x0U, 0, 0, 0x401F8234U
  0019bd: line 164 define IOMUXC_GPIO_EMC_12_XBAR1_IN24 0x401F8044U, 0x1U, 0x401F8640U, 0x0U, 0x401F8234U
  001a10: line 165 define IOMUXC_GPIO_EMC_12_LPI2C4_SCL 0x401F8044U, 0x2U, 0x401F84E4U, 0x0U, 0x401F8234U
  001a63: line 166 define IOMUXC_GPIO_EMC_12_USDHC1_WP 0x401F8044U, 0x3U, 0x401F85D8U, 0x0U, 0x401F8234U
  001ab5: line 167 define IOMUXC_GPIO_EMC_12_FLEXPWM1_PWMA03 0x401F8044U, 0x4U, 0x401F8454U, 0x1U, 0x401F8234U
  001b0d: line 168 define IOMUXC_GPIO_EMC_12_GPIO4_IO12 0x401F8044U, 0x5U, 0, 0, 0x401F8234U
  001b53: line 170 define IOMUXC_GPIO_EMC_13_SEMC_ADDR04 0x401F8048U, 0x0U, 0, 0, 0x401F8238U
  001b9a: line 171 define IOMUXC_GPIO_EMC_13_XBAR1_IN25 0x401F8048U, 0x1U, 0x401F8650U, 0x1U, 0x401F8238U
  001bed: line 172 define IOMUXC_GPIO_EMC_13_LPUART3_TX 0x401F8048U, 0x2U, 0x401F853CU, 0x1U, 0x401F8238U
  001c40: line 173 define IOMUXC_GPIO_EMC_13_MQS_RIGHT 0x401F8048U, 0x3U, 0, 0, 0x401F8238U
  001c85: line 174 define IOMUXC_GPIO_EMC_13_FLEXPWM1_PWMB03 0x401F8048U, 0x4U, 0x401F8464U, 0x1U, 0x401F8238U
  001cdd: line 175 define IOMUXC_GPIO_EMC_13_GPIO4_IO13 0x401F8048U, 0x5U, 0, 0, 0x401F8238U
  001d23: line 177 define IOMUXC_GPIO_EMC_14_SEMC_ADDR05 0x401F804CU, 0x0U, 0, 0, 0x401F823CU
  001d6a: line 178 define IOMUXC_GPIO_EMC_14_XBAR1_INOUT19 0x401F804CU, 0x1U, 0x401F8654U, 0x0U, 0x401F823CU
  001dc0: line 179 define IOMUXC_GPIO_EMC_14_LPUART3_RX 0x401F804CU, 0x2U, 0x401F8538U, 0x1U, 0x401F823CU
  001e13: line 180 define IOMUXC_GPIO_EMC_14_MQS_LEFT 0x401F804CU, 0x3U, 0, 0, 0x401F823CU
  001e57: line 181 define IOMUXC_GPIO_EMC_14_LPSPI2_PCS1 0x401F804CU, 0x4U, 0, 0, 0x401F823CU
  001e9e: line 182 define IOMUXC_GPIO_EMC_14_GPIO4_IO14 0x401F804CU, 0x5U, 0, 0, 0x401F823CU
  001ee4: line 184 define IOMUXC_GPIO_EMC_15_SEMC_ADDR06 0x401F8050U, 0x0U, 0, 0, 0x401F8240U
  001f2b: line 185 define IOMUXC_GPIO_EMC_15_XBAR1_IN20 0x401F8050U, 0x1U, 0x401F8634U, 0x0U, 0x401F8240U
  001f7e: line 186 define IOMUXC_GPIO_EMC_15_LPUART3_CTS_B 0x401F8050U, 0x2U, 0x401F8534U, 0x0U, 0x401F8240U
  001fd4: line 187 define IOMUXC_GPIO_EMC_15_SPDIF_OUT 0x401F8050U, 0x3U, 0, 0, 0x401F8240U
  002019: line 188 define IOMUXC_GPIO_EMC_15_QTIMER3_TIMER0 0x401F8050U, 0x4U, 0x401F857CU, 0x0U, 0x401F8240U
  002070: line 189 define IOMUXC_GPIO_EMC_15_GPIO4_IO15 0x401F8050U, 0x5U, 0, 0, 0x401F8240U
  0020b6: line 191 define IOMUXC_GPIO_EMC_16_SEMC_ADDR07 0x401F8054U, 0x0U, 0, 0, 0x401F8244U
  0020fd: line 192 define IOMUXC_GPIO_EMC_16_XBAR1_IN21 0x401F8054U, 0x1U, 0x401F8658U, 0x0U, 0x401F8244U
  002150: line 193 define IOMUXC_GPIO_EMC_16_LPUART3_RTS_B 0x401F8054U, 0x2U, 0, 0, 0x401F8244U
  002199: line 194 define IOMUXC_GPIO_EMC_16_SPDIF_IN 0x401F8054U, 0x3U, 0x401F85C8U, 0x1U, 0x401F8244U
  0021ea: line 195 define IOMUXC_GPIO_EMC_16_QTIMER3_TIMER1 0x401F8054U, 0x4U, 0x401F8580U, 0x1U, 0x401F8244U
  002241: line 196 define IOMUXC_GPIO_EMC_16_GPIO4_IO16 0x401F8054U, 0x5U, 0, 0, 0x401F8244U
  002287: line 198 define IOMUXC_GPIO_EMC_17_SEMC_ADDR08 0x401F8058U, 0x0U, 0, 0, 0x401F8248U
  0022ce: line 199 define IOMUXC_GPIO_EMC_17_FLEXPWM4_PWMA03 0x401F8058U, 0x1U, 0x401F84A0U, 0x0U, 0x401F8248U
  002326: line 200 define IOMUXC_GPIO_EMC_17_LPUART4_CTS_B 0x401F8058U, 0x2U, 0, 0, 0x401F8248U
  00236f: line 201 define IOMUXC_GPIO_EMC_17_FLEXCAN1_TX 0x401F8058U, 0x3U, 0, 0, 0x401F8248U
  0023b6: line 202 define IOMUXC_GPIO_EMC_17_QTIMER3_TIMER2 0x401F8058U, 0x4U, 0x401F8584U, 0x0U, 0x401F8248U
  00240d: line 203 define IOMUXC_GPIO_EMC_17_GPIO4_IO17 0x401F8058U, 0x5U, 0, 0, 0x401F8248U
  002453: line 205 define IOMUXC_GPIO_EMC_18_SEMC_ADDR09 0x401F805CU, 0x0U, 0, 0, 0x401F824CU
  00249a: line 206 define IOMUXC_GPIO_EMC_18_FLEXPWM4_PWMB03 0x401F805CU, 0x1U, 0, 0, 0x401F824CU
  0024e5: line 207 define IOMUXC_GPIO_EMC_18_LPUART4_RTS_B 0x401F805CU, 0x2U, 0, 0, 0x401F824CU
  00252e: line 208 define IOMUXC_GPIO_EMC_18_FLEXCAN1_RX 0x401F805CU, 0x3U, 0x401F844CU, 0x1U, 0x401F824CU
  002582: line 209 define IOMUXC_GPIO_EMC_18_QTIMER3_TIMER3 0x401F805CU, 0x4U, 0x401F8588U, 0x0U, 0x401F824CU
  0025d9: line 210 define IOMUXC_GPIO_EMC_18_GPIO4_IO18 0x401F805CU, 0x5U, 0, 0, 0x401F824CU
  00261f: line 211 define IOMUXC_GPIO_EMC_18_SNVS_VIO_5_CTL 0x401F805CU, 0x6U, 0, 0, 0x401F824CU
  002669: line 213 define IOMUXC_GPIO_EMC_19_SEMC_ADDR11 0x401F8060U, 0x0U, 0, 0, 0x401F8250U
  0026b0: line 214 define IOMUXC_GPIO_EMC_19_FLEXPWM2_PWMA03 0x401F8060U, 0x1U, 0x401F8474U, 0x1U, 0x401F8250U
  002708: line 215 define IOMUXC_GPIO_EMC_19_LPUART4_TX 0x401F8060U, 0x2U, 0x401F8544U, 0x1U, 0x401F8250U
  00275b: line 216 define IOMUXC_GPIO_EMC_19_ENET_RDATA01 0x401F8060U, 0x3U, 0x401F8438U, 0x0U, 0x401F8250U
  0027b0: line 217 define IOMUXC_GPIO_EMC_19_QTIMER2_TIMER0 0x401F8060U, 0x4U, 0x401F856CU, 0x0U, 0x401F8250U
  002807: line 218 define IOMUXC_GPIO_EMC_19_GPIO4_IO19 0x401F8060U, 0x5U, 0, 0, 0x401F8250U
  00284d: line 219 define IOMUXC_GPIO_EMC_19_SNVS_VIO_5 0x401F8060U, 0x6U, 0, 0, 0x401F8250U
  002893: line 221 define IOMUXC_GPIO_EMC_20_SEMC_ADDR12 0x401F8064U, 0x0U, 0, 0, 0x401F8254U
  0028da: line 222 define IOMUXC_GPIO_EMC_20_FLEXPWM2_PWMB03 0x401F8064U, 0x1U, 0x401F8484U, 0x1U, 0x401F8254U
  002932: line 223 define IOMUXC_GPIO_EMC_20_LPUART4_RX 0x401F8064U, 0x2U, 0x401F8540U, 0x1U, 0x401F8254U
  002985: line 224 define IOMUXC_GPIO_EMC_20_ENET_RDATA00 0x401F8064U, 0x3U, 0x401F8434U, 0x0U, 0x401F8254U
  0029da: line 225 define IOMUXC_GPIO_EMC_20_QTIMER2_TIMER1 0x401F8064U, 0x4U, 0x401F8570U, 0x0U, 0x401F8254U
  002a31: line 226 define IOMUXC_GPIO_EMC_20_GPIO4_IO20 0x401F8064U, 0x5U, 0, 0, 0x401F8254U
  002a77: line 228 define IOMUXC_GPIO_EMC_21_SEMC_BA0 0x401F8068U, 0x0U, 0, 0, 0x401F8258U
  002abb: line 229 define IOMUXC_GPIO_EMC_21_FLEXPWM3_PWMA03 0x401F8068U, 0x1U, 0, 0, 0x401F8258U
  002b06: line 230 define IOMUXC_GPIO_EMC_21_LPI2C3_SDA 0x401F8068U, 0x2U, 0x401F84E0U, 0x0U, 0x401F8258U
  002b59: line 231 define IOMUXC_GPIO_EMC_21_ENET_TDATA01 0x401F8068U, 0x3U, 0, 0, 0x401F8258U
  002ba1: line 232 define IOMUXC_GPIO_EMC_21_QTIMER2_TIMER2 0x401F8068U, 0x4U, 0x401F8574U, 0x0U, 0x401F8258U
  002bf8: line 233 define IOMUXC_GPIO_EMC_21_GPIO4_IO21 0x401F8068U, 0x5U, 0, 0, 0x401F8258U
  002c3e: line 235 define IOMUXC_GPIO_EMC_22_SEMC_BA1 0x401F806CU, 0x0U, 0, 0, 0x401F825CU
  002c82: line 236 define IOMUXC_GPIO_EMC_22_FLEXPWM3_PWMB03 0x401F806CU, 0x1U, 0, 0, 0x401F825CU
  002ccd: line 237 define IOMUXC_GPIO_EMC_22_LPI2C3_SCL 0x401F806CU, 0x2U, 0x401F84DCU, 0x0U, 0x401F825CU
  002d20: line 238 define IOMUXC_GPIO_EMC_22_ENET_TDATA00 0x401F806CU, 0x3U, 0, 0, 0x401F825CU
  002d68: line 239 define IOMUXC_GPIO_EMC_22_QTIMER2_TIMER3 0x401F806CU, 0x4U, 0x401F8578U, 0x0U, 0x401F825CU
  002dbf: line 240 define IOMUXC_GPIO_EMC_22_GPIO4_IO22 0x401F806CU, 0x5U, 0, 0, 0x401F825CU
  002e05: line 242 define IOMUXC_GPIO_EMC_23_SEMC_ADDR10 0x401F8070U, 0x0U, 0, 0, 0x401F8260U
  002e4c: line 243 define IOMUXC_GPIO_EMC_23_FLEXPWM1_PWMA00 0x401F8070U, 0x1U, 0x401F8458U, 0x0U, 0x401F8260U
  002ea4: line 244 define IOMUXC_GPIO_EMC_23_LPUART5_TX 0x401F8070U, 0x2U, 0x401F854CU, 0x0U, 0x401F8260U
  002ef7: line 245 define IOMUXC_GPIO_EMC_23_ENET_RX_EN 0x401F8070U, 0x3U, 0x401F843CU, 0x0U, 0x401F8260U
  002f4a: line 246 define IOMUXC_GPIO_EMC_23_GPT1_CAPTURE2 0x401F8070U, 0x4U, 0, 0, 0x401F8260U
  002f93: line 247 define IOMUXC_GPIO_EMC_23_GPIO4_IO23 0x401F8070U, 0x5U, 0, 0, 0x401F8260U
  002fd9: line 249 define IOMUXC_GPIO_EMC_24_SEMC_CAS 0x401F8074U, 0x0U, 0, 0, 0x401F8264U
  00301d: line 250 define IOMUXC_GPIO_EMC_24_FLEXPWM1_PWMB00 0x401F8074U, 0x1U, 0x401F8468U, 0x0U, 0x401F8264U
  003075: line 251 define IOMUXC_GPIO_EMC_24_LPUART5_RX 0x401F8074U, 0x2U, 0x401F8548U, 0x0U, 0x401F8264U
  0030c8: line 252 define IOMUXC_GPIO_EMC_24_ENET_TX_EN 0x401F8074U, 0x3U, 0, 0, 0x401F8264U
  00310e: line 253 define IOMUXC_GPIO_EMC_24_GPT1_CAPTURE1 0x401F8074U, 0x4U, 0, 0, 0x401F8264U
  003157: line 254 define IOMUXC_GPIO_EMC_24_GPIO4_IO24 0x401F8074U, 0x5U, 0, 0, 0x401F8264U
  00319d: line 256 define IOMUXC_GPIO_EMC_25_SEMC_RAS 0x401F8078U, 0x0U, 0, 0, 0x401F8268U
  0031e1: line 257 define IOMUXC_GPIO_EMC_25_FLEXPWM1_PWMA01 0x401F8078U, 0x1U, 0x401F845CU, 0x0U, 0x401F8268U
  003239: line 258 define IOMUXC_GPIO_EMC_25_LPUART6_TX 0x401F8078U, 0x2U, 0x401F8554U, 0x0U, 0x401F8268U
  00328c: line 259 define IOMUXC_GPIO_EMC_25_ENET_TX_CLK 0x401F8078U, 0x3U, 0x401F8448U, 0x0U, 0x401F8268U
  0032e0: line 260 define IOMUXC_GPIO_EMC_25_ENET_REF_CLK 0x401F8078U, 0x4U, 0x401F842CU, 0x0U, 0x401F8268U
  003335: line 261 define IOMUXC_GPIO_EMC_25_GPIO4_IO25 0x401F8078U, 0x5U, 0, 0, 0x401F8268U
  00337b: line 263 define IOMUXC_GPIO_EMC_26_SEMC_CLK 0x401F807CU, 0x0U, 0, 0, 0x401F826CU
  0033bf: line 264 define IOMUXC_GPIO_EMC_26_FLEXPWM1_PWMB01 0x401F807CU, 0x1U, 0x401F846CU, 0x0U, 0x401F826CU
  003417: line 265 define IOMUXC_GPIO_EMC_26_LPUART6_RX 0x401F807CU, 0x2U, 0x401F8550U, 0x0U, 0x401F826CU
  00346a: line 266 define IOMUXC_GPIO_EMC_26_ENET_RX_ER 0x401F807CU, 0x3U, 0x401F8440U, 0x0U, 0x401F826CU
  0034bd: line 267 define IOMUXC_GPIO_EMC_26_FLEXIO1_FLEXIO12 0x401F807CU, 0x4U, 0, 0, 0x401F826CU
  003509: line 268 define IOMUXC_GPIO_EMC_26_GPIO4_IO26 0x401F807CU, 0x5U, 0, 0, 0x401F826CU
  00354f: line 270 define IOMUXC_GPIO_EMC_27_SEMC_CKE 0x401F8080U, 0x0U, 0, 0, 0x401F8270U
  003593: line 271 define IOMUXC_GPIO_EMC_27_FLEXPWM1_PWMA02 0x401F8080U, 0x1U, 0x401F8460U, 0x0U, 0x401F8270U
  0035eb: line 272 define IOMUXC_GPIO_EMC_27_LPUART5_RTS_B 0x401F8080U, 0x2U, 0, 0, 0x401F8270U
  003634: line 273 define IOMUXC_GPIO_EMC_27_LPSPI1_SCK 0x401F8080U, 0x3U, 0x401F84F0U, 0x0U, 0x401F8270U
  003687: line 274 define IOMUXC_GPIO_EMC_27_FLEXIO1_FLEXIO13 0x401F8080U, 0x4U, 0, 0, 0x401F8270U
  0036d3: line 275 define IOMUXC_GPIO_EMC_27_GPIO4_IO27 0x401F8080U, 0x5U, 0, 0, 0x401F8270U
  003719: line 277 define IOMUXC_GPIO_EMC_28_SEMC_WE 0x401F8084U, 0x0U, 0, 0, 0x401F8274U
  00375c: line 278 define IOMUXC_GPIO_EMC_28_FLEXPWM1_PWMB02 0x401F8084U, 0x1U, 0x401F8470U, 0x0U, 0x401F8274U
  0037b4: line 279 define IOMUXC_GPIO_EMC_28_LPUART5_CTS_B 0x401F8084U, 0x2U, 0, 0, 0x401F8274U
  0037fd: line 280 define IOMUXC_GPIO_EMC_28_LPSPI1_SDO 0x401F8084U, 0x3U, 0x401F84F8U, 0x0U, 0x401F8274U
  003850: line 281 define IOMUXC_GPIO_EMC_28_FLEXIO1_FLEXIO14 0x401F8084U, 0x4U, 0, 0, 0x401F8274U
  00389c: line 282 define IOMUXC_GPIO_EMC_28_GPIO4_IO28 0x401F8084U, 0x5U, 0, 0, 0x401F8274U
  0038e2: line 284 define IOMUXC_GPIO_EMC_29_SEMC_CS0 0x401F8088U, 0x0U, 0, 0, 0x401F8278U
  003926: line 285 define IOMUXC_GPIO_EMC_29_FLEXPWM3_PWMA00 0x401F8088U, 0x1U, 0, 0, 0x401F8278U
  003971: line 286 define IOMUXC_GPIO_EMC_29_LPUART6_RTS_B 0x401F8088U, 0x2U, 0, 0, 0x401F8278U
  0039ba: line 287 define IOMUXC_GPIO_EMC_29_LPSPI1_SDI 0x401F8088U, 0x3U, 0x401F84F4U, 0x0U, 0x401F8278U
  003a0d: line 288 define IOMUXC_GPIO_EMC_29_FLEXIO1_FLEXIO15 0x401F8088U, 0x4U, 0, 0, 0x401F8278U
  003a59: line 289 define IOMUXC_GPIO_EMC_29_GPIO4_IO29 0x401F8088U, 0x5U, 0, 0, 0x401F8278U
  003a9f: line 291 define IOMUXC_GPIO_EMC_30_SEMC_DATA08 0x401F808CU, 0x0U, 0, 0, 0x401F827CU
  003ae6: line 292 define IOMUXC_GPIO_EMC_30_FLEXPWM3_PWMB00 0x401F808CU, 0x1U, 0, 0, 0x401F827CU
  003b31: line 293 define IOMUXC_GPIO_EMC_30_LPUART6_CTS_B 0x401F808CU, 0x2U, 0, 0, 0x401F827CU
  003b7a: line 294 define IOMUXC_GPIO_EMC_30_LPSPI1_PCS0 0x401F808CU, 0x3U, 0x401F84ECU, 0x1U, 0x401F827CU
  003bce: line 295 define IOMUXC_GPIO_EMC_30_CSI_DATA23 0x401F808CU, 0x4U, 0, 0, 0x401F827CU
  003c14: line 296 define IOMUXC_GPIO_EMC_30_GPIO4_IO30 0x401F808CU, 0x5U, 0, 0, 0x401F827CU
  003c5a: line 298 define IOMUXC_GPIO_EMC_31_SEMC_DATA09 0x401F8090U, 0x0U, 0, 0, 0x401F8280U
  003ca1: line 299 define IOMUXC_GPIO_EMC_31_FLEXPWM3_PWMA01 0x401F8090U, 0x1U, 0, 0, 0x401F8280U
  003cec: line 300 define IOMUXC_GPIO_EMC_31_LPUART7_TX 0x401F8090U, 0x2U, 0x401F855CU, 0x1U, 0x401F8280U
  003d3f: line 301 define IOMUXC_GPIO_EMC_31_LPSPI1_PCS1 0x401F8090U, 0x3U, 0, 0, 0x401F8280U
  003d86: line 302 define IOMUXC_GPIO_EMC_31_CSI_DATA22 0x401F8090U, 0x4U, 0, 0, 0x401F8280U
  003dcc: line 303 define IOMUXC_GPIO_EMC_31_GPIO4_IO31 0x401F8090U, 0x5U, 0, 0, 0x401F8280U
  003e12: line 305 define IOMUXC_GPIO_EMC_32_SEMC_DATA10 0x401F8094U, 0x0U, 0, 0, 0x401F8284U
  003e59: line 306 define IOMUXC_GPIO_EMC_32_FLEXPWM3_PWMB01 0x401F8094U, 0x1U, 0, 0, 0x401F8284U
  003ea4: line 307 define IOMUXC_GPIO_EMC_32_LPUART7_RX 0x401F8094U, 0x2U, 0x401F8558U, 0x1U, 0x401F8284U
  003ef7: line 308 define IOMUXC_GPIO_EMC_32_CCM_PMIC_RDY 0x401F8094U, 0x3U, 0x401F83FCU, 0x4U, 0x401F8284U
  003f4c: line 309 define IOMUXC_GPIO_EMC_32_CSI_DATA21 0x401F8094U, 0x4U, 0, 0, 0x401F8284U
  003f92: line 310 define IOMUXC_GPIO_EMC_32_GPIO3_IO18 0x401F8094U, 0x5U, 0, 0, 0x401F8284U
  003fd8: line 312 define IOMUXC_GPIO_EMC_33_SEMC_DATA11 0x401F8098U, 0x0U, 0, 0, 0x401F8288U
  00401f: line 313 define IOMUXC_GPIO_EMC_33_FLEXPWM3_PWMA02 0x401F8098U, 0x1U, 0, 0, 0x401F8288U
  00406a: line 314 define IOMUXC_GPIO_EMC_33_USDHC1_RESET_B 0x401F8098U, 0x2U, 0, 0, 0x401F8288U
  0040b4: line 315 define IOMUXC_GPIO_EMC_33_SAI3_RX_DATA 0x401F8098U, 0x3U, 0, 0, 0x401F8288U
  0040fc: line 316 define IOMUXC_GPIO_EMC_33_CSI_DATA20 0x401F8098U, 0x4U, 0, 0, 0x401F8288U
  004142: line 317 define IOMUXC_GPIO_EMC_33_GPIO3_IO19 0x401F8098U, 0x5U, 0, 0, 0x401F8288U
  004188: line 319 define IOMUXC_GPIO_EMC_34_SEMC_DATA12 0x401F809CU, 0x0U, 0, 0, 0x401F828CU
  0041cf: line 320 define IOMUXC_GPIO_EMC_34_FLEXPWM3_PWMB02 0x401F809CU, 0x1U, 0, 0, 0x401F828CU
  00421a: line 321 define IOMUXC_GPIO_EMC_34_USDHC1_VSELECT 0x401F809CU, 0x2U, 0, 0, 0x401F828CU
  004264: line 322 define IOMUXC_GPIO_EMC_34_SAI3_RX_SYNC 0x401F809CU, 0x3U, 0, 0, 0x401F828CU
  0042ac: line 323 define IOMUXC_GPIO_EMC_34_CSI_DATA19 0x401F809CU, 0x4U, 0, 0, 0x401F828CU
  0042f2: line 324 define IOMUXC_GPIO_EMC_34_GPIO3_IO20 0x401F809CU, 0x5U, 0, 0, 0x401F828CU
  004338: line 326 define IOMUXC_GPIO_EMC_35_SEMC_DATA13 0x401F80A0U, 0x0U, 0, 0, 0x401F8290U
  00437f: line 327 define IOMUXC_GPIO_EMC_35_XBAR1_INOUT18 0x401F80A0U, 0x1U, 0x401F8630U, 0x0U, 0x401F8290U
  0043d5: line 328 define IOMUXC_GPIO_EMC_35_GPT1_COMPARE1 0x401F80A0U, 0x2U, 0, 0, 0x401F8290U
  00441e: line 329 define IOMUXC_GPIO_EMC_35_SAI3_RX_BCLK 0x401F80A0U, 0x3U, 0, 0, 0x401F8290U
  004466: line 330 define IOMUXC_GPIO_EMC_35_CSI_DATA18 0x401F80A0U, 0x4U, 0, 0, 0x401F8290U
  0044ac: line 331 define IOMUXC_GPIO_EMC_35_GPIO3_IO21 0x401F80A0U, 0x5U, 0, 0, 0x401F8290U
  0044f2: line 332 define IOMUXC_GPIO_EMC_35_USDHC1_CD_B 0x401F80A0U, 0x6U, 0x401F85D4U, 0x0U, 0x401F8290U
  004546: line 334 define IOMUXC_GPIO_EMC_36_SEMC_DATA14 0x401F80A4U, 0x0U, 0, 0, 0x401F8294U
  00458d: line 335 define IOMUXC_GPIO_EMC_36_XBAR1_IN22 0x401F80A4U, 0x1U, 0x401F8638U, 0x0U, 0x401F8294U
  0045e0: line 336 define IOMUXC_GPIO_EMC_36_GPT1_COMPARE2 0x401F80A4U, 0x2U, 0, 0, 0x401F8294U
  004629: line 337 define IOMUXC_GPIO_EMC_36_SAI3_TX_DATA 0x401F80A4U, 0x3U, 0, 0, 0x401F8294U
  004671: line 338 define IOMUXC_GPIO_EMC_36_CSI_DATA17 0x401F80A4U, 0x4U, 0, 0, 0x401F8294U
  0046b7: line 339 define IOMUXC_GPIO_EMC_36_GPIO3_IO22 0x401F80A4U, 0x5U, 0, 0, 0x401F8294U
  0046fd: line 340 define IOMUXC_GPIO_EMC_36_USDHC1_WP 0x401F80A4U, 0x6U, 0x401F85D8U, 0x1U, 0x401F8294U
  00474f: line 342 define IOMUXC_GPIO_EMC_37_SEMC_DATA15 0x401F80A8U, 0x0U, 0, 0, 0x401F8298U
  004796: line 343 define IOMUXC_GPIO_EMC_37_XBAR1_IN23 0x401F80A8U, 0x1U, 0x401F863CU, 0x0U, 0x401F8298U
  0047e9: line 344 define IOMUXC_GPIO_EMC_37_GPT1_COMPARE3 0x401F80A8U, 0x2U, 0, 0, 0x401F8298U
  004832: line 345 define IOMUXC_GPIO_EMC_37_SAI3_MCLK 0x401F80A8U, 0x3U, 0, 0, 0x401F8298U
  004877: line 346 define IOMUXC_GPIO_EMC_37_CSI_DATA16 0x401F80A8U, 0x4U, 0, 0, 0x401F8298U
  0048bd: line 347 define IOMUXC_GPIO_EMC_37_GPIO3_IO23 0x401F80A8U, 0x5U, 0, 0, 0x401F8298U
  004903: line 348 define IOMUXC_GPIO_EMC_37_USDHC2_WP 0x401F80A8U, 0x6U, 0x401F8608U, 0x0U, 0x401F8298U
  004955: line 350 define IOMUXC_GPIO_EMC_38_SEMC_DM01 0x401F80ACU, 0x0U, 0, 0, 0x401F829CU
  00499a: line 351 define IOMUXC_GPIO_EMC_38_FLEXPWM1_PWMA03 0x401F80ACU, 0x1U, 0x401F8454U, 0x2U, 0x401F829CU
  0049f2: line 352 define IOMUXC_GPIO_EMC_38_LPUART8_TX 0x401F80ACU, 0x2U, 0x401F8564U, 0x2U, 0x401F829CU
  004a45: line 353 define IOMUXC_GPIO_EMC_38_SAI3_TX_BCLK 0x401F80ACU, 0x3U, 0, 0, 0x401F829CU
  004a8d: line 354 define IOMUXC_GPIO_EMC_38_CSI_FIELD 0x401F80ACU, 0x4U, 0, 0, 0x401F829CU
  004ad2: line 355 define IOMUXC_GPIO_EMC_38_GPIO3_IO24 0x401F80ACU, 0x5U, 0, 0, 0x401F829CU
  004b18: line 356 define IOMUXC_GPIO_EMC_38_USDHC2_VSELECT 0x401F80ACU, 0x6U, 0, 0, 0x401F829CU
  004b62: line 358 define IOMUXC_GPIO_EMC_39_SEMC_DQS 0x401F80B0U, 0x0U, 0, 0, 0x401F82A0U
  004ba6: line 359 define IOMUXC_GPIO_EMC_39_FLEXPWM1_PWMB03 0x401F80B0U, 0x1U, 0x401F8464U, 0x2U, 0x401F82A0U
  004bfe: line 360 define IOMUXC_GPIO_EMC_39_LPUART8_RX 0x401F80B0U, 0x2U, 0x401F8560U, 0x2U, 0x401F82A0U
  004c51: line 361 define IOMUXC_GPIO_EMC_39_SAI3_TX_SYNC 0x401F80B0U, 0x3U, 0, 0, 0x401F82A0U
  004c99: line 362 define IOMUXC_GPIO_EMC_39_WDOG1_WDOG_B 0x401F80B0U, 0x4U, 0, 0, 0x401F82A0U
  004ce1: line 363 define IOMUXC_GPIO_EMC_39_GPIO3_IO25 0x401F80B0U, 0x5U, 0, 0, 0x401F82A0U
  004d27: line 364 define IOMUXC_GPIO_EMC_39_USDHC2_CD_B 0x401F80B0U, 0x6U, 0x401F85E0U, 0x1U, 0x401F82A0U
  004d7b: line 366 define IOMUXC_GPIO_EMC_40_SEMC_RDY 0x401F80B4U, 0x0U, 0, 0, 0x401F82A4U
  004dbf: line 367 define IOMUXC_GPIO_EMC_40_GPT2_CAPTURE2 0x401F80B4U, 0x1U, 0, 0, 0x401F82A4U
  004e08: line 368 define IOMUXC_GPIO_EMC_40_LPSPI1_PCS2 0x401F80B4U, 0x2U, 0, 0, 0x401F82A4U
  004e4f: line 369 define IOMUXC_GPIO_EMC_40_USB_OTG2_OC 0x401F80B4U, 0x3U, 0x401F85CCU, 0x1U, 0x401F82A4U
  004ea3: line 370 define IOMUXC_GPIO_EMC_40_ENET_MDC 0x401F80B4U, 0x4U, 0, 0, 0x401F82A4U
  004ee7: line 371 define IOMUXC_GPIO_EMC_40_GPIO3_IO26 0x401F80B4U, 0x5U, 0, 0, 0x401F82A4U
  004f2d: line 372 define IOMUXC_GPIO_EMC_40_USDHC2_RESET_B 0x401F80B4U, 0x6U, 0, 0, 0x401F82A4U
  004f77: line 374 define IOMUXC_GPIO_EMC_41_SEMC_CSX00 0x401F80B8U, 0x0U, 0, 0, 0x401F82A8U
  004fbd: line 375 define IOMUXC_GPIO_EMC_41_GPT2_CAPTURE1 0x401F80B8U, 0x1U, 0, 0, 0x401F82A8U
  005006: line 376 define IOMUXC_GPIO_EMC_41_LPSPI1_PCS3 0x401F80B8U, 0x2U, 0, 0, 0x401F82A8U
  00504d: line 377 define IOMUXC_GPIO_EMC_41_USB_OTG2_PWR 0x401F80B8U, 0x3U, 0, 0, 0x401F82A8U
  005095: line 378 define IOMUXC_GPIO_EMC_41_ENET_MDIO 0x401F80B8U, 0x4U, 0x401F8430U, 0x1U, 0x401F82A8U
  0050e7: line 379 define IOMUXC_GPIO_EMC_41_GPIO3_IO27 0x401F80B8U, 0x5U, 0, 0, 0x401F82A8U
  00512d: line 380 define IOMUXC_GPIO_EMC_41_USDHC1_VSELECT 0x401F80B8U, 0x6U, 0, 0, 0x401F82A8U
  005177: line 382 define IOMUXC_GPIO_AD_B0_00_FLEXPWM2_PWMA03 0x401F80BCU, 0x0U, 0x401F8474U, 0x2U, 0x401F82ACU
  0051d1: line 383 define IOMUXC_GPIO_AD_B0_00_XBAR1_INOUT14 0x401F80BCU, 0x1U, 0x401F8644U, 0x0U, 0x401F82ACU
  005229: line 384 define IOMUXC_GPIO_AD_B0_00_REF_CLK_32K 0x401F80BCU, 0x2U, 0, 0, 0x401F82ACU
  005272: line 385 define IOMUXC_GPIO_AD_B0_00_USB_OTG2_ID 0x401F80BCU, 0x3U, 0x401F83F8U, 0x0U, 0x401F82ACU
  0052c8: line 386 define IOMUXC_GPIO_AD_B0_00_LPI2C1_SCLS 0x401F80BCU, 0x4U, 0, 0, 0x401F82ACU
  005311: line 387 define IOMUXC_GPIO_AD_B0_00_GPIO1_IO00 0x401F80BCU, 0x5U, 0, 0, 0x401F82ACU
  005359: line 388 define IOMUXC_GPIO_AD_B0_00_USDHC1_RESET_B 0x401F80BCU, 0x6U, 0, 0, 0x401F82ACU
  0053a5: line 389 define IOMUXC_GPIO_AD_B0_00_LPSPI3_SCK 0x401F80BCU, 0x7U, 0x401F8510U, 0x0U, 0x401F82ACU
  0053fa: line 391 define IOMUXC_GPIO_AD_B0_01_FLEXPWM2_PWMB03 0x401F80C0U, 0x0U, 0x401F8484U, 0x2U, 0x401F82B0U
  005454: line 392 define IOMUXC_GPIO_AD_B0_01_XBAR1_INOUT15 0x401F80C0U, 0x1U, 0x401F8648U, 0x0U, 0x401F82B0U
  0054ac: line 393 define IOMUXC_GPIO_AD_B0_01_REF_CLK_24M 0x401F80C0U, 0x2U, 0, 0, 0x401F82B0U
  0054f5: line 394 define IOMUXC_GPIO_AD_B0_01_USB_OTG1_ID 0x401F80C0U, 0x3U, 0x401F83F4U, 0x0U, 0x401F82B0U
  00554b: line 395 define IOMUXC_GPIO_AD_B0_01_LPI2C1_SDAS 0x401F80C0U, 0x4U, 0, 0, 0x401F82B0U
  005594: line 396 define IOMUXC_GPIO_AD_B0_01_GPIO1_IO01 0x401F80C0U, 0x5U, 0, 0, 0x401F82B0U
  0055dc: line 397 define IOMUXC_GPIO_AD_B0_01_EWM_OUT_B 0x401F80C0U, 0x6U, 0, 0, 0x401F82B0U
  005623: line 398 define IOMUXC_GPIO_AD_B0_01_LPSPI3_SDO 0x401F80C0U, 0x7U, 0x401F8518U, 0x0U, 0x401F82B0U
  005678: line 400 define IOMUXC_GPIO_AD_B0_02_FLEXCAN2_TX 0x401F80C4U, 0x0U, 0, 0, 0x401F82B4U
  0056c1: line 401 define IOMUXC_GPIO_AD_B0_02_XBAR1_INOUT16 0x401F80C4U, 0x1U, 0x401F864CU, 0x0U, 0x401F82B4U
  005719: line 402 define IOMUXC_GPIO_AD_B0_02_LPUART6_TX 0x401F80C4U, 0x2U, 0x401F8554U, 0x1U, 0x401F82B4U
  00576e: line 403 define IOMUXC_GPIO_AD_B0_02_USB_OTG1_PWR 0x401F80C4U, 0x3U, 0, 0, 0x401F82B4U
  0057b8: line 404 define IOMUXC_GPIO_AD_B0_02_FLEXPWM1_PWMX00 0x401F80C4U, 0x4U, 0, 0, 0x401F82B4U
  005805: line 405 define IOMUXC_GPIO_AD_B0_02_GPIO1_IO02 0x401F80C4U, 0x5U, 0, 0, 0x401F82B4U
  00584d: line 406 define IOMUXC_GPIO_AD_B0_02_LPI2C1_HREQ 0x401F80C4U, 0x6U, 0, 0, 0x401F82B4U
  005896: line 407 define IOMUXC_GPIO_AD_B0_02_LPSPI3_SDI 0x401F80C4U, 0x7U, 0x401F8514U, 0x0U, 0x401F82B4U
  0058eb: line 409 define IOMUXC_GPIO_AD_B0_03_FLEXCAN2_RX 0x401F80C8U, 0x0U, 0x401F8450U, 0x1U, 0x401F82B8U
  005941: line 410 define IOMUXC_GPIO_AD_B0_03_XBAR1_INOUT17 0x401F80C8U, 0x1U, 0x401F862CU, 0x1U, 0x401F82B8U
  005999: line 411 define IOMUXC_GPIO_AD_B0_03_LPUART6_RX 0x401F80C8U, 0x2U, 0x401F8550U, 0x1U, 0x401F82B8U
  0059ee: line 412 define IOMUXC_GPIO_AD_B0_03_USB_OTG1_OC 0x401F80C8U, 0x3U, 0x401F85D0U, 0x0U, 0x401F82B8U
  005a44: line 413 define IOMUXC_GPIO_AD_B0_03_FLEXPWM1_PWMX01 0x401F80C8U, 0x4U, 0, 0, 0x401F82B8U
  005a91: line 414 define IOMUXC_GPIO_AD_B0_03_GPIO1_IO03 0x401F80C8U, 0x5U, 0, 0, 0x401F82B8U
  005ad9: line 415 define IOMUXC_GPIO_AD_B0_03_REF_CLK_24M 0x401F80C8U, 0x6U, 0, 0, 0x401F82B8U
  005b22: line 416 define IOMUXC_GPIO_AD_B0_03_LPSPI3_PCS0 0x401F80C8U, 0x7U, 0x401F850CU, 0x0U, 0x401F82B8U
  005b78: line 418 define IOMUXC_GPIO_AD_B0_04_SRC_BOOT_MODE00 0x401F80CCU, 0x0U, 0, 0, 0x401F82BCU
  005bc5: line 419 define IOMUXC_GPIO_AD_B0_04_MQS_RIGHT 0x401F80CCU, 0x1U, 0, 0, 0x401F82BCU
  005c0c: line 420 define IOMUXC_GPIO_AD_B0_04_ENET_TX_DATA03 0x401F80CCU, 0x2U, 0, 0, 0x401F82BCU
  005c58: line 421 define IOMUXC_GPIO_AD_B0_04_SAI2_TX_SYNC 0x401F80CCU, 0x3U, 0x401F85C4U, 0x1U, 0x401F82BCU
  005caf: line 422 define IOMUXC_GPIO_AD_B0_04_CSI_DATA09 0x401F80CCU, 0x4U, 0x401F841CU, 0x1U, 0x401F82BCU
  005d04: line 423 define IOMUXC_GPIO_AD_B0_04_GPIO1_IO04 0x401F80CCU, 0x5U, 0, 0, 0x401F82BCU
  005d4c: line 424 define IOMUXC_GPIO_AD_B0_04_PIT_TRIGGER00 0x401F80CCU, 0x6U, 0, 0, 0x401F82BCU
  005d97: line 425 define IOMUXC_GPIO_AD_B0_04_LPSPI3_PCS1 0x401F80CCU, 0x7U, 0, 0, 0x401F82BCU
  005de0: line 427 define IOMUXC_GPIO_AD_B0_05_SRC_BOOT_MODE01 0x401F80D0U, 0x0U, 0, 0, 0x401F82C0U
  005e2d: line 428 define IOMUXC_GPIO_AD_B0_05_MQS_LEFT 0x401F80D0U, 0x1U, 0, 0, 0x401F82C0U
  005e73: line 429 define IOMUXC_GPIO_AD_B0_05_ENET_TX_DATA02 0x401F80D0U, 0x2U, 0, 0, 0x401F82C0U
  005ebf: line 430 define IOMUXC_GPIO_AD_B0_05_SAI2_TX_BCLK 0x401F80D0U, 0x3U, 0x401F85C0U, 0x1U, 0x401F82C0U
  005f16: line 431 define IOMUXC_GPIO_AD_B0_05_CSI_DATA08 0x401F80D0U, 0x4U, 0x401F8418U, 0x1U, 0x401F82C0U
  005f6b: line 432 define IOMUXC_GPIO_AD_B0_05_GPIO1_IO05 0x401F80D0U, 0x5U, 0, 0, 0x401F82C0U
  005fb3: line 433 define IOMUXC_GPIO_AD_B0_05_XBAR1_INOUT17 0x401F80D0U, 0x6U, 0x401F862CU, 0x2U, 0x401F82C0U
  00600b: line 434 define IOMUXC_GPIO_AD_B0_05_LPSPI3_PCS2 0x401F80D0U, 0x7U, 0, 0, 0x401F82C0U
  006054: line 436 define IOMUXC_GPIO_AD_B0_06_JTAG_TMS 0x401F80D4U, 0x0U, 0, 0, 0x401F82C4U
  00609a: line 437 define IOMUXC_GPIO_AD_B0_06_GPT2_COMPARE1 0x401F80D4U, 0x1U, 0, 0, 0x401F82C4U
  0060e5: line 438 define IOMUXC_GPIO_AD_B0_06_ENET_RX_CLK 0x401F80D4U, 0x2U, 0, 0, 0x401F82C4U
  00612e: line 439 define IOMUXC_GPIO_AD_B0_06_SAI2_RX_BCLK 0x401F80D4U, 0x3U, 0x401F85B4U, 0x1U, 0x401F82C4U
  006185: line 440 define IOMUXC_GPIO_AD_B0_06_CSI_DATA07 0x401F80D4U, 0x4U, 0x401F8414U, 0x1U, 0x401F82C4U
  0061da: line 441 define IOMUXC_GPIO_AD_B0_06_GPIO1_IO06 0x401F80D4U, 0x5U, 0, 0, 0x401F82C4U
  006222: line 442 define IOMUXC_GPIO_AD_B0_06_XBAR1_INOUT18 0x401F80D4U, 0x6U, 0x401F8630U, 0x1U, 0x401F82C4U
  00627a: line 443 define IOMUXC_GPIO_AD_B0_06_LPSPI3_PCS3 0x401F80D4U, 0x7U, 0, 0, 0x401F82C4U
  0062c3: line 445 define IOMUXC_GPIO_AD_B0_07_JTAG_TCK 0x401F80D8U, 0x0U, 0, 0, 0x401F82C8U
  006309: line 446 define IOMUXC_GPIO_AD_B0_07_GPT2_COMPARE2 0x401F80D8U, 0x1U, 0, 0, 0x401F82C8U
  006354: line 447 define IOMUXC_GPIO_AD_B0_07_ENET_TX_ER 0x401F80D8U, 0x2U, 0, 0, 0x401F82C8U
  00639c: line 448 define IOMUXC_GPIO_AD_B0_07_SAI2_RX_SYNC 0x401F80D8U, 0x3U, 0x401F85BCU, 0x1U, 0x401F82C8U
  0063f3: line 449 define IOMUXC_GPIO_AD_B0_07_CSI_DATA06 0x401F80D8U, 0x4U, 0x401F8410U, 0x1U, 0x401F82C8U
  006448: line 450 define IOMUXC_GPIO_AD_B0_07_GPIO1_IO07 0x401F80D8U, 0x5U, 0, 0, 0x401F82C8U
  006490: line 451 define IOMUXC_GPIO_AD_B0_07_XBAR1_INOUT19 0x401F80D8U, 0x6U, 0x401F8654U, 0x1U, 0x401F82C8U
  0064e8: line 452 define IOMUXC_GPIO_AD_B0_07_ENET_1588_EVENT3_OUT 0x401F80D8U, 0x7U, 0, 0, 0x401F82C8U
  00653a: line 454 define IOMUXC_GPIO_AD_B0_08_JTAG_MOD 0x401F80DCU, 0x0U, 0, 0, 0x401F82CCU
  006580: line 455 define IOMUXC_GPIO_AD_B0_08_GPT2_COMPARE3 0x401F80DCU, 0x1U, 0, 0, 0x401F82CCU
  0065cb: line 456 define IOMUXC_GPIO_AD_B0_08_ENET_RX_DATA03 0x401F80DCU, 0x2U, 0, 0, 0x401F82CCU
  006617: line 457 define IOMUXC_GPIO_AD_B0_08_SAI2_RX_DATA 0x401F80DCU, 0x3U, 0x401F85B8U, 0x1U, 0x401F82CCU
  00666e: line 458 define IOMUXC_GPIO_AD_B0_08_CSI_DATA05 0x401F80DCU, 0x4U, 0x401F840CU, 0x1U, 0x401F82CCU
  0066c3: line 459 define IOMUXC_GPIO_AD_B0_08_GPIO1_IO08 0x401F80DCU, 0x5U, 0, 0, 0x401F82CCU
  00670b: line 460 define IOMUXC_GPIO_AD_B0_08_XBAR1_IN20 0x401F80DCU, 0x6U, 0x401F8634U, 0x1U, 0x401F82CCU
  006760: line 461 define IOMUXC_GPIO_AD_B0_08_ENET_1588_EVENT3_IN 0x401F80DCU, 0x7U, 0, 0, 0x401F82CCU
  0067b1: line 463 define IOMUXC_GPIO_AD_B0_09_JTAG_TDI 0x401F80E0U, 0x0U, 0, 0, 0x401F82D0U
  0067f7: line 464 define IOMUXC_GPIO_AD_B0_09_FLEXPWM2_PWMA03 0x401F80E0U, 0x1U, 0x401F8474U, 0x3U, 0x401F82D0U
  006851: line 465 define IOMUXC_GPIO_AD_B0_09_ENET_RX_DATA02 0x401F80E0U, 0x2U, 0, 0, 0x401F82D0U
  00689d: line 466 define IOMUXC_GPIO_AD_B0_09_SAI2_TX_DATA 0x401F80E0U, 0x3U, 0, 0, 0x401F82D0U
  0068e7: line 467 define IOMUXC_GPIO_AD_B0_09_CSI_DATA04 0x401F80E0U, 0x4U, 0x401F8408U, 0x1U, 0x401F82D0U
  00693c: line 468 define IOMUXC_GPIO_AD_B0_09_GPIO1_IO09 0x401F80E0U, 0x5U, 0, 0, 0x401F82D0U
  006984: line 469 define IOMUXC_GPIO_AD_B0_09_XBAR1_IN21 0x401F80E0U, 0x6U, 0x401F8658U, 0x1U, 0x401F82D0U
  0069d9: line 470 define IOMUXC_GPIO_AD_B0_09_GPT2_CLK 0x401F80E0U, 0x7U, 0, 0, 0x401F82D0U
  006a1f: line 472 define IOMUXC_GPIO_AD_B0_10_JTAG_TDO 0x401F80E4U, 0x0U, 0, 0, 0x401F82D4U
  006a65: line 473 define IOMUXC_GPIO_AD_B0_10_FLEXPWM1_PWMA03 0x401F80E4U, 0x1U, 0x401F8454U, 0x3U, 0x401F82D4U
  006abf: line 474 define IOMUXC_GPIO_AD_B0_10_ENET_CRS 0x401F80E4U, 0x2U, 0, 0, 0x401F82D4U
  006b05: line 475 define IOMUXC_GPIO_AD_B0_10_SAI2_MCLK 0x401F80E4U, 0x3U, 0x401F85B0U, 0x1U, 0x401F82D4U
  006b59: line 476 define IOMUXC_GPIO_AD_B0_10_CSI_DATA03 0x401F80E4U, 0x4U, 0x401F8404U, 0x1U, 0x401F82D4U
  006bae: line 477 define IOMUXC_GPIO_AD_B0_10_GPIO1_IO10 0x401F80E4U, 0x5U, 0, 0, 0x401F82D4U
  006bf6: line 478 define IOMUXC_GPIO_AD_B0_10_XBAR1_IN22 0x401F80E4U, 0x6U, 0x401F8638U, 0x1U, 0x401F82D4U
  006c4b: line 479 define IOMUXC_GPIO_AD_B0_10_ENET_1588_EVENT0_OUT 0x401F80E4U, 0x7U, 0, 0, 0x401F82D4U
  006c9d: line 481 define IOMUXC_GPIO_AD_B0_11_JTAG_TRSTB 0x401F80E8U, 0x0U, 0, 0, 0x401F82D8U
  006ce5: line 482 define IOMUXC_GPIO_AD_B0_11_FLEXPWM1_PWMB03 0x401F80E8U, 0x1U, 0x401F8464U, 0x3U, 0x401F82D8U
  006d3f: line 483 define IOMUXC_GPIO_AD_B0_11_ENET_COL 0x401F80E8U, 0x2U, 0, 0, 0x401F82D8U
  006d85: line 484 define IOMUXC_GPIO_AD_B0_11_WDOG1_WDOG_B 0x401F80E8U, 0x3U, 0, 0, 0x401F82D8U
  006dcf: line 485 define IOMUXC_GPIO_AD_B0_11_CSI_DATA02 0x401F80E8U, 0x4U, 0x401F8400U, 0x1U, 0x401F82D8U
  006e24: line 486 define IOMUXC_GPIO_AD_B0_11_GPIO1_IO11 0x401F80E8U, 0x5U, 0, 0, 0x401F82D8U
  006e6c: line 487 define IOMUXC_GPIO_AD_B0_11_XBAR1_IN23 0x401F80E8U, 0x6U, 0x401F863CU, 0x1U, 0x401F82D8U
  006ec1: line 488 define IOMUXC_GPIO_AD_B0_11_ENET_1588_EVENT0_IN 0x401F80E8U, 0x7U, 0x401F8444U, 0x1U, 0x401F82D8U
  006f1f: line 490 define IOMUXC_GPIO_AD_B0_12_LPI2C4_SCL 0x401F80ECU, 0x0U, 0x401F84E4U, 0x1U, 0x401F82DCU
  006f74: line 491 define IOMUXC_GPIO_AD_B0_12_CCM_PMIC_READY 0x401F80ECU, 0x1U, 0x401F83FCU, 0x1U, 0x401F82DCU
  006fcd: line 492 define IOMUXC_GPIO_AD_B0_12_LPUART1_TX 0x401F80ECU, 0x2U, 0, 0, 0x401F82DCU
  007015: line 493 define IOMUXC_GPIO_AD_B0_12_WDOG2_WDOG_B 0x401F80ECU, 0x3U, 0, 0, 0x401F82DCU
  00705f: line 494 define IOMUXC_GPIO_AD_B0_12_FLEXPWM1_PWMX02 0x401F80ECU, 0x4U, 0, 0, 0x401F82DCU
  0070ac: line 495 define IOMUXC_GPIO_AD_B0_12_GPIO1_IO12 0x401F80ECU, 0x5U, 0, 0, 0x401F82DCU
  0070f4: line 496 define IOMUXC_GPIO_AD_B0_12_ENET_1588_EVENT1_OUT 0x401F80ECU, 0x6U, 0, 0, 0x401F82DCU
  007146: line 498 define IOMUXC_GPIO_AD_B0_13_LPI2C4_SDA 0x401F80F0U, 0x0U, 0x401F84E8U, 0x1U, 0x401F82E0U
  00719b: line 499 define IOMUXC_GPIO_AD_B0_13_GPT1_CLK 0x401F80F0U, 0x1U, 0, 0, 0x401F82E0U
  0071e1: line 500 define IOMUXC_GPIO_AD_B0_13_LPUART1_RX 0x401F80F0U, 0x2U, 0, 0, 0x401F82E0U
  007229: line 501 define IOMUXC_GPIO_AD_B0_13_EWM_OUT_B 0x401F80F0U, 0x3U, 0, 0, 0x401F82E0U
  007270: line 502 define IOMUXC_GPIO_AD_B0_13_FLEXPWM1_PWMX03 0x401F80F0U, 0x4U, 0, 0, 0x401F82E0U
  0072bd: line 503 define IOMUXC_GPIO_AD_B0_13_GPIO1_IO13 0x401F80F0U, 0x5U, 0, 0, 0x401F82E0U
  007305: line 504 define IOMUXC_GPIO_AD_B0_13_ENET_1588_EVENT1_IN 0x401F80F0U, 0x6U, 0, 0, 0x401F82E0U
  007356: line 505 define IOMUXC_GPIO_AD_B0_13_REF_CLK_24M 0x401F80F0U, 0x7U, 0, 0, 0x401F82E0U
  00739f: line 507 define IOMUXC_GPIO_AD_B0_14_USB_OTG2_OC 0x401F80F4U, 0x0U, 0x401F85CCU, 0x0U, 0x401F82E4U
  0073f5: line 508 define IOMUXC_GPIO_AD_B0_14_XBAR1_IN24 0x401F80F4U, 0x1U, 0x401F8640U, 0x1U, 0x401F82E4U
  00744a: line 509 define IOMUXC_GPIO_AD_B0_14_LPUART1_CTS_B 0x401F80F4U, 0x2U, 0, 0, 0x401F82E4U
  007495: line 510 define IOMUXC_GPIO_AD_B0_14_ENET_1588_EVENT0_OUT 0x401F80F4U, 0x3U, 0, 0, 0x401F82E4U
  0074e7: line 511 define IOMUXC_GPIO_AD_B0_14_CSI_VSYNC 0x401F80F4U, 0x4U, 0x401F8428U, 0x0U, 0x401F82E4U
  00753b: line 512 define IOMUXC_GPIO_AD_B0_14_GPIO1_IO14 0x401F80F4U, 0x5U, 0, 0, 0x401F82E4U
  007583: line 513 define IOMUXC_GPIO_AD_B0_14_FLEXCAN2_TX 0x401F80F4U, 0x6U, 0, 0, 0x401F82E4U
  0075cc: line 515 define IOMUXC_GPIO_AD_B0_15_USB_OTG2_PWR 0x401F80F8U, 0x0U, 0, 0, 0x401F82E8U
  007616: line 516 define IOMUXC_GPIO_AD_B0_15_XBAR1_IN25 0x401F80F8U, 0x1U, 0x401F8650U, 0x0U, 0x401F82E8U
  00766b: line 517 define IOMUXC_GPIO_AD_B0_15_LPUART1_RTS_B 0x401F80F8U, 0x2U, 0, 0, 0x401F82E8U
  0076b6: line 518 define IOMUXC_GPIO_AD_B0_15_ENET_1588_EVENT0_IN 0x401F80F8U, 0x3U, 0x401F8444U, 0x0U, 0x401F82E8U
  007714: line 519 define IOMUXC_GPIO_AD_B0_15_CSI_HSYNC 0x401F80F8U, 0x4U, 0x401F8420U, 0x0U, 0x401F82E8U
  007768: line 520 define IOMUXC_GPIO_AD_B0_15_GPIO1_IO15 0x401F80F8U, 0x5U, 0, 0, 0x401F82E8U
  0077b0: line 521 define IOMUXC_GPIO_AD_B0_15_FLEXCAN2_RX 0x401F80F8U, 0x6U, 0x401F8450U, 0x2U, 0x401F82E8U
  007806: line 522 define IOMUXC_GPIO_AD_B0_15_WDOG1_WDOG_RST_B_DEB 0x401F80F8U, 0x7U, 0, 0, 0x401F82E8U
  007858: line 524 define IOMUXC_GPIO_AD_B1_00_USB_OTG2_ID 0x401F80FCU, 0x0U, 0x401F83F8U, 0x1U, 0x401F82ECU
  0078ae: line 525 define IOMUXC_GPIO_AD_B1_00_QTIMER3_TIMER0 0x401F80FCU, 0x1U, 0x401F857CU, 0x1U, 0x401F82ECU
  007907: line 526 define IOMUXC_GPIO_AD_B1_00_LPUART2_CTS_B 0x401F80FCU, 0x2U, 0, 0, 0x401F82ECU
  007952: line 527 define IOMUXC_GPIO_AD_B1_00_LPI2C1_SCL 0x401F80FCU, 0x3U, 0x401F84CCU, 0x1U, 0x401F82ECU
  0079a7: line 528 define IOMUXC_GPIO_AD_B1_00_WDOG1_B 0x401F80FCU, 0x4U, 0, 0, 0x401F82ECU
  0079ec: line 529 define IOMUXC_GPIO_AD_B1_00_GPIO1_IO16 0x401F80FCU, 0x5U, 0, 0, 0x401F82ECU
  007a34: line 530 define IOMUXC_GPIO_AD_B1_00_USDHC1_WP 0x401F80FCU, 0x6U, 0x401F85D8U, 0x2U, 0x401F82ECU
  007a88: line 531 define IOMUXC_GPIO_AD_B1_00_KPP_ROW07 0x401F80FCU, 0x7U, 0, 0, 0x401F82ECU
  007acf: line 533 define IOMUXC_GPIO_AD_B1_01_USB_OTG1_PWR 0x401F8100U, 0x0U, 0, 0, 0x401F82F0U
  007b19: line 534 define IOMUXC_GPIO_AD_B1_01_QTIMER3_TIMER1 0x401F8100U, 0x1U, 0x401F8580U, 0x0U, 0x401F82F0U
  007b72: line 535 define IOMUXC_GPIO_AD_B1_01_LPUART2_RTS_B 0x401F8100U, 0x2U, 0, 0, 0x401F82F0U
  007bbd: line 536 define IOMUXC_GPIO_AD_B1_01_LPI2C1_SDA 0x401F8100U, 0x3U, 0x401F84D0U, 0x1U, 0x401F82F0U
  007c12: line 537 define IOMUXC_GPIO_AD_B1_01_CCM_PMIC_READY 0x401F8100U, 0x4U, 0x401F83FCU, 0x2U, 0x401F82F0U
  007c6b: line 538 define IOMUXC_GPIO_AD_B1_01_GPIO1_IO17 0x401F8100U, 0x5U, 0, 0, 0x401F82F0U
  007cb3: line 539 define IOMUXC_GPIO_AD_B1_01_USDHC1_VSELECT 0x401F8100U, 0x6U, 0, 0, 0x401F82F0U
  007cff: line 540 define IOMUXC_GPIO_AD_B1_01_KPP_COL07 0x401F8100U, 0x7U, 0, 0, 0x401F82F0U
  007d46: line 542 define IOMUXC_GPIO_AD_B1_02_USB_OTG1_ID 0x401F8104U, 0x0U, 0x401F83F4U, 0x1U, 0x401F82F4U
  007d9c: line 543 define IOMUXC_GPIO_AD_B1_02_QTIMER3_TIMER2 0x401F8104U, 0x1U, 0x401F8584U, 0x1U, 0x401F82F4U
  007df5: line 544 define IOMUXC_GPIO_AD_B1_02_LPUART2_TX 0x401F8104U, 0x2U, 0x401F8530U, 0x1U, 0x401F82F4U
  007e4a: line 545 define IOMUXC_GPIO_AD_B1_02_SPDIF_OUT 0x401F8104U, 0x3U, 0, 0, 0x401F82F4U
  007e91: line 546 define IOMUXC_GPIO_AD_B1_02_ENET_1588_EVENT2_OUT 0x401F8104U, 0x4U, 0, 0, 0x401F82F4U
  007ee3: line 547 define IOMUXC_GPIO_AD_B1_02_GPIO1_IO18 0x401F8104U, 0x5U, 0, 0, 0x401F82F4U
  007f2b: line 548 define IOMUXC_GPIO_AD_B1_02_USDHC1_CD_B 0x401F8104U, 0x6U, 0x401F85D4U, 0x1U, 0x401F82F4U
  007f81: line 549 define IOMUXC_GPIO_AD_B1_02_KPP_ROW06 0x401F8104U, 0x7U, 0, 0, 0x401F82F4U
  007fc8: line 551 define IOMUXC_GPIO_AD_B1_03_USB_OTG1_OC 0x401F8108U, 0x0U, 0x401F85D0U, 0x1U, 0x401F82F8U
  00801e: line 552 define IOMUXC_GPIO_AD_B1_03_QTIMER3_TIMER3 0x401F8108U, 0x1U, 0x401F8588U, 0x1U, 0x401F82F8U
  008077: line 553 define IOMUXC_GPIO_AD_B1_03_LPUART2_RX 0x401F8108U, 0x2U, 0x401F852CU, 0x1U, 0x401F82F8U
  0080cc: line 554 define IOMUXC_GPIO_AD_B1_03_SPDIF_IN 0x401F8108U, 0x3U, 0x401F85C8U, 0x0U, 0x401F82F8U
  00811f: line 555 define IOMUXC_GPIO_AD_B1_03_ENET_1588_EVENT2_IN 0x401F8108U, 0x4U, 0, 0, 0x401F82F8U
  008170: line 556 define IOMUXC_GPIO_AD_B1_03_GPIO1_IO19 0x401F8108U, 0x5U, 0, 0, 0x401F82F8U
  0081b8: line 557 define IOMUXC_GPIO_AD_B1_03_USDHC2_CD_B 0x401F8108U, 0x6U, 0x401F85E0U, 0x0U, 0x401F82F8U
  00820e: line 558 define IOMUXC_GPIO_AD_B1_03_KPP_COL06 0x401F8108U, 0x7U, 0, 0, 0x401F82F8U
  008255: line 560 define IOMUXC_GPIO_AD_B1_04_FLEXSPIB_DATA03 0x401F810CU, 0x0U, 0x401F84C4U, 0x1U, 0x401F82FCU
  0082af: line 561 define IOMUXC_GPIO_AD_B1_04_ENET_MDC 0x401F810CU, 0x1U, 0, 0, 0x401F82FCU
  0082f5: line 562 define IOMUXC_GPIO_AD_B1_04_LPUART3_CTS_B 0x401F810CU, 0x2U, 0x401F8534U, 0x1U, 0x401F82FCU
  00834d: line 563 define IOMUXC_GPIO_AD_B1_04_SPDIF_SR_CLK 0x401F810CU, 0x3U, 0, 0, 0x401F82FCU
  008397: line 564 define IOMUXC_GPIO_AD_B1_04_CSI_PIXCLK 0x401F810CU, 0x4U, 0x401F8424U, 0x0U, 0x401F82FCU
  0083ec: line 565 define IOMUXC_GPIO_AD_B1_04_GPIO1_IO20 0x401F810CU, 0x5U, 0, 0, 0x401F82FCU
  008434: line 566 define IOMUXC_GPIO_AD_B1_04_USDHC2_DATA0 0x401F810CU, 0x6U, 0x401F85E8U, 0x1U, 0x401F82FCU
  00848b: line 567 define IOMUXC_GPIO_AD_B1_04_KPP_ROW05 0x401F810CU, 0x7U, 0, 0, 0x401F82FCU
  0084d2: line 569 define IOMUXC_GPIO_AD_B1_05_FLEXSPIB_DATA02 0x401F8110U, 0x0U, 0x401F84C0U, 0x1U, 0x401F8300U
  00852c: line 570 define IOMUXC_GPIO_AD_B1_05_ENET_MDIO 0x401F8110U, 0x1U, 0x401F8430U, 0x0U, 0x401F8300U
  008580: line 571 define IOMUXC_GPIO_AD_B1_05_LPUART3_RTS_B 0x401F8110U, 0x2U, 0, 0, 0x401F8300U
  0085cb: line 572 define IOMUXC_GPIO_AD_B1_05_SPDIF_OUT 0x401F8110U, 0x3U, 0, 0, 0x401F8300U
  008612: line 573 define IOMUXC_GPIO_AD_B1_05_CSI_MCLK 0x401F8110U, 0x4U, 0, 0, 0x401F8300U
  008658: line 574 define IOMUXC_GPIO_AD_B1_05_GPIO1_IO21 0x401F8110U, 0x5U, 0, 0, 0x401F8300U
  0086a0: line 575 define IOMUXC_GPIO_AD_B1_05_USDHC2_DATA1 0x401F8110U, 0x6U, 0x401F85ECU, 0x1U, 0x401F8300U
  0086f7: line 576 define IOMUXC_GPIO_AD_B1_05_KPP_COL05 0x401F8110U, 0x7U, 0, 0, 0x401F8300U
  00873e: line 578 define IOMUXC_GPIO_AD_B1_06_FLEXSPIB_DATA01 0x401F8114U, 0x0U, 0x401F84BCU, 0x1U, 0x401F8304U
  008798: line 579 define IOMUXC_GPIO_AD_B1_06_LPI2C3_SDA 0x401F8114U, 0x1U, 0x401F84E0U, 0x2U, 0x401F8304U
  0087ed: line 580 define IOMUXC_GPIO_AD_B1_06_LPUART3_TX 0x401F8114U, 0x2U, 0x401F853CU, 0x0U, 0x401F8304U
  008842: line 581 define IOMUXC_GPIO_AD_B1_06_SPDIF_LOCK 0x401F8114U, 0x3U, 0, 0, 0x401F8304U
  00888a: line 582 define IOMUXC_GPIO_AD_B1_06_CSI_VSYNC 0x401F8114U, 0x4U, 0x401F8428U, 0x1U, 0x401F8304U
  0088de: line 583 define IOMUXC_GPIO_AD_B1_06_GPIO1_IO22 0x401F8114U, 0x5U, 0, 0, 0x401F8304U
  008926: line 584 define IOMUXC_GPIO_AD_B1_06_USDHC2_DATA2 0x401F8114U, 0x6U, 0x401F85F0U, 0x1U, 0x401F8304U
  00897d: line 585 define IOMUXC_GPIO_AD_B1_06_KPP_ROW04 0x401F8114U, 0x7U, 0, 0, 0x401F8304U
  0089c4: line 587 define IOMUXC_GPIO_AD_B1_07_FLEXSPIB_DATA00 0x401F8118U, 0x0U, 0x401F84B8U, 0x1U, 0x401F8308U
  008a1e: line 588 define IOMUXC_GPIO_AD_B1_07_LPI2C3_SCL 0x401F8118U, 0x1U, 0x401F84DCU, 0x2U, 0x401F8308U
  008a73: line 589 define IOMUXC_GPIO_AD_B1_07_LPUART3_RX 0x401F8118U, 0x2U, 0x401F8538U, 0x0U, 0x401F8308U
  008ac8: line 590 define IOMUXC_GPIO_AD_B1_07_SPDIF_EXT_CLK 0x401F8118U, 0x3U, 0, 0, 0x401F8308U
  008b13: line 591 define IOMUXC_GPIO_AD_B1_07_CSI_HSYNC 0x401F8118U, 0x4U, 0x401F8420U, 0x1U, 0x401F8308U
  008b67: line 592 define IOMUXC_GPIO_AD_B1_07_GPIO1_IO23 0x401F8118U, 0x5U, 0, 0, 0x401F8308U
  008baf: line 593 define IOMUXC_GPIO_AD_B1_07_USDHC2_DATA3 0x401F8118U, 0x6U, 0x401F85F4U, 0x1U, 0x401F8308U
  008c06: line 594 define IOMUXC_GPIO_AD_B1_07_KPP_COL04 0x401F8118U, 0x7U, 0, 0, 0x401F8308U
  008c4d: line 596 define IOMUXC_GPIO_AD_B1_08_FLEXSPIA_SS1_B 0x401F811CU, 0x0U, 0, 0, 0x401F830CU
  008c99: line 597 define IOMUXC_GPIO_AD_B1_08_FLEXPWM4_PWMA00 0x401F811CU, 0x1U, 0x401F8494U, 0x1U, 0x401F830CU
  008cf3: line 598 define IOMUXC_GPIO_AD_B1_08_FLEXCAN1_TX 0x401F811CU, 0x2U, 0, 0, 0x401F830CU
  008d3c: line 599 define IOMUXC_GPIO_AD_B1_08_CCM_PMIC_READY 0x401F811CU, 0x3U, 0x401F83FCU, 0x3U, 0x401F830CU
  008d95: line 600 define IOMUXC_GPIO_AD_B1_08_CSI_DATA09 0x401F811CU, 0x4U, 0x401F841CU, 0x0U, 0x401F830CU
  008dea: line 601 define IOMUXC_GPIO_AD_B1_08_GPIO1_IO24 0x401F811CU, 0x5U, 0, 0, 0x401F830CU
  008e32: line 602 define IOMUXC_GPIO_AD_B1_08_USDHC2_CMD 0x401F811CU, 0x6U, 0x401F85E4U, 0x1U, 0x401F830CU
  008e87: line 603 define IOMUXC_GPIO_AD_B1_08_KPP_ROW03 0x401F811CU, 0x7U, 0, 0, 0x401F830CU
  008ece: line 605 define IOMUXC_GPIO_AD_B1_09_FLEXSPIA_DQS 0x401F8120U, 0x0U, 0x401F84A4U, 0x1U, 0x401F8310U
  008f25: line 606 define IOMUXC_GPIO_AD_B1_09_FLEXPWM4_PWMA01 0x401F8120U, 0x1U, 0x401F8498U, 0x1U, 0x401F8310U
  008f7f: line 607 define IOMUXC_GPIO_AD_B1_09_FLEXCAN1_RX 0x401F8120U, 0x2U, 0x401F844CU, 0x2U, 0x401F8310U
  008fd5: line 608 define IOMUXC_GPIO_AD_B1_09_SAI1_MCLK 0x401F8120U, 0x3U, 0x401F858CU, 0x1U, 0x401F8310U
  009029: line 609 define IOMUXC_GPIO_AD_B1_09_CSI_DATA08 0x401F8120U, 0x4U, 0x401F8418U, 0x0U, 0x401F8310U
  00907e: line 610 define IOMUXC_GPIO_AD_B1_09_GPIO1_IO25 0x401F8120U, 0x5U, 0, 0, 0x401F8310U
  0090c6: line 611 define IOMUXC_GPIO_AD_B1_09_USDHC2_CLK 0x401F8120U, 0x6U, 0x401F85DCU, 0x1U, 0x401F8310U
  00911b: line 612 define IOMUXC_GPIO_AD_B1_09_KPP_COL03 0x401F8120U, 0x7U, 0, 0, 0x401F8310U
  009162: line 614 define IOMUXC_GPIO_AD_B1_10_FLEXSPIA_DATA03 0x401F8124U, 0x0U, 0x401F84B4U, 0x1U, 0x401F8314U
  0091bc: line 615 define IOMUXC_GPIO_AD_B1_10_WDOG1_B 0x401F8124U, 0x1U, 0, 0, 0x401F8314U
  009201: line 616 define IOMUXC_GPIO_AD_B1_10_LPUART8_TX 0x401F8124U, 0x2U, 0x401F8564U, 0x1U, 0x401F8314U
  009256: line 617 define IOMUXC_GPIO_AD_B1_10_SAI1_RX_SYNC 0x401F8124U, 0x3U, 0x401F85A4U, 0x1U, 0x401F8314U
  0092ad: line 618 define IOMUXC_GPIO_AD_B1_10_CSI_DATA07 0x401F8124U, 0x4U, 0x401F8414U, 0x0U, 0x401F8314U
  009302: line 619 define IOMUXC_GPIO_AD_B1_10_GPIO1_IO26 0x401F8124U, 0x5U, 0, 0, 0x401F8314U
  00934a: line 620 define IOMUXC_GPIO_AD_B1_10_USDHC2_WP 0x401F8124U, 0x6U, 0x401F8608U, 0x1U, 0x401F8314U
  00939e: line 621 define IOMUXC_GPIO_AD_B1_10_KPP_ROW02 0x401F8124U, 0x7U, 0, 0, 0x401F8314U
  0093e5: line 623 define IOMUXC_GPIO_AD_B1_11_FLEXSPIA_DATA02 0x401F8128U, 0x0U, 0x401F84B0U, 0x1U, 0x401F8318U
  00943f: line 624 define IOMUXC_GPIO_AD_B1_11_EWM_OUT_B 0x401F8128U, 0x1U, 0, 0, 0x401F8318U
  009486: line 625 define IOMUXC_GPIO_AD_B1_11_LPUART8_RX 0x401F8128U, 0x2U, 0x401F8560U, 0x1U, 0x401F8318U
  0094db: line 626 define IOMUXC_GPIO_AD_B1_11_SAI1_RX_BCLK 0x401F8128U, 0x3U, 0x401F8590U, 0x1U, 0x401F8318U
  009532: line 627 define IOMUXC_GPIO_AD_B1_11_CSI_DATA06 0x401F8128U, 0x4U, 0x401F8410U, 0x0U, 0x401F8318U
  009587: line 628 define IOMUXC_GPIO_AD_B1_11_GPIO1_IO27 0x401F8128U, 0x5U, 0, 0, 0x401F8318U
  0095cf: line 629 define IOMUXC_GPIO_AD_B1_11_USDHC2_RESET_B 0x401F8128U, 0x6U, 0, 0, 0x401F8318U
  00961b: line 630 define IOMUXC_GPIO_AD_B1_11_KPP_COL02 0x401F8128U, 0x7U, 0, 0, 0x401F8318U
  009662: line 632 define IOMUXC_GPIO_AD_B1_12_FLEXSPIA_DATA01 0x401F812CU, 0x0U, 0x401F84ACU, 0x1U, 0x401F831CU
  0096bc: line 633 define IOMUXC_GPIO_AD_B1_12_ACMP_OUT00 0x401F812CU, 0x1U, 0, 0, 0x401F831CU
  009704: line 634 define IOMUXC_GPIO_AD_B1_12_LPSPI3_PCS0 0x401F812CU, 0x2U, 0x401F850CU, 0x1U, 0x401F831CU
  00975a: line 635 define IOMUXC_GPIO_AD_B1_12_SAI1_RX_DATA00 0x401F812CU, 0x3U, 0x401F8594U, 0x1U, 0x401F831CU
  0097b3: line 636 define IOMUXC_GPIO_AD_B1_12_CSI_DATA05 0x401F812CU, 0x4U, 0x401F840CU, 0x0U, 0x401F831CU
  009808: line 637 define IOMUXC_GPIO_AD_B1_12_GPIO1_IO28 0x401F812CU, 0x5U, 0, 0, 0x401F831CU
  009850: line 638 define IOMUXC_GPIO_AD_B1_12_USDHC2_DATA4 0x401F812CU, 0x6U, 0x401F85F8U, 0x1U, 0x401F831CU
  0098a7: line 639 define IOMUXC_GPIO_AD_B1_12_KPP_ROW01 0x401F812CU, 0x7U, 0, 0, 0x401F831CU
  0098ee: line 641 define IOMUXC_GPIO_AD_B1_13_FLEXSPIA_DATA00 0x401F8130U, 0x0U, 0x401F84A8U, 0x1U, 0x401F8320U
  009948: line 642 define IOMUXC_GPIO_AD_B1_13_ACMP_OUT01 0x401F8130U, 0x1U, 0, 0, 0x401F8320U
  009990: line 643 define IOMUXC_GPIO_AD_B1_13_LPSPI3_SDI 0x401F8130U, 0x2U, 0x401F8514U, 0x1U, 0x401F8320U
  0099e5: line 644 define IOMUXC_GPIO_AD_B1_13_SAI1_TX_DATA00 0x401F8130U, 0x3U, 0, 0, 0x401F8320U
  009a31: line 645 define IOMUXC_GPIO_AD_B1_13_CSI_DATA04 0x401F8130U, 0x4U, 0x401F8408U, 0x0U, 0x401F8320U
  009a86: line 646 define IOMUXC_GPIO_AD_B1_13_GPIO1_IO29 0x401F8130U, 0x5U, 0, 0, 0x401F8320U
  009ace: line 647 define IOMUXC_GPIO_AD_B1_13_USDHC2_DATA5 0x401F8130U, 0x6U, 0x401F85FCU, 0x1U, 0x401F8320U
  009b25: line 648 define IOMUXC_GPIO_AD_B1_13_KPP_COL01 0x401F8130U, 0x7U, 0, 0, 0x401F8320U
  009b6c: line 650 define IOMUXC_GPIO_AD_B1_14_FLEXSPIA_SCLK 0x401F8134U, 0x0U, 0x401F84C8U, 0x1U, 0x401F8324U
  009bc4: line 651 define IOMUXC_GPIO_AD_B1_14_ACMP_OUT02 0x401F8134U, 0x1U, 0, 0, 0x401F8324U
  009c0c: line 652 define IOMUXC_GPIO_AD_B1_14_LPSPI3_SDO 0x401F8134U, 0x2U, 0x401F8518U, 0x1U, 0x401F8324U
  009c61: line 653 define IOMUXC_GPIO_AD_B1_14_SAI1_TX_BCLK 0x401F8134U, 0x3U, 0x401F85A8U, 0x1U, 0x401F8324U
  009cb8: line 654 define IOMUXC_GPIO_AD_B1_14_CSI_DATA03 0x401F8134U, 0x4U, 0x401F8404U, 0x0U, 0x401F8324U
  009d0d: line 655 define IOMUXC_GPIO_AD_B1_14_GPIO1_IO30 0x401F8134U, 0x5U, 0, 0, 0x401F8324U
  009d55: line 656 define IOMUXC_GPIO_AD_B1_14_USDHC2_DATA6 0x401F8134U, 0x6U, 0x401F8600U, 0x1U, 0x401F8324U
  009dac: line 657 define IOMUXC_GPIO_AD_B1_14_KPP_ROW00 0x401F8134U, 0x7U, 0, 0, 0x401F8324U
  009df3: line 659 define IOMUXC_GPIO_AD_B1_15_FLEXSPIA_SS0_B 0x401F8138U, 0x0U, 0, 0, 0x401F8328U
  009e3f: line 660 define IOMUXC_GPIO_AD_B1_15_ACMP_OUT03 0x401F8138U, 0x1U, 0, 0, 0x401F8328U
  009e87: line 661 define IOMUXC_GPIO_AD_B1_15_LPSPI3_SCK 0x401F8138U, 0x2U, 0, 0, 0x401F8328U
  009ecf: line 662 define IOMUXC_GPIO_AD_B1_15_SAI1_TX_SYNC 0x401F8138U, 0x3U, 0x401F85ACU, 0x1U, 0x401F8328U
  009f26: line 663 define IOMUXC_GPIO_AD_B1_15_CSI_DATA02 0x401F8138U, 0x4U, 0x401F8400U, 0x0U, 0x401F8328U
  009f7b: line 664 define IOMUXC_GPIO_AD_B1_15_GPIO1_IO31 0x401F8138U, 0x5U, 0, 0, 0x401F8328U
  009fc3: line 665 define IOMUXC_GPIO_AD_B1_15_USDHC2_DATA7 0x401F8138U, 0x6U, 0x401F8604U, 0x1U, 0x401F8328U
  00a01a: line 666 define IOMUXC_GPIO_AD_B1_15_KPP_COL00 0x401F8138U, 0x7U, 0, 0, 0x401F8328U
  00a061: line 668 define IOMUXC_GPIO_B0_00_LCD_CLK 0x401F813CU, 0x0U, 0, 0, 0x401F832CU
  00a0a3: line 669 define IOMUXC_GPIO_B0_00_QTIMER1_TIMER0 0x401F813CU, 0x1U, 0, 0, 0x401F832CU
  00a0ec: line 670 define IOMUXC_GPIO_B0_00_MQS_RIGHT 0x401F813CU, 0x2U, 0, 0, 0x401F832CU
  00a130: line 671 define IOMUXC_GPIO_B0_00_LPSPI4_PCS0 0x401F813CU, 0x3U, 0x401F851CU, 0x0U, 0x401F832CU
  00a183: line 672 define IOMUXC_GPIO_B0_00_FLEXIO2_FLEXIO00 0x401F813CU, 0x4U, 0, 0, 0x401F832CU
  00a1ce: line 673 define IOMUXC_GPIO_B0_00_GPIO2_IO00 0x401F813CU, 0x5U, 0, 0, 0x401F832CU
  00a213: line 674 define IOMUXC_GPIO_B0_00_SEMC_CSX01 0x401F813CU, 0x6U, 0, 0, 0x401F832CU
  00a258: line 676 define IOMUXC_GPIO_B0_01_LCD_ENABLE 0x401F8140U, 0x0U, 0, 0, 0x401F8330U
  00a29d: line 677 define IOMUXC_GPIO_B0_01_QTIMER1_TIMER1 0x401F8140U, 0x1U, 0, 0, 0x401F8330U
  00a2e6: line 678 define IOMUXC_GPIO_B0_01_MQS_LEFT 0x401F8140U, 0x2U, 0, 0, 0x401F8330U
  00a329: line 679 define IOMUXC_GPIO_B0_01_LPSPI4_SDI 0x401F8140U, 0x3U, 0x401F8524U, 0x0U, 0x401F8330U
  00a37b: line 680 define IOMUXC_GPIO_B0_01_FLEXIO2_FLEXIO01 0x401F8140U, 0x4U, 0, 0, 0x401F8330U
  00a3c6: line 681 define IOMUXC_GPIO_B0_01_GPIO2_IO01 0x401F8140U, 0x5U, 0, 0, 0x401F8330U
  00a40b: line 682 define IOMUXC_GPIO_B0_01_SEMC_CSX02 0x401F8140U, 0x6U, 0, 0, 0x401F8330U
  00a450: line 684 define IOMUXC_GPIO_B0_02_LCD_HSYNC 0x401F8144U, 0x0U, 0, 0, 0x401F8334U
  00a494: line 685 define IOMUXC_GPIO_B0_02_QTIMER1_TIMER2 0x401F8144U, 0x1U, 0, 0, 0x401F8334U
  00a4dd: line 686 define IOMUXC_GPIO_B0_02_FLEXCAN1_TX 0x401F8144U, 0x2U, 0, 0, 0x401F8334U
  00a523: line 687 define IOMUXC_GPIO_B0_02_LPSPI4_SDO 0x401F8144U, 0x3U, 0x401F8528U, 0x0U, 0x401F8334U
  00a575: line 688 define IOMUXC_GPIO_B0_02_FLEXIO2_FLEXIO02 0x401F8144U, 0x4U, 0, 0, 0x401F8334U
  00a5c0: line 689 define IOMUXC_GPIO_B0_02_GPIO2_IO02 0x401F8144U, 0x5U, 0, 0, 0x401F8334U
  00a605: line 690 define IOMUXC_GPIO_B0_02_SEMC_CSX03 0x401F8144U, 0x6U, 0, 0, 0x401F8334U
  00a64a: line 692 define IOMUXC_GPIO_B0_03_LCD_VSYNC 0x401F8148U, 0x0U, 0, 0, 0x401F8338U
  00a68e: line 693 define IOMUXC_GPIO_B0_03_QTIMER2_TIMER0 0x401F8148U, 0x1U, 0x401F856CU, 0x1U, 0x401F8338U
  00a6e4: line 694 define IOMUXC_GPIO_B0_03_FLEXCAN1_RX 0x401F8148U, 0x2U, 0x401F844CU, 0x3U, 0x401F8338U
  00a737: line 695 define IOMUXC_GPIO_B0_03_LPSPI4_SCK 0x401F8148U, 0x3U, 0x401F8520U, 0x0U, 0x401F8338U
  00a789: line 696 define IOMUXC_GPIO_B0_03_FLEXIO2_FLEXIO03 0x401F8148U, 0x4U, 0, 0, 0x401F8338U
  00a7d4: line 697 define IOMUXC_GPIO_B0_03_GPIO2_IO03 0x401F8148U, 0x5U, 0, 0, 0x401F8338U
  00a819: line 698 define IOMUXC_GPIO_B0_03_WDOG2_RESET_B_DEB 0x401F8148U, 0x6U, 0, 0, 0x401F8338U
  00a865: line 700 define IOMUXC_GPIO_B0_04_LCD_DATA00 0x401F814CU, 0x0U, 0, 0, 0x401F833CU
  00a8aa: line 701 define IOMUXC_GPIO_B0_04_QTIMER2_TIMER1 0x401F814CU, 0x1U, 0x401F8570U, 0x1U, 0x401F833CU
  00a900: line 702 define IOMUXC_GPIO_B0_04_LPI2C2_SCL 0x401F814CU, 0x2U, 0x401F84D4U, 0x1U, 0x401F833CU
  00a952: line 703 define IOMUXC_GPIO_B0_04_FLEXIO2_FLEXIO04 0x401F814CU, 0x4U, 0, 0, 0x401F833CU
  00a99d: line 704 define IOMUXC_GPIO_B0_04_GPIO2_IO04 0x401F814CU, 0x5U, 0, 0, 0x401F833CU
  00a9e2: line 705 define IOMUXC_GPIO_B0_04_SRC_BOOT_CFG00 0x401F814CU, 0x6U, 0, 0, 0x401F833CU
  00aa2b: line 707 define IOMUXC_GPIO_B0_05_LCD_DATA01 0x401F8150U, 0x0U, 0, 0, 0x401F8340U
  00aa70: line 708 define IOMUXC_GPIO_B0_05_QTIMER2_TIMER2 0x401F8150U, 0x1U, 0x401F8574U, 0x1U, 0x401F8340U
  00aac6: line 709 define IOMUXC_GPIO_B0_05_LPI2C2_SDA 0x401F8150U, 0x2U, 0x401F84D8U, 0x1U, 0x401F8340U
  00ab18: line 710 define IOMUXC_GPIO_B0_05_FLEXIO2_FLEXIO05 0x401F8150U, 0x4U, 0, 0, 0x401F8340U
  00ab63: line 711 define IOMUXC_GPIO_B0_05_GPIO2_IO05 0x401F8150U, 0x5U, 0, 0, 0x401F8340U
  00aba8: line 712 define IOMUXC_GPIO_B0_05_SRC_BOOT_CFG01 0x401F8150U, 0x6U, 0, 0, 0x401F8340U
  00abf1: line 714 define IOMUXC_GPIO_B0_06_LCD_DATA02 0x401F8154U, 0x0U, 0, 0, 0x401F8344U
  00ac36: line 715 define IOMUXC_GPIO_B0_06_QTIMER3_TIMER0 0x401F8154U, 0x1U, 0x401F857CU, 0x2U, 0x401F8344U
  00ac8c: line 716 define IOMUXC_GPIO_B0_06_FLEXPWM2_PWMA00 0x401F8154U, 0x2U, 0x401F8478U, 0x1U, 0x401F8344U
  00ace3: line 717 define IOMUXC_GPIO_B0_06_FLEXIO2_FLEXIO06 0x401F8154U, 0x4U, 0, 0, 0x401F8344U
  00ad2e: line 718 define IOMUXC_GPIO_B0_06_GPIO2_IO06 0x401F8154U, 0x5U, 0, 0, 0x401F8344U
  00ad73: line 719 define IOMUXC_GPIO_B0_06_SRC_BOOT_CFG02 0x401F8154U, 0x6U, 0, 0, 0x401F8344U
  00adbc: line 721 define IOMUXC_GPIO_B0_07_LCD_DATA03 0x401F8158U, 0x0U, 0, 0, 0x401F8348U
  00ae01: line 722 define IOMUXC_GPIO_B0_07_QTIMER3_TIMER1 0x401F8158U, 0x1U, 0x401F8580U, 0x2U, 0x401F8348U
  00ae57: line 723 define IOMUXC_GPIO_B0_07_FLEXPWM2_PWMB00 0x401F8158U, 0x2U, 0x401F8488U, 0x1U, 0x401F8348U
  00aeae: line 724 define IOMUXC_GPIO_B0_07_FLEXIO2_FLEXIO07 0x401F8158U, 0x4U, 0, 0, 0x401F8348U
  00aef9: line 725 define IOMUXC_GPIO_B0_07_GPIO2_IO07 0x401F8158U, 0x5U, 0, 0, 0x401F8348U
  00af3e: line 726 define IOMUXC_GPIO_B0_07_SRC_BOOT_CFG03 0x401F8158U, 0x6U, 0, 0, 0x401F8348U
  00af87: line 728 define IOMUXC_GPIO_B0_08_LCD_DATA04 0x401F815CU, 0x0U, 0, 0, 0x401F834CU
  00afcc: line 729 define IOMUXC_GPIO_B0_08_QTIMER3_TIMER2 0x401F815CU, 0x1U, 0x401F8584U, 0x2U, 0x401F834CU
  00b022: line 730 define IOMUXC_GPIO_B0_08_FLEXPWM2_PWMA01 0x401F815CU, 0x2U, 0x401F847CU, 0x1U, 0x401F834CU
  00b079: line 731 define IOMUXC_GPIO_B0_08_LPUART3_TX 0x401F815CU, 0x3U, 0x401F853CU, 0x2U, 0x401F834CU
  00b0cb: line 732 define IOMUXC_GPIO_B0_08_FLEXIO2_FLEXIO08 0x401F815CU, 0x4U, 0, 0, 0x401F834CU
  00b116: line 733 define IOMUXC_GPIO_B0_08_GPIO2_IO08 0x401F815CU, 0x5U, 0, 0, 0x401F834CU
  00b15b: line 734 define IOMUXC_GPIO_B0_08_SRC_BOOT_CFG04 0x401F815CU, 0x6U, 0, 0, 0x401F834CU
  00b1a4: line 736 define IOMUXC_GPIO_B0_09_LCD_DATA05 0x401F8160U, 0x0U, 0, 0, 0x401F8350U
  00b1e9: line 737 define IOMUXC_GPIO_B0_09_QTIMER4_TIMER0 0x401F8160U, 0x1U, 0, 0, 0x401F8350U
  00b232: line 738 define IOMUXC_GPIO_B0_09_FLEXPWM2_PWMB01 0x401F8160U, 0x2U, 0x401F848CU, 0x1U, 0x401F8350U
  00b289: line 739 define IOMUXC_GPIO_B0_09_LPUART3_RX 0x401F8160U, 0x3U, 0x401F8538U, 0x2U, 0x401F8350U
  00b2db: line 740 define IOMUXC_GPIO_B0_09_FLEXIO2_FLEXIO09 0x401F8160U, 0x4U, 0, 0, 0x401F8350U
  00b326: line 741 define IOMUXC_GPIO_B0_09_GPIO2_IO09 0x401F8160U, 0x5U, 0, 0, 0x401F8350U
  00b36b: line 742 define IOMUXC_GPIO_B0_09_SRC_BOOT_CFG05 0x401F8160U, 0x6U, 0, 0, 0x401F8350U
  00b3b4: line 744 define IOMUXC_GPIO_B0_10_LCD_DATA06 0x401F8164U, 0x0U, 0, 0, 0x401F8354U
  00b3f9: line 745 define IOMUXC_GPIO_B0_10_QTIMER4_TIMER1 0x401F8164U, 0x1U, 0, 0, 0x401F8354U
  00b442: line 746 define IOMUXC_GPIO_B0_10_FLEXPWM2_PWMA02 0x401F8164U, 0x2U, 0x401F8480U, 0x1U, 0x401F8354U
  00b499: line 747 define IOMUXC_GPIO_B0_10_SAI1_TX_DATA03 0x401F8164U, 0x3U, 0x401F8598U, 0x1U, 0x401F8354U
  00b4ef: line 748 define IOMUXC_GPIO_B0_10_FLEXIO2_FLEXIO10 0x401F8164U, 0x4U, 0, 0, 0x401F8354U
  00b53a: line 749 define IOMUXC_GPIO_B0_10_GPIO2_IO10 0x401F8164U, 0x5U, 0, 0, 0x401F8354U
  00b57f: line 750 define IOMUXC_GPIO_B0_10_SRC_BOOT_CFG06 0x401F8164U, 0x6U, 0, 0, 0x401F8354U
  00b5c8: line 752 define IOMUXC_GPIO_B0_11_LCD_DATA07 0x401F8168U, 0x0U, 0, 0, 0x401F8358U
  00b60d: line 753 define IOMUXC_GPIO_B0_11_QTIMER4_TIMER2 0x401F8168U, 0x1U, 0, 0, 0x401F8358U
  00b656: line 754 define IOMUXC_GPIO_B0_11_FLEXPWM2_PWMB02 0x401F8168U, 0x2U, 0x401F8490U, 0x1U, 0x401F8358U
  00b6ad: line 755 define IOMUXC_GPIO_B0_11_SAI1_TX_DATA02 0x401F8168U, 0x3U, 0x401F859CU, 0x1U, 0x401F8358U
  00b703: line 756 define IOMUXC_GPIO_B0_11_FLEXIO2_FLEXIO11 0x401F8168U, 0x4U, 0, 0, 0x401F8358U
  00b74e: line 757 define IOMUXC_GPIO_B0_11_GPIO2_IO11 0x401F8168U, 0x5U, 0, 0, 0x401F8358U
  00b793: line 758 define IOMUXC_GPIO_B0_11_SRC_BOOT_CFG07 0x401F8168U, 0x6U, 0, 0, 0x401F8358U
  00b7dc: line 760 define IOMUXC_GPIO_B0_12_LCD_DATA08 0x401F816CU, 0x0U, 0, 0, 0x401F835CU
  00b821: line 761 define IOMUXC_GPIO_B0_12_XBAR1_INOUT10 0x401F816CU, 0x1U, 0, 0, 0x401F835CU
  00b869: line 762 define IOMUXC_GPIO_B0_12_SAI1_TX_DATA01 0x401F816CU, 0x3U, 0x401F85A0U, 0x1U, 0x401F835CU
  00b8bf: line 763 define IOMUXC_GPIO_B0_12_FLEXIO2_FLEXIO12 0x401F816CU, 0x4U, 0, 0, 0x401F835CU
  00b90a: line 764 define IOMUXC_GPIO_B0_12_GPIO2_IO12 0x401F816CU, 0x5U, 0, 0, 0x401F835CU
  00b94f: line 765 define IOMUXC_GPIO_B0_12_SRC_BOOT_CFG08 0x401F816CU, 0x6U, 0, 0, 0x401F835CU
  00b998: line 767 define IOMUXC_GPIO_B0_13_LCD_DATA09 0x401F8170U, 0x0U, 0, 0, 0x401F8360U
  00b9dd: line 768 define IOMUXC_GPIO_B0_13_XBAR1_INOUT11 0x401F8170U, 0x1U, 0, 0, 0x401F8360U
  00ba25: line 769 define IOMUXC_GPIO_B0_13_SAI1_MCLK 0x401F8170U, 0x3U, 0x401F858CU, 0x2U, 0x401F8360U
  00ba76: line 770 define IOMUXC_GPIO_B0_13_FLEXIO2_FLEXIO13 0x401F8170U, 0x4U, 0, 0, 0x401F8360U
  00bac1: line 771 define IOMUXC_GPIO_B0_13_GPIO2_IO13 0x401F8170U, 0x5U, 0, 0, 0x401F8360U
  00bb06: line 772 define IOMUXC_GPIO_B0_13_SRC_BOOT_CFG09 0x401F8170U, 0x6U, 0, 0, 0x401F8360U
  00bb4f: line 774 define IOMUXC_GPIO_B0_14_LCD_DATA10 0x401F8174U, 0x0U, 0, 0, 0x401F8364U
  00bb94: line 775 define IOMUXC_GPIO_B0_14_XBAR1_INOUT12 0x401F8174U, 0x1U, 0, 0, 0x401F8364U
  00bbdc: line 776 define IOMUXC_GPIO_B0_14_ARM_CM7_TXEV 0x401F8174U, 0x2U, 0, 0, 0x401F8364U
  00bc23: line 777 define IOMUXC_GPIO_B0_14_SAI1_RX_SYNC 0x401F8174U, 0x3U, 0x401F85A4U, 0x2U, 0x401F8364U
  00bc77: line 778 define IOMUXC_GPIO_B0_14_FLEXIO2_FLEXIO14 0x401F8174U, 0x4U, 0, 0, 0x401F8364U
  00bcc2: line 779 define IOMUXC_GPIO_B0_14_GPIO2_IO14 0x401F8174U, 0x5U, 0, 0, 0x401F8364U
  00bd07: line 780 define IOMUXC_GPIO_B0_14_SRC_BOOT_CFG10 0x401F8174U, 0x6U, 0, 0, 0x401F8364U
  00bd50: line 782 define IOMUXC_GPIO_B0_15_LCD_DATA11 0x401F8178U, 0x0U, 0, 0, 0x401F8368U
  00bd95: line 783 define IOMUXC_GPIO_B0_15_XBAR1_INOUT13 0x401F8178U, 0x1U, 0, 0, 0x401F8368U
  00bddd: line 784 define IOMUXC_GPIO_B0_15_ARM_CM7_RXEV 0x401F8178U, 0x2U, 0, 0, 0x401F8368U
  00be24: line 785 define IOMUXC_GPIO_B0_15_SAI1_RX_BCLK 0x401F8178U, 0x3U, 0x401F8590U, 0x2U, 0x401F8368U
  00be78: line 786 define IOMUXC_GPIO_B0_15_FLEXIO2_FLEXIO15 0x401F8178U, 0x4U, 0, 0, 0x401F8368U
  00bec3: line 787 define IOMUXC_GPIO_B0_15_GPIO2_IO15 0x401F8178U, 0x5U, 0, 0, 0x401F8368U
  00bf08: line 788 define IOMUXC_GPIO_B0_15_SRC_BOOT_CFG11 0x401F8178U, 0x6U, 0, 0, 0x401F8368U
  00bf51: line 790 define IOMUXC_GPIO_B1_00_LCD_DATA12 0x401F817CU, 0x0U, 0, 0, 0x401F836CU
  00bf96: line 791 define IOMUXC_GPIO_B1_00_XBAR1_INOUT14 0x401F817CU, 0x1U, 0x401F8644U, 0x1U, 0x401F836CU
  00bfeb: line 792 define IOMUXC_GPIO_B1_00_LPUART4_TX 0x401F817CU, 0x2U, 0x401F8544U, 0x2U, 0x401F836CU
  00c03d: line 793 define IOMUXC_GPIO_B1_00_SAI1_RX_DATA00 0x401F817CU, 0x3U, 0x401F8594U, 0x2U, 0x401F836CU
  00c093: line 794 define IOMUXC_GPIO_B1_00_FLEXIO2_FLEXIO16 0x401F817CU, 0x4U, 0, 0, 0x401F836CU
  00c0de: line 795 define IOMUXC_GPIO_B1_00_GPIO2_IO16 0x401F817CU, 0x5U, 0, 0, 0x401F836CU
  00c123: line 796 define IOMUXC_GPIO_B1_00_FLEXPWM1_PWMA03 0x401F817CU, 0x6U, 0x401F8454U, 0x4U, 0x401F836CU
  00c17a: line 798 define IOMUXC_GPIO_B1_01_LCD_DATA13 0x401F8180U, 0x0U, 0, 0, 0x401F8370U
  00c1bf: line 799 define IOMUXC_GPIO_B1_01_XBAR1_INOUT15 0x401F8180U, 0x1U, 0x401F8648U, 0x1U, 0x401F8370U
  00c214: line 800 define IOMUXC_GPIO_B1_01_LPUART4_RX 0x401F8180U, 0x2U, 0x401F8540U, 0x2U, 0x401F8370U
  00c266: line 801 define IOMUXC_GPIO_B1_01_SAI1_TX_DATA00 0x401F8180U, 0x3U, 0, 0, 0x401F8370U
  00c2af: line 802 define IOMUXC_GPIO_B1_01_FLEXIO2_FLEXIO17 0x401F8180U, 0x4U, 0, 0, 0x401F8370U
  00c2fa: line 803 define IOMUXC_GPIO_B1_01_GPIO2_IO17 0x401F8180U, 0x5U, 0, 0, 0x401F8370U
  00c33f: line 804 define IOMUXC_GPIO_B1_01_FLEXPWM1_PWMB03 0x401F8180U, 0x6U, 0x401F8464U, 0x4U, 0x401F8370U
  00c396: line 806 define IOMUXC_GPIO_B1_02_LCD_DATA14 0x401F8184U, 0x0U, 0, 0, 0x401F8374U
  00c3db: line 807 define IOMUXC_GPIO_B1_02_XBAR1_INOUT16 0x401F8184U, 0x1U, 0x401F864CU, 0x1U, 0x401F8374U
  00c430: line 808 define IOMUXC_GPIO_B1_02_LPSPI4_PCS2 0x401F8184U, 0x2U, 0, 0, 0x401F8374U
  00c476: line 809 define IOMUXC_GPIO_B1_02_SAI1_TX_BCLK 0x401F8184U, 0x3U, 0x401F85A8U, 0x2U, 0x401F8374U
  00c4ca: line 810 define IOMUXC_GPIO_B1_02_FLEXIO2_FLEXIO18 0x401F8184U, 0x4U, 0, 0, 0x401F8374U
  00c515: line 811 define IOMUXC_GPIO_B1_02_GPIO2_IO18 0x401F8184U, 0x5U, 0, 0, 0x401F8374U
  00c55a: line 812 define IOMUXC_GPIO_B1_02_FLEXPWM2_PWMA03 0x401F8184U, 0x6U, 0x401F8474U, 0x4U, 0x401F8374U
  00c5b1: line 814 define IOMUXC_GPIO_B1_03_LCD_DATA15 0x401F8188U, 0x0U, 0, 0, 0x401F8378U
  00c5f6: line 815 define IOMUXC_GPIO_B1_03_XBAR1_INOUT17 0x401F8188U, 0x1U, 0x401F862CU, 0x3U, 0x401F8378U
  00c64b: line 816 define IOMUXC_GPIO_B1_03_LPSPI4_PCS1 0x401F8188U, 0x2U, 0, 0, 0x401F8378U
  00c691: line 817 define IOMUXC_GPIO_B1_03_SAI1_TX_SYNC 0x401F8188U, 0x3U, 0x401F85ACU, 0x2U, 0x401F8378U
  00c6e5: line 818 define IOMUXC_GPIO_B1_03_FLEXIO2_FLEXIO19 0x401F8188U, 0x4U, 0, 0, 0x401F8378U
  00c730: line 819 define IOMUXC_GPIO_B1_03_GPIO2_IO19 0x401F8188U, 0x5U, 0, 0, 0x401F8378U
  00c775: line 820 define IOMUXC_GPIO_B1_03_FLEXPWM2_PWMB03 0x401F8188U, 0x6U, 0x401F8484U, 0x3U, 0x401F8378U
  00c7cc: line 822 define IOMUXC_GPIO_B1_04_LCD_DATA16 0x401F818CU, 0x0U, 0, 0, 0x401F837CU
  00c811: line 823 define IOMUXC_GPIO_B1_04_LPSPI4_PCS0 0x401F818CU, 0x1U, 0x401F851CU, 0x1U, 0x401F837CU
  00c864: line 824 define IOMUXC_GPIO_B1_04_CSI_DATA15 0x401F818CU, 0x2U, 0, 0, 0x401F837CU
  00c8a9: line 825 define IOMUXC_GPIO_B1_04_ENET_RX_DATA00 0x401F818CU, 0x3U, 0x401F8434U, 0x1U, 0x401F837CU
  00c8ff: line 826 define IOMUXC_GPIO_B1_04_FLEXIO2_FLEXIO20 0x401F818CU, 0x4U, 0, 0, 0x401F837CU
  00c94a: line 827 define IOMUXC_GPIO_B1_04_GPIO2_IO20 0x401F818CU, 0x5U, 0, 0, 0x401F837CU
  00c98f: line 828 define IOMUXC_GPIO_B1_04_CSU_CSU_ALARM_AUT02 0x401F818CU, 0x6U, 0, 0, 0x401F837CU
  00c9dd: line 830 define IOMUXC_GPIO_B1_05_LCD_DATA17 0x401F8190U, 0x0U, 0, 0, 0x401F8380U
  00ca22: line 831 define IOMUXC_GPIO_B1_05_LPSPI4_SDI 0x401F8190U, 0x1U, 0x401F8524U, 0x1U, 0x401F8380U
  00ca74: line 832 define IOMUXC_GPIO_B1_05_CSI_DATA14 0x401F8190U, 0x2U, 0, 0, 0x401F8380U
  00cab9: line 833 define IOMUXC_GPIO_B1_05_ENET_RX_DATA01 0x401F8190U, 0x3U, 0x401F8438U, 0x1U, 0x401F8380U
  00cb0f: line 834 define IOMUXC_GPIO_B1_05_FLEXIO2_FLEXIO21 0x401F8190U, 0x4U, 0, 0, 0x401F8380U
  00cb5a: line 835 define IOMUXC_GPIO_B1_05_GPIO2_IO21 0x401F8190U, 0x5U, 0, 0, 0x401F8380U
  00cb9f: line 836 define IOMUXC_GPIO_B1_05_CSU_CSU_ALARM_AUT01 0x401F8190U, 0x6U, 0, 0, 0x401F8380U
  00cbed: line 838 define IOMUXC_GPIO_B1_06_LCD_DATA18 0x401F8194U, 0x0U, 0, 0, 0x401F8384U
  00cc32: line 839 define IOMUXC_GPIO_B1_06_LPSPI4_SDO 0x401F8194U, 0x1U, 0x401F8528U, 0x1U, 0x401F8384U
  00cc84: line 840 define IOMUXC_GPIO_B1_06_CSI_DATA13 0x401F8194U, 0x2U, 0, 0, 0x401F8384U
  00ccc9: line 841 define IOMUXC_GPIO_B1_06_ENET_RX_EN 0x401F8194U, 0x3U, 0x401F843CU, 0x1U, 0x401F8384U
  00cd1b: line 842 define IOMUXC_GPIO_B1_06_FLEXIO2_FLEXIO22 0x401F8194U, 0x4U, 0, 0, 0x401F8384U
  00cd66: line 843 define IOMUXC_GPIO_B1_06_GPIO2_IO22 0x401F8194U, 0x5U, 0, 0, 0x401F8384U
  00cdab: line 844 define IOMUXC_GPIO_B1_06_CSU_CSU_ALARM_AUT00 0x401F8194U, 0x6U, 0, 0, 0x401F8384U
  00cdf9: line 846 define IOMUXC_GPIO_B1_07_LCD_DATA19 0x401F8198U, 0x0U, 0, 0, 0x401F8388U
  00ce3e: line 847 define IOMUXC_GPIO_B1_07_LPSPI4_SCK 0x401F8198U, 0x1U, 0x401F8520U, 0x1U, 0x401F8388U
  00ce90: line 848 define IOMUXC_GPIO_B1_07_CSI_DATA12 0x401F8198U, 0x2U, 0, 0, 0x401F8388U
  00ced5: line 849 define IOMUXC_GPIO_B1_07_ENET_TX_DATA00 0x401F8198U, 0x3U, 0, 0, 0x401F8388U
  00cf1e: line 850 define IOMUXC_GPIO_B1_07_FLEXIO2_FLEXIO23 0x401F8198U, 0x4U, 0, 0, 0x401F8388U
  00cf69: line 851 define IOMUXC_GPIO_B1_07_GPIO2_IO23 0x401F8198U, 0x5U, 0, 0, 0x401F8388U
  00cfae: line 852 define IOMUXC_GPIO_B1_07_CSU_CSU_INT_DEB 0x401F8198U, 0x6U, 0, 0, 0x401F8388U
  00cff8: line 854 define IOMUXC_GPIO_B1_08_LCD_DATA20 0x401F819CU, 0x0U, 0, 0, 0x401F838CU
  00d03d: line 855 define IOMUXC_GPIO_B1_08_QTIMER1_TIMER3 0x401F819CU, 0x1U, 0, 0, 0x401F838CU
  00d086: line 856 define IOMUXC_GPIO_B1_08_CSI_DATA11 0x401F819CU, 0x2U, 0, 0, 0x401F838CU
  00d0cb: line 857 define IOMUXC_GPIO_B1_08_ENET_TX_DATA01 0x401F819CU, 0x3U, 0, 0, 0x401F838CU
  00d114: line 858 define IOMUXC_GPIO_B1_08_FLEXIO2_FLEXIO24 0x401F819CU, 0x4U, 0, 0, 0x401F838CU
  00d15f: line 859 define IOMUXC_GPIO_B1_08_GPIO2_IO24 0x401F819CU, 0x5U, 0, 0, 0x401F838CU
  00d1a4: line 860 define IOMUXC_GPIO_B1_08_FLEXCAN2_TX 0x401F819CU, 0x6U, 0, 0, 0x401F838CU
  00d1ea: line 862 define IOMUXC_GPIO_B1_09_LCD_DATA21 0x401F81A0U, 0x0U, 0, 0, 0x401F8390U
  00d22f: line 863 define IOMUXC_GPIO_B1_09_QTIMER2_TIMER3 0x401F81A0U, 0x1U, 0x401F8578U, 0x1U, 0x401F8390U
  00d285: line 864 define IOMUXC_GPIO_B1_09_CSI_DATA10 0x401F81A0U, 0x2U, 0, 0, 0x401F8390U
  00d2ca: line 865 define IOMUXC_GPIO_B1_09_ENET_TX_EN 0x401F81A0U, 0x3U, 0, 0, 0x401F8390U
  00d30f: line 866 define IOMUXC_GPIO_B1_09_FLEXIO2_FLEXIO25 0x401F81A0U, 0x4U, 0, 0, 0x401F8390U
  00d35a: line 867 define IOMUXC_GPIO_B1_09_GPIO2_IO25 0x401F81A0U, 0x5U, 0, 0, 0x401F8390U
  00d39f: line 868 define IOMUXC_GPIO_B1_09_FLEXCAN2_RX 0x401F81A0U, 0x6U, 0x401F8450U, 0x3U, 0x401F8390U
  00d3f2: line 870 define IOMUXC_GPIO_B1_10_LCD_DATA22 0x401F81A4U, 0x0U, 0, 0, 0x401F8394U
  00d437: line 871 define IOMUXC_GPIO_B1_10_QTIMER3_TIMER3 0x401F81A4U, 0x1U, 0x401F8588U, 0x2U, 0x401F8394U
  00d48d: line 872 define IOMUXC_GPIO_B1_10_CSI_DATA00 0x401F81A4U, 0x2U, 0, 0, 0x401F8394U
  00d4d2: line 873 define IOMUXC_GPIO_B1_10_ENET_TX_CLK 0x401F81A4U, 0x3U, 0x401F8448U, 0x1U, 0x401F8394U
  00d525: line 874 define IOMUXC_GPIO_B1_10_FLEXIO2_FLEXIO26 0x401F81A4U, 0x4U, 0, 0, 0x401F8394U
  00d570: line 875 define IOMUXC_GPIO_B1_10_GPIO2_IO26 0x401F81A4U, 0x5U, 0, 0, 0x401F8394U
  00d5b5: line 876 define IOMUXC_GPIO_B1_10_ENET_REF_CLK 0x401F81A4U, 0x6U, 0x401F842CU, 0x1U, 0x401F8394U
  00d609: line 878 define IOMUXC_GPIO_B1_11_LCD_DATA23 0x401F81A8U, 0x0U, 0, 0, 0x401F8398U
  00d64e: line 879 define IOMUXC_GPIO_B1_11_QTIMER4_TIMER3 0x401F81A8U, 0x1U, 0, 0, 0x401F8398U
  00d697: line 880 define IOMUXC_GPIO_B1_11_CSI_DATA01 0x401F81A8U, 0x2U, 0, 0, 0x401F8398U
  00d6dc: line 881 define IOMUXC_GPIO_B1_11_ENET_RX_ER 0x401F81A8U, 0x3U, 0x401F8440U, 0x1U, 0x401F8398U
  00d72e: line 882 define IOMUXC_GPIO_B1_11_FLEXIO2_FLEXIO27 0x401F81A8U, 0x4U, 0, 0, 0x401F8398U
  00d779: line 883 define IOMUXC_GPIO_B1_11_GPIO2_IO27 0x401F81A8U, 0x5U, 0, 0, 0x401F8398U
  00d7be: line 884 define IOMUXC_GPIO_B1_11_LPSPI4_PCS3 0x401F81A8U, 0x6U, 0, 0, 0x401F8398U
  00d804: line 886 define IOMUXC_GPIO_B1_12_LPUART5_TX 0x401F81ACU, 0x1U, 0x401F854CU, 0x1U, 0x401F839CU
  00d856: line 887 define IOMUXC_GPIO_B1_12_CSI_PIXCLK 0x401F81ACU, 0x2U, 0x401F8424U, 0x1U, 0x401F839CU
  00d8a8: line 888 define IOMUXC_GPIO_B1_12_ENET_1588_EVENT0_IN 0x401F81ACU, 0x3U, 0x401F8444U, 0x2U, 0x401F839CU
  00d903: line 889 define IOMUXC_GPIO_B1_12_FLEXIO2_FLEXIO28 0x401F81ACU, 0x4U, 0, 0, 0x401F839CU
  00d94e: line 890 define IOMUXC_GPIO_B1_12_GPIO2_IO28 0x401F81ACU, 0x5U, 0, 0, 0x401F839CU
  00d993: line 891 define IOMUXC_GPIO_B1_12_USDHC1_CD_B 0x401F81ACU, 0x6U, 0x401F85D4U, 0x2U, 0x401F839CU
  00d9e6: line 893 define IOMUXC_GPIO_B1_13_WDOG1_B 0x401F81B0U, 0x0U, 0, 0, 0x401F83A0U
  00da28: line 894 define IOMUXC_GPIO_B1_13_LPUART5_RX 0x401F81B0U, 0x1U, 0x401F8548U, 0x1U, 0x401F83A0U
  00da7a: line 895 define IOMUXC_GPIO_B1_13_CSI_VSYNC 0x401F81B0U, 0x2U, 0x401F8428U, 0x2U, 0x401F83A0U
  00dacb: line 896 define IOMUXC_GPIO_B1_13_ENET_1588_EVENT0_OUT 0x401F81B0U, 0x3U, 0, 0, 0x401F83A0U
  00db1a: line 897 define IOMUXC_GPIO_B1_13_FLEXIO2_FLEXIO29 0x401F81B0U, 0x4U, 0, 0, 0x401F83A0U
  00db65: line 898 define IOMUXC_GPIO_B1_13_GPIO2_IO29 0x401F81B0U, 0x5U, 0, 0, 0x401F83A0U
  00dbaa: line 899 define IOMUXC_GPIO_B1_13_USDHC1_WP 0x401F81B0U, 0x6U, 0x401F85D8U, 0x3U, 0x401F83A0U
  00dbfb: line 901 define IOMUXC_GPIO_B1_14_ENET_MDC 0x401F81B4U, 0x0U, 0, 0, 0x401F83A4U
  00dc3e: line 902 define IOMUXC_GPIO_B1_14_FLEXPWM4_PWMA02 0x401F81B4U, 0x1U, 0x401F849CU, 0x1U, 0x401F83A4U
  00dc95: line 903 define IOMUXC_GPIO_B1_14_CSI_HSYNC 0x401F81B4U, 0x2U, 0x401F8420U, 0x2U, 0x401F83A4U
  00dce6: line 904 define IOMUXC_GPIO_B1_14_XBAR1_IN02 0x401F81B4U, 0x3U, 0x401F860CU, 0x1U, 0x401F83A4U
  00dd38: line 905 define IOMUXC_GPIO_B1_14_FLEXIO2_FLEXIO30 0x401F81B4U, 0x4U, 0, 0, 0x401F83A4U
  00dd83: line 906 define IOMUXC_GPIO_B1_14_GPIO2_IO30 0x401F81B4U, 0x5U, 0, 0, 0x401F83A4U
  00ddc8: line 907 define IOMUXC_GPIO_B1_14_USDHC1_VSELECT 0x401F81B4U, 0x6U, 0, 0, 0x401F83A4U
  00de11: line 909 define IOMUXC_GPIO_B1_15_ENET_MDIO 0x401F81B8U, 0x0U, 0x401F8430U, 0x2U, 0x401F83A8U
  00de62: line 910 define IOMUXC_GPIO_B1_15_FLEXPWM4_PWMA03 0x401F81B8U, 0x1U, 0x401F84A0U, 0x1U, 0x401F83A8U
  00deb9: line 911 define IOMUXC_GPIO_B1_15_CSI_MCLK 0x401F81B8U, 0x2U, 0, 0, 0x401F83A8U
  00defc: line 912 define IOMUXC_GPIO_B1_15_XBAR1_IN03 0x401F81B8U, 0x3U, 0x401F8610U, 0x1U, 0x401F83A8U
  00df4e: line 913 define IOMUXC_GPIO_B1_15_FLEXIO2_FLEXIO31 0x401F81B8U, 0x4U, 0, 0, 0x401F83A8U
  00df99: line 914 define IOMUXC_GPIO_B1_15_GPIO2_IO31 0x401F81B8U, 0x5U, 0, 0, 0x401F83A8U
  00dfde: line 915 define IOMUXC_GPIO_B1_15_USDHC1_RESET_B 0x401F81B8U, 0x6U, 0, 0, 0x401F83A8U
  00e027: line 917 define IOMUXC_GPIO_SD_B0_00_USDHC1_CMD 0x401F81BCU, 0x0U, 0, 0, 0x401F83ACU
  00e06f: line 918 define IOMUXC_GPIO_SD_B0_00_FLEXPWM1_PWMA00 0x401F81BCU, 0x1U, 0x401F8458U, 0x1U, 0x401F83ACU
  00e0c9: line 919 define IOMUXC_GPIO_SD_B0_00_LPI2C3_SCL 0x401F81BCU, 0x2U, 0x401F84DCU, 0x1U, 0x401F83ACU
  00e11e: line 920 define IOMUXC_GPIO_SD_B0_00_XBAR1_INOUT04 0x401F81BCU, 0x3U, 0x401F8614U, 0x1U, 0x401F83ACU
  00e176: line 921 define IOMUXC_GPIO_SD_B0_00_LPSPI1_SCK 0x401F81BCU, 0x4U, 0x401F84F0U, 0x1U, 0x401F83ACU
  00e1cb: line 922 define IOMUXC_GPIO_SD_B0_00_GPIO3_IO12 0x401F81BCU, 0x5U, 0, 0, 0x401F83ACU
  00e213: line 923 define IOMUXC_GPIO_SD_B0_00_FLEXSPIA_SS1_B 0x401F81BCU, 0x6U, 0, 0, 0x401F83ACU
  00e25f: line 925 define IOMUXC_GPIO_SD_B0_01_USDHC1_CLK 0x401F81C0U, 0x0U, 0, 0, 0x401F83B0U
  00e2a7: line 926 define IOMUXC_GPIO_SD_B0_01_FLEXPWM1_PWMB00 0x401F81C0U, 0x1U, 0x401F8468U, 0x1U, 0x401F83B0U
  00e301: line 927 define IOMUXC_GPIO_SD_B0_01_LPI2C3_SDA 0x401F81C0U, 0x2U, 0x401F84E0U, 0x1U, 0x401F83B0U
  00e356: line 928 define IOMUXC_GPIO_SD_B0_01_XBAR1_INOUT05 0x401F81C0U, 0x3U, 0x401F8618U, 0x1U, 0x401F83B0U
  00e3ae: line 929 define IOMUXC_GPIO_SD_B0_01_LPSPI1_PCS0 0x401F81C0U, 0x4U, 0x401F84ECU, 0x0U, 0x401F83B0U
  00e404: line 930 define IOMUXC_GPIO_SD_B0_01_GPIO3_IO13 0x401F81C0U, 0x5U, 0, 0, 0x401F83B0U
  00e44c: line 931 define IOMUXC_GPIO_SD_B0_01_FLEXSPIB_SS1_B 0x401F81C0U, 0x6U, 0, 0, 0x401F83B0U
  00e498: line 933 define IOMUXC_GPIO_SD_B0_02_USDHC1_DATA0 0x401F81C4U, 0x0U, 0, 0, 0x401F83B4U
  00e4e2: line 934 define IOMUXC_GPIO_SD_B0_02_FLEXPWM1_PWMA01 0x401F81C4U, 0x1U, 0x401F845CU, 0x1U, 0x401F83B4U
  00e53c: line 935 define IOMUXC_GPIO_SD_B0_02_LPUART8_CTS_B 0x401F81C4U, 0x2U, 0, 0, 0x401F83B4U
  00e587: line 936 define IOMUXC_GPIO_SD_B0_02_XBAR1_INOUT06 0x401F81C4U, 0x3U, 0x401F861CU, 0x1U, 0x401F83B4U
  00e5df: line 937 define IOMUXC_GPIO_SD_B0_02_LPSPI1_SDO 0x401F81C4U, 0x4U, 0x401F84F8U, 0x1U, 0x401F83B4U
  00e634: line 938 define IOMUXC_GPIO_SD_B0_02_GPIO3_IO14 0x401F81C4U, 0x5U, 0, 0, 0x401F83B4U
  00e67c: line 940 define IOMUXC_GPIO_SD_B0_03_USDHC1_DATA1 0x401F81C8U, 0x0U, 0, 0, 0x401F83B8U
  00e6c6: line 941 define IOMUXC_GPIO_SD_B0_03_FLEXPWM1_PWMB01 0x401F81C8U, 0x1U, 0x401F846CU, 0x1U, 0x401F83B8U
  00e720: line 942 define IOMUXC_GPIO_SD_B0_03_LPUART8_RTS_B 0x401F81C8U, 0x2U, 0, 0, 0x401F83B8U
  00e76b: line 943 define IOMUXC_GPIO_SD_B0_03_XBAR1_INOUT07 0x401F81C8U, 0x3U, 0x401F8620U, 0x1U, 0x401F83B8U
  00e7c3: line 944 define IOMUXC_GPIO_SD_B0_03_LPSPI1_SDI 0x401F81C8U, 0x4U, 0x401F84F4U, 0x1U, 0x401F83B8U
  00e818: line 945 define IOMUXC_GPIO_SD_B0_03_GPIO3_IO15 0x401F81C8U, 0x5U, 0, 0, 0x401F83B8U
  00e860: line 947 define IOMUXC_GPIO_SD_B0_04_USDHC1_DATA2 0x401F81CCU, 0x0U, 0, 0, 0x401F83BCU
  00e8aa: line 948 define IOMUXC_GPIO_SD_B0_04_FLEXPWM1_PWMA02 0x401F81CCU, 0x1U, 0x401F8460U, 0x1U, 0x401F83BCU
  00e904: line 949 define IOMUXC_GPIO_SD_B0_04_LPUART8_TX 0x401F81CCU, 0x2U, 0x401F8564U, 0x0U, 0x401F83BCU
  00e959: line 950 define IOMUXC_GPIO_SD_B0_04_XBAR1_INOUT08 0x401F81CCU, 0x3U, 0x401F8624U, 0x1U, 0x401F83BCU
  00e9b1: line 951 define IOMUXC_GPIO_SD_B0_04_FLEXSPIB_SS0_B 0x401F81CCU, 0x4U, 0, 0, 0x401F83BCU
  00e9fd: line 952 define IOMUXC_GPIO_SD_B0_04_GPIO3_IO16 0x401F81CCU, 0x5U, 0, 0, 0x401F83BCU
  00ea45: line 953 define IOMUXC_GPIO_SD_B0_04_CCM_CLKO1 0x401F81CCU, 0x6U, 0, 0, 0x401F83BCU
  00ea8c: line 955 define IOMUXC_GPIO_SD_B0_05_USDHC1_DATA3 0x401F81D0U, 0x0U, 0, 0, 0x401F83C0U
  00ead6: line 956 define IOMUXC_GPIO_SD_B0_05_FLEXPWM1_PWMB02 0x401F81D0U, 0x1U, 0x401F8470U, 0x1U, 0x401F83C0U
  00eb30: line 957 define IOMUXC_GPIO_SD_B0_05_LPUART8_RX 0x401F81D0U, 0x2U, 0x401F8560U, 0x0U, 0x401F83C0U
  00eb85: line 958 define IOMUXC_GPIO_SD_B0_05_XBAR1_INOUT09 0x401F81D0U, 0x3U, 0x401F8628U, 0x1U, 0x401F83C0U
  00ebdd: line 959 define IOMUXC_GPIO_SD_B0_05_FLEXSPIB_DQS 0x401F81D0U, 0x4U, 0, 0, 0x401F83C0U
  00ec27: line 960 define IOMUXC_GPIO_SD_B0_05_GPIO3_IO17 0x401F81D0U, 0x5U, 0, 0, 0x401F83C0U
  00ec6f: line 961 define IOMUXC_GPIO_SD_B0_05_CCM_CLKO2 0x401F81D0U, 0x6U, 0, 0, 0x401F83C0U
  00ecb6: line 963 define IOMUXC_GPIO_SD_B1_00_USDHC2_DATA3 0x401F81D4U, 0x0U, 0x401F85F4U, 0x0U, 0x401F83C4U
  00ed0d: line 964 define IOMUXC_GPIO_SD_B1_00_FLEXSPIB_DATA03 0x401F81D4U, 0x1U, 0x401F84C4U, 0x0U, 0x401F83C4U
  00ed67: line 965 define IOMUXC_GPIO_SD_B1_00_FLEXPWM1_PWMA03 0x401F81D4U, 0x2U, 0x401F8454U, 0x0U, 0x401F83C4U
  00edc1: line 966 define IOMUXC_GPIO_SD_B1_00_SAI1_TX_DATA03 0x401F81D4U, 0x3U, 0x401F8598U, 0x0U, 0x401F83C4U
  00ee1a: line 967 define IOMUXC_GPIO_SD_B1_00_LPUART4_TX 0x401F81D4U, 0x4U, 0x401F8544U, 0x0U, 0x401F83C4U
  00ee6f: line 968 define IOMUXC_GPIO_SD_B1_00_GPIO3_IO00 0x401F81D4U, 0x5U, 0, 0, 0x401F83C4U
  00eeb7: line 970 define IOMUXC_GPIO_SD_B1_01_USDHC2_DATA2 0x401F81D8U, 0x0U, 0x401F85F0U, 0x0U, 0x401F83C8U
  00ef0e: line 971 define IOMUXC_GPIO_SD_B1_01_FLEXSPIB_DATA02 0x401F81D8U, 0x1U, 0x401F84C0U, 0x0U, 0x401F83C8U
  00ef68: line 972 define IOMUXC_GPIO_SD_B1_01_FLEXPWM1_PWMB03 0x401F81D8U, 0x2U, 0x401F8464U, 0x0U, 0x401F83C8U
  00efc2: line 973 define IOMUXC_GPIO_SD_B1_01_SAI1_TX_DATA02 0x401F81D8U, 0x3U, 0x401F859CU, 0x0U, 0x401F83C8U
  00f01b: line 974 define IOMUXC_GPIO_SD_B1_01_LPUART4_RX 0x401F81D8U, 0x4U, 0x401F8540U, 0x0U, 0x401F83C8U
  00f070: line 975 define IOMUXC_GPIO_SD_B1_01_GPIO3_IO01 0x401F81D8U, 0x5U, 0, 0, 0x401F83C8U
  00f0b8: line 976 define IOMUXC_GPIO_SD_B1_01_CCM_DI0_EXT_CLK 0x401F81D8U, 0x6U, 0, 0, 0x401F83C8U
  00f105: line 978 define IOMUXC_GPIO_SD_B1_02_USDHC2_DATA1 0x401F81DCU, 0x0U, 0x401F85ECU, 0x0U, 0x401F83CCU
  00f15c: line 979 define IOMUXC_GPIO_SD_B1_02_FLEXSPIB_DATA01 0x401F81DCU, 0x1U, 0x401F84BCU, 0x0U, 0x401F83CCU
  00f1b6: line 980 define IOMUXC_GPIO_SD_B1_02_FLEXPWM2_PWMA03 0x401F81DCU, 0x2U, 0x401F8474U, 0x0U, 0x401F83CCU
  00f210: line 981 define IOMUXC_GPIO_SD_B1_02_SAI1_TX_DATA01 0x401F81DCU, 0x3U, 0x401F85A0U, 0x0U, 0x401F83CCU
  00f269: line 982 define IOMUXC_GPIO_SD_B1_02_FLEXCAN1_TX 0x401F81DCU, 0x4U, 0, 0, 0x401F83CCU
  00f2b2: line 983 define IOMUXC_GPIO_SD_B1_02_GPIO3_IO02 0x401F81DCU, 0x5U, 0, 0, 0x401F83CCU
  00f2fa: line 984 define IOMUXC_GPIO_SD_B1_02_CCM_WAIT 0x401F81DCU, 0x6U, 0, 0, 0x401F83CCU
  00f340: line 986 define IOMUXC_GPIO_SD_B1_03_USDHC2_DATA0 0x401F81E0U, 0x0U, 0x401F85E8U, 0x0U, 0x401F83D0U
  00f397: line 987 define IOMUXC_GPIO_SD_B1_03_FLEXSPIB_DATA00 0x401F81E0U, 0x1U, 0x401F84B8U, 0x0U, 0x401F83D0U
  00f3f1: line 988 define IOMUXC_GPIO_SD_B1_03_FLEXPWM2_PWMB03 0x401F81E0U, 0x2U, 0x401F8484U, 0x0U, 0x401F83D0U
  00f44b: line 989 define IOMUXC_GPIO_SD_B1_03_SAI1_MCLK 0x401F81E0U, 0x3U, 0x401F858CU, 0x0U, 0x401F83D0U
  00f49f: line 990 define IOMUXC_GPIO_SD_B1_03_FLEXCAN1_RX 0x401F81E0U, 0x4U, 0x401F844CU, 0x0U, 0x401F83D0U
  00f4f5: line 991 define IOMUXC_GPIO_SD_B1_03_GPIO3_IO03 0x401F81E0U, 0x5U, 0, 0, 0x401F83D0U
  00f53d: line 992 define IOMUXC_GPIO_SD_B1_03_CCM_PMIC_READY 0x401F81E0U, 0x6U, 0x401F83FCU, 0x0U, 0x401F83D0U
  00f596: line 994 define IOMUXC_GPIO_SD_B1_04_USDHC2_CLK 0x401F81E4U, 0x0U, 0x401F85DCU, 0x0U, 0x401F83D4U
  00f5eb: line 995 define IOMUXC_GPIO_SD_B1_04_FLEXSPIB_SCLK 0x401F81E4U, 0x1U, 0, 0, 0x401F83D4U
  00f636: line 996 define IOMUXC_GPIO_SD_B1_04_LPI2C1_SCL 0x401F81E4U, 0x2U, 0x401F84CCU, 0x0U, 0x401F83D4U
  00f68b: line 997 define IOMUXC_GPIO_SD_B1_04_SAI1_RX_SYNC 0x401F81E4U, 0x3U, 0x401F85A4U, 0x0U, 0x401F83D4U
  00f6e2: line 998 define IOMUXC_GPIO_SD_B1_04_FLEXSPIA_SS1_B 0x401F81E4U, 0x4U, 0, 0, 0x401F83D4U
  00f72e: line 999 define IOMUXC_GPIO_SD_B1_04_GPIO3_IO04 0x401F81E4U, 0x5U, 0, 0, 0x401F83D4U
  00f776: line 1000 define IOMUXC_GPIO_SD_B1_04_CCM_STOP 0x401F81E4U, 0x6U, 0, 0, 0x401F83D4U
  00f7bc: line 1002 define IOMUXC_GPIO_SD_B1_05_USDHC2_CMD 0x401F81E8U, 0x0U, 0x401F85E4U, 0x0U, 0x401F83D8U
  00f811: line 1003 define IOMUXC_GPIO_SD_B1_05_FLEXSPIA_DQS 0x401F81E8U, 0x1U, 0x401F84A4U, 0x0U, 0x401F83D8U
  00f868: line 1004 define IOMUXC_GPIO_SD_B1_05_LPI2C1_SDA 0x401F81E8U, 0x2U, 0x401F84D0U, 0x0U, 0x401F83D8U
  00f8bd: line 1005 define IOMUXC_GPIO_SD_B1_05_SAI1_RX_BCLK 0x401F81E8U, 0x3U, 0x401F8590U, 0x0U, 0x401F83D8U
  00f914: line 1006 define IOMUXC_GPIO_SD_B1_05_FLEXSPIB_SS0_B 0x401F81E8U, 0x4U, 0, 0, 0x401F83D8U
  00f960: line 1007 define IOMUXC_GPIO_SD_B1_05_GPIO3_IO05 0x401F81E8U, 0x5U, 0, 0, 0x401F83D8U
  00f9a8: line 1009 define IOMUXC_GPIO_SD_B1_06_USDHC2_RESET_B 0x401F81ECU, 0x0U, 0, 0, 0x401F83DCU
  00f9f4: line 1010 define IOMUXC_GPIO_SD_B1_06_FLEXSPIA_SS0_B 0x401F81ECU, 0x1U, 0, 0, 0x401F83DCU
  00fa40: line 1011 define IOMUXC_GPIO_SD_B1_06_LPUART7_CTS_B 0x401F81ECU, 0x2U, 0, 0, 0x401F83DCU
  00fa8b: line 1012 define IOMUXC_GPIO_SD_B1_06_SAI1_RX_DATA00 0x401F81ECU, 0x3U, 0x401F8594U, 0x0U, 0x401F83DCU
  00fae4: line 1013 define IOMUXC_GPIO_SD_B1_06_LPSPI2_PCS0 0x401F81ECU, 0x4U, 0x401F84FCU, 0x0U, 0x401F83DCU
  00fb3a: line 1014 define IOMUXC_GPIO_SD_B1_06_GPIO3_IO06 0x401F81ECU, 0x5U, 0, 0, 0x401F83DCU
  00fb82: line 1016 define IOMUXC_GPIO_SD_B1_07_SEMC_CSX01 0x401F81F0U, 0x0U, 0, 0, 0x401F83E0U
  00fbca: line 1017 define IOMUXC_GPIO_SD_B1_07_FLEXSPIA_SCLK 0x401F81F0U, 0x1U, 0x401F84C8U, 0x0U, 0x401F83E0U
  00fc22: line 1018 define IOMUXC_GPIO_SD_B1_07_LPUART7_RTS_B 0x401F81F0U, 0x2U, 0, 0, 0x401F83E0U
  00fc6d: line 1019 define IOMUXC_GPIO_SD_B1_07_SAI1_TX_DATA00 0x401F81F0U, 0x3U, 0, 0, 0x401F83E0U
  00fcb9: line 1020 define IOMUXC_GPIO_SD_B1_07_LPSPI2_SCK 0x401F81F0U, 0x4U, 0x401F8500U, 0x0U, 0x401F83E0U
  00fd0e: line 1021 define IOMUXC_GPIO_SD_B1_07_GPIO3_IO07 0x401F81F0U, 0x5U, 0, 0, 0x401F83E0U
  00fd56: line 1022 define IOMUXC_GPIO_SD_B1_07_CCM_REF_EN_B 0x401F81F0U, 0x6U, 0, 0, 0x401F83E0U
  00fda0: line 1024 define IOMUXC_GPIO_SD_B1_08_USDHC2_DATA4 0x401F81F4U, 0x0U, 0x401F85F8U, 0x0U, 0x401F83E4U
  00fdf7: line 1025 define IOMUXC_GPIO_SD_B1_08_FLEXSPIA_DATA00 0x401F81F4U, 0x1U, 0x401F84A8U, 0x0U, 0x401F83E4U
  00fe51: line 1026 define IOMUXC_GPIO_SD_B1_08_LPUART7_TX 0x401F81F4U, 0x2U, 0x401F855CU, 0x0U, 0x401F83E4U
  00fea6: line 1027 define IOMUXC_GPIO_SD_B1_08_SAI1_TX_BCLK 0x401F81F4U, 0x3U, 0x401F85A8U, 0x0U, 0x401F83E4U
  00fefd: line 1028 define IOMUXC_GPIO_SD_B1_08_LPSPI2_SD0 0x401F81F4U, 0x4U, 0x401F8508U, 0x0U, 0x401F83E4U
  00ff52: line 1029 define IOMUXC_GPIO_SD_B1_08_GPIO3_IO08 0x401F81F4U, 0x5U, 0, 0, 0x401F83E4U
  00ff9a: line 1030 define IOMUXC_GPIO_SD_B1_08_SEMC_CSX02 0x401F81F4U, 0x6U, 0, 0, 0x401F83E4U
  00ffe2: line 1032 define IOMUXC_GPIO_SD_B1_09_USDHC2_DATA5 0x401F81F8U, 0x0U, 0x401F85FCU, 0x0U, 0x401F83E8U
  010039: line 1033 define IOMUXC_GPIO_SD_B1_09_FLEXSPIA_DATA01 0x401F81F8U, 0x1U, 0x401F84ACU, 0x0U, 0x401F83E8U
  010093: line 1034 define IOMUXC_GPIO_SD_B1_09_LPUART7_RX 0x401F81F8U, 0x2U, 0x401F8558U, 0x0U, 0x401F83E8U
  0100e8: line 1035 define IOMUXC_GPIO_SD_B1_09_SAI1_TX_SYNC 0x401F81F8U, 0x3U, 0x401F85ACU, 0x0U, 0x401F83E8U
  01013f: line 1036 define IOMUXC_GPIO_SD_B1_09_LPSPI2_SDI 0x401F81F8U, 0x4U, 0x401F8504U, 0x0U, 0x401F83E8U
  010194: line 1037 define IOMUXC_GPIO_SD_B1_09_GPIO3_IO09 0x401F81F8U, 0x5U, 0, 0, 0x401F83E8U
  0101dc: line 1039 define IOMUXC_GPIO_SD_B1_10_USDHC2_DATA6 0x401F81FCU, 0x0U, 0x401F8600U, 0x0U, 0x401F83ECU
  010233: line 1040 define IOMUXC_GPIO_SD_B1_10_FLEXSPIA_DATA02 0x401F81FCU, 0x1U, 0x401F84B0U, 0x0U, 0x401F83ECU
  01028d: line 1041 define IOMUXC_GPIO_SD_B1_10_LPUART2_RX 0x401F81FCU, 0x2U, 0x401F852CU, 0x0U, 0x401F83ECU
  0102e2: line 1042 define IOMUXC_GPIO_SD_B1_10_LPI2C2_SDA 0x401F81FCU, 0x3U, 0x401F84D8U, 0x0U, 0x401F83ECU
  010337: line 1043 define IOMUXC_GPIO_SD_B1_10_LPSPI2_PCS2 0x401F81FCU, 0x4U, 0, 0, 0x401F83ECU
  010380: line 1044 define IOMUXC_GPIO_SD_B1_10_GPIO3_IO10 0x401F81FCU, 0x5U, 0, 0, 0x401F83ECU
  0103c8: line 1045 define IOMUXC_GPIO_SD_B1_10_SRC_SYSTEM_RESET 0x401F81FCU, 0x6U, 0, 0, 0x401F83ECU
  010416: line 1047 define IOMUXC_GPIO_SD_B1_11_USDHC2_DATA7 0x401F8200U, 0x0U, 0x401F8604U, 0x0U, 0x401F83F0U
  01046d: line 1048 define IOMUXC_GPIO_SD_B1_11_FLEXSPIA_DATA03 0x401F8200U, 0x1U, 0x401F84B4U, 0x0U, 0x401F83F0U
  0104c7: line 1049 define IOMUXC_GPIO_SD_B1_11_LPUART2_TX 0x401F8200U, 0x2U, 0x401F8530U, 0x0U, 0x401F83F0U
  01051c: line 1050 define IOMUXC_GPIO_SD_B1_11_LPI2C2_SCL 0x401F8200U, 0x3U, 0x401F84D4U, 0x0U, 0x401F83F0U
  010571: line 1051 define IOMUXC_GPIO_SD_B1_11_LPSPI2_PCS3 0x401F8200U, 0x4U, 0, 0, 0x401F83F0U
  0105ba: line 1052 define IOMUXC_GPIO_SD_B1_11_GPIO3_IO11 0x401F8200U, 0x5U, 0, 0, 0x401F83F0U
  010602: line 1053 define IOMUXC_GPIO_SD_B1_11_SRC_EARLY_RESET 0x401F8200U, 0x6U, 0, 0, 0x401F83F0U
  01064f: line 1055 define IOMUXC_GPR_SAIMCLK_LOWBITMASK (0x7U)
  010677: line 1056 define IOMUXC_GPR_SAIMCLK_HIGHBITMASK (0x3U)
  0106a0: end include
  0106a1: end of translation unit


** Section #98 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 92 bytes

  000000: Header:
    length 88 (not including this field)
    version 3
    prologue length 76
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\libraries\drivers\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 64 72 69 76 65 72 73 5c 00
  000034:  directory ""                 : 00
  000035:  file "fsl_iomuxc.h": dir 1 time 0x0 length 0: 66 73 6c 5f 69 6f 6d 75 78 63 2e 68 00 01 00 00
  000045:  file "fsl_common.h": dir 1 time 0x0 length 0: 66 73 6c 5f 63 6f 6d 6d 6f 6e 2e 68 00 01 00 00
  000055:  file ""                      : 00
  000056:  DW_LNS_negate_stmt           : 06
  000057:  DW_LNS_negate_stmt           : 06
  000058:  DW_LNS_negate_stmt           : 06
  000059:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\libraries\drivers\fsl_iomuxc.h:1.0 [


** Section #99 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1568 bytes

  000000: Header:
    size 0x61c bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\libraries\drivers\fsl_iomuxc.h
  000031:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000078:   DW_AT_language DW_LANG_C99
  00007a:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000cb:   DW_AT_macro_info 0x0
  0000cf:   DW_AT_stmt_list 0x0
  0000d3:   4  = 0x24 (DW_TAG_base_type)
  0000d4:     DW_AT_byte_size 0x1
  0000d5:     DW_AT_encoding DW_ATE_boolean
  0000d6:     DW_AT_name _Bool
  0000dc:   60  = 0x2e (DW_TAG_subprogram)
  0000dd:     DW_AT_sibling 0x12b
  0000df:     DW_AT_decl_file 0x1
  0000e0:     DW_AT_decl_line 0x4a6
  0000e2:     DW_AT_decl_column 0x14
  0000e3:     DW_AT_name IOMUXC_SetSaiMClkClockSource
  000100:     DW_AT_external 0x0
  000101:     36  = 0x5 (DW_TAG_formal_parameter)
  000102:       DW_AT_type indirect DW_FORM_ref2 0x616
  000105:       DW_AT_name base
  00010a:     36  = 0x5 (DW_TAG_formal_parameter)
  00010b:       DW_AT_type indirect DW_FORM_ref2 0x523
  00010e:       DW_AT_name mclk
  000113:     36  = 0x5 (DW_TAG_formal_parameter)
  000114:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000119:       DW_AT_name clkSrc
  000120:     92  = 0x34 (DW_TAG_variable)
  000121:       DW_AT_name gpr
  000125:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00012a:     0  null
  00012b:   60  = 0x2e (DW_TAG_subprogram)
  00012c:     DW_AT_sibling 0x165
  00012e:     DW_AT_decl_file 0x1
  00012f:     DW_AT_decl_line 0x4bc
  000131:     DW_AT_decl_column 0x14
  000132:     DW_AT_name IOMUXC_MQSEnterSoftwareReset
  00014f:     DW_AT_external 0x0
  000150:     36  = 0x5 (DW_TAG_formal_parameter)
  000151:       DW_AT_type indirect DW_FORM_ref2 0x616
  000154:       DW_AT_name base
  000159:     36  = 0x5 (DW_TAG_formal_parameter)
  00015a:       DW_AT_type indirect DW_FORM_ref2 0xd3
  00015d:       DW_AT_name enable
  000164:     0  null
  000165:   60  = 0x2e (DW_TAG_subprogram)
  000166:     DW_AT_sibling 0x193
  000168:     DW_AT_decl_file 0x1
  000169:     DW_AT_decl_line 0x4cf
  00016b:     DW_AT_decl_column 0x14
  00016c:     DW_AT_name IOMUXC_MQSEnable
  00017d:     DW_AT_external 0x0
  00017e:     36  = 0x5 (DW_TAG_formal_parameter)
  00017f:       DW_AT_type indirect DW_FORM_ref2 0x616
  000182:       DW_AT_name base
  000187:     36  = 0x5 (DW_TAG_formal_parameter)
  000188:       DW_AT_type indirect DW_FORM_ref2 0xd3
  00018b:       DW_AT_name enable
  000192:     0  null
  000193:   60  = 0x2e (DW_TAG_subprogram)
  000194:     DW_AT_sibling 0x1d7
  000196:     DW_AT_decl_file 0x1
  000197:     DW_AT_decl_line 0x4e3
  000199:     DW_AT_decl_column 0x14
  00019a:     DW_AT_name IOMUXC_MQSConfig
  0001ab:     DW_AT_external 0x0
  0001ac:     36  = 0x5 (DW_TAG_formal_parameter)
  0001ad:       DW_AT_type indirect DW_FORM_ref2 0x616
  0001b0:       DW_AT_name base
  0001b5:     36  = 0x5 (DW_TAG_formal_parameter)
  0001b6:       DW_AT_type indirect DW_FORM_ref2 0x5a9
  0001b9:       DW_AT_name rate
  0001be:     36  = 0x5 (DW_TAG_formal_parameter)
  0001bf:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001c4:       DW_AT_name divider
  0001cc:     92  = 0x34 (DW_TAG_variable)
  0001cd:       DW_AT_name gpr
  0001d1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001d6:     0  null
  0001d7:   57  = 0x2e (DW_TAG_subprogram)
  0001d8:     DW_AT_sibling 0x25f
  0001da:     DW_AT_decl_file 0x1
  0001db:     DW_AT_decl_line 0x45d
  0001dd:     DW_AT_decl_column 0x14
  0001de:     DW_AT_name IOMUXC_SetPinMux
  0001ef:     DW_AT_external 0x0
  0001f0:     DW_AT_inline DW_INL_declared_inlined
  0001f1:     36  = 0x5 (DW_TAG_formal_parameter)
  0001f2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0001f7:       DW_AT_name muxRegister
  000203:     36  = 0x5 (DW_TAG_formal_parameter)
  000204:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000209:       DW_AT_name muxMode
  000211:     36  = 0x5 (DW_TAG_formal_parameter)
  000212:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000217:       DW_AT_name inputRegister
  000225:     36  = 0x5 (DW_TAG_formal_parameter)
  000226:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00022b:       DW_AT_name inputDaisy
  000236:     36  = 0x5 (DW_TAG_formal_parameter)
  000237:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00023c:       DW_AT_name configRegister
  00024b:     36  = 0x5 (DW_TAG_formal_parameter)
  00024c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000251:       DW_AT_name inputOnfield
  00025e:     0  null
  00025f:   57  = 0x2e (DW_TAG_subprogram)
  000260:     DW_AT_sibling 0x2e9
  000262:     DW_AT_decl_file 0x1
  000263:     DW_AT_decl_line 0x47d
  000265:     DW_AT_decl_column 0x14
  000266:     DW_AT_name IOMUXC_SetPinConfig
  00027a:     DW_AT_external 0x0
  00027b:     DW_AT_inline DW_INL_declared_inlined
  00027c:     36  = 0x5 (DW_TAG_formal_parameter)
  00027d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000282:       DW_AT_name muxRegister
  00028e:     36  = 0x5 (DW_TAG_formal_parameter)
  00028f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000294:       DW_AT_name muxMode
  00029c:     36  = 0x5 (DW_TAG_formal_parameter)
  00029d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002a2:       DW_AT_name inputRegister
  0002b0:     36  = 0x5 (DW_TAG_formal_parameter)
  0002b1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002b6:       DW_AT_name inputDaisy
  0002c1:     36  = 0x5 (DW_TAG_formal_parameter)
  0002c2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002c7:       DW_AT_name configRegister
  0002d6:     36  = 0x5 (DW_TAG_formal_parameter)
  0002d7:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002dc:       DW_AT_name configValue
  0002e8:     0  null
  0002e9:   18  = 0x4 (DW_TAG_enumeration_type)
  0002ea:     DW_AT_sibling 0x464
  0002ec:     DW_AT_name _iomuxc_gpr_mode
  0002fd:     DW_AT_byte_size 0x4
  0002fe:     20  = 0x28 (DW_TAG_enumerator)
  0002ff:       DW_AT_name kIOMUXC_GPR_GlobalInterruptRequest
  000322:       DW_AT_const_value indirect DW_FORM_data2 0x1000
  000325:     20  = 0x28 (DW_TAG_enumerator)
  000326:       DW_AT_name kIOMUXC_GPR_ENET1RefClkMode
  000342:       DW_AT_const_value indirect DW_FORM_data2 0x2000
  000345:     20  = 0x28 (DW_TAG_enumerator)
  000346:       DW_AT_name kIOMUXC_GPR_USBExposureMode
  000362:       DW_AT_const_value indirect DW_FORM_data2 0x8000
  000365:     20  = 0x28 (DW_TAG_enumerator)
  000366:       DW_AT_name kIOMUXC_GPR_ENET1TxClkOutputDir
  000386:       DW_AT_const_value indirect DW_FORM_data4 0x20000
  00038b:     20  = 0x28 (DW_TAG_enumerator)
  00038c:       DW_AT_name kIOMUXC_GPR_SAI1MClkOutputDir
  0003aa:       DW_AT_const_value indirect DW_FORM_data4 0x80000
  0003af:     20  = 0x28 (DW_TAG_enumerator)
  0003b0:       DW_AT_name kIOMUXC_GPR_SAI2MClkOutputDir
  0003ce:       DW_AT_const_value indirect DW_FORM_data4 0x100000
  0003d3:     20  = 0x28 (DW_TAG_enumerator)
  0003d4:       DW_AT_name kIOMUXC_GPR_SAI3MClkOutputDir
  0003f2:       DW_AT_const_value indirect DW_FORM_data4 0x200000
  0003f7:     20  = 0x28 (DW_TAG_enumerator)
  0003f8:       DW_AT_name kIOMUXC_GPR_ExcMonitorSlavErrResponse
  00041e:       DW_AT_const_value indirect DW_FORM_data4 0x400000
  000423:     20  = 0x28 (DW_TAG_enumerator)
  000424:       DW_AT_name kIOMUXC_GPR_ENETIpgClkOn
  00043d:       DW_AT_const_value indirect DW_FORM_data4 0x800000
  000442:     20  = 0x28 (DW_TAG_enumerator)
  000443:       DW_AT_name kIOMUXC_GPR_AHBClockEnable
  00045e:       DW_AT_const_value indirect DW_FORM_data4 0x80000000
  000463:     0  null
  000464:   80  = 0x16 (DW_TAG_typedef)
  000465:     DW_AT_name iomuxc_gpr_mode_t
  000477:     DW_AT_type indirect DW_FORM_ref2 0x2e9
  00047a:     DW_AT_decl_file 0x1
  00047b:     DW_AT_decl_line 0x42e
  00047d:     DW_AT_decl_column 0x4
  00047e:   18  = 0x4 (DW_TAG_enumeration_type)
  00047f:     DW_AT_sibling 0x523
  000481:     DW_AT_name _iomuxc_gpr_saimclk
  000495:     DW_AT_byte_size 0x1
  000496:     20  = 0x28 (DW_TAG_enumerator)
  000497:       DW_AT_name kIOMUXC_GPR_SAI1MClk1Sel
  0004b0:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0004b2:     20  = 0x28 (DW_TAG_enumerator)
  0004b3:       DW_AT_name kIOMUXC_GPR_SAI1MClk2Sel
  0004cc:       DW_AT_const_value indirect DW_FORM_data1 0x3
  0004ce:     20  = 0x28 (DW_TAG_enumerator)
  0004cf:       DW_AT_name kIOMUXC_GPR_SAI1MClk3Sel
  0004e8:       DW_AT_const_value indirect DW_FORM_data1 0x6
  0004ea:     20  = 0x28 (DW_TAG_enumerator)
  0004eb:       DW_AT_name kIOMUXC_GPR_SAI2MClk3Sel
  000504:       DW_AT_const_value indirect DW_FORM_data1 0x8
  000506:     20  = 0x28 (DW_TAG_enumerator)
  000507:       DW_AT_name kIOMUXC_GPR_SAI3MClk3Sel
  000520:       DW_AT_const_value indirect DW_FORM_data1 0xa
  000522:     0  null
  000523:   80  = 0x16 (DW_TAG_typedef)
  000524:     DW_AT_name iomuxc_gpr_saimclk_t
  000539:     DW_AT_type indirect DW_FORM_ref2 0x47e
  00053c:     DW_AT_decl_file 0x1
  00053d:     DW_AT_decl_line 0x437
  00053f:     DW_AT_decl_column 0x3
  000540:   18  = 0x4 (DW_TAG_enumeration_type)
  000541:     DW_AT_sibling 0x5a9
  000543:     DW_AT_name _iomuxc_mqs_pwm_oversample_rate
  000563:     DW_AT_byte_size 0x1
  000564:     20  = 0x28 (DW_TAG_enumerator)
  000565:       DW_AT_name kIOMUXC_MqsPwmOverSampleRate32
  000584:       DW_AT_const_value indirect DW_FORM_data1 0x0
  000586:     20  = 0x28 (DW_TAG_enumerator)
  000587:       DW_AT_name kIOMUXC_MqsPwmOverSampleRate64
  0005a6:       DW_AT_const_value indirect DW_FORM_data1 0x1
  0005a8:     0  null
  0005a9:   80  = 0x16 (DW_TAG_typedef)
  0005aa:     DW_AT_name iomuxc_mqs_pwm_oversample_rate_t
  0005cb:     DW_AT_type indirect DW_FORM_ref2 0x540
  0005ce:     DW_AT_decl_file 0x1
  0005cf:     DW_AT_decl_line 0x43d
  0005d1:     DW_AT_decl_column 0x3
  0005d2:   60  = 0x2e (DW_TAG_subprogram)
  0005d3:     DW_AT_sibling 0x616
  0005d5:     DW_AT_decl_file 0x1
  0005d6:     DW_AT_decl_line 0x491
  0005d8:     DW_AT_decl_column 0x14
  0005d9:     DW_AT_name IOMUXC_EnableMode
  0005eb:     DW_AT_external 0x0
  0005ec:     36  = 0x5 (DW_TAG_formal_parameter)
  0005ed:       DW_AT_type indirect DW_FORM_ref2 0x616
  0005f0:       DW_AT_name base
  0005f5:     36  = 0x5 (DW_TAG_formal_parameter)
  0005f6:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0005fb:       DW_AT_name mode
  000600:     36  = 0x5 (DW_TAG_formal_parameter)
  000601:       DW_AT_type indirect DW_FORM_ref2 0xd3
  000604:       DW_AT_name enable
  00060b:     92  = 0x34 (DW_TAG_variable)
  00060c:       DW_AT_name gpr
  000610:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000615:     0  null
  000616:   34  = 0xf (DW_TAG_pointer_type)
  000617:     DW_AT_type indirect DW_FORM_ref_addr 0xba68+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  00061c:   0  null
  00061d: 0  padding
  00061e: 0  padding
  00061f: 0  padding


** Section #158 '.rel.debug_info' (SHT_REL)
    Size   : 176 bytes (alignment 4)
    Symbol table #120 '.symtab'
    22 relocations applied to section #99 '.debug_info'


** Section #100 '__ARM_grp.fsl_gpio.h.2_A5b500_92SKZyNwIYa_v50000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #101 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 76 bytes

  000000: include at line 0 - file 1
  000003: line 36 define _FSL_GPIO_H_ 
  000013: include at line 38 - file 2
  000016: end include
  000017: line 52 define FSL_GPIO_DRIVER_VERSION (MAKE_VERSION(2, 0, 1))
  000049: end include
  00004a: end of translation unit


** Section #102 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 88 bytes

  000000: Header:
    length 84 (not including this field)
    version 3
    prologue length 74
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\libraries\drivers\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 64 72 69 76 65 72 73 5c 00
  000034:  directory ""                 : 00
  000035:  file "fsl_gpio.h": dir 1 time 0x0 length 0: 66 73 6c 5f 67 70 69 6f 2e 68 00 01 00 00
  000043:  file "fsl_common.h": dir 1 time 0x0 length 0: 66 73 6c 5f 63 6f 6d 6d 6f 6e 2e 68 00 01 00 00
  000053:  file ""                      : 00
  000054:  DW_LNS_negate_stmt           : 06
  000055:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\libraries\drivers\fsl_gpio.h:1.0 [


** Section #103 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1712 bytes

  000000: Header:
    size 0x6ac bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\libraries\drivers\fsl_gpio.h
  00002f:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000076:   DW_AT_language DW_LANG_C99
  000078:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000c9:   DW_AT_macro_info 0x0
  0000cd:   DW_AT_stmt_list 0x0
  0000d1:   18  = 0x4 (DW_TAG_enumeration_type)
  0000d2:     DW_AT_sibling 0x117
  0000d4:     DW_AT_name _gpio_pin_direction
  0000e8:     DW_AT_byte_size 0x1
  0000e9:     20  = 0x28 (DW_TAG_enumerator)
  0000ea:       DW_AT_name kGPIO_DigitalInput
  0000fd:       DW_AT_const_value indirect DW_FORM_data1 0x0
  0000ff:     20  = 0x28 (DW_TAG_enumerator)
  000100:       DW_AT_name kGPIO_DigitalOutput
  000114:       DW_AT_const_value indirect DW_FORM_data1 0x1
  000116:     0  null
  000117:   80  = 0x16 (DW_TAG_typedef)
  000118:     DW_AT_name gpio_pin_direction_t
  00012d:     DW_AT_type indirect DW_FORM_ref2 0xd1
  000130:     DW_AT_decl_file 0x1
  000131:     DW_AT_decl_line 0x3c
  000132:     DW_AT_decl_column 0x3
  000133:   18  = 0x4 (DW_TAG_enumeration_type)
  000134:     DW_AT_sibling 0x1da
  000136:     DW_AT_name _gpio_interrupt_mode
  00014b:     DW_AT_byte_size 0x1
  00014c:     20  = 0x28 (DW_TAG_enumerator)
  00014d:       DW_AT_name kGPIO_NoIntmode
  00015d:       DW_AT_const_value indirect DW_FORM_data1 0x0
  00015f:     20  = 0x28 (DW_TAG_enumerator)
  000160:       DW_AT_name kGPIO_IntLowLevel
  000172:       DW_AT_const_value indirect DW_FORM_data1 0x1
  000174:     20  = 0x28 (DW_TAG_enumerator)
  000175:       DW_AT_name kGPIO_IntHighLevel
  000188:       DW_AT_const_value indirect DW_FORM_data1 0x2
  00018a:     20  = 0x28 (DW_TAG_enumerator)
  00018b:       DW_AT_name kGPIO_IntRisingEdge
  00019f:       DW_AT_const_value indirect DW_FORM_data1 0x3
  0001a1:     20  = 0x28 (DW_TAG_enumerator)
  0001a2:       DW_AT_name kGPIO_IntFallingEdge
  0001b7:       DW_AT_const_value indirect DW_FORM_data1 0x4
  0001b9:     20  = 0x28 (DW_TAG_enumerator)
  0001ba:       DW_AT_name kGPIO_IntRisingOrFallingEdge
  0001d7:       DW_AT_const_value indirect DW_FORM_data1 0x5
  0001d9:     0  null
  0001da:   80  = 0x16 (DW_TAG_typedef)
  0001db:     DW_AT_name gpio_interrupt_mode_t
  0001f1:     DW_AT_type indirect DW_FORM_ref2 0x133
  0001f4:     DW_AT_decl_file 0x1
  0001f5:     DW_AT_decl_line 0x47
  0001f6:     DW_AT_decl_column 0x3
  0001f7:   41  = 0x13 (DW_TAG_structure_type)
  0001f8:     DW_AT_sibling 0x248
  0001fa:     DW_AT_name _gpio_pin_config
  00020b:     DW_AT_byte_size 0x3
  00020c:     30  = 0xd (DW_TAG_member)
  00020d:       DW_AT_name direction
  000217:       DW_AT_type indirect DW_FORM_ref2 0x117
  00021a:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 0 }
  00021d:     30  = 0xd (DW_TAG_member)
  00021e:       DW_AT_name outputLogic
  00022a:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00022f:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 1 }
  000232:     30  = 0xd (DW_TAG_member)
  000233:       DW_AT_name interruptMode
  000241:       DW_AT_type indirect DW_FORM_ref2 0x1da
  000244:       DW_AT_data_member_location  block size 0x2 = { DW_OP_plus_uconst 2 }
  000247:     0  null
  000248:   80  = 0x16 (DW_TAG_typedef)
  000249:     DW_AT_name gpio_pin_config_t
  00025b:     DW_AT_type indirect DW_FORM_ref2 0x1f7
  00025e:     DW_AT_decl_file 0x1
  00025f:     DW_AT_decl_line 0x50
  000260:     DW_AT_decl_column 0x3
  000261:   60  = 0x2e (DW_TAG_subprogram)
  000262:     DW_AT_sibling 0x29d
  000264:     DW_AT_decl_file 0x1
  000265:     DW_AT_decl_line 0x7f
  000266:     DW_AT_decl_column 0x14
  000267:     DW_AT_name GPIO_WritePinOutput
  00027b:     DW_AT_external 0x0
  00027c:     36  = 0x5 (DW_TAG_formal_parameter)
  00027d:       DW_AT_type indirect DW_FORM_ref2 0x29d
  000280:       DW_AT_name base
  000285:     36  = 0x5 (DW_TAG_formal_parameter)
  000286:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00028b:       DW_AT_name pin
  00028f:     36  = 0x5 (DW_TAG_formal_parameter)
  000290:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000295:       DW_AT_name output
  00029c:     0  null
  00029d:   34  = 0xf (DW_TAG_pointer_type)
  00029e:     DW_AT_type indirect DW_FORM_ref_addr 0xb627+__ARM_grp..debug_info$MIMXRT1052.h$.2_484a00_O0UEsDF6ywd_Y40000
  0002a3:   60  = 0x2e (DW_TAG_subprogram)
  0002a4:     DW_AT_sibling 0x2cd
  0002a6:     DW_AT_decl_file 0x1
  0002a7:     DW_AT_decl_line 0x8b
  0002a9:     DW_AT_decl_column 0x14
  0002aa:     DW_AT_name GPIO_PortSet
  0002b7:     DW_AT_external 0x0
  0002b8:     36  = 0x5 (DW_TAG_formal_parameter)
  0002b9:       DW_AT_type indirect DW_FORM_ref2 0x29d
  0002bc:       DW_AT_name base
  0002c1:     36  = 0x5 (DW_TAG_formal_parameter)
  0002c2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002c7:       DW_AT_name mask
  0002cc:     0  null
  0002cd:   60  = 0x2e (DW_TAG_subprogram)
  0002ce:     DW_AT_sibling 0x2fd
  0002d0:     DW_AT_decl_file 0x1
  0002d1:     DW_AT_decl_line 0x94
  0002d3:     DW_AT_decl_column 0x14
  0002d4:     DW_AT_name GPIO_SetPinsOutput
  0002e7:     DW_AT_external 0x0
  0002e8:     36  = 0x5 (DW_TAG_formal_parameter)
  0002e9:       DW_AT_type indirect DW_FORM_ref2 0x29d
  0002ec:       DW_AT_name base
  0002f1:     36  = 0x5 (DW_TAG_formal_parameter)
  0002f2:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0002f7:       DW_AT_name mask
  0002fc:     0  null
  0002fd:   60  = 0x2e (DW_TAG_subprogram)
  0002fe:     DW_AT_sibling 0x329
  000300:     DW_AT_decl_file 0x1
  000301:     DW_AT_decl_line 0x9f
  000303:     DW_AT_decl_column 0x14
  000304:     DW_AT_name GPIO_PortClear
  000313:     DW_AT_external 0x0
  000314:     36  = 0x5 (DW_TAG_formal_parameter)
  000315:       DW_AT_type indirect DW_FORM_ref2 0x29d
  000318:       DW_AT_name base
  00031d:     36  = 0x5 (DW_TAG_formal_parameter)
  00031e:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000323:       DW_AT_name mask
  000328:     0  null
  000329:   60  = 0x2e (DW_TAG_subprogram)
  00032a:     DW_AT_sibling 0x35b
  00032c:     DW_AT_decl_file 0x1
  00032d:     DW_AT_decl_line 0xa8
  00032f:     DW_AT_decl_column 0x14
  000330:     DW_AT_name GPIO_ClearPinsOutput
  000345:     DW_AT_external 0x0
  000346:     36  = 0x5 (DW_TAG_formal_parameter)
  000347:       DW_AT_type indirect DW_FORM_ref2 0x29d
  00034a:       DW_AT_name base
  00034f:     36  = 0x5 (DW_TAG_formal_parameter)
  000350:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000355:       DW_AT_name mask
  00035a:     0  null
  00035b:   60  = 0x2e (DW_TAG_subprogram)
  00035c:     DW_AT_sibling 0x388
  00035e:     DW_AT_decl_file 0x1
  00035f:     DW_AT_decl_line 0xb3
  000361:     DW_AT_decl_column 0x14
  000362:     DW_AT_name GPIO_PortToggle
  000372:     DW_AT_external 0x0
  000373:     36  = 0x5 (DW_TAG_formal_parameter)
  000374:       DW_AT_type indirect DW_FORM_ref2 0x29d
  000377:       DW_AT_name base
  00037c:     36  = 0x5 (DW_TAG_formal_parameter)
  00037d:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000382:       DW_AT_name mask
  000387:     0  null
  000388:   59  = 0x2e (DW_TAG_subprogram)
  000389:     DW_AT_sibling 0x3c6
  00038b:     DW_AT_decl_file 0x1
  00038c:     DW_AT_decl_line 0xbf
  00038e:     DW_AT_decl_column 0x18
  00038f:     DW_AT_name GPIO_PinRead
  00039c:     DW_AT_external 0x0
  00039d:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0003a2:     36  = 0x5 (DW_TAG_formal_parameter)
  0003a3:       DW_AT_type indirect DW_FORM_ref2 0x29d
  0003a6:       DW_AT_name base
  0003ab:     36  = 0x5 (DW_TAG_formal_parameter)
  0003ac:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0003b1:       DW_AT_name pin
  0003b5:     97  = 0x34 (DW_TAG_variable)
  0003b6:       DW_AT_name __result
  0003bf:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0003c4:       DW_AT_artificial 0x1
  0003c5:     0  null
  0003c6:   59  = 0x2e (DW_TAG_subprogram)
  0003c7:     DW_AT_sibling 0x409
  0003c9:     DW_AT_decl_file 0x1
  0003ca:     DW_AT_decl_line 0xca
  0003cc:     DW_AT_decl_column 0x18
  0003cd:     DW_AT_name GPIO_ReadPinInput
  0003df:     DW_AT_external 0x0
  0003e0:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0003e5:     36  = 0x5 (DW_TAG_formal_parameter)
  0003e6:       DW_AT_type indirect DW_FORM_ref2 0x29d
  0003e9:       DW_AT_name base
  0003ee:     36  = 0x5 (DW_TAG_formal_parameter)
  0003ef:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0003f4:       DW_AT_name pin
  0003f8:     97  = 0x34 (DW_TAG_variable)
  0003f9:       DW_AT_name __result
  000402:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000407:       DW_AT_artificial 0x1
  000408:     0  null
  000409:   59  = 0x2e (DW_TAG_subprogram)
  00040a:     DW_AT_sibling 0x450
  00040c:     DW_AT_decl_file 0x1
  00040d:     DW_AT_decl_line 0xdc
  00040f:     DW_AT_decl_column 0x17
  000410:     DW_AT_name GPIO_PinReadPadStatus
  000426:     DW_AT_external 0x0
  000427:     DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00042c:     36  = 0x5 (DW_TAG_formal_parameter)
  00042d:       DW_AT_type indirect DW_FORM_ref2 0x29d
  000430:       DW_AT_name base
  000435:     36  = 0x5 (DW_TAG_formal_parameter)
  000436:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00043b:       DW_AT_name pin
  00043f:     97  = 0x34 (DW_TAG_variable)
  000440:       DW_AT_name __result
  000449:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00044e:       DW_AT_artificial 0x1
  00044f:     0  null
  000450:   59  = 0x2e (DW_TAG_subprogram)
  000451:     DW_AT_sibling 0x494
  000453:     DW_AT_decl_file 0x1
  000454:     DW_AT_decl_line 0xe7
  000456:     DW_AT_decl_column 0x17
  000457:     DW_AT_name GPIO_ReadPadStatus
  00046a:     DW_AT_external 0x0
  00046b:     DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000470:     36  = 0x5 (DW_TAG_formal_parameter)
  000471:       DW_AT_type indirect DW_FORM_ref2 0x29d
  000474:       DW_AT_name base
  000479:     36  = 0x5 (DW_TAG_formal_parameter)
  00047a:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00047f:       DW_AT_name pin
  000483:     97  = 0x34 (DW_TAG_variable)
  000484:       DW_AT_name __result
  00048d:       DW_AT_type indirect DW_FORM_ref_addr 0x13a+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000492:       DW_AT_artificial 0x1
  000493:     0  null
  000494:   60  = 0x2e (DW_TAG_subprogram)
  000495:     DW_AT_sibling 0x4e0
  000497:     DW_AT_decl_file 0x1
  000498:     DW_AT_decl_line 0x102
  00049a:     DW_AT_decl_column 0x14
  00049b:     DW_AT_name GPIO_SetPinInterruptConfig
  0004b6:     DW_AT_external 0x0
  0004b7:     36  = 0x5 (DW_TAG_formal_parameter)
  0004b8:       DW_AT_type indirect DW_FORM_ref2 0x29d
  0004bb:       DW_AT_name base
  0004c0:     36  = 0x5 (DW_TAG_formal_parameter)
  0004c1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0004c6:       DW_AT_name pin
  0004ca:     36  = 0x5 (DW_TAG_formal_parameter)
  0004cb:       DW_AT_type indirect DW_FORM_ref2 0x1da
  0004ce:       DW_AT_name pinInterruptMode
  0004df:     0  null
  0004e0:   60  = 0x2e (DW_TAG_subprogram)
  0004e1:     DW_AT_sibling 0x517
  0004e3:     DW_AT_decl_file 0x1
  0004e4:     DW_AT_decl_line 0x10d
  0004e6:     DW_AT_decl_column 0x14
  0004e7:     DW_AT_name GPIO_PortEnableInterrupts
  000501:     DW_AT_external 0x0
  000502:     36  = 0x5 (DW_TAG_formal_parameter)
  000503:       DW_AT_type indirect DW_FORM_ref2 0x29d
  000506:       DW_AT_name base
  00050b:     36  = 0x5 (DW_TAG_formal_parameter)
  00050c:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000511:       DW_AT_name mask
  000516:     0  null
  000517:   60  = 0x2e (DW_TAG_subprogram)
  000518:     DW_AT_sibling 0x54a
  00051a:     DW_AT_decl_file 0x1
  00051b:     DW_AT_decl_line 0x118
  00051d:     DW_AT_decl_column 0x14
  00051e:     DW_AT_name GPIO_EnableInterrupts
  000534:     DW_AT_external 0x0
  000535:     36  = 0x5 (DW_TAG_formal_parameter)
  000536:       DW_AT_type indirect DW_FORM_ref2 0x29d
  000539:       DW_AT_name base
  00053e:     36  = 0x5 (DW_TAG_formal_parameter)
  00053f:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000544:       DW_AT_name mask
  000549:     0  null
  00054a:   60  = 0x2e (DW_TAG_subprogram)
  00054b:     DW_AT_sibling 0x582
  00054d:     DW_AT_decl_file 0x1
  00054e:     DW_AT_decl_line 0x123
  000550:     DW_AT_decl_column 0x14
  000551:     DW_AT_name GPIO_PortDisableInterrupts
  00056c:     DW_AT_external 0x0
  00056d:     36  = 0x5 (DW_TAG_formal_parameter)
  00056e:       DW_AT_type indirect DW_FORM_ref2 0x29d
  000571:       DW_AT_name base
  000576:     36  = 0x5 (DW_TAG_formal_parameter)
  000577:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00057c:       DW_AT_name mask
  000581:     0  null
  000582:   60  = 0x2e (DW_TAG_subprogram)
  000583:     DW_AT_sibling 0x5b6
  000585:     DW_AT_decl_file 0x1
  000586:     DW_AT_decl_line 0x12c
  000588:     DW_AT_decl_column 0x14
  000589:     DW_AT_name GPIO_DisableInterrupts
  0005a0:     DW_AT_external 0x0
  0005a1:     36  = 0x5 (DW_TAG_formal_parameter)
  0005a2:       DW_AT_type indirect DW_FORM_ref2 0x29d
  0005a5:       DW_AT_name base
  0005aa:     36  = 0x5 (DW_TAG_formal_parameter)
  0005ab:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0005b0:       DW_AT_name mask
  0005b5:     0  null
  0005b6:   59  = 0x2e (DW_TAG_subprogram)
  0005b7:     DW_AT_sibling 0x5f8
  0005b9:     DW_AT_decl_file 0x1
  0005ba:     DW_AT_decl_line 0x137
  0005bc:     DW_AT_decl_column 0x18
  0005bd:     DW_AT_name GPIO_PortGetInterruptFlags
  0005d8:     DW_AT_external 0x0
  0005d9:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0005de:     36  = 0x5 (DW_TAG_formal_parameter)
  0005df:       DW_AT_type indirect DW_FORM_ref2 0x29d
  0005e2:       DW_AT_name base
  0005e7:     97  = 0x34 (DW_TAG_variable)
  0005e8:       DW_AT_name __result
  0005f1:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0005f6:       DW_AT_artificial 0x1
  0005f7:     0  null
  0005f8:   59  = 0x2e (DW_TAG_subprogram)
  0005f9:     DW_AT_sibling 0x63a
  0005fb:     DW_AT_decl_file 0x1
  0005fc:     DW_AT_decl_line 0x142
  0005fe:     DW_AT_decl_column 0x18
  0005ff:     DW_AT_name GPIO_GetPinsInterruptFlags
  00061a:     DW_AT_external 0x0
  00061b:     DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000620:     36  = 0x5 (DW_TAG_formal_parameter)
  000621:       DW_AT_type indirect DW_FORM_ref2 0x29d
  000624:       DW_AT_name base
  000629:     97  = 0x34 (DW_TAG_variable)
  00062a:       DW_AT_name __result
  000633:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  000638:       DW_AT_artificial 0x1
  000639:     0  null
  00063a:   60  = 0x2e (DW_TAG_subprogram)
  00063b:     DW_AT_sibling 0x674
  00063d:     DW_AT_decl_file 0x1
  00063e:     DW_AT_decl_line 0x14e
  000640:     DW_AT_decl_column 0x14
  000641:     DW_AT_name GPIO_PortClearInterruptFlags
  00065e:     DW_AT_external 0x0
  00065f:     36  = 0x5 (DW_TAG_formal_parameter)
  000660:       DW_AT_type indirect DW_FORM_ref2 0x29d
  000663:       DW_AT_name base
  000668:     36  = 0x5 (DW_TAG_formal_parameter)
  000669:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  00066e:       DW_AT_name mask
  000673:     0  null
  000674:   60  = 0x2e (DW_TAG_subprogram)
  000675:     DW_AT_sibling 0x6ae
  000677:     DW_AT_decl_file 0x1
  000678:     DW_AT_decl_line 0x15a
  00067a:     DW_AT_decl_column 0x14
  00067b:     DW_AT_name GPIO_ClearPinsInterruptFlags
  000698:     DW_AT_external 0x0
  000699:     36  = 0x5 (DW_TAG_formal_parameter)
  00069a:       DW_AT_type indirect DW_FORM_ref2 0x29d
  00069d:       DW_AT_name base
  0006a2:     36  = 0x5 (DW_TAG_formal_parameter)
  0006a3:       DW_AT_type indirect DW_FORM_ref_addr 0x159+__ARM_grp..debug_info$stdint.h$.2_8G1000_kuYKW1V2a9c_300000
  0006a8:       DW_AT_name mask
  0006ad:     0  null
  0006ae:   0  null
  0006af: 0  padding


** Section #159 '.rel.debug_info' (SHT_REL)
    Size   : 280 bytes (alignment 4)
    Symbol table #120 '.symtab'
    35 relocations applied to section #103 '.debug_info'


** Section #104 '__ARM_grp.pad_config.h.2_s71000_v9ilsVrwwe8_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #105 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1360 bytes

  000000: include at line 0 - file 1
  000003: line 19 define __PAD_CONFIG_H 
  000015: include at line 21 - file 2
  000018: end include
  000019: line 24 define SRE_0_SLOW_SLEW_RATE IOMUXC_SW_PAD_CTL_PAD_SRE(0)
  00004d: line 25 define SRE_1_FAST_SLEW_RATE IOMUXC_SW_PAD_CTL_PAD_SRE(1)
  000081: line 28 define DSE_0_OUTPUT_DRIVER_DISABLED IOMUXC_SW_PAD_CTL_PAD_DSE(0)
  0000bd: line 30 define DSE_1_R0_1 IOMUXC_SW_PAD_CTL_PAD_DSE(1)
  0000e7: line 32 define DSE_2_R0_2 IOMUXC_SW_PAD_CTL_PAD_DSE(2)
  000111: line 34 define DSE_3_R0_3 IOMUXC_SW_PAD_CTL_PAD_DSE(3)
  00013b: line 36 define DSE_4_R0_4 IOMUXC_SW_PAD_CTL_PAD_DSE(4)
  000165: line 38 define DSE_5_R0_5 IOMUXC_SW_PAD_CTL_PAD_DSE(5)
  00018f: line 40 define DSE_6_R0_6 IOMUXC_SW_PAD_CTL_PAD_DSE(6)
  0001b9: line 42 define DSE_7_R0_7 IOMUXC_SW_PAD_CTL_PAD_DSE(7)
  0001e3: line 45 define SPEED_0_LOW_50MHz IOMUXC_SW_PAD_CTL_PAD_SPEED(0)
  000216: line 46 define SPEED_1_MEDIUM_100MHz IOMUXC_SW_PAD_CTL_PAD_SPEED(1)
  00024d: line 47 define SPEED_2_MEDIUM_100MHz IOMUXC_SW_PAD_CTL_PAD_SPEED(2)
  000284: line 48 define SPEED_3_MAX_200MHz IOMUXC_SW_PAD_CTL_PAD_SPEED(3)
  0002b8: line 51 define ODE_0_OPEN_DRAIN_DISABLED IOMUXC_SW_PAD_CTL_PAD_ODE(0)
  0002f1: line 52 define ODE_1_OPEN_DRAIN_ENABLED IOMUXC_SW_PAD_CTL_PAD_ODE(1)
  000329: line 55 define PKE_0_PULL_KEEPER_DISABLED IOMUXC_SW_PAD_CTL_PAD_PKE(0)
  000363: line 56 define PKE_1_PULL_KEEPER_ENABLED IOMUXC_SW_PAD_CTL_PAD_PKE(1)
  00039c: line 59 define PUE_0_KEEPER_SELECTED IOMUXC_SW_PAD_CTL_PAD_PUE(0)
  0003d1: line 60 define PUE_1_PULL_SELECTED IOMUXC_SW_PAD_CTL_PAD_PUE(1)
  000404: line 63 define PUS_0_100K_OHM_PULL_DOWN IOMUXC_SW_PAD_CTL_PAD_PUS(0)
  00043c: line 64 define PUS_1_47K_OHM_PULL_UP IOMUXC_SW_PAD_CTL_PAD_PUS(1)
  000471: line 65 define PUS_2_100K_OHM_PULL_UP IOMUXC_SW_PAD_CTL_PAD_PUS(2)
  0004a7: line 66 define PUS_3_22K_OHM_PULL_UP IOMUXC_SW_PAD_CTL_PAD_PUS(3)
  0004dc: line 69 define HYS_0_HYSTERESIS_DISABLED IOMUXC_SW_PAD_CTL_PAD_HYS(0)
  000515: line 70 define HYS_1_HYSTERESIS_ENABLED IOMUXC_SW_PAD_CTL_PAD_HYS(1)
  00054d: end include
  00054e: end of translation unit


** Section #106 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 104 bytes

  000000: Header:
    length 100 (not including this field)
    version 3
    prologue length 88
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\user\"      : 2e 2e 5c 2e 2e 5c 75 73 65 72 5c 00
  000027:  directory "..\..\libraries\drivers\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 64 72 69 76 65 72 73 5c 00
  000040:  directory ""                 : 00
  000041:  file "pad_config.h": dir 1 time 0x0 length 0: 70 61 64 5f 63 6f 6e 66 69 67 2e 68 00 01 00 00
  000051:  file "fsl_common.h": dir 2 time 0x0 length 0: 66 73 6c 5f 63 6f 6d 6d 6f 6e 2e 68 00 02 00 00
  000061:  file ""                      : 00
  000062:  DW_LNS_negate_stmt           : 06
  000063:  DW_LNS_negate_stmt           : 06
  000064:  DW_LNS_negate_stmt           : 06
  000065:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\user\pad_config.h:1.0 [


** Section #107 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 200 bytes

  000000: Header:
    size 0xc4 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\user\pad_config.h
  000024:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  00006b:   DW_AT_language DW_LANG_C99
  00006d:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000be:   DW_AT_macro_info 0x0
  0000c2:   DW_AT_stmt_list 0x0
  0000c6:   0  null
  0000c7: 0  padding


** Section #160 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #120 '.symtab'
    3 relocations applied to section #107 '.debug_info'


** Section #108 '__ARM_grp.bsp_led.h.2_kO1000_Q$MOrrqiCOf_300000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #109 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 2724 bytes

  000000: include at line 0 - file 1
  000003: line 2 define __BSP_LED_H 
  000012: include at line 4 - file 2
  000015: end include
  000016: line 9 define CORE_BOARD_LED_GPIO GPIO1
  000032: line 10 define CORE_BOARD_LED_GPIO_PIN (9U)
  000051: line 11 define CORE_BOARD_LED_IOMUXC IOMUXC_GPIO_AD_B0_09_GPIO1_IO09
  000089: line 13 define RGB_RED_LED_GPIO GPIO1
  0000a2: line 14 define RGB_RED_LED_GPIO_PIN (24U)
  0000bf: line 15 define RGB_RED_LED_IOMUXC IOMUXC_GPIO_AD_B1_08_GPIO1_IO24
  0000f4: line 17 define RGB_GREEN_LED_GPIO GPIO1
  00010f: line 18 define RGB_GREEN_LED_GPIO_PIN (25U)
  00012e: line 19 define RGB_GREEN_LED_IOMUXC IOMUXC_GPIO_AD_B1_09_GPIO1_IO25
  000165: line 21 define RGB_BLUE_LED_GPIO GPIO1
  00017f: line 22 define RGB_BLUE_LED_GPIO_PIN (10U)
  00019d: line 23 define RGB_BLUE_LED_IOMUXC IOMUXC_GPIO_AD_B0_10_GPIO1_IO10
  0001d3: line 25 define LED_DELAY_COUNT 70000000
  0001ee: line 31 define ON 1
  0001f5: line 32 define OFF 0
  0001fd: line 37 define CORE_BOARD_LED(a) if (a) GPIO_PinWrite(CORE_BOARD_LED_GPIO, CORE_BOARD_LED_GPIO_PIN, 0U); else GPIO_PinWrite(CORE_BOARD_LED_GPIO, CORE_BOARD_LED_GPIO_PIN, 1U);
  00029f: line 42 define RGB_RED_LED(a) if (a) GPIO_PinWrite(RGB_RED_LED_GPIO, RGB_RED_LED_GPIO_PIN, 0U); else GPIO_PinWrite(RGB_RED_LED_GPIO, RGB_RED_LED_GPIO_PIN, 1U);
  000332: line 47 define RGB_GREEN_LED(a) if (a) GPIO_PinWrite(RGB_RGB_GREEN_LED_GPIO, RGB_RGB_GREEN_LED_GPIO_PIN, 0U); else GPIO_PinWrite(RGB_GREEN_LED_GPIO, RGB_GREEN_LED_GPIO_PIN, 1U);
  0003d7: line 52 define RGB_BLUE_LED(a) if (a) GPIO_PinWrite(RGB_BLUE_LED_GPIO, RGB_BLUE_LED_GPIO_PIN, 0U); else GPIO_PinWrite(RGB_BLUE_LED_GPIO, RGB_BLUE_LED_GPIO_PIN, 1U);
  00046f: line 59 define digitalHi(p,i) {p->DR |= (1U << i);}
  000496: line 60 define digitalLo(p,i) {p->DR &= ~(1U << i);}
  0004be: line 61 define digitalToggle(p,i) {p->DR ^= (1U<<i);}
  0004e7: line 65 define CORE_BOARD_LED_TOGGLE digitalToggle(CORE_BOARD_LED_GPIO,CORE_BOARD_LED_GPIO_PIN)
  00053a: line 66 define CORE_BOARD_LED_OFF digitalHi(CORE_BOARD_LED_GPIO,CORE_BOARD_LED_GPIO_PIN)
  000586: line 67 define CORE_BOARD_LED_ON digitalLo(CORE_BOARD_LED_GPIO,CORE_BOARD_LED_GPIO_PIN)
  0005d1: line 69 define RGB_RED_LED_TOGGLE digitalToggle(RGB_RED_LED_GPIO,RGB_RED_LED_GPIO_PIN)
  00061b: line 70 define RGB_RED_LED_OFF digitalHi(RGB_RED_LED_GPIO,RGB_RED_LED_GPIO_PIN)
  00065e: line 71 define RGB_RED_LED_ON digitalLo(RGB_RED_LED_GPIO,RGB_RED_LED_GPIO_PIN)
  0006a0: line 73 define RGB_GREEN_LED_TOGGLE digitalToggle(RGB_GREEN_LED_GPIO,RGB_GREEN_LED_GPIO_PIN)
  0006f0: line 74 define RGB_GREEN_LED_OFF digitalHi(RGB_GREEN_LED_GPIO,RGB_GREEN_LED_GPIO_PIN)
  000739: line 75 define RGB_GREEN_LED_ON digitalLo(RGB_GREEN_LED_GPIO,RGB_GREEN_LED_GPIO_PIN)
  000781: line 77 define RGB_BLUE_LED_TOGGLE digitalToggle(RGB_BLUE_LED_GPIO,RGB_BLUE_LED_GPIO_PIN)
  0007ce: line 78 define RGB_BLUE_LED_OFF digitalHi(RGB_BLUE_LED_GPIO,RGB_BLUE_LED_GPIO_PIN)
  000814: line 79 define RGB_BLUE_LED_ON digitalLo(RGB_BLUE_LED_GPIO,RGB_BLUE_LED_GPIO_PIN)
  000859: line 84 define RGB_LED_COLOR_RED RGB_RED_LED_ON; RGB_GREEN_LED_OFF; RGB_BLUE_LED_OFF
  0008a1: line 90 define RGB_LED_COLOR_GREEN RGB_RED_LED_OFF; RGB_GREEN_LED_ON; RGB_BLUE_LED_OFF
  0008eb: line 96 define RGB_LED_COLOR_BLUE RGB_RED_LED_OFF; RGB_GREEN_LED_OFF; RGB_BLUE_LED_ON
  000934: line 102 define RGB_LED_COLOR_YELLOW RGB_RED_LED_ON; RGB_GREEN_LED_ON; RGB_BLUE_LED_OFF
  00097e: line 108 define RGB_LED_COLOR_PURPLE RGB_RED_LED_ON; RGB_GREEN_LED_OFF; RGB_BLUE_LED_ON
  0009c8: line 114 define RGB_LED_COLOR_CYAN RGB_RED_LED_OFF; RGB_GREEN_LED_ON; RGB_BLUE_LED_ON
  000a10: line 120 define RGB_LED_COLOR_WHITE RGB_RED_LED_ON; RGB_GREEN_LED_ON; RGB_BLUE_LED_ON
  000a58: line 126 define RGB_LED_COLOR_OFF RGB_RED_LED_OFF; RGB_GREEN_LED_OFF; RGB_BLUE_LED_OFF
  000aa1: end include
  000aa2: end of translation unit


** Section #110 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 108 bytes

  000000: Header:
    length 104 (not including this field)
    version 3
    prologue length 95
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\user\bsp\"  : 2e 2e 5c 2e 2e 5c 75 73 65 72 5c 62 73 70 5c 00
  00002b:  directory "..\..\libraries\drivers\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 64 72 69 76 65 72 73 5c 00
  000044:  directory ""                 : 00
  000045:  file "./led/bsp_led.h": dir 1 time 0x0 length 0: 2e 2f 6c 65 64 2f 62 73 70 5f 6c 65 64 2e 68 00 01 00 00
  000058:  file "fsl_common.h": dir 2 time 0x0 length 0: 66 73 6c 5f 63 6f 6d 6d 6f 6e 2e 68 00 02 00 00
  000068:  file ""                      : 00
  000069:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\user\bsp\./led/bsp_led.h:1.0


** Section #111 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 208 bytes

  000000: Header:
    size 0xcc bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\user\bsp\./led/bsp_led.h
  00002b:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000072:   DW_AT_language DW_LANG_C99
  000074:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000c5:   DW_AT_macro_info 0x0
  0000c9:   DW_AT_stmt_list 0x0
  0000cd:   0  null
  0000ce: 0  padding
  0000cf: 0  padding


** Section #161 '.rel.debug_info' (SHT_REL)
    Size   : 24 bytes (alignment 4)
    Symbol table #120 '.symtab'
    3 relocations applied to section #111 '.debug_info'


** Section #112 '__ARM_grp.bsp_led.c.2_slb500_l$_PCYVDqI1_z50000' (SHT_GROUP)
    Size   : 16 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #113 '.debug_macinfo' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 232 bytes

  000000: include at line 0 - file 1
  000003: include at line 17 - file 2
  000006: end include
  000007: include at line 18 - file 3
  00000a: end include
  00000b: include at line 20 - file 4
  00000e: end include
  00000f: include at line 21 - file 5
  000012: end include
  000013: line 27 define LED_PAD_CONFIG_DATA (SRE_0_SLOW_SLEW_RATE| DSE_6_R0_6| SPEED_2_MEDIUM_100MHz| ODE_0_OPEN_DRAIN_DISABLED| PKE_0_PULL_KEEPER_DISABLED| PUE_0_KEEPER_SELECTED| PUS_0_100K_OHM_PULL_DOWN| HYS_0_HYSTERESIS_DISABLED)
  0000e6: end include
  0000e7: end of translation unit


** Section #114 '.debug_line' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 200 bytes

  000000: Header:
    length 196 (not including this field)
    version 3
    prologue length 186
    minimum instruction length 1
    default is_stmt 0
    line base 0
    line range 6
    opcode base 13
    opcode args  0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 1
  00001b:  directory "..\..\libraries\drivers\": 2e 2e 5c 2e 2e 5c 6c 69 62 72 61 72 69 65 73 5c 64 72 69 76 65 72 73 5c 00
  000034:  directory "..\..\user\"      : 2e 2e 5c 2e 2e 5c 75 73 65 72 5c 00
  000040:  directory "..\..\user\bsp\"  : 2e 2e 5c 2e 2e 5c 75 73 65 72 5c 62 73 70 5c 00
  000050:  directory ""                 : 00
  000051:  file "..\..\user\bsp\led\bsp_led.c": dir 0 time 0x0 length 0: 2e 2e 5c 2e 2e 5c 75 73 65 72 5c 62 73 70 5c 6c 65 64 5c 62 73 70 5f 6c 65 64 2e 63 00 00 00 00
  000071:  file "fsl_iomuxc.h": dir 1 time 0x0 length 0: 66 73 6c 5f 69 6f 6d 75 78 63 2e 68 00 01 00 00
  000081:  file "fsl_gpio.h": dir 1 time 0x0 length 0: 66 73 6c 5f 67 70 69 6f 2e 68 00 01 00 00
  00008f:  file "pad_config.h": dir 2 time 0x0 length 0: 70 61 64 5f 63 6f 6e 66 69 67 2e 68 00 02 00 00
  00009f:  file "./led/bsp_led.h": dir 3 time 0x0 length 0: 2e 2f 6c 65 64 2f 62 73 70 5f 6c 65 64 2e 68 00 03 00 00
  0000b2:  file "led\bsp_led.c": dir 3 time 0x0 length 0: 6c 65 64 5c 62 73 70 5f 6c 65 64 2e 63 00 03 00 00
  0000c3:  file ""                      : 00
  0000c4:  DW_LNS_negate_stmt           : 06
  0000c5:  DW_LNE_end sequence          : 00 01 01          00000000: ..\..\user\bsp\led\bsp_led.c:1.0 [


** Section #115 '.debug_info' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 316 bytes

  000000: Header:
    size 0x138 bytes, dwarf version 3, abbrevp __ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000, address size 4
  00000b: 10  = 0x11 (DW_TAG_compile_unit)
  00000c:   DW_AT_name ..\..\user\bsp\led\bsp_led.c
  000029:   DW_AT_producer Component: ARM Compiler 5.06 update 4 (build 422) Tool: ArmCC [4d3604]
  000070:   DW_AT_language DW_LANG_C99
  000072:   DW_AT_comp_dir G:\RT1052ÂºÄÂèë\base_code\6-GPIOËæìÂá∫‚Äî‰ΩøÁî®Âõ∫‰ª∂Â∫ìÁÇπ‰∫ÆLEDÁÅØ\project\mdk
  0000c3:   DW_AT_macro_info 0x0
  0000c7:   DW_AT_stmt_list 0x0
  0000cb:   57  = 0x2e (DW_TAG_subprogram)
  0000cc:     DW_AT_sibling 0xea
  0000ce:     DW_AT_decl_file 0x6
  0000cf:     DW_AT_decl_line 0x39
  0000d0:     DW_AT_decl_column 0xd
  0000d1:     DW_AT_name LED_IOMUXC_MUX_Config
  0000e7:     DW_AT_external 0x0
  0000e8:     DW_AT_inline DW_INL_inlined
  0000e9:     0  null
  0000ea:   57  = 0x2e (DW_TAG_subprogram)
  0000eb:     DW_AT_sibling 0x109
  0000ed:     DW_AT_decl_file 0x6
  0000ee:     DW_AT_decl_line 0x4a
  0000ef:     DW_AT_decl_column 0xd
  0000f0:     DW_AT_name LED_IOMUXC_PAD_Config
  000106:     DW_AT_external 0x0
  000107:     DW_AT_inline DW_INL_inlined
  000108:     0  null
  000109:   57  = 0x2e (DW_TAG_subprogram)
  00010a:     DW_AT_sibling 0x138
  00010c:     DW_AT_decl_file 0x6
  00010d:     DW_AT_decl_line 0x5b
  00010e:     DW_AT_decl_column 0xd
  00010f:     DW_AT_name LED_GPIO_Mode_Config
  000124:     DW_AT_external 0x0
  000125:     DW_AT_inline DW_INL_inlined
  000126:     92  = 0x34 (DW_TAG_variable)
  000127:       DW_AT_name led_config
  000132:       DW_AT_type indirect DW_FORM_ref_addr 0x248+__ARM_grp..debug_info$fsl_gpio.h$.2_A5b500_92SKZyNwIYa_v50000
  000137:     0  null
  000138:   0  null
  000139: 0  padding
  00013a: 0  padding
  00013b: 0  padding


** Section #162 '.rel.debug_info' (SHT_REL)
    Size   : 32 bytes (alignment 4)
    Symbol table #120 '.symtab'
    4 relocations applied to section #115 '.debug_info'


** Section #116 '__ARM_grp..debug_abbrev.group.2_Am0000_lbphKItke$2_000000' (SHT_GROUP)
    Size   : 8 bytes (alignment 4)
    Symbol table #120 '.symtab'


** Section #117 '.debug_abbrev' (SHT_PROGBITS) [SHF_GROUP]
    Size   : 1444 bytes

  00000000  1: no children: DW_TAG_subrange_type
    000003 DW_AT_upper_bound          DW_FORM_udata
  00000007  2: no children: DW_TAG_subrange_type
  0000000c  3:    children: DW_TAG_array_type
    00000f DW_AT_sibling              DW_FORM_ref_udata
    000011 DW_AT_type                 DW_FORM_indirect
  00000015  4: no children: DW_TAG_base_type
    000018 DW_AT_byte_size            DW_FORM_data1
    00001a DW_AT_encoding             DW_FORM_data1
    00001c DW_AT_name                 DW_FORM_string
  00000020  5:    children: DW_TAG_compile_unit
    000023 DW_AT_name                 DW_FORM_string
    000025 DW_AT_producer             DW_FORM_string
    000027 DW_AT_language             DW_FORM_data2
    000029 DW_AT_comp_dir             DW_FORM_string
    00002b DW_AT_low_pc               DW_FORM_addr
    00002d DW_AT_high_pc              DW_FORM_addr
    00002f DW_AT_stmt_list            DW_FORM_data4
  00000033  6:    children: DW_TAG_compile_unit
    000036 DW_AT_name                 DW_FORM_string
    000038 DW_AT_producer             DW_FORM_string
    00003a DW_AT_language             DW_FORM_data2
    00003c DW_AT_comp_dir             DW_FORM_string
    00003e DW_AT_low_pc               DW_FORM_addr
    000040 DW_AT_high_pc              DW_FORM_addr
  00000044  7:    children: DW_TAG_compile_unit
    000047 DW_AT_name                 DW_FORM_string
    000049 DW_AT_producer             DW_FORM_string
    00004b DW_AT_language             DW_FORM_data2
    00004d DW_AT_comp_dir             DW_FORM_string
    00004f DW_AT_stmt_list            DW_FORM_data4
  00000053  8:    children: DW_TAG_compile_unit
    000056 DW_AT_name                 DW_FORM_string
    000058 DW_AT_producer             DW_FORM_string
    00005a DW_AT_language             DW_FORM_data2
    00005c DW_AT_comp_dir             DW_FORM_string
  00000060  9:    children: DW_TAG_compile_unit
    000063 DW_AT_name                 DW_FORM_string
    000065 DW_AT_producer             DW_FORM_string
    000067 DW_AT_language             DW_FORM_data2
    000069 DW_AT_comp_dir             DW_FORM_string
    00006b DW_AT_macro_info           DW_FORM_data4
    00006d DW_AT_low_pc               DW_FORM_addr
    00006f DW_AT_high_pc              DW_FORM_addr
    000071 DW_AT_stmt_list            DW_FORM_data4
  00000075 10:    children: DW_TAG_compile_unit
    000078 DW_AT_name                 DW_FORM_string
    00007a DW_AT_producer             DW_FORM_string
    00007c DW_AT_language             DW_FORM_data2
    00007e DW_AT_comp_dir             DW_FORM_string
    000080 DW_AT_macro_info           DW_FORM_data4
    000082 DW_AT_stmt_list            DW_FORM_data4
  00000086 11:    children: DW_TAG_compile_unit
    000089 DW_AT_name                 DW_FORM_string
    00008b DW_AT_producer             DW_FORM_string
    00008d DW_AT_language             DW_FORM_data2
    00008f DW_AT_low_pc               DW_FORM_addr
    000091 DW_AT_high_pc              DW_FORM_addr
    000093 DW_AT_stmt_list            DW_FORM_data4
  00000097 12:    children: DW_TAG_compile_unit
    00009a DW_AT_name                 DW_FORM_string
    00009c DW_AT_producer             DW_FORM_string
    00009e DW_AT_language             DW_FORM_data2
    0000a0 DW_AT_low_pc               DW_FORM_addr
    0000a2 DW_AT_high_pc              DW_FORM_addr
  000000a6 13:    children: DW_TAG_compile_unit
    0000a9 DW_AT_name                 DW_FORM_string
    0000ab DW_AT_producer             DW_FORM_string
    0000ad DW_AT_language             DW_FORM_data2
    0000af DW_AT_stmt_list            DW_FORM_data4
  000000b3 14:    children: DW_TAG_compile_unit
    0000b6 DW_AT_name                 DW_FORM_string
    0000b8 DW_AT_producer             DW_FORM_string
    0000ba DW_AT_language             DW_FORM_data2
  000000be 15:    children: DW_TAG_compile_unit
    0000c1 DW_AT_name                 DW_FORM_string
    0000c3 DW_AT_producer             DW_FORM_string
    0000c5 DW_AT_language             DW_FORM_data2
    0000c7 DW_AT_macro_info           DW_FORM_data4
    0000c9 DW_AT_low_pc               DW_FORM_addr
    0000cb DW_AT_high_pc              DW_FORM_addr
    0000cd DW_AT_stmt_list            DW_FORM_data4
  000000d1 16:    children: DW_TAG_compile_unit
    0000d4 DW_AT_name                 DW_FORM_string
    0000d6 DW_AT_producer             DW_FORM_string
    0000d8 DW_AT_language             DW_FORM_data2
    0000da DW_AT_macro_info           DW_FORM_data4
    0000dc DW_AT_stmt_list            DW_FORM_data4
  000000e0 17: no children: DW_TAG_const_type
    0000e3 DW_AT_type                 DW_FORM_indirect
  000000e7 18:    children: DW_TAG_enumeration_type
    0000ea DW_AT_sibling              DW_FORM_ref_udata
    0000ec DW_AT_name                 DW_FORM_string
    0000ee DW_AT_byte_size            DW_FORM_data1
  000000f2 19:    children: DW_TAG_enumeration_type
    0000f5 DW_AT_sibling              DW_FORM_ref_udata
    0000f7 DW_AT_byte_size            DW_FORM_data1
  000000fb 20: no children: DW_TAG_enumerator
    0000fe DW_AT_name                 DW_FORM_string
    000100 DW_AT_const_value          DW_FORM_indirect
  00000104 21: no children: DW_TAG_enumerator
    000107 DW_AT_name                 DW_FORM_string
    000109 DW_AT_const_value          DW_FORM_sdata
  0000010d 22:    children: DW_TAG_lexical_block
    000110 DW_AT_sibling              DW_FORM_ref_udata
    000112 DW_AT_low_pc               DW_FORM_addr
    000114 DW_AT_high_pc              DW_FORM_addr
  00000118 23: no children: DW_TAG_lexical_block
    00011b DW_AT_low_pc               DW_FORM_addr
    00011d DW_AT_high_pc              DW_FORM_addr
  00000121 24:    children: DW_TAG_lexical_block
    000124 DW_AT_sibling              DW_FORM_ref_udata
  00000128 25: no children: DW_TAG_lexical_block
  0000012d 26:    children: DW_TAG_lexical_block
    000130 DW_AT_sibling              DW_FORM_ref_udata
    000132 DW_AT_low_pc               DW_FORM_addr
    000134 DW_AT_high_pc              DW_FORM_addr
    000136 DW_AT_abstract_origin      DW_FORM_ref_addr
  0000013a 27: no children: DW_TAG_lexical_block
    00013d DW_AT_low_pc               DW_FORM_addr
    00013f DW_AT_high_pc              DW_FORM_addr
    000141 DW_AT_abstract_origin      DW_FORM_ref_addr
  00000145 28:    children: DW_TAG_lexical_block
    000148 DW_AT_sibling              DW_FORM_ref_udata
    00014a DW_AT_abstract_origin      DW_FORM_ref_addr
  0000014e 29: no children: DW_TAG_lexical_block
    000151 DW_AT_abstract_origin      DW_FORM_ref_addr
  00000155 30: no children: DW_TAG_member
    000158 DW_AT_name                 DW_FORM_string
    00015a DW_AT_type                 DW_FORM_indirect
    00015c DW_AT_data_member_location DW_FORM_block
  00000160 31: no children: DW_TAG_member
    000163 DW_AT_name                 DW_FORM_string
    000165 DW_AT_type                 DW_FORM_indirect
  00000169 32: no children: DW_TAG_member
    00016c DW_AT_name                 DW_FORM_string
    00016e DW_AT_type                 DW_FORM_indirect
    000170 DW_AT_data_member_location DW_FORM_block
    000172 DW_AT_artificial           DW_FORM_flag
  00000176 33: no children: DW_TAG_member
    000179 DW_AT_name                 DW_FORM_string
    00017b DW_AT_type                 DW_FORM_indirect
    00017d DW_AT_data_member_location DW_FORM_block
    00017f DW_AT_byte_size            DW_FORM_data1
    000181 DW_AT_bit_size             DW_FORM_data1
    000183 DW_AT_bit_offset           DW_FORM_data1
  00000187 34: no children: DW_TAG_pointer_type
    00018a DW_AT_type                 DW_FORM_indirect
  0000018e 35: no children: DW_TAG_restrict_type
    000191 DW_AT_type                 DW_FORM_indirect
  00000195 36: no children: DW_TAG_formal_parameter
    000198 DW_AT_type                 DW_FORM_indirect
    00019a DW_AT_name                 DW_FORM_string
  0000019e 37: no children: DW_TAG_formal_parameter
    0001a1 DW_AT_type                 DW_FORM_indirect
  000001a5 38: no children: DW_TAG_formal_parameter
    0001a8 DW_AT_type                 DW_FORM_indirect
    0001aa DW_AT_location             DW_FORM_block
  000001ae 39: no children: DW_TAG_formal_parameter
    0001b1 DW_AT_type                 DW_FORM_indirect
    0001b3 DW_AT_location             DW_FORM_data4
  000001b7 40: no children: DW_TAG_reference_type
    0001ba DW_AT_type                 DW_FORM_indirect
  000001be 41:    children: DW_TAG_structure_type
    0001c1 DW_AT_sibling              DW_FORM_ref_udata
    0001c3 DW_AT_name                 DW_FORM_string
    0001c5 DW_AT_byte_size            DW_FORM_udata
  000001c9 42:    children: DW_TAG_structure_type
    0001cc DW_AT_sibling              DW_FORM_ref_udata
    0001ce DW_AT_byte_size            DW_FORM_udata
  000001d2 43:    children: DW_TAG_structure_type
    0001d5 DW_AT_sibling              DW_FORM_ref_udata
    0001d7 DW_AT_name                 DW_FORM_string
  000001db 44:    children: DW_TAG_structure_type
  000001e0 45: no children: DW_TAG_structure_type
    0001e3 DW_AT_name                 DW_FORM_string
  000001e7 46: no children: DW_TAG_structure_type
  000001ec 47:    children: DW_TAG_structure_type
    0001ef DW_AT_sibling              DW_FORM_ref_udata
    0001f1 DW_AT_artificial           DW_FORM_flag
    0001f3 DW_AT_name                 DW_FORM_string
    0001f5 DW_AT_byte_size            DW_FORM_udata
  000001f9 48:    children: DW_TAG_structure_type
    0001fc DW_AT_sibling              DW_FORM_ref_udata
    0001fe DW_AT_artificial           DW_FORM_flag
    000200 DW_AT_byte_size            DW_FORM_udata
  00000204 49:    children: DW_TAG_structure_type
    000207 DW_AT_sibling              DW_FORM_ref_udata
    000209 DW_AT_artificial           DW_FORM_flag
    00020b DW_AT_name                 DW_FORM_string
  0000020f 50:    children: DW_TAG_structure_type
    000212 DW_AT_artificial           DW_FORM_flag
  00000216 51: no children: DW_TAG_structure_type
    000219 DW_AT_artificial           DW_FORM_flag
    00021b DW_AT_name                 DW_FORM_string
  0000021f 52: no children: DW_TAG_structure_type
    000222 DW_AT_artificial           DW_FORM_flag
  00000226 53:    children: DW_TAG_subprogram
    000229 DW_AT_sibling              DW_FORM_ref_udata
    00022b DW_AT_decl_file            DW_FORM_udata
    00022d DW_AT_decl_line            DW_FORM_udata
    00022f DW_AT_decl_column          DW_FORM_udata
    000231 DW_AT_name                 DW_FORM_string
    000233 DW_AT_external             DW_FORM_flag
    000235 DW_AT_type                 DW_FORM_indirect
    000237 DW_AT_low_pc               DW_FORM_addr
    000239 DW_AT_high_pc              DW_FORM_addr
  0000023d 54:    children: DW_TAG_subprogram
    000240 DW_AT_sibling              DW_FORM_ref_udata
    000242 DW_AT_decl_file            DW_FORM_udata
    000244 DW_AT_decl_line            DW_FORM_udata
    000246 DW_AT_decl_column          DW_FORM_udata
    000248 DW_AT_name                 DW_FORM_string
    00024a DW_AT_external             DW_FORM_flag
    00024c DW_AT_low_pc               DW_FORM_addr
    00024e DW_AT_high_pc              DW_FORM_addr
  00000252 55:    children: DW_TAG_subprogram
    000255 DW_AT_sibling              DW_FORM_ref_udata
    000257 DW_AT_decl_file            DW_FORM_udata
    000259 DW_AT_decl_line            DW_FORM_udata
    00025b DW_AT_decl_column          DW_FORM_udata
    00025d DW_AT_specification        DW_FORM_indirect
    00025f DW_AT_low_pc               DW_FORM_addr
    000261 DW_AT_high_pc              DW_FORM_addr
  00000265 56:    children: DW_TAG_subprogram
    000268 DW_AT_sibling              DW_FORM_ref_udata
    00026a DW_AT_decl_file            DW_FORM_udata
    00026c DW_AT_decl_line            DW_FORM_udata
    00026e DW_AT_decl_column          DW_FORM_udata
    000270 DW_AT_name                 DW_FORM_string
    000272 DW_AT_external             DW_FORM_flag
    000274 DW_AT_type                 DW_FORM_indirect
    000276 DW_AT_inline               DW_FORM_udata
  0000027a 57:    children: DW_TAG_subprogram
    00027d DW_AT_sibling              DW_FORM_ref_udata
    00027f DW_AT_decl_file            DW_FORM_udata
    000281 DW_AT_decl_line            DW_FORM_udata
    000283 DW_AT_decl_column          DW_FORM_udata
    000285 DW_AT_name                 DW_FORM_string
    000287 DW_AT_external             DW_FORM_flag
    000289 DW_AT_inline               DW_FORM_udata
  0000028d 58:    children: DW_TAG_subprogram
    000290 DW_AT_sibling              DW_FORM_ref_udata
    000292 DW_AT_decl_file            DW_FORM_udata
    000294 DW_AT_decl_line            DW_FORM_udata
    000296 DW_AT_decl_column          DW_FORM_udata
    000298 DW_AT_specification        DW_FORM_indirect
    00029a DW_AT_inline               DW_FORM_udata
  0000029e 59:    children: DW_TAG_subprogram
    0002a1 DW_AT_sibling              DW_FORM_ref_udata
    0002a3 DW_AT_decl_file            DW_FORM_udata
    0002a5 DW_AT_decl_line            DW_FORM_udata
    0002a7 DW_AT_decl_column          DW_FORM_udata
    0002a9 DW_AT_name                 DW_FORM_string
    0002ab DW_AT_external             DW_FORM_flag
    0002ad DW_AT_type                 DW_FORM_indirect
  000002b1 60:    children: DW_TAG_subprogram
    0002b4 DW_AT_sibling              DW_FORM_ref_udata
    0002b6 DW_AT_decl_file            DW_FORM_udata
    0002b8 DW_AT_decl_line            DW_FORM_udata
    0002ba DW_AT_decl_column          DW_FORM_udata
    0002bc DW_AT_name                 DW_FORM_string
    0002be DW_AT_external             DW_FORM_flag
  000002c2 61:    children: DW_TAG_subprogram
    0002c5 DW_AT_sibling              DW_FORM_ref_udata
    0002c7 DW_AT_decl_file            DW_FORM_udata
    0002c9 DW_AT_decl_line            DW_FORM_udata
    0002cb DW_AT_decl_column          DW_FORM_udata
    0002cd DW_AT_specification        DW_FORM_indirect
  000002d1 62:    children: DW_TAG_subprogram
    0002d4 DW_AT_sibling              DW_FORM_ref_udata
    0002d6 DW_AT_decl_file            DW_FORM_udata
    0002d8 DW_AT_decl_line            DW_FORM_udata
    0002da DW_AT_decl_column          DW_FORM_udata
    0002dc DW_AT_name                 DW_FORM_string
    0002de DW_AT_external             DW_FORM_flag
    0002e0 DW_AT_type                 DW_FORM_indirect
    0002e2 DW_AT_low_pc               DW_FORM_addr
    0002e4 DW_AT_high_pc              DW_FORM_addr
    0002e6 DW_AT_frame_base           DW_FORM_data4
  000002ea 63:    children: DW_TAG_subprogram
    0002ed DW_AT_sibling              DW_FORM_ref_udata
    0002ef DW_AT_decl_file            DW_FORM_udata
    0002f1 DW_AT_decl_line            DW_FORM_udata
    0002f3 DW_AT_decl_column          DW_FORM_udata
    0002f5 DW_AT_name                 DW_FORM_string
    0002f7 DW_AT_external             DW_FORM_flag
    0002f9 DW_AT_low_pc               DW_FORM_addr
    0002fb DW_AT_high_pc              DW_FORM_addr
    0002fd DW_AT_frame_base           DW_FORM_data4
  00000301 64:    children: DW_TAG_subprogram
    000304 DW_AT_sibling              DW_FORM_ref_udata
    000306 DW_AT_decl_file            DW_FORM_udata
    000308 DW_AT_decl_line            DW_FORM_udata
    00030a DW_AT_decl_column          DW_FORM_udata
    00030c DW_AT_specification        DW_FORM_indirect
    00030e DW_AT_low_pc               DW_FORM_addr
    000310 DW_AT_high_pc              DW_FORM_addr
    000312 DW_AT_frame_base           DW_FORM_data4
  00000316 65:    children: DW_TAG_subprogram
    000319 DW_AT_sibling              DW_FORM_ref_udata
    00031b DW_AT_decl_file            DW_FORM_udata
    00031d DW_AT_decl_line            DW_FORM_udata
    00031f DW_AT_decl_column          DW_FORM_udata
    000321 DW_AT_name                 DW_FORM_string
    000323 DW_AT_external             DW_FORM_flag
    000325 DW_AT_type                 DW_FORM_indirect
    000327 DW_AT_low_pc               DW_FORM_addr
    000329 DW_AT_high_pc              DW_FORM_addr
    00032b DW_AT_frame_base           DW_FORM_block1
  0000032f 66:    children: DW_TAG_subprogram
    000332 DW_AT_sibling              DW_FORM_ref_udata
    000334 DW_AT_decl_file            DW_FORM_udata
    000336 DW_AT_decl_line            DW_FORM_udata
    000338 DW_AT_decl_column          DW_FORM_udata
    00033a DW_AT_name                 DW_FORM_string
    00033c DW_AT_external             DW_FORM_flag
    00033e DW_AT_low_pc               DW_FORM_addr
    000340 DW_AT_high_pc              DW_FORM_addr
    000342 DW_AT_frame_base           DW_FORM_block1
  00000346 67:    children: DW_TAG_subprogram
    000349 DW_AT_sibling              DW_FORM_ref_udata
    00034b DW_AT_decl_file            DW_FORM_udata
    00034d DW_AT_decl_line            DW_FORM_udata
    00034f DW_AT_decl_column          DW_FORM_udata
    000351 DW_AT_specification        DW_FORM_indirect
    000353 DW_AT_low_pc               DW_FORM_addr
    000355 DW_AT_high_pc              DW_FORM_addr
    000357 DW_AT_frame_base           DW_FORM_block1
  0000035b 68:    children: DW_TAG_inlined_subroutine
    00035e DW_AT_sibling              DW_FORM_ref_udata
    000360 DW_AT_abstract_origin      DW_FORM_ref_addr
    000362 DW_AT_low_pc               DW_FORM_addr
    000364 DW_AT_high_pc              DW_FORM_addr
  00000368 69:    children: DW_TAG_inlined_subroutine
    00036b DW_AT_sibling              DW_FORM_ref_udata
    00036d DW_AT_abstract_origin      DW_FORM_ref_addr
  00000371 70:    children: DW_TAG_inlined_subroutine
    000374 DW_AT_sibling              DW_FORM_ref_udata
    000376 DW_AT_abstract_origin      DW_FORM_ref_addr
    000378 DW_AT_low_pc               DW_FORM_addr
    00037a DW_AT_high_pc              DW_FORM_addr
    00037c DW_AT_call_file            DW_FORM_udata
    00037e DW_AT_call_line            DW_FORM_udata
    000380 DW_AT_call_column          DW_FORM_udata
  00000384 71:    children: DW_TAG_inlined_subroutine
    000387 DW_AT_sibling              DW_FORM_ref_udata
    000389 DW_AT_abstract_origin      DW_FORM_ref_addr
    00038b DW_AT_call_file            DW_FORM_udata
    00038d DW_AT_call_line            DW_FORM_udata
    00038f DW_AT_call_column          DW_FORM_udata
  00000393 72:    children: DW_TAG_subprogram
    000396 DW_AT_sibling              DW_FORM_ref_udata
    000398 DW_AT_abstract_origin      DW_FORM_ref_addr
    00039a DW_AT_low_pc               DW_FORM_addr
    00039c DW_AT_high_pc              DW_FORM_addr
  000003a0 73:    children: DW_TAG_subprogram
    0003a3 DW_AT_sibling              DW_FORM_ref_udata
    0003a5 DW_AT_abstract_origin      DW_FORM_ref_addr
    0003a7 DW_AT_low_pc               DW_FORM_addr
    0003a9 DW_AT_high_pc              DW_FORM_addr
    0003ab DW_AT_frame_base           DW_FORM_data4
  000003af 74:    children: DW_TAG_subprogram
    0003b2 DW_AT_sibling              DW_FORM_ref_udata
    0003b4 DW_AT_abstract_origin      DW_FORM_ref_addr
    0003b6 DW_AT_low_pc               DW_FORM_addr
    0003b8 DW_AT_high_pc              DW_FORM_addr
    0003ba DW_AT_frame_base           DW_FORM_block1
  000003be 75:    children: DW_TAG_subprogram
    0003c1 DW_AT_sibling              DW_FORM_ref_udata
    0003c3 DW_AT_abstract_origin      DW_FORM_ref_addr
  000003c7 76:    children: DW_TAG_subprogram
    0003ca DW_AT_sibling              DW_FORM_ref_udata
    0003cc DW_AT_name                 DW_FORM_string
    0003ce DW_AT_declaration          DW_FORM_flag
    0003d0 DW_AT_artificial           DW_FORM_flag
    0003d2 DW_AT_type                 DW_FORM_indirect
    0003d4 DW_AT_external             DW_FORM_flag
  000003d8 77:    children: DW_TAG_subprogram
    0003db DW_AT_sibling              DW_FORM_ref_udata
    0003dd DW_AT_name                 DW_FORM_string
    0003df DW_AT_declaration          DW_FORM_flag
    0003e1 DW_AT_artificial           DW_FORM_flag
    0003e3 DW_AT_external             DW_FORM_flag
  000003e7 78:    children: DW_TAG_subroutine_type
    0003ea DW_AT_sibling              DW_FORM_ref_udata
    0003ec DW_AT_type                 DW_FORM_indirect
  000003f0 79:    children: DW_TAG_subroutine_type
    0003f3 DW_AT_sibling              DW_FORM_ref_udata
  000003f7 80: no children: DW_TAG_typedef
    0003fa DW_AT_name                 DW_FORM_string
    0003fc DW_AT_type                 DW_FORM_indirect
    0003fe DW_AT_decl_file            DW_FORM_udata
    000400 DW_AT_decl_line            DW_FORM_udata
    000402 DW_AT_decl_column          DW_FORM_udata
  00000406 81: no children: DW_TAG_typedef
    000409 DW_AT_name                 DW_FORM_string
    00040b DW_AT_type                 DW_FORM_indirect
    00040d DW_AT_artificial           DW_FORM_flag
  00000411 82:    children: DW_TAG_union_type
    000414 DW_AT_sibling              DW_FORM_ref_udata
    000416 DW_AT_name                 DW_FORM_string
    000418 DW_AT_byte_size            DW_FORM_udata
  0000041c 83:    children: DW_TAG_union_type
    00041f DW_AT_sibling              DW_FORM_ref_udata
    000421 DW_AT_byte_size            DW_FORM_udata
  00000425 84:    children: DW_TAG_union_type
    000428 DW_AT_sibling              DW_FORM_ref_udata
    00042a DW_AT_name                 DW_FORM_string
  0000042e 85: no children: DW_TAG_union_type
    000431 DW_AT_name                 DW_FORM_string
  00000435 86: no children: DW_TAG_unspecified_parameters
  0000043a 87: no children: DW_TAG_unspecified_parameters
    00043d DW_AT_abstract_origin      DW_FORM_ref_addr
  00000441 88: no children: DW_TAG_variable
    000444 DW_AT_name                 DW_FORM_string
    000446 DW_AT_type                 DW_FORM_indirect
    000448 DW_AT_location             DW_FORM_block
    00044a DW_AT_start_scope          DW_FORM_udata
  0000044e 89: no children: DW_TAG_variable
    000451 DW_AT_name                 DW_FORM_string
    000453 DW_AT_type                 DW_FORM_indirect
    000455 DW_AT_location             DW_FORM_block
  00000459 90: no children: DW_TAG_variable
    00045c DW_AT_name                 DW_FORM_string
    00045e DW_AT_type                 DW_FORM_indirect
    000460 DW_AT_location             DW_FORM_data4
  00000464 91: no children: DW_TAG_variable
    000467 DW_AT_name                 DW_FORM_string
    000469 DW_AT_type                 DW_FORM_indirect
    00046b DW_AT_start_scope          DW_FORM_udata
  0000046f 92: no children: DW_TAG_variable
    000472 DW_AT_name                 DW_FORM_string
    000474 DW_AT_type                 DW_FORM_indirect
  00000478 93: no children: DW_TAG_variable
    00047b DW_AT_name                 DW_FORM_string
    00047d DW_AT_type                 DW_FORM_indirect
    00047f DW_AT_location             DW_FORM_block
    000481 DW_AT_artificial           DW_FORM_flag
  00000485 94: no children: DW_TAG_variable
    000488 DW_AT_name                 DW_FORM_string
    00048a DW_AT_type                 DW_FORM_indirect
    00048c DW_AT_location             DW_FORM_block
    00048e DW_AT_start_scope          DW_FORM_udata
    000490 DW_AT_artificial           DW_FORM_flag
  00000494 95: no children: DW_TAG_variable
    000497 DW_AT_name                 DW_FORM_string
    000499 DW_AT_type                 DW_FORM_indirect
    00049b DW_AT_location             DW_FORM_data4
    00049d DW_AT_artificial           DW_FORM_flag
  000004a1 96: no children: DW_TAG_variable
    0004a4 DW_AT_name                 DW_FORM_string
    0004a6 DW_AT_type                 DW_FORM_indirect
    0004a8 DW_AT_start_scope          DW_FORM_udata
    0004aa DW_AT_artificial           DW_FORM_flag
  000004ae 97: no children: DW_TAG_variable
    0004b1 DW_AT_name                 DW_FORM_string
    0004b3 DW_AT_type                 DW_FORM_indirect
    0004b5 DW_AT_artificial           DW_FORM_flag
  000004b9 98: no children: DW_TAG_variable
    0004bc DW_AT_abstract_origin      DW_FORM_ref_addr
    0004be DW_AT_location             DW_FORM_block
    0004c0 DW_AT_start_scope          DW_FORM_udata
  000004c4 99: no children: DW_TAG_variable
    0004c7 DW_AT_abstract_origin      DW_FORM_ref_addr
    0004c9 DW_AT_location             DW_FORM_data4
  000004cd 100: no children: DW_TAG_variable
    0004d0 DW_AT_abstract_origin      DW_FORM_ref_addr
    0004d2 DW_AT_start_scope          DW_FORM_udata
  000004d6 101: no children: DW_TAG_variable
    0004d9 DW_AT_abstract_origin      DW_FORM_ref_addr
  000004dd 102: no children: DW_TAG_formal_parameter
    0004e0 DW_AT_abstract_origin      DW_FORM_ref_addr
  000004e4 103: no children: DW_TAG_formal_parameter
    0004e7 DW_AT_abstract_origin      DW_FORM_ref_addr
    0004e9 DW_AT_const_value          DW_FORM_indirect
  000004ed 104: no children: DW_TAG_formal_parameter
    0004f0 DW_AT_name                 DW_FORM_string
    0004f2 DW_AT_type                 DW_FORM_indirect
    0004f4 DW_AT_location             DW_FORM_block
  000004f8 105: no children: DW_TAG_formal_parameter
    0004fb DW_AT_name                 DW_FORM_string
    0004fd DW_AT_type                 DW_FORM_indirect
    0004ff DW_AT_location             DW_FORM_data4
  00000503 106: no children: DW_TAG_formal_parameter
    000506 DW_AT_name                 DW_FORM_string
    000508 DW_AT_type                 DW_FORM_indirect
  0000050c 107: no children: DW_TAG_formal_parameter
    00050f DW_AT_name                 DW_FORM_string
    000511 DW_AT_type                 DW_FORM_indirect
    000513 DW_AT_location             DW_FORM_block
    000515 DW_AT_artificial           DW_FORM_flag
  00000519 108: no children: DW_TAG_formal_parameter
    00051c DW_AT_name                 DW_FORM_string
    00051e DW_AT_type                 DW_FORM_indirect
    000520 DW_AT_location             DW_FORM_block
    000522 DW_AT_start_scope          DW_FORM_udata
    000524 DW_AT_artificial           DW_FORM_flag
  00000528 109: no children: DW_TAG_formal_parameter
    00052b DW_AT_name                 DW_FORM_string
    00052d DW_AT_type                 DW_FORM_indirect
    00052f DW_AT_location             DW_FORM_data4
    000531 DW_AT_artificial           DW_FORM_flag
  00000535 110: no children: DW_TAG_formal_parameter
    000538 DW_AT_abstract_origin      DW_FORM_ref_addr
    00053a DW_AT_location             DW_FORM_block
  0000053e 111: no children: DW_TAG_formal_parameter
    000541 DW_AT_abstract_origin      DW_FORM_ref_addr
    000543 DW_AT_location             DW_FORM_data4
  00000547 112: no children: DW_TAG_variable
    00054a DW_AT_name                 DW_FORM_string
    00054c DW_AT_type                 DW_FORM_indirect
    00054e DW_AT_location             DW_FORM_block
    000550 DW_AT_external             DW_FORM_flag
  00000554 113: no children: DW_TAG_variable
    000557 DW_AT_name                 DW_FORM_string
    000559 DW_AT_type                 DW_FORM_indirect
    00055b DW_AT_external             DW_FORM_flag
    00055d DW_AT_declaration          DW_FORM_flag
  00000561 114: no children: DW_TAG_variable
    000564 DW_AT_name                 DW_FORM_string
    000566 DW_AT_type                 DW_FORM_indirect
    000568 DW_AT_const_value          DW_FORM_indirect
    00056a DW_AT_start_scope          DW_FORM_udata
  0000056e 115: no children: DW_TAG_variable
    000571 DW_AT_name                 DW_FORM_string
    000573 DW_AT_type                 DW_FORM_indirect
    000575 DW_AT_const_value          DW_FORM_indirect
  00000579 116: no children: DW_TAG_volatile_type
    00057c DW_AT_type                 DW_FORM_indirect
  00000580 117: no children: DW_TAG_unspecified_type
    000583 DW_AT_name                 DW_FORM_string
  00000587 118: no children: DW_TAG_imported_unit
    00058a DW_AT_import               DW_FORM_ref_addr
  0000058e 119:    children: DW_TAG_compile_unit
    000591 DW_AT_producer             DW_FORM_string
    000593 DW_AT_language             DW_FORM_data2
  00000597 120:    children: DW_TAG_partial_unit
    00059a DW_AT_producer             DW_FORM_string
    00059c DW_AT_language             DW_FORM_data2


** Section #118 '.arm_vfe_header' (SHT_PROGBITS)
    Size   : 4 bytes (alignment 4)


** Section #119 '.comment' (SHT_PROGBITS)
    Size   : 1496 bytes


** Section #120 '.symtab' (SHT_SYMTAB)
    Size   : 2272 bytes (alignment 4)
    String table #164 '.strtab'
    Last local symbol no. 45


** Section #163 '.shstrtab' (SHT_STRTAB)
    Size   : 1409 bytes


** Section #164 '.strtab' (SHT_STRTAB)
    Size   : 6558 bytes


** Section #165 '.ARM.attributes' (SHT_ARM_ATTRIBUTES)
    Size   : 139 bytes


