[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2577337 heartbeat IPC: 3.88 cumulative IPC: 3.88 (Simulation time: 00 hr 04 min 28 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5128483 heartbeat IPC: 3.92 cumulative IPC: 3.9 (Simulation time: 00 hr 08 min 27 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 7678763 heartbeat IPC: 3.921 cumulative IPC: 3.907 (Simulation time: 00 hr 12 min 22 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 10187108 heartbeat IPC: 3.987 cumulative IPC: 3.927 (Simulation time: 00 hr 16 min 07 sec)
Warmup finished CPU 0 instructions: 50000001 cycles: 12690516 cumulative IPC: 3.94 (Simulation time: 00 hr 20 min 02 sec)
Warmup complete CPU 0 instructions: 50000001 cycles: 12690516 cumulative IPC: 3.94 (Simulation time: 00 hr 20 min 02 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 12690518 heartbeat IPC: 3.995 cumulative IPC: 5 (Simulation time: 00 hr 20 min 02 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 17316599 heartbeat IPC: 2.162 cumulative IPC: 2.162 (Simulation time: 00 hr 25 min 46 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 22293442 heartbeat IPC: 2.009 cumulative IPC: 2.083 (Simulation time: 00 hr 31 min 43 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 27292638 heartbeat IPC: 2 cumulative IPC: 2.054 (Simulation time: 00 hr 37 min 46 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 32332527 heartbeat IPC: 1.984 cumulative IPC: 2.036 (Simulation time: 00 hr 43 min 15 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 37364656 heartbeat IPC: 1.987 cumulative IPC: 2.026 (Simulation time: 00 hr 49 min 08 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 42392272 heartbeat IPC: 1.989 cumulative IPC: 2.02 (Simulation time: 00 hr 55 min 01 sec)
Heartbeat CPU 0 instructions: 120000019 cycles: 47431447 heartbeat IPC: 1.984 cumulative IPC: 2.015 (Simulation time: 01 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 130000023 cycles: 52462349 heartbeat IPC: 1.988 cumulative IPC: 2.011 (Simulation time: 01 hr 06 min 47 sec)
Heartbeat CPU 0 instructions: 140000026 cycles: 57500969 heartbeat IPC: 1.985 cumulative IPC: 2.008 (Simulation time: 01 hr 12 min 43 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 49848536 cumulative IPC: 2.006 (Simulation time: 01 hr 18 min 46 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 49848536 cumulative IPC: 2.006 (Simulation time: 01 hr 18 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/456.hmmer-88B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.006 instructions: 100000004 cycles: 49848536
CPU 0 Branch Prediction Accuracy: 99.39% MPKI: 0.27 Average ROB Occupancy at Mispredict: 106.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0.00048
BRANCH_CONDITIONAL: 0.2694
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 2e-05

cpu0->cpu0_STLB TOTAL        ACCESS:       6805 HIT:       6800 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       6805 HIT:       6800 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 651.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     670503 HIT:     190806 MISS:     479697 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     137321 HIT:     126261 MISS:      11060 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     266226 HIT:       5457 MISS:     260769 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     266946 HIT:      59087 MISS:     207859 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         10 HIT:          1 MISS:          9 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19825283 HIT:   19825275 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19825283 HIT:   19825275 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 206.1 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   44777778 HIT:   42633554 MISS:    2144224 MSHR_MERGE:    1740673
cpu0->cpu0_L1D LOAD         ACCESS:   31882972 HIT:   31737498 MISS:     145474 MSHR_MERGE:       8160
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12894796 HIT:   10896056 MISS:    1998740 MSHR_MERGE:    1732513
cpu0->cpu0_L1D TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 51.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   18450426 HIT:   18450426 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   18450426 HIT:   18450426 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   42676337 HIT:   42664916 MISS:      11421 MSHR_MERGE:       4616
cpu0->cpu0_DTLB LOAD         ACCESS:   42676337 HIT:   42664916 MISS:      11421 MSHR_MERGE:       4616
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.488 cycles
cpu0->LLC TOTAL        ACCESS:     533066 HIT:     468297 MISS:      64769 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      11060 HIT:       9678 MISS:       1382 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     260769 HIT:     197499 MISS:      63270 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     261228 HIT:     261119 MISS:        109 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:          9 HIT:          1 MISS:          8 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 204.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:      64648
  AVG DBUS CONGESTED CYCLE: 7.56
Channel 0 WQ ROW_BUFFER_HIT:       2358
  ROW_BUFFER_MISS:      61395
  FULL:          0
Channel 0 REFRESHES ISSUED:       4154
