.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* LCD_LCDPort */
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* clock */
.set clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set clock__CFG2_SRC_SEL_MASK, 0x07
.set clock__INDEX, 0x00
.set clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set clock__PM_ACT_MSK, 0x01
.set clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set clock__PM_STBY_MSK, 0x01

/* master_BSPIM */
.set master_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set master_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set master_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set master_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set master_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set master_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set master_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set master_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set master_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set master_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set master_BSPIM_BitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set master_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set master_BSPIM_BitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set master_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set master_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set master_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set master_BSPIM_BitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set master_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set master_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set master_BSPIM_BitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set master_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set master_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set master_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set master_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set master_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set master_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set master_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set master_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set master_BSPIM_RxStsReg__4__MASK, 0x10
.set master_BSPIM_RxStsReg__4__POS, 4
.set master_BSPIM_RxStsReg__5__MASK, 0x20
.set master_BSPIM_RxStsReg__5__POS, 5
.set master_BSPIM_RxStsReg__6__MASK, 0x40
.set master_BSPIM_RxStsReg__6__POS, 6
.set master_BSPIM_RxStsReg__MASK, 0x70
.set master_BSPIM_RxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set master_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set master_BSPIM_RxStsReg__STATUS_REG, CYREG_B1_UDB04_ST
.set master_BSPIM_sR16_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set master_BSPIM_sR16_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set master_BSPIM_sR16_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set master_BSPIM_sR16_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set master_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set master_BSPIM_sR16_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set master_BSPIM_sR16_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set master_BSPIM_sR16_Dp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set master_BSPIM_sR16_Dp_u0__A0_REG, CYREG_B1_UDB04_A0
.set master_BSPIM_sR16_Dp_u0__A1_REG, CYREG_B1_UDB04_A1
.set master_BSPIM_sR16_Dp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set master_BSPIM_sR16_Dp_u0__D0_REG, CYREG_B1_UDB04_D0
.set master_BSPIM_sR16_Dp_u0__D1_REG, CYREG_B1_UDB04_D1
.set master_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set master_BSPIM_sR16_Dp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set master_BSPIM_sR16_Dp_u0__F0_REG, CYREG_B1_UDB04_F0
.set master_BSPIM_sR16_Dp_u0__F1_REG, CYREG_B1_UDB04_F1
.set master_BSPIM_sR16_Dp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set master_BSPIM_sR16_Dp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set master_BSPIM_sR16_Dp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set master_BSPIM_sR16_Dp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set master_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set master_BSPIM_sR16_Dp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set master_BSPIM_sR16_Dp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set master_BSPIM_sR16_Dp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set master_BSPIM_sR16_Dp_u1__A0_REG, CYREG_B1_UDB05_A0
.set master_BSPIM_sR16_Dp_u1__A1_REG, CYREG_B1_UDB05_A1
.set master_BSPIM_sR16_Dp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set master_BSPIM_sR16_Dp_u1__D0_REG, CYREG_B1_UDB05_D0
.set master_BSPIM_sR16_Dp_u1__D1_REG, CYREG_B1_UDB05_D1
.set master_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set master_BSPIM_sR16_Dp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set master_BSPIM_sR16_Dp_u1__F0_REG, CYREG_B1_UDB05_F0
.set master_BSPIM_sR16_Dp_u1__F1_REG, CYREG_B1_UDB05_F1
.set master_BSPIM_TxStsReg__0__MASK, 0x01
.set master_BSPIM_TxStsReg__0__POS, 0
.set master_BSPIM_TxStsReg__1__MASK, 0x02
.set master_BSPIM_TxStsReg__1__POS, 1
.set master_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set master_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set master_BSPIM_TxStsReg__2__MASK, 0x04
.set master_BSPIM_TxStsReg__2__POS, 2
.set master_BSPIM_TxStsReg__3__MASK, 0x08
.set master_BSPIM_TxStsReg__3__POS, 3
.set master_BSPIM_TxStsReg__4__MASK, 0x10
.set master_BSPIM_TxStsReg__4__POS, 4
.set master_BSPIM_TxStsReg__MASK, 0x1F
.set master_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB05_MSK
.set master_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set master_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB05_ST

/* dataPin */
.set dataPin__0__MASK, 0x08
.set dataPin__0__PC, CYREG_PRT3_PC3
.set dataPin__0__PORT, 3
.set dataPin__0__SHIFT, 3
.set dataPin__AG, CYREG_PRT3_AG
.set dataPin__AMUX, CYREG_PRT3_AMUX
.set dataPin__BIE, CYREG_PRT3_BIE
.set dataPin__BIT_MASK, CYREG_PRT3_BIT_MASK
.set dataPin__BYP, CYREG_PRT3_BYP
.set dataPin__CTL, CYREG_PRT3_CTL
.set dataPin__DM0, CYREG_PRT3_DM0
.set dataPin__DM1, CYREG_PRT3_DM1
.set dataPin__DM2, CYREG_PRT3_DM2
.set dataPin__DR, CYREG_PRT3_DR
.set dataPin__INP_DIS, CYREG_PRT3_INP_DIS
.set dataPin__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set dataPin__LCD_EN, CYREG_PRT3_LCD_EN
.set dataPin__MASK, 0x08
.set dataPin__PORT, 3
.set dataPin__PRT, CYREG_PRT3_PRT
.set dataPin__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set dataPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set dataPin__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set dataPin__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set dataPin__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set dataPin__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set dataPin__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set dataPin__PS, CYREG_PRT3_PS
.set dataPin__SHIFT, 3
.set dataPin__SLW, CYREG_PRT3_SLW

/* clockPin */
.set clockPin__0__MASK, 0x20
.set clockPin__0__PC, CYREG_PRT3_PC5
.set clockPin__0__PORT, 3
.set clockPin__0__SHIFT, 5
.set clockPin__AG, CYREG_PRT3_AG
.set clockPin__AMUX, CYREG_PRT3_AMUX
.set clockPin__BIE, CYREG_PRT3_BIE
.set clockPin__BIT_MASK, CYREG_PRT3_BIT_MASK
.set clockPin__BYP, CYREG_PRT3_BYP
.set clockPin__CTL, CYREG_PRT3_CTL
.set clockPin__DM0, CYREG_PRT3_DM0
.set clockPin__DM1, CYREG_PRT3_DM1
.set clockPin__DM2, CYREG_PRT3_DM2
.set clockPin__DR, CYREG_PRT3_DR
.set clockPin__INP_DIS, CYREG_PRT3_INP_DIS
.set clockPin__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set clockPin__LCD_EN, CYREG_PRT3_LCD_EN
.set clockPin__MASK, 0x20
.set clockPin__PORT, 3
.set clockPin__PRT, CYREG_PRT3_PRT
.set clockPin__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set clockPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set clockPin__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set clockPin__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set clockPin__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set clockPin__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set clockPin__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set clockPin__PS, CYREG_PRT3_PS
.set clockPin__SHIFT, 5
.set clockPin__SLW, CYREG_PRT3_SLW

/* selectPin */
.set selectPin__0__MASK, 0x10
.set selectPin__0__PC, CYREG_PRT3_PC4
.set selectPin__0__PORT, 3
.set selectPin__0__SHIFT, 4
.set selectPin__AG, CYREG_PRT3_AG
.set selectPin__AMUX, CYREG_PRT3_AMUX
.set selectPin__BIE, CYREG_PRT3_BIE
.set selectPin__BIT_MASK, CYREG_PRT3_BIT_MASK
.set selectPin__BYP, CYREG_PRT3_BYP
.set selectPin__CTL, CYREG_PRT3_CTL
.set selectPin__DM0, CYREG_PRT3_DM0
.set selectPin__DM1, CYREG_PRT3_DM1
.set selectPin__DM2, CYREG_PRT3_DM2
.set selectPin__DR, CYREG_PRT3_DR
.set selectPin__INP_DIS, CYREG_PRT3_INP_DIS
.set selectPin__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set selectPin__LCD_EN, CYREG_PRT3_LCD_EN
.set selectPin__MASK, 0x10
.set selectPin__PORT, 3
.set selectPin__PRT, CYREG_PRT3_PRT
.set selectPin__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set selectPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set selectPin__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set selectPin__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set selectPin__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set selectPin__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set selectPin__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set selectPin__PS, CYREG_PRT3_PS
.set selectPin__SHIFT, 4
.set selectPin__SLW, CYREG_PRT3_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 4
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_PSOC5LP, 5
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_5A, 4
.set CYDEV_CHIP_MEMBER_5B, 5
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_ES0, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000000
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
