<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt; Struct Template Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.6</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_253079d414fa89728714e01896d40400.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt; Struct Template Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Is to describe the global memory surface for unaligned-2d load/store for each block in one tile, a payload message is prepared here.  
 <a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="payload__xe_8hpp_source.html">payload_xe.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-types" name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a91fa805001a85b263e45700aa5ea09e3"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a> = dtype_</td></tr>
<tr class="separator:a91fa805001a85b263e45700aa5ea09e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af01b486f8e4131463153917e59cb2f68"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;</td></tr>
<tr class="separator:af01b486f8e4131463153917e59cb2f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe98869b8445c9d479bcc0622170677d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#afe98869b8445c9d479bcc0622170677d">tile_desc</a> = tile_desc_</td></tr>
<tr class="separator:afe98869b8445c9d479bcc0622170677d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4b72892bbe31e324c19301aa03d84f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a> = typename std::conditional&lt;(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abe63bbb1aa63bba27e71d8f814fdfd4f">alignment_in_bytes</a> % sizeof(uint64_t)==0), uint64_t, typename std::conditional&lt;(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abe63bbb1aa63bba27e71d8f814fdfd4f">alignment_in_bytes</a> % sizeof(uint32_t)==0), uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a> &gt;::type &gt;::type</td></tr>
<tr class="separator:adf4b72892bbe31e324c19301aa03d84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab587a4198b6737ef3784ef191e13a496"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ab587a4198b6737ef3784ef191e13a496">mem_payload_t</a> (<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a> &amp;mem_tdesc)</td></tr>
<tr class="separator:ab587a4198b6737ef3784ef191e13a496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a205b022e2db310543c9d1f410645dc43"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a205b022e2db310543c9d1f410645dc43">mem_payload_t</a> (<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a> *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</td></tr>
<tr class="separator:a205b022e2db310543c9d1f410645dc43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ccbdd28ae364d320afebce85ae7f1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91ccbdd28ae364d320afebce85ae7f1c">init</a> (<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a> &amp;mem_tdesc)</td></tr>
<tr class="separator:a91ccbdd28ae364d320afebce85ae7f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4e0a5c3ed151b0c336fde66259ad5dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af4e0a5c3ed151b0c336fde66259ad5dc">init</a> (<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a> *p, int surface_width, int surface_height, int surface_pitch, int surface_offset_x, int surface_offset_y)</td></tr>
<tr class="separator:af4e0a5c3ed151b0c336fde66259ad5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4425f18b3157b1937f838c2dcab855"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a5f4425f18b3157b1937f838c2dcab855">mem_payload_t</a> (const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs)</td></tr>
<tr class="separator:a5f4425f18b3157b1937f838c2dcab855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7f86c391a643b75a88bb8c432395ac"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a4b7f86c391a643b75a88bb8c432395ac">mem_payload_t</a> ()=default</td></tr>
<tr class="separator:a4b7f86c391a643b75a88bb8c432395ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a729438c45503b5e0ba90b6c2583d66ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a729438c45503b5e0ba90b6c2583d66ae">operator=</a> (const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;rhs)</td></tr>
<tr class="separator:a729438c45503b5e0ba90b6c2583d66ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8adf8039cf5481f452e64b43d760a2ea"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">tdesc_update_dir</a> update_dir = tdesc_update_dir::x_dir&gt; </td></tr>
<tr class="memitem:a8adf8039cf5481f452e64b43d760a2ea"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a8adf8039cf5481f452e64b43d760a2ea">update_tdesc</a> (int offset)</td></tr>
<tr class="separator:a8adf8039cf5481f452e64b43d760a2ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:abc2b75116158c450ac37af4b7c5e1128"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7b5ff563389e8fe0584a2bd731c83de2">num_channel</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abc2b75116158c450ac37af4b7c5e1128">channel_offset</a></td></tr>
<tr class="separator:abc2b75116158c450ac37af4b7c5e1128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac609a942059ef50f98f3780ac5deb614"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7b5ff563389e8fe0584a2bd731c83de2">num_channel</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ac609a942059ef50f98f3780ac5deb614">step_x</a></td></tr>
<tr class="separator:ac609a942059ef50f98f3780ac5deb614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e273ae8599710c1faed369dbfa76d10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt; uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7b5ff563389e8fe0584a2bd731c83de2">num_channel</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a2e273ae8599710c1faed369dbfa76d10">step_y</a></td></tr>
<tr class="separator:a2e273ae8599710c1faed369dbfa76d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5dcad32af87a46aca8da4c3602f1d8"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7f5dcad32af87a46aca8da4c3602f1d8">base_offset</a></td></tr>
<tr class="separator:a7f5dcad32af87a46aca8da4c3602f1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3d1e339e5e12cb4d2b18165742b222"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a2c3d1e339e5e12cb4d2b18165742b222">base_x</a></td></tr>
<tr class="separator:a2c3d1e339e5e12cb4d2b18165742b222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7d1ed444418a695fed597476ceb1ee"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a2a7d1ed444418a695fed597476ceb1ee">base_y</a></td></tr>
<tr class="separator:a2a7d1ed444418a695fed597476ceb1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4866dc307420d7f57bbde2305fabf511"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a4866dc307420d7f57bbde2305fabf511">width_in_elems</a></td></tr>
<tr class="separator:a4866dc307420d7f57bbde2305fabf511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc307b26303d59e47d0d5767b0e5745b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abc307b26303d59e47d0d5767b0e5745b">height_in_elems</a></td></tr>
<tr class="separator:abc307b26303d59e47d0d5767b0e5745b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75033e7f839ce30de0e11236df41aae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ab75033e7f839ce30de0e11236df41aae">base_ptr</a></td></tr>
<tr class="separator:ab75033e7f839ce30de0e11236df41aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f06a30c40a6065cc0586b7adc2592bf"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a1f06a30c40a6065cc0586b7adc2592bf">pitch_in_bytes</a></td></tr>
<tr class="separator:a1f06a30c40a6065cc0586b7adc2592bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-static-attribs" name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a8e6ece6306f2c2c4915947b7bc60db44"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a8e6ece6306f2c2c4915947b7bc60db44">memory_space</a> = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td></tr>
<tr class="separator:a8e6ece6306f2c2c4915947b7bc60db44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95f9aa63f410d43a2cb846454b12c25d"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a95f9aa63f410d43a2cb846454b12c25d">memory_layout</a> = mem_layout_</td></tr>
<tr class="separator:a95f9aa63f410d43a2cb846454b12c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb1e50f16cbf8780429b36d83db3dba2"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#aeb1e50f16cbf8780429b36d83db3dba2">message_type</a> = <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a></td></tr>
<tr class="separator:aeb1e50f16cbf8780429b36d83db3dba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe63bbb1aa63bba27e71d8f814fdfd4f"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abe63bbb1aa63bba27e71d8f814fdfd4f">alignment_in_bytes</a> = mem_desc_t::alignment_in_bytes</td></tr>
<tr class="separator:abe63bbb1aa63bba27e71d8f814fdfd4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee64a82bfa0c686ed0f1d9211980159"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a5ee64a82bfa0c686ed0f1d9211980159">arch_tag</a> = <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a></td></tr>
<tr class="separator:a5ee64a82bfa0c686ed0f1d9211980159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a757c2473503a32629e121025e82ce635"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a757c2473503a32629e121025e82ce635">mem_transpose</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a95f9aa63f410d43a2cb846454b12c25d">memory_layout</a> == <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td></tr>
<tr class="separator:a757c2473503a32629e121025e82ce635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e5de4a99e66b22fbd15bec42ada0a06"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a8e5de4a99e66b22fbd15bec42ada0a06">register_layout</a> = tile_desc::register_layout</td></tr>
<tr class="separator:a8e5de4a99e66b22fbd15bec42ada0a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb304ab2ddb7958fd92d4dc181dcbfd"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a6fb304ab2ddb7958fd92d4dc181dcbfd">reg_transpose</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a8e5de4a99e66b22fbd15bec42ada0a06">register_layout</a> == <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa790a2d945934924db5b508c7f46846b6">reg_layout::transpose_tiled</a></td></tr>
<tr class="separator:a6fb304ab2ddb7958fd92d4dc181dcbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf3f85ea80e0ffdaca722aeb95328b4"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abdf3f85ea80e0ffdaca722aeb95328b4">trans</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a757c2473503a32629e121025e82ce635">mem_transpose</a> ^ <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a6fb304ab2ddb7958fd92d4dc181dcbfd">reg_transpose</a></td></tr>
<tr class="separator:abdf3f85ea80e0ffdaca722aeb95328b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58be22cde78dc14d0f7b709e500234c0"><td class="memItemLeft" align="right" valign="top">static constexpr bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a58be22cde78dc14d0f7b709e500234c0">mem_transform</a></td></tr>
<tr class="separator:a58be22cde78dc14d0f7b709e500234c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414c37f6b4acb68fe30eec7f9ef6d202"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a414c37f6b4acb68fe30eec7f9ef6d202">tile_bytes</a> = tile_size_x * tile_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</td></tr>
<tr class="separator:a414c37f6b4acb68fe30eec7f9ef6d202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b84e7a7d2f119023538d2f0fc73c5f"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a70b84e7a7d2f119023538d2f0fc73c5f">block_bytes</a> = block_size_x * block_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</td></tr>
<tr class="separator:a70b84e7a7d2f119023538d2f0fc73c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ffedde9d98a218e7b6f056ab0e15ef"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a02ffedde9d98a218e7b6f056ab0e15ef">scale_factor</a> = sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>) / sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</td></tr>
<tr class="separator:a02ffedde9d98a218e7b6f056ab0e15ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542f6b77a93cb86e4037f5cd020b1bbc"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a542f6b77a93cb86e4037f5cd020b1bbc">min_store_bytes</a> = 16 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</td></tr>
<tr class="separator:a542f6b77a93cb86e4037f5cd020b1bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75cfb1f82e2c450a52bffaff4922f526"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a75cfb1f82e2c450a52bffaff4922f526">max_store_bytes</a> = 32 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</td></tr>
<tr class="separator:a75cfb1f82e2c450a52bffaff4922f526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b5ff563389e8fe0584a2bd731c83de2"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7b5ff563389e8fe0584a2bd731c83de2">num_channel</a></td></tr>
<tr class="separator:a7b5ff563389e8fe0584a2bd731c83de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67db29d61e0fd4a3552050f3bc02a92"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ac67db29d61e0fd4a3552050f3bc02a92">num_channel_x</a> = block_size_x * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>) / sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>)</td></tr>
<tr class="separator:ac67db29d61e0fd4a3552050f3bc02a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657cf0e5ea9638bebabfb0fba5d0a574"><td class="memItemLeft" align="right" valign="top">static constexpr uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a657cf0e5ea9638bebabfb0fba5d0a574">num_channel_y</a> = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7b5ff563389e8fe0584a2bd731c83de2">num_channel</a> / <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ac67db29d61e0fd4a3552050f3bc02a92">num_channel_x</a></td></tr>
<tr class="separator:a657cf0e5ea9638bebabfb0fba5d0a574"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><div class="compoundTemplParams">template&lt;typename dtype_, typename tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt;<br />
struct gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</div><p>Is to describe the global memory surface for unaligned-2d load/store for each block in one tile, a payload message is prepared here. </p>
<p>in tile_load case, memory transpose, register transpose, memory transform and dword transpose can be enable. While in tile store case, we only support row major store, no register operations can be applied. </p><dl class="tparams"><dt>Template Parameters</dt><dd>
  <table class="tparams">
    <tr><td class="paramname">dtype</td><td>Is the data type </td></tr>
    <tr><td class="paramname">tile_desc_</td><td>Is the tile descriptor </td></tr>
    <tr><td class="paramname">mem_layout_</td><td>Is the memory layout </td></tr>
  </table>
  </dd>
</dl>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a91fa805001a85b263e45700aa5ea09e3" name="a91fa805001a85b263e45700aa5ea09e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91fa805001a85b263e45700aa5ea09e3">&#9670;&#160;</a></span>dtype</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::dtype =  dtype_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af01b486f8e4131463153917e59cb2f68" name="af01b486f8e4131463153917e59cb2f68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af01b486f8e4131463153917e59cb2f68">&#9670;&#160;</a></span>mem_desc_t</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_desc_t =  <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt;dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf4b72892bbe31e324c19301aa03d84f" name="adf4b72892bbe31e324c19301aa03d84f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4b72892bbe31e324c19301aa03d84f">&#9670;&#160;</a></span>mem_dtype</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_dtype =  typename std::conditional&lt; (<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abe63bbb1aa63bba27e71d8f814fdfd4f">alignment_in_bytes</a> % sizeof(uint64_t) == 0), uint64_t, typename std::conditional&lt;(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#abe63bbb1aa63bba27e71d8f814fdfd4f">alignment_in_bytes</a> % sizeof(uint32_t) == 0), uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>&gt;::type&gt;::type</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe98869b8445c9d479bcc0622170677d" name="afe98869b8445c9d479bcc0622170677d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe98869b8445c9d479bcc0622170677d">&#9670;&#160;</a></span>tile_desc</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::tile_desc =  tile_desc_</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="ab587a4198b6737ef3784ef191e13a496" name="ab587a4198b6737ef3784ef191e13a496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab587a4198b6737ef3784ef191e13a496">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a> &amp;&#160;</td>
          <td class="paramname"><em>mem_tdesc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a205b022e2db310543c9d1f410645dc43" name="a205b022e2db310543c9d1f410645dc43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a205b022e2db310543c9d1f410645dc43">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a> *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_height</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_pitch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f4425f18b3157b1937f838c2dcab855" name="a5f4425f18b3157b1937f838c2dcab855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f4425f18b3157b1937f838c2dcab855">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;&#160;</td>
          <td class="paramname"><em>rhs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b7f86c391a643b75a88bb8c432395ac" name="a4b7f86c391a643b75a88bb8c432395ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7f86c391a643b75a88bb8c432395ac">&#9670;&#160;</a></span>mem_payload_t() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_payload_t </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">default</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="af4e0a5c3ed151b0c336fde66259ad5dc" name="af4e0a5c3ed151b0c336fde66259ad5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4e0a5c3ed151b0c336fde66259ad5dc">&#9670;&#160;</a></span>init() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a> *&#160;</td>
          <td class="paramname"><em>p</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_width</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_height</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_pitch</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_x</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>surface_offset_y</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a91ccbdd28ae364d320afebce85ae7f1c" name="a91ccbdd28ae364d320afebce85ae7f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ccbdd28ae364d320afebce85ae7f1c">&#9670;&#160;</a></span>init() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a> &amp;&#160;</td>
          <td class="paramname"><em>mem_tdesc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a729438c45503b5e0ba90b6c2583d66ae" name="a729438c45503b5e0ba90b6c2583d66ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a729438c45503b5e0ba90b6c2583d66ae">&#9670;&#160;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::operator= </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">this_payload_t</a> &amp;&#160;</td>
          <td class="paramname"><em>rhs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8adf8039cf5481f452e64b43d760a2ea" name="a8adf8039cf5481f452e64b43d760a2ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8adf8039cf5481f452e64b43d760a2ea">&#9670;&#160;</a></span>update_tdesc()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<div class="memtemplate">
template&lt;<a class="el" href="namespacegpu_1_1xetla.html#acd7865b31b59cd433a5ff11bd6729628">tdesc_update_dir</a> update_dir = tdesc_update_dir::x_dir&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_2core_2common_8hpp.html#a9ed53999886ec13b86a4fe2e0fc16765">__XETLA_API</a> void <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::update_tdesc </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>offset</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="abe63bbb1aa63bba27e71d8f814fdfd4f" name="abe63bbb1aa63bba27e71d8f814fdfd4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe63bbb1aa63bba27e71d8f814fdfd4f">&#9670;&#160;</a></span>alignment_in_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::alignment_in_bytes = mem_desc_t::alignment_in_bytes</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ee64a82bfa0c686ed0f1d9211980159" name="a5ee64a82bfa0c686ed0f1d9211980159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ee64a82bfa0c686ed0f1d9211980159">&#9670;&#160;</a></span>arch_tag</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::arch_tag = <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f5dcad32af87a46aca8da4c3602f1d8" name="a7f5dcad32af87a46aca8da4c3602f1d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f5dcad32af87a46aca8da4c3602f1d8">&#9670;&#160;</a></span>base_offset</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::base_offset</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab75033e7f839ce30de0e11236df41aae" name="ab75033e7f839ce30de0e11236df41aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab75033e7f839ce30de0e11236df41aae">&#9670;&#160;</a></span>base_ptr</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>* <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::base_ptr</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c3d1e339e5e12cb4d2b18165742b222" name="a2c3d1e339e5e12cb4d2b18165742b222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3d1e339e5e12cb4d2b18165742b222">&#9670;&#160;</a></span>base_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::base_x</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a7d1ed444418a695fed597476ceb1ee" name="a2a7d1ed444418a695fed597476ceb1ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a7d1ed444418a695fed597476ceb1ee">&#9670;&#160;</a></span>base_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::base_y</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70b84e7a7d2f119023538d2f0fc73c5f" name="a70b84e7a7d2f119023538d2f0fc73c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b84e7a7d2f119023538d2f0fc73c5f">&#9670;&#160;</a></span>block_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::block_bytes = block_size_x * block_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abc2b75116158c450ac37af4b7c5e1128" name="abc2b75116158c450ac37af4b7c5e1128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2b75116158c450ac37af4b7c5e1128">&#9670;&#160;</a></span>channel_offset</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt;uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7b5ff563389e8fe0584a2bd731c83de2">num_channel</a>&gt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::channel_offset</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc307b26303d59e47d0d5767b0e5745b" name="abc307b26303d59e47d0d5767b0e5745b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc307b26303d59e47d0d5767b0e5745b">&#9670;&#160;</a></span>height_in_elems</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::height_in_elems</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75cfb1f82e2c450a52bffaff4922f526" name="a75cfb1f82e2c450a52bffaff4922f526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75cfb1f82e2c450a52bffaff4922f526">&#9670;&#160;</a></span>max_store_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::max_store_bytes = 32 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a58be22cde78dc14d0f7b709e500234c0" name="a58be22cde78dc14d0f7b709e500234c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58be22cde78dc14d0f7b709e500234c0">&#9670;&#160;</a></span>mem_transform</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_transform</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= (<span class="keyword">sizeof</span>(<a class="code hl_typedef" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>) &lt; 4)</div>
<div class="line">            &amp;&amp; (<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a8e5de4a99e66b22fbd15bec42ada0a06">register_layout</a> == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">reg_layout::vnni_tiled</a></div>
<div class="line">                    || <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a8e5de4a99e66b22fbd15bec42ada0a06">register_layout</a> == <a class="code hl_enumvalue" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">reg_layout::vnni_tiled_col_major</a>)</div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa6eb72c4242a34cbbdbe6ba17f3555556">gpu::xetla::reg_layout::vnni_tiled_col_major</a></div><div class="ttdeci">@ vnni_tiled_col_major</div><div class="ttdoc">this is vnni tiled format, but for each block, they are stored in col major order</div></div>
<div class="ttc" id="anamespacegpu_1_1xetla_html_a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5"><div class="ttname"><a href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa9c072496656f07aeb105a1bc09a218b5">gpu::xetla::reg_layout::vnni_tiled</a></div><div class="ttdeci">@ vnni_tiled</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a8e5de4a99e66b22fbd15bec42ada0a06"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a8e5de4a99e66b22fbd15bec42ada0a06">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::register_layout</a></div><div class="ttdeci">static constexpr reg_layout register_layout</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:614</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a91fa805001a85b263e45700aa5ea09e3"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::dtype</a></div><div class="ttdeci">dtype_ dtype</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:590</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="a757c2473503a32629e121025e82ce635" name="a757c2473503a32629e121025e82ce635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a757c2473503a32629e121025e82ce635">&#9670;&#160;</a></span>mem_transpose</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::mem_transpose = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a95f9aa63f410d43a2cb846454b12c25d">memory_layout</a> == <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561a55e5bef9f48cf4e944a16a034eac0704">mem_layout::col_major</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a95f9aa63f410d43a2cb846454b12c25d" name="a95f9aa63f410d43a2cb846454b12c25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95f9aa63f410d43a2cb846454b12c25d">&#9670;&#160;</a></span>memory_layout</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::memory_layout = mem_layout_</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e6ece6306f2c2c4915947b7bc60db44" name="a8e6ece6306f2c2c4915947b7bc60db44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e6ece6306f2c2c4915947b7bc60db44">&#9670;&#160;</a></span>memory_space</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59d">mem_space</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::memory_space = <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb1e50f16cbf8780429b36d83db3dba2" name="aeb1e50f16cbf8780429b36d83db3dba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb1e50f16cbf8780429b36d83db3dba2">&#9670;&#160;</a></span>message_type</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7">msg_type</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::message_type = <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a542f6b77a93cb86e4037f5cd020b1bbc" name="a542f6b77a93cb86e4037f5cd020b1bbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542f6b77a93cb86e4037f5cd020b1bbc">&#9670;&#160;</a></span>min_store_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::min_store_bytes = 16 * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b5ff563389e8fe0584a2bd731c83de2" name="a7b5ff563389e8fe0584a2bd731c83de2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b5ff563389e8fe0584a2bd731c83de2">&#9670;&#160;</a></span>num_channel</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_channel</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= ((<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a414c37f6b4acb68fe30eec7f9ef6d202">tile_bytes</a> % <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a75cfb1f82e2c450a52bffaff4922f526">max_store_bytes</a>) == 0</div>
<div class="line">                      &amp;&amp; (<a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a70b84e7a7d2f119023538d2f0fc73c5f">block_bytes</a> % <a class="code hl_variable" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a75cfb1f82e2c450a52bffaff4922f526">max_store_bytes</a>) == 0)</div>
<div class="line">            ? 32</div>
<div class="line">            : 16</div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a414c37f6b4acb68fe30eec7f9ef6d202"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a414c37f6b4acb68fe30eec7f9ef6d202">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::tile_bytes</a></div><div class="ttdeci">static constexpr uint32_t tile_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:624</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a70b84e7a7d2f119023538d2f0fc73c5f"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a70b84e7a7d2f119023538d2f0fc73c5f">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::block_bytes</a></div><div class="ttdeci">static constexpr uint32_t block_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:626</div></div>
<div class="ttc" id="astructgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca_html_a75cfb1f82e2c450a52bffaff4922f526"><div class="ttname"><a href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a75cfb1f82e2c450a52bffaff4922f526">gpu::xetla::subgroup::mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;::max_store_bytes</a></div><div class="ttdeci">static constexpr uint32_t max_store_bytes</div><div class="ttdef"><b>Definition</b> payload_xe.hpp:637</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ac67db29d61e0fd4a3552050f3bc02a92" name="ac67db29d61e0fd4a3552050f3bc02a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac67db29d61e0fd4a3552050f3bc02a92">&#9670;&#160;</a></span>num_channel_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_channel_x = block_size_x * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>) / sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a657cf0e5ea9638bebabfb0fba5d0a574" name="a657cf0e5ea9638bebabfb0fba5d0a574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a657cf0e5ea9638bebabfb0fba5d0a574">&#9670;&#160;</a></span>num_channel_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::num_channel_y = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7b5ff563389e8fe0584a2bd731c83de2">num_channel</a> / <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#ac67db29d61e0fd4a3552050f3bc02a92">num_channel_x</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f06a30c40a6065cc0586b7adc2592bf" name="a1f06a30c40a6065cc0586b7adc2592bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f06a30c40a6065cc0586b7adc2592bf">&#9670;&#160;</a></span>pitch_in_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::pitch_in_bytes</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fb304ab2ddb7958fd92d4dc181dcbfd" name="a6fb304ab2ddb7958fd92d4dc181dcbfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb304ab2ddb7958fd92d4dc181dcbfd">&#9670;&#160;</a></span>reg_transpose</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::reg_transpose = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a8e5de4a99e66b22fbd15bec42ada0a06">register_layout</a> == <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aaa790a2d945934924db5b508c7f46846b6">reg_layout::transpose_tiled</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e5de4a99e66b22fbd15bec42ada0a06" name="a8e5de4a99e66b22fbd15bec42ada0a06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e5de4a99e66b22fbd15bec42ada0a06">&#9670;&#160;</a></span>register_layout</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="namespacegpu_1_1xetla.html#a51137fd81d0d9d2156525a1e279432aa">reg_layout</a> <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::register_layout = tile_desc::register_layout</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a02ffedde9d98a218e7b6f056ab0e15ef" name="a02ffedde9d98a218e7b6f056ab0e15ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ffedde9d98a218e7b6f056ab0e15ef">&#9670;&#160;</a></span>scale_factor</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::scale_factor = sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#adf4b72892bbe31e324c19301aa03d84f">mem_dtype</a>) / sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="ac609a942059ef50f98f3780ac5deb614" name="ac609a942059ef50f98f3780ac5deb614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac609a942059ef50f98f3780ac5deb614">&#9670;&#160;</a></span>step_x</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt;uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7b5ff563389e8fe0584a2bd731c83de2">num_channel</a>&gt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::step_x</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e273ae8599710c1faed369dbfa76d10" name="a2e273ae8599710c1faed369dbfa76d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e273ae8599710c1faed369dbfa76d10">&#9670;&#160;</a></span>step_y</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__xetla__core__base__types.html#ga8cf5d016d24c8870706e20c376287e04">xetla_vector</a>&lt;uint32_t, <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a7b5ff563389e8fe0584a2bd731c83de2">num_channel</a>&gt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::step_y</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a414c37f6b4acb68fe30eec7f9ef6d202" name="a414c37f6b4acb68fe30eec7f9ef6d202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a414c37f6b4acb68fe30eec7f9ef6d202">&#9670;&#160;</a></span>tile_bytes</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::tile_bytes = tile_size_x * tile_size_y * sizeof(<a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a91fa805001a85b263e45700aa5ea09e3">dtype</a>)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="abdf3f85ea80e0ffdaca722aeb95328b4" name="abdf3f85ea80e0ffdaca722aeb95328b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf3f85ea80e0ffdaca722aeb95328b4">&#9670;&#160;</a></span>trans</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr bool <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::trans = <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a757c2473503a32629e121025e82ce635">mem_transpose</a> ^ <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#a6fb304ab2ddb7958fd92d4dc181dcbfd">reg_transpose</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span><span class="mlabel">constexpr</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4866dc307420d7f57bbde2305fabf511" name="a4866dc307420d7f57bbde2305fabf511"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4866dc307420d7f57bbde2305fabf511">&#9670;&#160;</a></span>width_in_elems</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename dtype_ , typename tile_desc_ , <a class="el" href="namespacegpu_1_1xetla.html#af4a355a1806510c5515fad16f5910561">mem_layout</a> mem_layout_, uint32_t alignment_, <a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1">gpu_arch</a> arch_tag_&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t.html">gpu::xetla::subgroup::mem_payload_t</a>&lt; <a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html#af01b486f8e4131463153917e59cb2f68">mem_desc_t</a>&lt; dtype_, mem_layout_, <a class="el" href="namespacegpu_1_1xetla.html#a7f225ed816e841c1d31414d872dae59da9c70933aff6b2a6d08c687a6cbb6b765">mem_space::global</a>, alignment_ &gt;, tile_desc_, <a class="el" href="namespacegpu_1_1xetla.html#aa8afe1d12e7777419fb6ea09534a0aa7a1fcd9767078d24d0fa3e5cec3234026b">msg_type::unaligned_2d</a>, arch_tag_, std::enable_if_t&lt;(arch_tag_==<a class="el" href="namespacegpu_1_1xetla.html#aa5a2713edb27d6fed88a3c61673556f1a8fde9df1bf2567b76160d1beedca3130">gpu_arch::Xe</a>)&gt; &gt;::width_in_elems</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="namespacegpu.html">gpu</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla.html">xetla</a></li><li class="navelem"><a class="el" href="namespacegpu_1_1xetla_1_1subgroup.html">subgroup</a></li><li class="navelem"><a class="el" href="structgpu_1_1xetla_1_1subgroup_1_1mem__payload__t_3_01mem__desc__t_3_01dtype___00_01mem__layout_29a82a88151a814f1aad96e4652b32ca.html">mem_payload_t&lt; mem_desc_t&lt; dtype_, mem_layout_, mem_space::global, alignment_ &gt;, tile_desc_, msg_type::unaligned_2d, arch_tag_, std::enable_if_t&lt;(arch_tag_==gpu_arch::Xe)&gt; &gt;</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
