# Loading project test
# Compile of controller.v was successful.
# Compile of ctb.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.c_tb
# vsim work.c_tb 
# Start time: 13:40:16 on Jan 09,2024
# Loading work.c_tb
# Loading work.controller
add wave -position end sim:/c_tb/*
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/SD/project6/part1/ctb.v(13)
#    Time: 1370 ps  Iteration: 0  Instance: /c_tb
# Break in Module c_tb at /home/sadra/Documents/codes/SD/project6/part1/ctb.v line 13
# Compile of controller.v was successful.
# Compile of ctb.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.c_tb
# Loading work.controller
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/SD/project6/part1/ctb.v(13)
#    Time: 1370 ps  Iteration: 0  Instance: /c_tb
# Break in Module c_tb at /home/sadra/Documents/codes/SD/project6/part1/ctb.v line 13
# Compile of controller.v was successful.
# Compile of ctb.v was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.c_tb
# Loading work.controller
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/SD/project6/part1/ctb.v(13)
#    Time: 1370 ps  Iteration: 0  Instance: /c_tb
# Break in Module c_tb at /home/sadra/Documents/codes/SD/project6/part1/ctb.v line 13
