--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml TOP_MODULE.twx TOP_MODULE.ncd -o TOP_MODULE.twr
TOP_MODULE.pcf -ucf LAB03.ucf

Design file:              TOP_MODULE.ncd
Physical constraint file: TOP_MODULE.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN0        |    0.296(R)|    0.854(R)|CLK_BUFGP         |   0.000|
BTN1        |    0.392(R)|    1.036(R)|CLK_BUFGP         |   0.000|
MODE        |    0.699(R)|    0.564(R)|CLK_BUFGP         |   0.000|
NUM_IN<0>   |    2.737(R)|   -0.940(R)|CLK_BUFGP         |   0.000|
NUM_IN<1>   |    3.128(R)|   -0.579(R)|CLK_BUFGP         |   0.000|
NUM_IN<2>   |    2.165(R)|   -0.420(R)|CLK_BUFGP         |   0.000|
NUM_IN<3>   |    2.306(R)|   -0.107(R)|CLK_BUFGP         |   0.000|
NUM_IN<4>   |    1.778(R)|   -0.054(R)|CLK_BUFGP         |   0.000|
NUM_IN<5>   |    2.975(R)|   -0.418(R)|CLK_BUFGP         |   0.000|
NUM_IN<6>   |    2.189(R)|   -0.454(R)|CLK_BUFGP         |   0.000|
NUM_IN<7>   |    2.912(R)|   -0.490(R)|CLK_BUFGP         |   0.000|
RST         |    2.863(R)|    0.806(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
NUM_OUT<0>  |    9.703(R)|CLK_BUFGP         |   0.000|
NUM_OUT<1>  |   10.224(R)|CLK_BUFGP         |   0.000|
NUM_OUT<2>  |   10.040(R)|CLK_BUFGP         |   0.000|
NUM_OUT<3>  |   10.061(R)|CLK_BUFGP         |   0.000|
NUM_OUT<4>  |    9.798(R)|CLK_BUFGP         |   0.000|
NUM_OUT<5>  |    9.650(R)|CLK_BUFGP         |   0.000|
NUM_OUT<6>  |    9.505(R)|CLK_BUFGP         |   0.000|
NUM_OUT<7>  |    9.008(R)|CLK_BUFGP         |   0.000|
SSD_EN<0>   |    8.622(R)|CLK_BUFGP         |   0.000|
SSD_EN<1>   |    8.511(R)|CLK_BUFGP         |   0.000|
SSD_EN<2>   |    8.843(R)|CLK_BUFGP         |   0.000|
SSD_EN<3>   |    8.289(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<0>|   13.030(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<1>|   12.616(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<2>|   12.949(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<3>|   13.092(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<4>|   13.203(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<5>|   12.798(R)|CLK_BUFGP         |   0.000|
SSD_VALUE<6>|   12.478(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.482|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun May 20 19:15:28 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4504 MB



