<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesador.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="flip_flop_D.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="flip_flop_D.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="flip_flop_D.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="flip_flop_D.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="flip_flop_D.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="flip_flop_D.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flip_flop_D.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="flip_flop_D.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="flip_flop_D.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="flip_flop_D.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flip_flop_D_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="flip_flop_D_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="flip_flop_D_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flip_flop_D_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="flip_flop_D_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flip_flop_D_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="flip_flop_D_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/flip_flop_D_synthesis.nlf"/>
    <file xil_pn:branch="PostSynthSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/flip_flop_D_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1491262749" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1491262748">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1491262749" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1336087711936020925" xil_pn:start_ts="1491262749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491262749" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8752430071527580773" xil_pn:start_ts="1491262749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491262749" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1491262749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491262749" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7082584721637735105" xil_pn:start_ts="1491262749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491262749" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280845075520" xil_pn:start_ts="1491262749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491262749" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4250043500418297317" xil_pn:start_ts="1491262749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491262790" xil_pn:in_ck="6082935298116480234" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4204414344903725720" xil_pn:start_ts="1491262749">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="flip_flop_D.lso"/>
      <outfile xil_pn:name="flip_flop_D.ngc"/>
      <outfile xil_pn:name="flip_flop_D.ngr"/>
      <outfile xil_pn:name="flip_flop_D.prj"/>
      <outfile xil_pn:name="flip_flop_D.stx"/>
      <outfile xil_pn:name="flip_flop_D.syr"/>
      <outfile xil_pn:name="flip_flop_D.xst"/>
      <outfile xil_pn:name="flip_flop_D_vhdl.prj"/>
      <outfile xil_pn:name="flip_flop_D_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1491262836" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4013335274371243050" xil_pn:start_ts="1491262836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1491263497" xil_pn:in_ck="6159514249336463588" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9104149089763382344" xil_pn:start_ts="1491263485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="flip_flop_D.bld"/>
      <outfile xil_pn:name="flip_flop_D.ngd"/>
      <outfile xil_pn:name="flip_flop_D_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1491263510" xil_pn:in_ck="6159514249336463589" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5413202675996947619" xil_pn:start_ts="1491263497">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="flip_flop_D_map.map"/>
      <outfile xil_pn:name="flip_flop_D_map.mrp"/>
    </transform>
    <transform xil_pn:end_ts="1491262856" xil_pn:in_ck="6159514249336463588" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="3784838347696972280" xil_pn:start_ts="1491262836">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/flip_flop_D_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/flip_flop_D_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
