Timing Analyzer report for DE2_115_CAMERA
Fri Jan 27 18:55:29 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 20. Slow 1200mV 85C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'
 21. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'
 25. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 26. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 27. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 28. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 29. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 30. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 31. Slow 1200mV 85C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'
 32. Slow 1200mV 85C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'
 42. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 43. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 44. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'
 47. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 48. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 49. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'
 52. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 53. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 54. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 55. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 57. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 58. Slow 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'
 59. Slow 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'
 68. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 69. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
 70. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 71. Fast 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 73. Fast 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'
 74. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
 75. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 76. Fast 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'
 78. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
 79. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 80. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
 83. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 84. Fast 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'
 85. Fast 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Unconstrained Input Ports
102. Unconstrained Output Ports
103. Unconstrained Input Ports
104. Unconstrained Output Ports
105. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; DE2_115_CAMERA                                          ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.41        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  20.8%      ;
;     Processor 3            ;  12.1%      ;
;     Processor 4            ;   8.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                               ;
+-------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                           ; Status ; Read at                  ;
+-------------------------------------------------------------------------+--------+--------------------------+
; de2_115_camera/synthesis/submodules/altera_reset_controller.sdc         ; OK     ; Fri Jan 27 18:55:24 2023 ;
; de2_115_camera/synthesis/submodules/de2_115_camera_nios2_gen2_0_cpu.sdc ; OK     ; Fri Jan 27 18:55:24 2023 ;
; DE2_115_D5M_VGA.sdc                                                     ; OK     ; Fri Jan 27 18:55:24 2023 ;
+-------------------------------------------------------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+-------------------------------------------------------+---------------------------------------------------------+
; altera_reserved_tck                                 ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                       ; { altera_reserved_tck }                                 ;
; CLOCK2_50                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                       ; { CLOCK2_50 }                                           ;
; CLOCK3_50                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                       ; { CLOCK3_50 }                                           ;
; CLOCK_50                                            ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                       ; { CLOCK_50 }                                            ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; inst|u6|altpll_component|auto_generated|pll1|inclk[0] ; { inst|u6|altpll_component|auto_generated|pll1|clk[0] } ;
; inst|u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK2_50 ; inst|u6|altpll_component|auto_generated|pll1|inclk[0] ; { inst|u6|altpll_component|auto_generated|pll1|clk[1] } ;
; inst|u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; inst|u6|altpll_component|auto_generated|pll1|inclk[0] ; { inst|u6|altpll_component|auto_generated|pll1|clk[2] } ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; inst|u6|altpll_component|auto_generated|pll1|inclk[0] ; { inst|u6|altpll_component|auto_generated|pll1|clk[3] } ;
+-----------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 29.67 MHz  ; 29.67 MHz       ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 81.49 MHz  ; 81.49 MHz       ; CLOCK_50                                            ;      ;
; 130.62 MHz ; 130.62 MHz      ; altera_reserved_tck                                 ;      ;
; 142.37 MHz ; 142.37 MHz      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 198.53 MHz ; 198.53 MHz      ; CLOCK2_50                                           ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 1.589  ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 3.147  ; 0.000         ;
; CLOCK_50                                            ; 7.729  ; 0.000         ;
; CLOCK2_50                                           ; 14.963 ; 0.000         ;
; altera_reserved_tck                                 ; 46.172 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                          ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.300 ; 0.000         ;
; CLOCK_50                                            ; 0.353 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.387 ; 0.000         ;
; CLOCK2_50                                           ; 0.402 ; 0.000         ;
; altera_reserved_tck                                 ; 0.402 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 2.569  ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 12.078 ; 0.000         ;
; CLOCK2_50                                           ; 13.326 ; 0.000         ;
; CLOCK_50                                            ; 14.873 ; 0.000         ;
; altera_reserved_tck                                 ; 47.902 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                       ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; altera_reserved_tck                                 ; 1.057 ; 0.000         ;
; CLOCK2_50                                           ; 1.294 ; 0.000         ;
; CLOCK_50                                            ; 4.249 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 5.595 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 5.642 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.687  ; 0.000         ;
; CLOCK_50                                            ; 9.547  ; 0.000         ;
; CLOCK2_50                                           ; 9.687  ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 19.686 ; 0.000         ;
; altera_reserved_tck                                 ; 49.557 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 1.589 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.235     ; 5.124      ;
; 1.589 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.235     ; 5.124      ;
; 1.589 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.235     ; 5.124      ;
; 1.589 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.235     ; 5.124      ;
; 1.642 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 5.083      ;
; 1.642 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 5.083      ;
; 1.642 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 5.083      ;
; 1.642 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 5.083      ;
; 1.642 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 5.083      ;
; 1.696 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.231     ; 5.021      ;
; 1.761 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.974      ;
; 1.761 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.974      ;
; 1.761 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.213     ; 4.974      ;
; 1.794 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 4.939      ;
; 1.794 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 4.939      ;
; 1.794 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD        ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.215     ; 4.939      ;
; 1.946 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 4.791      ;
; 1.946 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 4.791      ;
; 1.946 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 4.791      ;
; 1.946 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.211     ; 4.791      ;
; 2.005 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 4.736      ;
; 2.005 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.207     ; 4.736      ;
; 2.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 4.562      ;
; 2.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mWR        ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 4.562      ;
; 2.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 4.562      ;
; 2.749 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.209     ; 3.990      ;
; 2.976 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.947      ;
; 2.976 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.947      ;
; 2.976 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.947      ;
; 2.976 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.947      ;
; 3.033 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.902      ;
; 3.033 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.902      ;
; 3.033 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.902      ;
; 3.033 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.902      ;
; 3.033 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.902      ;
; 3.045 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.891      ;
; 3.045 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.891      ;
; 3.045 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.891      ;
; 3.045 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.891      ;
; 3.060 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.867      ;
; 3.090 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.843      ;
; 3.090 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.843      ;
; 3.090 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.843      ;
; 3.090 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.843      ;
; 3.098 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.850      ;
; 3.098 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.850      ;
; 3.098 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.850      ;
; 3.098 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.850      ;
; 3.098 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.850      ;
; 3.099 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[4]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.822      ;
; 3.099 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[13]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.822      ;
; 3.099 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[12]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 6.822      ;
; 3.112 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[7]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.811      ;
; 3.135 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 6.805      ;
; 3.143 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 6.802      ;
; 3.143 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 6.802      ;
; 3.143 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 6.802      ;
; 3.143 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 6.802      ;
; 3.143 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 6.802      ;
; 3.146 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.773      ;
; 3.146 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.773      ;
; 3.146 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 6.773      ;
; 3.147 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[9]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.776      ;
; 3.174 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[4]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.760      ;
; 3.174 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[13]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.760      ;
; 3.174 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[12]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 6.760      ;
; 3.176 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.760      ;
; 3.176 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.760      ;
; 3.176 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.760      ;
; 3.176 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.760      ;
; 3.180 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.757      ;
; 3.199 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.737      ;
; 3.199 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.737      ;
; 3.199 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.737      ;
; 3.199 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.737      ;
; 3.219 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[4]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.712      ;
; 3.219 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[13]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.712      ;
; 3.219 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[12]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.712      ;
; 3.221 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.711      ;
; 3.221 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.711      ;
; 3.221 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.711      ;
; 3.229 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.719      ;
; 3.229 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.719      ;
; 3.229 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.719      ;
; 3.229 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.719      ;
; 3.229 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.719      ;
; 3.239 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.652      ;
; 3.239 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.652      ;
; 3.239 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.652      ;
; 3.239 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 6.652      ;
; 3.241 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.646      ;
; 3.241 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.646      ;
; 3.241 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.646      ;
; 3.241 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.111     ; 6.646      ;
; 3.252 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[18]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.075     ; 6.671      ;
; 3.252 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.696      ;
; 3.252 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.696      ;
; 3.252 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.696      ;
; 3.252 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.696      ;
; 3.252 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.696      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 3.147  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 17.249     ;
; 3.171  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 17.227     ;
; 3.172  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 17.224     ;
; 3.195  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 17.201     ;
; 3.196  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 17.202     ;
; 3.198  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 17.198     ;
; 3.219  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 17.179     ;
; 3.222  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 17.176     ;
; 3.288  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 17.108     ;
; 3.312  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 17.086     ;
; 3.367  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 17.029     ;
; 3.368  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 17.028     ;
; 3.373  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 17.023     ;
; 3.391  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 17.007     ;
; 3.392  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 17.006     ;
; 3.397  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 17.001     ;
; 3.451  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 16.945     ;
; 3.455  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 16.941     ;
; 3.462  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.923     ;
; 3.475  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 16.923     ;
; 3.479  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 16.919     ;
; 3.487  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.898     ;
; 3.505  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 16.891     ;
; 3.510  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.875     ;
; 3.513  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.872     ;
; 3.516  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.875     ;
; 3.529  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 16.869     ;
; 3.541  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.850     ;
; 3.564  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.827     ;
; 3.567  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.824     ;
; 3.592  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 16.804     ;
; 3.593  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 16.803     ;
; 3.603  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.782     ;
; 3.616  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 16.782     ;
; 3.617  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 16.781     ;
; 3.657  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.734     ;
; 3.682  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.703     ;
; 3.683  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.702     ;
; 3.688  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.697     ;
; 3.736  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.655     ;
; 3.737  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.654     ;
; 3.742  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.649     ;
; 3.746  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 16.650     ;
; 3.766  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.619     ;
; 3.770  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 16.628     ;
; 3.770  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.615     ;
; 3.820  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.565     ;
; 3.820  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.571     ;
; 3.824  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.567     ;
; 3.874  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.517     ;
; 3.887  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 16.509     ;
; 3.890  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 16.506     ;
; 3.907  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.478     ;
; 3.908  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.477     ;
; 3.911  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 16.487     ;
; 3.914  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.360      ; 16.484     ;
; 3.961  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.430     ;
; 3.962  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.429     ;
; 4.061  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.324     ;
; 4.115  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.276     ;
; 4.202  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.183     ;
; 4.205  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.347      ; 16.180     ;
; 4.256  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.135     ;
; 4.259  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.353      ; 16.132     ;
; 4.347  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.356      ; 16.047     ;
; 4.371  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 16.025     ;
; 4.448  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.356      ; 15.946     ;
; 4.472  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 15.924     ;
; 4.662  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.345      ; 15.721     ;
; 4.700  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.356      ; 15.694     ;
; 4.716  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.351      ; 15.673     ;
; 4.724  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 15.672     ;
; 4.763  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.345      ; 15.620     ;
; 4.817  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.351      ; 15.572     ;
; 4.833  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.356      ; 15.561     ;
; 4.857  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 15.539     ;
; 4.889  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.356      ; 15.505     ;
; 4.913  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 15.483     ;
; 4.962  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.356      ; 15.432     ;
; 4.965  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.356      ; 15.429     ;
; 4.986  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 15.410     ;
; 4.989  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 15.407     ;
; 5.015  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.345      ; 15.368     ;
; 5.025  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.356      ; 15.369     ;
; 5.049  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.358      ; 15.347     ;
; 5.069  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.351      ; 15.320     ;
; 5.148  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.345      ; 15.235     ;
; 5.202  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.351      ; 15.187     ;
; 5.204  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.345      ; 15.179     ;
; 5.258  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.351      ; 15.131     ;
; 5.277  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.345      ; 15.106     ;
; 5.280  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.345      ; 15.103     ;
; 5.331  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.351      ; 15.058     ;
; 5.334  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.351      ; 15.055     ;
; 5.340  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.345      ; 15.043     ;
; 5.394  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.351      ; 14.995     ;
; 13.812 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_read_address:read_address|data_out[2] ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.995     ; 3.171      ;
; 14.180 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_read_address:read_address|data_out[2] ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~portb_address_reg0 ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.997     ; 2.801      ;
; 14.193 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_read_address:read_address|data_out[5] ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.995     ; 2.790      ;
; 14.204 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_read_address:read_address|data_out[5] ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~portb_address_reg0 ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.997     ; 2.777      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.729 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a186~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 12.525     ;
; 7.736 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 12.505     ;
; 7.764 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a90~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 12.484     ;
; 7.768 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a135~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.467     ; 11.763     ;
; 7.852 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a182~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 12.383     ;
; 7.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a208~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.471     ; 11.649     ;
; 7.919 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a281~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.462     ; 11.617     ;
; 7.948 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a182~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.228      ; 12.318     ;
; 7.967 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a316~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.238      ; 12.309     ;
; 8.012 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a340~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.230      ; 12.256     ;
; 8.048 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a250~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 12.186     ;
; 8.063 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a316~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.269      ; 12.244     ;
; 8.080 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a270~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.491     ; 11.427     ;
; 8.088 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a240~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.478     ; 11.432     ;
; 8.091 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a148~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 12.127     ;
; 8.091 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a161~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 12.143     ;
; 8.094 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a93~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 12.125     ;
; 8.107 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a106~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.425     ; 11.466     ;
; 8.108 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a340~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 12.191     ;
; 8.116 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a48~porta_re_reg  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.455     ; 11.427     ;
; 8.117 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a310~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 12.116     ;
; 8.118 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a111~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 12.106     ;
; 8.119 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a214~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.172      ; 12.091     ;
; 8.120 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a125~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.166      ; 12.084     ;
; 8.185 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a144~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.483     ; 11.330     ;
; 8.187 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a148~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 12.062     ;
; 8.190 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a93~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.212      ; 12.060     ;
; 8.213 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a310~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 12.051     ;
; 8.214 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a111~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 12.041     ;
; 8.215 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a214~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 12.026     ;
; 8.216 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a125~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 12.019     ;
; 8.231 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a202~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.214      ; 12.021     ;
; 8.231 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a18~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 12.028     ;
; 8.252 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a146~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 12.012     ;
; 8.266 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a182~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.228      ; 12.000     ;
; 8.281 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a37~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 11.979     ;
; 8.284 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 11.980     ;
; 8.285 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a91~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.218      ; 11.971     ;
; 8.292 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a27~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 11.952     ;
; 8.304 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a219~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.466     ; 11.228     ;
; 8.309 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a76~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 11.930     ;
; 8.313 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a302~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.474     ; 11.211     ;
; 8.315 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a59~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.188      ; 11.911     ;
; 8.325 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a54~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 11.926     ;
; 8.329 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a308~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.195      ; 11.904     ;
; 8.336 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a185~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.450     ; 11.212     ;
; 8.341 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a115~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.188      ; 11.885     ;
; 8.346 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a165~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.201      ; 11.893     ;
; 8.359 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a186~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 11.895     ;
; 8.366 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 11.875     ;
; 8.377 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a37~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.253      ; 11.914     ;
; 8.380 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.257      ; 11.915     ;
; 8.381 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a91~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.249      ; 11.906     ;
; 8.381 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a316~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.269      ; 11.926     ;
; 8.388 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a27~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.237      ; 11.887     ;
; 8.391 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a106~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 11.846     ;
; 8.394 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a90~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.210      ; 11.854     ;
; 8.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a157~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 11.818     ;
; 8.405 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a76~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.232      ; 11.865     ;
; 8.410 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a155~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 11.790     ;
; 8.411 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a59~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.219      ; 11.846     ;
; 8.421 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a54~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.244      ; 11.861     ;
; 8.425 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a308~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 11.839     ;
; 8.426 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a340~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.261      ; 11.873     ;
; 8.434 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a204~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.206      ; 11.810     ;
; 8.437 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a115~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.219      ; 11.820     ;
; 8.438 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a293~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 11.780     ;
; 8.439 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a129~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.205      ; 11.804     ;
; 8.442 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a165~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.232      ; 11.828     ;
; 8.454 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a331~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.469     ; 11.075     ;
; 8.454 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a209~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.233      ; 11.817     ;
; 8.456 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a57~porta_re_reg  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.414     ; 11.128     ;
; 8.461 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a123~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 11.790     ;
; 8.468 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a217~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.450     ; 11.080     ;
; 8.477 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a236~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 11.783     ;
; 8.477 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a320~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.228      ; 11.789     ;
; 8.478 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 11.782     ;
; 8.479 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a187~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.186      ; 11.745     ;
; 8.489 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a275~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 11.740     ;
; 8.498 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a157~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.213      ; 11.753     ;
; 8.502 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a239~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.443     ; 11.053     ;
; 8.505 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a148~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 11.744     ;
; 8.506 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a155~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 11.725     ;
; 8.508 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a93~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.212      ; 11.742     ;
; 8.515 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a16~porta_re_reg  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.473     ; 11.010     ;
; 8.522 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a270~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|D_iw[14]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.472     ; 11.004     ;
; 8.529 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a209~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.233      ; 11.742     ;
; 8.530 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a204~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.237      ; 11.745     ;
; 8.531 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a310~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.226      ; 11.733     ;
; 8.532 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a111~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.217      ; 11.723     ;
; 8.533 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a345~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.463     ; 11.002     ;
; 8.533 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a214~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 11.708     ;
; 8.534 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a293~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.211      ; 11.715     ;
; 8.534 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a125~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 11.701     ;
; 8.537 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[10]                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a186~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 11.710     ;
; 8.544 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[10]                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 11.690     ;
; 8.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a224~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.450     ; 11.001     ;
; 8.552 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a320~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.228      ; 11.714     ;
; 8.553 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.222      ; 11.707     ;
; 8.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a123~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.244      ; 11.725     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                                                                             ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.963 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.951      ;
; 14.984 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.930      ;
; 15.026 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.888      ;
; 15.046 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.868      ;
; 15.054 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.875      ;
; 15.054 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.875      ;
; 15.059 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.870      ;
; 15.059 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.870      ;
; 15.079 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.835      ;
; 15.090 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.829      ;
; 15.092 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.827      ;
; 15.102 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.817      ;
; 15.139 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.797      ;
; 15.139 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.797      ;
; 15.148 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.781      ;
; 15.148 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.781      ;
; 15.155 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.759      ;
; 15.175 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.744      ;
; 15.177 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.742      ;
; 15.187 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.732      ;
; 15.192 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.722      ;
; 15.217 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.697      ;
; 15.219 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.700      ;
; 15.221 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.698      ;
; 15.231 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.688      ;
; 15.245 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.669      ;
; 15.249 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.670      ;
; 15.268 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.651      ;
; 15.275 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.654      ;
; 15.275 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.069     ; 4.654      ;
; 15.282 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.637      ;
; 15.286 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.633      ;
; 15.292 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.627      ;
; 15.299 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.637      ;
; 15.299 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.637      ;
; 15.301 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.635      ;
; 15.301 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.635      ;
; 15.311 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.625      ;
; 15.311 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.625      ;
; 15.313 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[7]                ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.604      ;
; 15.318 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[1]                ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.599      ;
; 15.334 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.585      ;
; 15.343 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.576      ;
; 15.353 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.566      ;
; 15.366 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.557      ;
; 15.367 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.552      ;
; 15.370 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.544      ;
; 15.371 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.548      ;
; 15.371 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.552      ;
; 15.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.542      ;
; 15.377 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.542      ;
; 15.382 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.537      ;
; 15.382 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.532      ;
; 15.384 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.535      ;
; 15.389 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.534      ;
; 15.389 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.534      ;
; 15.389 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.534      ;
; 15.389 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.534      ;
; 15.389 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.534      ;
; 15.389 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.534      ;
; 15.389 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.534      ;
; 15.389 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.534      ;
; 15.389 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.534      ;
; 15.389 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.534      ;
; 15.389 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.530      ;
; 15.393 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.531      ;
; 15.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.525      ;
; 15.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.529      ;
; 15.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.529      ;
; 15.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.529      ;
; 15.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.529      ;
; 15.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.529      ;
; 15.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.529      ;
; 15.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.529      ;
; 15.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.529      ;
; 15.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.529      ;
; 15.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.529      ;
; 15.397 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.522      ;
; 15.398 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.526      ;
; 15.406 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.530      ;
; 15.406 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.530      ;
; 15.408 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.528      ;
; 15.408 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.528      ;
; 15.411 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.508      ;
; 15.415 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.504      ;
; 15.415 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.521      ;
; 15.415 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.521      ;
; 15.419 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.517      ;
; 15.419 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.062     ; 4.517      ;
; 15.421 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.498      ;
; 15.428 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.491      ;
; 15.438 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.078     ; 4.482      ;
; 15.440 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.479      ;
; 15.442 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.477      ;
; 15.449 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.084     ; 4.465      ;
; 15.451 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[15]               ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.466      ;
; 15.452 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.467      ;
; 15.460 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.075     ; 4.463      ;
; 15.462 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.468      ;
; 15.464 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.467      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 3.978      ;
; 46.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 3.955      ;
; 46.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.947      ;
; 46.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.921      ;
; 46.346 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.791      ;
; 46.364 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 3.772      ;
; 46.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 3.519      ;
; 46.704 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 3.445      ;
; 46.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.397      ;
; 46.830 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 3.307      ;
; 46.926 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.221      ;
; 47.018 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 3.133      ;
; 47.080 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 3.060      ;
; 47.241 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.906      ;
; 47.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 2.589      ;
; 47.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.441      ;
; 48.015 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 2.140      ;
; 48.092 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 2.022      ;
; 48.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 1.838      ;
; 48.852 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 1.302      ;
; 49.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 1.041      ;
; 95.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.887      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.105 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.781      ;
; 95.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.696      ;
; 95.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.696      ;
; 95.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.696      ;
; 95.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.696      ;
; 95.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.696      ;
; 95.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.696      ;
; 95.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.696      ;
; 95.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.696      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.611      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.611      ;
; 95.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.446      ;
; 95.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.446      ;
; 95.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.446      ;
; 95.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.446      ;
; 95.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.446      ;
; 95.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.464      ;
; 95.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.464      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.457      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.457      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.457      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.457      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.457      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.457      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.457      ;
; 95.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.457      ;
; 95.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.443      ;
; 95.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.425      ;
; 95.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.410      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.383      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.422      ;
; 95.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.420      ;
; 95.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.377      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.375      ;
; 95.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.374      ;
; 95.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.373      ;
; 95.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.365      ;
; 95.561 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.362      ;
; 95.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.325      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.287      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.287      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.287      ;
; 95.636 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.287      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.264      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.226      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.226      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.226      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.226      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.226      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.226      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.226      ;
; 95.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 4.226      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.300 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.954      ;
; 0.359 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.031      ;
; 0.363 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.035      ;
; 0.368 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.040      ;
; 0.371 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 1.043      ;
; 0.375 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.030      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; DE2_115_CAMERA:inst|Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; DE2_115_CAMERA:inst|Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|ST[0]                                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|ST[0]                                                                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                          ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 1.079      ;
; 0.404 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Read                                                                                                                                                                 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Read                                                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Write                                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|Write                                                                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.410 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.065      ;
; 0.414 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 0.998      ;
; 0.421 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.687      ;
; 0.428 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DE2_115_CAMERA:inst|Sdram_Control:u7|CMD[1]                                                                                                                                                               ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|READA                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; DE2_115_CAMERA:inst|Sdram_Control:u7|BA[0]                                                                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|CKE                                                                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.700      ;
; 0.434 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.699      ;
; 0.436 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.022      ;
; 0.438 ; DE2_115_CAMERA:inst|Sdram_Control:u7|CMD[1]                                                                                                                                                               ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|WRITEA                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 1.038      ;
; 0.439 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 1.038      ;
; 0.443 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.709      ;
; 0.446 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.712      ;
; 0.448 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.714      ;
; 0.451 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                         ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.454 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[1]                                                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.721      ;
; 0.458 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.725      ;
; 0.458 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.724      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.011      ;
; 0.356 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.013      ;
; 0.370 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.027      ;
; 0.373 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.031      ;
; 0.374 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                                                                           ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_register_bank_a_module:de2_115_camera_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.431      ; 1.027      ;
; 0.381 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.052      ;
; 0.388 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_writedata[2]                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.058      ;
; 0.389 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.435      ; 1.046      ;
; 0.389 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_writedata[3]                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.059      ;
; 0.393 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.051      ;
; 0.400 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                                           ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_register_bank_a_module:de2_115_camera_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.433      ; 1.055      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[1]                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|use_reg                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|count[0]                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|count[1]                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|endofpacket_reg                                                                                                                                                         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                           ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:read_address_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:read_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg:the_de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg:the_de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|de2_115_camera_nios2_gen2_0_cpu_ociram_sp_ram_module:de2_115_camera_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.072      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[23]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[23]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[22]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[22]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[21]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[21]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[20]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[20]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[19]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[19]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[18]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[18]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[17]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[17]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[16]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[16]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[13]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[11]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[10]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[2]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[0]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][9]                                                                                                                                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][9]                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][10]                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.387 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.669      ;
; 0.392 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 0.976      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.669      ;
; 0.413 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 0.696      ;
; 0.413 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.695      ;
; 0.414 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.696      ;
; 0.415 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 0.696      ;
; 0.415 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.697      ;
; 0.421 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.687      ;
; 0.422 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.006      ;
; 0.425 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.009      ;
; 0.426 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.362      ; 1.010      ;
; 0.431 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.697      ;
; 0.433 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.380      ; 1.035      ;
; 0.444 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.380      ; 1.046      ;
; 0.447 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.380      ; 1.049      ;
; 0.458 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.380      ; 1.060      ;
; 0.470 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.380      ; 1.072      ;
; 0.543 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.809      ;
; 0.544 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.810      ;
; 0.566 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.830      ;
; 0.578 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 0.859      ;
; 0.581 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.847      ;
; 0.586 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.868      ;
; 0.587 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 0.868      ;
; 0.587 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.095      ; 0.868      ;
; 0.587 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.096      ; 0.869      ;
; 0.600 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.868      ;
; 0.613 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.877      ;
; 0.615 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.881      ;
; 0.616 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.884      ;
; 0.623 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.889      ;
; 0.626 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.892      ;
; 0.632 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.898      ;
; 0.638 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.904      ;
; 0.643 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[7]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[7]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.907      ;
; 0.644 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[9]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[9]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.909      ;
; 0.645 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.909      ;
; 0.646 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[7]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[7]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.909      ;
; 0.646 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.910      ;
; 0.647 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[9]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[9]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.910      ;
; 0.647 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.911      ;
; 0.648 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[8]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[8]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[6]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[6]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.912      ;
; 0.650 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.914      ;
; 0.651 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[8]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[8]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.914      ;
; 0.651 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.915      ;
; 0.651 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.915      ;
; 0.652 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[6]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[6]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.915      ;
; 0.652 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.916      ;
; 0.652 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.916      ;
; 0.656 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.920      ;
; 0.658 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.922      ;
; 0.659 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.924      ;
; 0.661 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.925      ;
; 0.664 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.928      ;
; 0.665 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.929      ;
; 0.666 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[5]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[5]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.930      ;
; 0.667 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[1]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[1]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.930      ;
; 0.668 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.934      ;
; 0.668 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.932      ;
; 0.669 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.934      ;
; 0.669 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[2]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[2]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.932      ;
; 0.669 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[3]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[3]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.933      ;
; 0.669 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[1]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[1]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.933      ;
; 0.670 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[5]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[5]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.933      ;
; 0.670 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[3]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[3]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.077      ; 0.933      ;
; 0.670 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.934      ;
; 0.671 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[4]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[4]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.078      ; 0.935      ;
; 0.672 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.938      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                                                                   ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                    ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                    ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_4                    ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.405 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]     ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[0]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.431 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.695      ;
; 0.440 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.444 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.708      ;
; 0.605 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.869      ;
; 0.605 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.869      ;
; 0.637 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.901      ;
; 0.642 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[11]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[8]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.644 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.908      ;
; 0.645 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.909      ;
; 0.646 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.910      ;
; 0.646 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[9]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.911      ;
; 0.648 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.912      ;
; 0.648 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.912      ;
; 0.649 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.913      ;
; 0.649 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.913      ;
; 0.651 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.915      ;
; 0.655 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[6]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[22]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[2]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[3]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[5]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[13]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[14]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[15]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[16]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[20]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[4]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[10]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[12]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[18]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[19]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[21]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[29]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[26]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[28]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[27]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[30]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[31]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[17]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.924      ;
; 0.660 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[7]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.925      ;
; 0.661 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[25]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[23]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.663 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.663 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.927      ;
; 0.664 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.664 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.928      ;
; 0.665 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.929      ;
; 0.672 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 0.936      ;
; 0.672 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[1]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.939      ;
; 0.773 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.041      ;
; 0.859 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.127      ;
; 0.878 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.146      ;
; 0.953 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.085      ; 1.224      ;
; 0.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.218      ;
; 0.960 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.224      ;
; 0.960 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[8]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.225      ;
; 0.962 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.226      ;
; 0.962 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.226      ;
; 0.963 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.227      ;
; 0.963 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.227      ;
; 0.963 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.227      ;
; 0.964 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.228      ;
; 0.964 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.228      ;
; 0.967 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.078      ; 1.231      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.414 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.697      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.687      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.688      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.699      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.701      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.703      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.438 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.704      ;
; 0.439 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.705      ;
; 0.442 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.709      ;
; 0.443 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.710      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.710      ;
; 0.446 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.712      ;
; 0.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.718      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.721      ;
; 0.459 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.459 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.725      ;
; 0.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.729      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.745      ;
; 0.538 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.821      ;
; 0.553 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.819      ;
; 0.565 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.831      ;
; 0.575 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.842      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.842      ;
; 0.577 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.843      ;
; 0.577 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.843      ;
; 0.578 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.844      ;
; 0.578 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.844      ;
; 0.582 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.848      ;
; 0.583 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.866      ;
; 0.584 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.867      ;
; 0.589 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.855      ;
; 0.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.861      ;
; 0.598 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.864      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.606 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.872      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.873      ;
; 0.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.875      ;
; 0.617 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.884      ;
; 0.619 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.884      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.889      ;
; 0.628 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.893      ;
; 0.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.896      ;
; 0.630 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.896      ;
; 0.631 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.898      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.903      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.904      ;
; 0.638 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.904      ;
; 0.639 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.906      ;
; 0.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.910      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.569 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.939     ; 4.364      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.572 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.952     ; 4.348      ;
; 2.677 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.933     ; 4.378      ;
; 2.678 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.946     ; 4.364      ;
; 2.804 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.234     ; 3.910      ;
; 2.813 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.221     ; 3.914      ;
; 2.813 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.221     ; 3.914      ;
; 2.813 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.221     ; 3.914      ;
; 2.813 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.221     ; 3.914      ;
; 2.813 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.221     ; 3.914      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 3.910      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 3.910      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.237     ; 3.897      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.237     ; 3.897      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 3.910      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 3.910      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 3.910      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.223     ; 3.911      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 3.910      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.222     ; 3.912      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 3.910      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.222     ; 3.912      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 3.910      ;
; 2.814 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.224     ; 3.910      ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.302     ; 4.568      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.300     ; 4.570      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.300     ; 4.570      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.300     ; 4.570      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.300     ; 4.570      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.300     ; 4.570      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.300     ; 4.570      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.300     ; 4.570      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.300     ; 4.570      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[0]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 4.590      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[1]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 4.590      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[2]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 4.590      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[3]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 4.590      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[4]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 4.590      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[5]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 4.590      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[0]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.294     ; 4.576      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[1]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.294     ; 4.576      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[2]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.294     ; 4.576      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[3]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.294     ; 4.576      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[4]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.294     ; 4.576      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[5]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.294     ; 4.576      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[6]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 4.590      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[7]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 4.590      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[8]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 4.590      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[9]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.280     ; 4.590      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[6]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.294     ; 4.576      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[7]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.294     ; 4.576      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[8]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.294     ; 4.576      ;
; 12.078 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[9]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.294     ; 4.576      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[0]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 4.595      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[1]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 4.595      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 4.595      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 4.595      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 4.595      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 4.595      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 4.595      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 4.595      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 4.595      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 4.595      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[10]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 4.595      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[11]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 4.595      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[12]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.274     ; 4.595      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[0]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.291     ; 4.578      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[1]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.291     ; 4.578      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.291     ; 4.578      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.291     ; 4.578      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.291     ; 4.578      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.291     ; 4.578      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.291     ; 4.578      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.291     ; 4.578      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.291     ; 4.578      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.291     ; 4.578      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[10]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.291     ; 4.578      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[11]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.291     ; 4.578      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[12]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.291     ; 4.578      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oRequest                                                                                                                                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.289     ; 4.580      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.275     ; 4.594      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.289     ; 4.580      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_BLANK                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.275     ; 4.594      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.275     ; 4.594      ;
; 12.079 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -3.275     ; 4.594      ;
; 12.571 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.936     ; 4.365      ;
; 12.571 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.936     ; 4.365      ;
; 12.571 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.936     ; 4.365      ;
; 12.571 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.936     ; 4.365      ;
; 12.571 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.936     ; 4.365      ;
; 12.571 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.936     ; 4.365      ;
; 12.571 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.936     ; 4.365      ;
; 12.571 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.936     ; 4.365      ;
; 12.571 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.936     ; 4.365      ;
; 12.571 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.936     ; 4.365      ;
; 12.571 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.936     ; 4.365      ;
; 12.571 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.936     ; 4.365      ;
; 12.571 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.936     ; 4.365      ;
; 12.595 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.927     ; 4.350      ;
; 12.595 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.927     ; 4.350      ;
; 12.595 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.927     ; 4.350      ;
; 12.595 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.927     ; 4.350      ;
; 12.595 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.927     ; 4.350      ;
; 12.595 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.927     ; 4.350      ;
; 12.595 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.927     ; 4.350      ;
; 12.595 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.927     ; 4.350      ;
; 12.595 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.927     ; 4.350      ;
; 12.595 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.927     ; 4.350      ;
; 12.595 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.927     ; 4.350      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                                                                       ;
+--------+-----------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.326 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.182     ; 6.490      ;
; 13.514 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.001      ; 6.485      ;
; 15.248 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.170     ; 4.580      ;
; 15.248 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.170     ; 4.580      ;
; 15.251 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.186     ; 4.561      ;
; 15.251 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.186     ; 4.561      ;
; 15.251 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.186     ; 4.561      ;
; 15.251 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.186     ; 4.561      ;
; 15.251 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.186     ; 4.561      ;
; 15.251 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.186     ; 4.561      ;
; 15.251 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.186     ; 4.561      ;
; 15.251 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.186     ; 4.561      ;
; 15.251 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.186     ; 4.561      ;
; 15.251 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.186     ; 4.561      ;
; 15.251 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.186     ; 4.561      ;
; 15.251 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.186     ; 4.561      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 4.566      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 4.566      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 4.566      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.180     ; 4.566      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.176     ; 4.570      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.176     ; 4.570      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.176     ; 4.570      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.176     ; 4.570      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.176     ; 4.570      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.176     ; 4.570      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.176     ; 4.570      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.176     ; 4.570      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.176     ; 4.570      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.176     ; 4.570      ;
; 15.252 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.175     ; 4.571      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.179     ; 4.566      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.179     ; 4.566      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.179     ; 4.566      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.179     ; 4.566      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.179     ; 4.566      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.179     ; 4.566      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.179     ; 4.566      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.179     ; 4.566      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.179     ; 4.566      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.179     ; 4.566      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.179     ; 4.566      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.179     ; 4.566      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.179     ; 4.566      ;
; 15.253 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.176     ; 4.569      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.622      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.612      ;
; 15.338 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.586      ;
; 15.338 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.586      ;
; 15.338 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.586      ;
; 15.338 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.586      ;
; 15.338 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.586      ;
; 15.338 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.586      ;
; 15.338 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.586      ;
; 15.338 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.074     ; 4.586      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.873 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.239      ; 5.288      ;
; 14.873 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.239      ; 5.288      ;
; 14.873 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.239      ; 5.288      ;
; 14.873 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.239      ; 5.288      ;
; 14.873 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.239      ; 5.288      ;
; 14.873 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.239      ; 5.288      ;
; 14.873 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.239      ; 5.288      ;
; 14.873 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.239      ; 5.288      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[31]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 4.856      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.855      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.855      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.855      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 4.856      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 4.857      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[30]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.855      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.855      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.855      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.855      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 4.854      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 4.852      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 4.854      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 4.854      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 4.854      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 4.852      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.118     ; 4.852      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 4.854      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 4.854      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 4.854      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 4.854      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.116     ; 4.854      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 4.856      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.028 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.117     ; 4.853      ;
; 15.029 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.854      ;
; 15.029 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.854      ;
; 15.029 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.854      ;
; 15.029 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.854      ;
; 15.029 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[29]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.854      ;
; 15.029 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.854      ;
; 15.029 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.854      ;
; 15.029 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.854      ;
; 15.029 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 4.854      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.866      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.866      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.866      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.867      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.867      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.866      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.866      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.867      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.867      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.867      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.867      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.094     ; 4.867      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.866      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.866      ;
; 15.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 4.866      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.860      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[28]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.860      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.860      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.859      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_logic_op[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.859      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.858      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.858      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_alu_sub                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.859      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_compare_op[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.858      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.859      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_compare_op[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.859      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_cmp_result                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.858      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.860      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.860      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.862      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.862      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 4.862      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.860      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.860      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.860      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.860      ;
; 15.040 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 4.860      ;
; 15.052 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.847      ;
; 15.052 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.847      ;
; 15.052 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.847      ;
; 15.052 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.847      ;
; 15.052 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.847      ;
; 15.052 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.847      ;
; 15.052 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 4.846      ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 2.214      ;
; 47.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 2.214      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.224      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.224      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.224      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.224      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.224      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.224      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.224      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.224      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.224      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.224      ;
; 97.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 2.224      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.214      ;
; 97.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.214      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.210      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.210      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.210      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.210      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.210      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.210      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.210      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.210      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.210      ;
; 97.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.210      ;
; 97.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.184      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.151      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.151      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.151      ;
; 97.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 2.151      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.132      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.132      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.132      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.132      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.132      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.132      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.132      ;
; 97.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 2.132      ;
; 97.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 2.023      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 1.968      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 1.968      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 1.968      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 1.968      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 1.968      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 1.968      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 1.968      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 1.968      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 1.968      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 1.968      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 1.968      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 1.968      ;
; 97.910 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 1.968      ;
; 97.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 1.886      ;
; 97.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 1.886      ;
; 97.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 1.886      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.784      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.784      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.784      ;
; 98.136 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 1.784      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.660      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.660      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.660      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.660      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.660      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.660      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.660      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.660      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.660      ;
; 98.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.660      ;
; 98.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.488      ;
; 98.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.488      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.057  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.324      ;
; 1.057  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.324      ;
; 1.250  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.516      ;
; 1.250  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.516      ;
; 1.250  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.516      ;
; 1.250  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.516      ;
; 1.250  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.516      ;
; 1.250  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.516      ;
; 1.250  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.516      ;
; 1.250  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.516      ;
; 1.250  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.516      ;
; 1.250  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.516      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.670      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.670      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.670      ;
; 1.401  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.670      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.760      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.760      ;
; 1.483  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.760      ;
; 1.545  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.820      ;
; 1.545  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.820      ;
; 1.545  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.820      ;
; 1.545  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.820      ;
; 1.545  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.820      ;
; 1.545  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.820      ;
; 1.545  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.820      ;
; 1.545  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.820      ;
; 1.545  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.820      ;
; 1.545  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.820      ;
; 1.545  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.820      ;
; 1.545  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.820      ;
; 1.545  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.820      ;
; 1.576  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 1.854      ;
; 1.736  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.015      ;
; 1.736  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.015      ;
; 1.736  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.015      ;
; 1.736  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.015      ;
; 1.736  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.015      ;
; 1.736  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.015      ;
; 1.736  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.015      ;
; 1.736  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.015      ;
; 1.745  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.025      ;
; 1.745  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.025      ;
; 1.745  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.025      ;
; 1.745  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.025      ;
; 1.779  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.057      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.074      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.074      ;
; 1.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.076      ;
; 1.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.076      ;
; 1.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.076      ;
; 1.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.076      ;
; 1.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.076      ;
; 1.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.076      ;
; 1.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.076      ;
; 1.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.076      ;
; 1.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.076      ;
; 1.798  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.076      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.082      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.082      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.082      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.082      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.082      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.082      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.082      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.082      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.082      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.082      ;
; 1.805  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.082      ;
; 51.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.330      ; 2.074      ;
; 51.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.330      ; 2.074      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                                                          ;
+-------+--------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.294 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.305      ; 1.785      ;
; 1.338 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.305      ; 1.829      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.528 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.790      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 1.572 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.834      ;
; 2.423 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 2.913      ;
; 2.604 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 3.094      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.657 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 2.918      ;
; 2.720 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 3.210      ;
; 2.727 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 3.217      ;
; 2.813 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 3.303      ;
; 2.816 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 3.306      ;
; 2.832 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 3.322      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.838 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.099      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.954 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.215      ;
; 2.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.222      ;
; 2.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.222      ;
; 2.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.222      ;
; 2.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.222      ;
; 2.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.222      ;
; 2.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.222      ;
; 2.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.222      ;
; 2.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.222      ;
; 2.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.222      ;
; 2.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.222      ;
; 2.961 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.075      ; 3.222      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.547      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[28]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.547      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 4.547      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.546      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_logic_op[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.546      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.545      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.545      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_alu_sub                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.546      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_compare_op[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.545      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.546      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 4.551      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 4.551      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 4.551      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_compare_op[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.111      ; 4.546      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 4.552      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 4.552      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 4.551      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 4.551      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 4.552      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 4.552      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 4.552      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 4.552      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 4.552      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 4.551      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_cmp_result                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 4.545      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.548      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.548      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 4.550      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 4.550      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 4.550      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.548      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.548      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.548      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.548      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.113      ; 4.548      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 4.551      ;
; 4.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 4.551      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[31]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.543      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.542      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.542      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.542      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.543      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 4.544      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[30]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.542      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.542      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.542      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 4.542      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.541      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.539      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.541      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.541      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.541      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.539      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 4.539      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.541      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.541      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.541      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.541      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.541      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.543      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 4.540      ;
; 4.262 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.542      ;
; 4.262 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.542      ;
; 4.262 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.542      ;
; 4.262 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.542      ;
; 4.262 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[29]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.542      ;
; 4.262 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.542      ;
; 4.262 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.542      ;
; 4.262 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.542      ;
; 4.262 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 4.542      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.531      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.531      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 4.535      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.536      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.536      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[18]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 4.531      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_switch:switch|readdata[0]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.536      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:read_address_s1_translator|av_readdata_pre[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.536      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_switch:switch|readdata[1]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.536      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_switch:switch|readdata[2]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.536      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:read_address_s1_translator|av_readdata_pre[2]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.536      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_switch:switch|readdata[3]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.539      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_switch:switch|readdata[4]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.536      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_switch:switch|readdata[5]                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.539      ;
; 4.273 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_pixel:pixel|readdata[6]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 4.536      ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 5.595 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.203     ; 3.678      ;
; 5.595 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.203     ; 3.678      ;
; 5.632 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.238     ; 3.680      ;
; 5.632 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.238     ; 3.680      ;
; 5.632 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.238     ; 3.680      ;
; 5.632 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.238     ; 3.680      ;
; 5.632 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.238     ; 3.680      ;
; 5.632 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.238     ; 3.680      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.229     ; 3.710      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.229     ; 3.710      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.228     ; 3.711      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.228     ; 3.711      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.228     ; 3.711      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.228     ; 3.711      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.228     ; 3.711      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.228     ; 3.711      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.229     ; 3.710      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.229     ; 3.710      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.228     ; 3.711      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.228     ; 3.711      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.228     ; 3.711      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.229     ; 3.710      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.228     ; 3.711      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.229     ; 3.710      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.228     ; 3.711      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.229     ; 3.710      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.228     ; 3.711      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.229     ; 3.710      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.612     ; 3.699      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.629     ; 3.682      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.629     ; 3.682      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.629     ; 3.682      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.629     ; 3.682      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.629     ; 3.682      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.629     ; 3.682      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.629     ; 3.682      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.629     ; 3.682      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.629     ; 3.682      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.629     ; 3.682      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.629     ; 3.682      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.612     ; 3.699      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.629     ; 3.682      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.627     ; 3.684      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.629     ; 3.682      ;
; 6.026 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.680      ;
; 6.026 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.632     ; 3.680      ;
; 6.026 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.630     ; 3.682      ;
; 6.047 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.623     ; 3.710      ;
; 6.047 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.623     ; 3.710      ;
; 6.047 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.623     ; 3.710      ;
; 6.047 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.623     ; 3.710      ;
; 6.047 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.623     ; 3.710      ;
; 6.047 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.623     ; 3.710      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.641     ; 3.693      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.620     ; 3.714      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.620     ; 3.714      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.620     ; 3.714      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.620     ; 3.714      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.620     ; 3.714      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.620     ; 3.714      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.620     ; 3.714      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.620     ; 3.714      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.620     ; 3.714      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.620     ; 3.714      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.620     ; 3.714      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.641     ; 3.693      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.641     ; 3.693      ;
; 6.048 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.641     ; 3.693      ;
; 6.113 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.329     ; 4.106      ;
; 6.120 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.333     ; 4.073      ;
; 6.120 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.333     ; 4.073      ;
; 6.120 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.333     ; 4.073      ;
; 6.120 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.333     ; 4.073      ;
; 6.120 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.333     ; 4.073      ;
; 6.120 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.333     ; 4.073      ;
; 6.120 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.333     ; 4.073      ;
; 6.120 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.333     ; 4.073      ;
; 6.120 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.333     ; 4.073      ;
; 6.120 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.333     ; 4.073      ;
; 6.120 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.333     ; 4.073      ;
; 6.136 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.338     ; 4.120      ;
; 6.142 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.342     ; 4.086      ;
; 6.142 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.342     ; 4.086      ;
; 6.142 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.342     ; 4.086      ;
; 6.142 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.342     ; 4.086      ;
; 6.142 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.342     ; 4.086      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 5.642 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.231     ; 3.697      ;
; 5.653 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.245     ; 3.694      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.680      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.700      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.700      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.700      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.700      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.700      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.699      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.680      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.700      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.700      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.680      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.680      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.700      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.700      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.700      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.697      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.698      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.680      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.699      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.633     ; 3.678      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.680      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.680      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.680      ;
; 6.025 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.631     ; 3.680      ;
; 6.026 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.701      ;
; 6.026 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.625     ; 3.687      ;
; 6.027 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.701      ;
; 6.027 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.701      ;
; 6.027 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.701      ;
; 6.027 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.701      ;
; 6.027 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.701      ;
; 6.027 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.701      ;
; 6.027 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.701      ;
; 6.027 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.701      ;
; 6.027 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.701      ;
; 6.027 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.701      ;
; 6.027 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.701      ;
; 6.027 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 3.701      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.695      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.697      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.697      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.697      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.695      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.695      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.713      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.695      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.713      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.713      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.713      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.695      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.713      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.712      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.695      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.695      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.695      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.610     ; 3.713      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.697      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.697      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.630     ; 3.693      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.697      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.695      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.697      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.695      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.712      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.630     ; 3.693      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.697      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 3.712      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.695      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.628     ; 3.695      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.697      ;
; 6.037 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.626     ; 3.697      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 101
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.416
Worst Case Available Settling Time: 7.625 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 32.88 MHz  ; 32.88 MHz       ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 88.35 MHz  ; 88.35 MHz       ; CLOCK_50                                            ;      ;
; 144.55 MHz ; 144.55 MHz      ; altera_reserved_tck                                 ;      ;
; 155.11 MHz ; 155.11 MHz      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 217.68 MHz ; 217.68 MHz      ; CLOCK2_50                                           ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 2.447  ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 4.795  ; 0.000         ;
; CLOCK_50                                            ; 8.682  ; 0.000         ;
; CLOCK2_50                                           ; 15.406 ; 0.000         ;
; altera_reserved_tck                                 ; 46.541 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.315 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.340 ; 0.000         ;
; CLOCK2_50                                           ; 0.353 ; 0.000         ;
; CLOCK_50                                            ; 0.353 ; 0.000         ;
; altera_reserved_tck                                 ; 0.354 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 3.382  ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 12.923 ; 0.000         ;
; CLOCK2_50                                           ; 13.987 ; 0.000         ;
; CLOCK_50                                            ; 15.408 ; 0.000         ;
; altera_reserved_tck                                 ; 48.204 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; altera_reserved_tck                                 ; 0.964 ; 0.000         ;
; CLOCK2_50                                           ; 1.150 ; 0.000         ;
; CLOCK_50                                            ; 3.856 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 4.916 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.961 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.682  ; 0.000         ;
; CLOCK_50                                            ; 9.555  ; 0.000         ;
; CLOCK2_50                                           ; 9.683  ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 19.681 ; 0.000         ;
; altera_reserved_tck                                 ; 49.489 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 2.447 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 4.666      ;
; 2.447 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 4.666      ;
; 2.447 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 4.666      ;
; 2.447 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 4.666      ;
; 2.502 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 4.624      ;
; 2.502 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 4.624      ;
; 2.502 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 4.624      ;
; 2.502 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 4.624      ;
; 2.502 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 4.624      ;
; 2.522 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 4.595      ;
; 2.579 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.815     ; 4.555      ;
; 2.579 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.815     ; 4.555      ;
; 2.579 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.815     ; 4.555      ;
; 2.601 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.817     ; 4.531      ;
; 2.601 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.817     ; 4.531      ;
; 2.601 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD        ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.817     ; 4.531      ;
; 2.779 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 4.357      ;
; 2.779 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 4.357      ;
; 2.779 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 4.357      ;
; 2.779 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.813     ; 4.357      ;
; 2.829 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 4.311      ;
; 2.829 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.809     ; 4.311      ;
; 3.011 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 4.127      ;
; 3.011 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mWR        ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 4.127      ;
; 3.011 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 4.127      ;
; 3.553 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.377      ;
; 3.553 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.377      ;
; 3.553 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.377      ;
; 3.553 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.377      ;
; 3.562 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.811     ; 3.576      ;
; 3.608 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.335      ;
; 3.608 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.335      ;
; 3.608 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.335      ;
; 3.608 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.335      ;
; 3.608 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.335      ;
; 3.616 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.329      ;
; 3.616 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.329      ;
; 3.616 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.329      ;
; 3.616 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.329      ;
; 3.622 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.321      ;
; 3.622 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.321      ;
; 3.622 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.321      ;
; 3.622 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.321      ;
; 3.628 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 6.306      ;
; 3.664 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[4]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.266      ;
; 3.664 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[13]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.266      ;
; 3.664 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[12]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 6.266      ;
; 3.671 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 6.287      ;
; 3.671 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 6.287      ;
; 3.671 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 6.287      ;
; 3.671 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 6.287      ;
; 3.671 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 6.287      ;
; 3.677 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.279      ;
; 3.677 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.279      ;
; 3.677 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.279      ;
; 3.677 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.279      ;
; 3.677 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 6.279      ;
; 3.691 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.258      ;
; 3.697 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.250      ;
; 3.707 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.221      ;
; 3.707 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.221      ;
; 3.707 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.221      ;
; 3.721 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[7]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.211      ;
; 3.727 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[4]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.218      ;
; 3.727 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[13]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.218      ;
; 3.727 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[12]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.218      ;
; 3.732 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.213      ;
; 3.732 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.213      ;
; 3.732 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.213      ;
; 3.732 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.213      ;
; 3.733 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[4]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.210      ;
; 3.733 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[13]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.210      ;
; 3.733 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[12]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.210      ;
; 3.756 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[9]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 6.176      ;
; 3.770 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.173      ;
; 3.770 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.173      ;
; 3.770 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 6.173      ;
; 3.776 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 6.165      ;
; 3.776 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 6.165      ;
; 3.776 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 6.165      ;
; 3.787 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 6.171      ;
; 3.787 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 6.171      ;
; 3.787 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 6.171      ;
; 3.787 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 6.171      ;
; 3.787 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 6.171      ;
; 3.789 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.156      ;
; 3.789 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.156      ;
; 3.789 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.156      ;
; 3.789 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.156      ;
; 3.807 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 6.142      ;
; 3.813 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.132      ;
; 3.813 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.132      ;
; 3.813 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.132      ;
; 3.813 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.132      ;
; 3.821 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.124      ;
; 3.821 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.124      ;
; 3.821 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.124      ;
; 3.821 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.124      ;
; 3.843 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[4]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.102      ;
; 3.843 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[13]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 6.102      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 4.795  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.559     ;
; 4.815  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.539     ;
; 4.819  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.539     ;
; 4.839  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.519     ;
; 4.855  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.499     ;
; 4.859  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.495     ;
; 4.879  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.479     ;
; 4.883  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.475     ;
; 4.937  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.417     ;
; 4.961  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.397     ;
; 5.011  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.343     ;
; 5.013  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.341     ;
; 5.023  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.331     ;
; 5.035  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.323     ;
; 5.037  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.321     ;
; 5.047  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.311     ;
; 5.081  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 15.262     ;
; 5.083  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.271     ;
; 5.088  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.266     ;
; 5.101  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 15.242     ;
; 5.107  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.251     ;
; 5.112  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.246     ;
; 5.129  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 15.220     ;
; 5.135  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.219     ;
; 5.141  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 15.202     ;
; 5.145  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 15.198     ;
; 5.149  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 15.200     ;
; 5.159  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.199     ;
; 5.179  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.175     ;
; 5.189  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 15.160     ;
; 5.193  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 15.156     ;
; 5.203  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.155     ;
; 5.211  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.143     ;
; 5.223  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 15.120     ;
; 5.235  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.123     ;
; 5.271  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 15.078     ;
; 5.297  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 15.046     ;
; 5.299  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 15.044     ;
; 5.309  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 15.034     ;
; 5.328  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 15.026     ;
; 5.345  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 15.004     ;
; 5.347  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 15.002     ;
; 5.352  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 15.006     ;
; 5.357  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 14.992     ;
; 5.369  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 14.974     ;
; 5.374  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 14.969     ;
; 5.417  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 14.932     ;
; 5.421  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 14.922     ;
; 5.422  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 14.927     ;
; 5.465  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 14.878     ;
; 5.469  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 14.880     ;
; 5.497  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 14.846     ;
; 5.513  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 14.836     ;
; 5.518  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 14.836     ;
; 5.521  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.324      ; 14.833     ;
; 5.542  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 14.816     ;
; 5.545  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.328      ; 14.813     ;
; 5.545  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 14.804     ;
; 5.614  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 14.729     ;
; 5.662  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 14.687     ;
; 5.804  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 14.539     ;
; 5.807  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.313      ; 14.536     ;
; 5.852  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 14.497     ;
; 5.855  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.319      ; 14.494     ;
; 5.869  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.322      ; 14.483     ;
; 5.893  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.326      ; 14.463     ;
; 5.979  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.322      ; 14.373     ;
; 6.003  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.326      ; 14.353     ;
; 6.155  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.311      ; 14.186     ;
; 6.203  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.317      ; 14.144     ;
; 6.245  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.322      ; 14.107     ;
; 6.265  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.311      ; 14.076     ;
; 6.269  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.326      ; 14.087     ;
; 6.313  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.317      ; 14.034     ;
; 6.361  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.322      ; 13.991     ;
; 6.383  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.322      ; 13.969     ;
; 6.385  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.326      ; 13.971     ;
; 6.407  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.326      ; 13.949     ;
; 6.477  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.322      ; 13.875     ;
; 6.480  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.322      ; 13.872     ;
; 6.501  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.326      ; 13.855     ;
; 6.503  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.322      ; 13.849     ;
; 6.504  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.326      ; 13.852     ;
; 6.527  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.326      ; 13.829     ;
; 6.531  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.311      ; 13.810     ;
; 6.579  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.317      ; 13.768     ;
; 6.647  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.311      ; 13.694     ;
; 6.669  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.311      ; 13.672     ;
; 6.695  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.317      ; 13.652     ;
; 6.717  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.317      ; 13.630     ;
; 6.763  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.311      ; 13.578     ;
; 6.766  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.311      ; 13.575     ;
; 6.789  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.311      ; 13.552     ;
; 6.811  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.317      ; 13.536     ;
; 6.814  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.317      ; 13.533     ;
; 6.837  ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.317      ; 13.510     ;
; 14.371 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_read_address:read_address|data_out[2] ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.621     ; 2.978      ;
; 14.708 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_read_address:read_address|data_out[2] ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~portb_address_reg0 ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.625     ; 2.637      ;
; 14.733 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_read_address:read_address|data_out[5] ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.621     ; 2.616      ;
; 14.742 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_read_address:read_address|data_out[5] ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~portb_address_reg0 ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.625     ; 2.603      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.682 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a186~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 11.529     ;
; 8.688 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 11.510     ;
; 8.715 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a90~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 11.490     ;
; 8.777 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a135~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.416     ; 10.806     ;
; 8.983 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a250~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 11.206     ;
; 8.987 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a281~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.410     ; 10.602     ;
; 9.000 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a208~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.419     ; 10.580     ;
; 9.023 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a161~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.159      ; 11.166     ;
; 9.037 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a182~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.163      ; 11.156     ;
; 9.108 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a270~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.440     ; 10.451     ;
; 9.115 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a202~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 11.095     ;
; 9.115 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a18~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.187      ; 11.102     ;
; 9.125 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a48~porta_re_reg  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.404     ; 10.470     ;
; 9.136 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a146~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 11.087     ;
; 9.140 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a316~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.203      ; 11.093     ;
; 9.142 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a182~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 11.079     ;
; 9.172 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a106~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.371     ; 10.456     ;
; 9.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a340~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.197      ; 11.045     ;
; 9.184 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a240~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.427     ; 10.388     ;
; 9.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a316~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.231      ; 11.036     ;
; 9.227 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a148~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 10.949     ;
; 9.239 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a144~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.430     ; 10.330     ;
; 9.245 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a93~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 10.931     ;
; 9.249 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a111~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 10.933     ;
; 9.251 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a125~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.130      ; 10.909     ;
; 9.252 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a214~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.137      ; 10.915     ;
; 9.268 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a331~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.416     ; 10.315     ;
; 9.268 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a148~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 10.936     ;
; 9.269 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a310~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 10.923     ;
; 9.270 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a340~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.225      ; 10.985     ;
; 9.290 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a111~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 10.920     ;
; 9.292 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a125~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.896     ;
; 9.293 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a214~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 10.902     ;
; 9.298 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a93~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 10.906     ;
; 9.309 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a106~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.164      ; 10.885     ;
; 9.321 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a310~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 10.899     ;
; 9.330 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a186~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.181      ; 10.881     ;
; 9.336 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 10.862     ;
; 9.344 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a239~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.392     ; 10.263     ;
; 9.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a129~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.170      ; 10.846     ;
; 9.363 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a90~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 10.842     ;
; 9.364 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a219~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.418     ; 10.217     ;
; 9.401 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a115~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.154      ; 10.783     ;
; 9.423 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a37~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.188      ; 10.795     ;
; 9.424 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a302~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.422     ; 10.153     ;
; 9.426 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a222~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.176      ; 10.780     ;
; 9.427 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 10.796     ;
; 9.427 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a91~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.184      ; 10.787     ;
; 9.429 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a182~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.191      ; 10.792     ;
; 9.433 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a209~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 10.795     ;
; 9.436 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a27~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 10.768     ;
; 9.442 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a115~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.182      ; 10.770     ;
; 9.450 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a59~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.152      ; 10.732     ;
; 9.450 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a76~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 10.748     ;
; 9.455 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a185~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.400     ; 10.144     ;
; 9.455 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.188      ; 10.763     ;
; 9.455 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a320~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 10.769     ;
; 9.459 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a157~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.147      ; 10.718     ;
; 9.464 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a54~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.179      ; 10.745     ;
; 9.467 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a123~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.368     ; 10.164     ;
; 9.467 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a308~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.162      ; 10.725     ;
; 9.467 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a329~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 10.746     ;
; 9.475 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a301~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.212      ; 10.767     ;
; 9.479 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a193~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 10.740     ;
; 9.483 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a165~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.168      ; 10.715     ;
; 9.485 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a122~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.193      ; 10.738     ;
; 9.487 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a217~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.398     ; 10.114     ;
; 9.488 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a114~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.401     ; 10.110     ;
; 9.490 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a314~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.199      ; 10.739     ;
; 9.500 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a270~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|D_iw[14]                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.422     ; 10.077     ;
; 9.500 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a157~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.175      ; 10.705     ;
; 9.506 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a316~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.231      ; 10.755     ;
; 9.520 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a267~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.189      ; 10.699     ;
; 9.522 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a224~porta_re_reg ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.398     ; 10.079     ;
; 9.525 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a155~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.127      ; 10.632     ;
; 9.526 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a37~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.216      ; 10.720     ;
; 9.527 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a239~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.183      ; 10.686     ;
; 9.529 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a91~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.212      ; 10.713     ;
; 9.530 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.221      ; 10.721     ;
; 9.533 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a27~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.202      ; 10.699     ;
; 9.538 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a16~porta_re_reg  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.422     ; 10.039     ;
; 9.546 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a76~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 10.680     ;
; 9.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a209~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.198      ; 10.681     ;
; 9.548 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a59~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 10.662     ;
; 9.549 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a57~porta_re_reg  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.361     ; 10.089     ;
; 9.549 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a148~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 10.655     ;
; 9.550 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a293~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.146      ; 10.626     ;
; 9.551 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a340~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.225      ; 10.704     ;
; 9.558 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a204~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 10.646     ;
; 9.562 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a54~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 10.675     ;
; 9.566 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a308~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.190      ; 10.654     ;
; 9.569 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a155~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.155      ; 10.616     ;
; 9.569 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.188      ; 10.649     ;
; 9.569 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a320~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.194      ; 10.655     ;
; 9.571 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[10]                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a186~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.174      ; 10.633     ;
; 9.571 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a111~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 10.639     ;
; 9.573 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a125~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.158      ; 10.615     ;
; 9.574 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a214~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.165      ; 10.621     ;
; 9.577 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[10]                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.161      ; 10.614     ;
; 9.579 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0]            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a165~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.196      ; 10.647     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                              ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.406 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.532      ;
; 15.406 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.532      ;
; 15.410 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.528      ;
; 15.410 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.528      ;
; 15.434 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.489      ;
; 15.480 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.443      ;
; 15.484 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.439      ;
; 15.490 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.448      ;
; 15.490 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.448      ;
; 15.499 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.423      ;
; 15.505 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.418      ;
; 15.506 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.439      ;
; 15.506 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.439      ;
; 15.545 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.384      ;
; 15.561 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.368      ;
; 15.602 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.327      ;
; 15.606 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.332      ;
; 15.606 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.061     ; 4.332      ;
; 15.616 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.313      ;
; 15.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.305      ;
; 15.632 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.297      ;
; 15.659 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.264      ;
; 15.662 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.261      ;
; 15.666 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.262      ;
; 15.673 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.256      ;
; 15.679 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.266      ;
; 15.679 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.266      ;
; 15.680 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.243      ;
; 15.682 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.263      ;
; 15.682 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.263      ;
; 15.685 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.260      ;
; 15.685 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.260      ;
; 15.689 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.240      ;
; 15.694 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.238      ;
; 15.698 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.234      ;
; 15.705 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.224      ;
; 15.712 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.221      ;
; 15.712 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.221      ;
; 15.712 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.221      ;
; 15.712 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.221      ;
; 15.712 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.221      ;
; 15.712 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.221      ;
; 15.712 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.221      ;
; 15.712 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.221      ;
; 15.712 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.221      ;
; 15.712 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.221      ;
; 15.716 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.217      ;
; 15.716 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.217      ;
; 15.716 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.217      ;
; 15.716 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.217      ;
; 15.716 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.217      ;
; 15.716 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.217      ;
; 15.716 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.217      ;
; 15.716 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.217      ;
; 15.716 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.217      ;
; 15.716 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.217      ;
; 15.719 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.215      ;
; 15.720 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.209      ;
; 15.723 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.206      ;
; 15.723 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.211      ;
; 15.731 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[1]                ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.196      ;
; 15.733 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.196      ;
; 15.737 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.071     ; 4.191      ;
; 15.745 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.184      ;
; 15.746 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.183      ;
; 15.760 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.185      ;
; 15.760 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.185      ;
; 15.763 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.182      ;
; 15.763 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.182      ;
; 15.767 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.178      ;
; 15.767 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.178      ;
; 15.767 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.178      ;
; 15.767 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.054     ; 4.178      ;
; 15.769 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.154      ;
; 15.778 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.067     ; 4.154      ;
; 15.783 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[7]                ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.144      ;
; 15.785 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.138      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.138      ;
; 15.794 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.135      ;
; 15.794 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.060     ; 4.145      ;
; 15.796 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.137      ;
; 15.796 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.137      ;
; 15.796 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.137      ;
; 15.796 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.137      ;
; 15.796 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.137      ;
; 15.796 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.137      ;
; 15.796 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.137      ;
; 15.796 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.137      ;
; 15.796 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.137      ;
; 15.796 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.137      ;
; 15.803 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.065     ; 4.131      ;
; 15.805 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.124      ;
; 15.812 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.128      ;
; 15.812 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.128      ;
; 15.812 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.128      ;
; 15.812 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.128      ;
; 15.812 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.128      ;
; 15.812 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.128      ;
; 15.812 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.128      ;
; 15.812 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 4.128      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 3.681      ;
; 46.633 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 3.587      ;
; 46.635 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 3.585      ;
; 46.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.568      ;
; 46.682 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 3.537      ;
; 46.791 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 3.429      ;
; 47.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 3.156      ;
; 47.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 3.145      ;
; 47.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 3.070      ;
; 47.214 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 3.006      ;
; 47.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.963      ;
; 47.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 2.855      ;
; 47.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 2.741      ;
; 47.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.228      ; 2.605      ;
; 47.909 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 2.314      ;
; 47.958 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.242      ;
; 48.286 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.236      ; 1.949      ;
; 48.364 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.198      ; 1.833      ;
; 48.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 1.648      ;
; 49.055 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 1.179      ;
; 49.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.231      ; 0.933      ;
; 95.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.563      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.342      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.335      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.335      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.335      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.335      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.335      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.335      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.335      ;
; 95.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.335      ;
; 95.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.238      ;
; 95.659 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.237      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.142      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.142      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.142      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.142      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.142      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.142      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.142      ;
; 95.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.142      ;
; 95.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.145      ;
; 95.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.144      ;
; 95.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.100      ;
; 95.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.100      ;
; 95.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.100      ;
; 95.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.100      ;
; 95.794 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.100      ;
; 95.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.111      ;
; 95.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.098      ;
; 95.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.095      ;
; 95.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.093      ;
; 95.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.072      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.021      ;
; 95.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.050      ;
; 95.885 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.048      ;
; 95.886 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.047      ;
; 95.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.046      ;
; 95.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.038      ;
; 95.898 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.035      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.989      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.989      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.989      ;
; 95.944 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.989      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.942      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.942      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.942      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.942      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.942      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.942      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.942      ;
; 95.947 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 3.942      ;
; 95.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.941      ;
; 96.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.907      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.315 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.900      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; DE2_115_CAMERA:inst|Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; DE2_115_CAMERA:inst|Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|ST[0]                                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|ST[0]                                                                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.962      ;
; 0.358 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.963      ;
; 0.365 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Read                                                                                                                                                                 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Read                                                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Write                                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|Write                                                                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.367 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.972      ;
; 0.368 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 0.973      ;
; 0.377 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.964      ;
; 0.380 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.623      ;
; 0.388 ; DE2_115_CAMERA:inst|Sdram_Control:u7|CMD[1]                                                                                                                                                               ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|READA                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.631      ;
; 0.396 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; DE2_115_CAMERA:inst|Sdram_Control:u7|BA[0]                                                                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|CKE                                                                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.400 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.400 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.400 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.643      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                          ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 1.009      ;
; 0.403 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; DE2_115_CAMERA:inst|Sdram_Control:u7|CMD[1]                                                                                                                                                               ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|WRITEA                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.647      ;
; 0.406 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.648      ;
; 0.407 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                         ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.411 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[1]                                                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.654      ;
; 0.414 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.657      ;
; 0.415 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.002      ;
; 0.416 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.317      ; 0.935      ;
; 0.418 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[0]                                                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD                                                                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.423 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.666      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.340 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.597      ;
; 0.357 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.597      ;
; 0.380 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.623      ;
; 0.381 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.087      ; 0.639      ;
; 0.382 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.639      ;
; 0.382 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.639      ;
; 0.383 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.640      ;
; 0.383 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.640      ;
; 0.399 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.641      ;
; 0.402 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.317      ; 0.920      ;
; 0.423 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.317      ; 0.941      ;
; 0.423 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.317      ; 0.941      ;
; 0.426 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.337      ; 0.964      ;
; 0.429 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.317      ; 0.947      ;
; 0.434 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.337      ; 0.972      ;
; 0.437 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.337      ; 0.975      ;
; 0.455 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.337      ; 0.993      ;
; 0.462 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.337      ; 1.000      ;
; 0.493 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.736      ;
; 0.493 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.735      ;
; 0.519 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.760      ;
; 0.526 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.769      ;
; 0.535 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.792      ;
; 0.535 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.792      ;
; 0.536 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.793      ;
; 0.536 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.086      ; 0.793      ;
; 0.537 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 0.792      ;
; 0.549 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.791      ;
; 0.551 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.793      ;
; 0.556 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.798      ;
; 0.560 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.801      ;
; 0.570 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.813      ;
; 0.570 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.814      ;
; 0.570 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.812      ;
; 0.578 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.821      ;
; 0.580 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.822      ;
; 0.584 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.826      ;
; 0.587 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[7]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[7]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.828      ;
; 0.588 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[9]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[9]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.829      ;
; 0.589 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.830      ;
; 0.590 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.830      ;
; 0.591 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[7]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[7]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.830      ;
; 0.591 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.831      ;
; 0.591 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.831      ;
; 0.592 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[8]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[8]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[6]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[6]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.832      ;
; 0.593 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[9]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[9]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.832      ;
; 0.595 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.835      ;
; 0.595 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.836      ;
; 0.595 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.836      ;
; 0.596 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[8]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[8]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.835      ;
; 0.596 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[6]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[6]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.835      ;
; 0.596 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.837      ;
; 0.596 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.837      ;
; 0.599 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.840      ;
; 0.602 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.843      ;
; 0.603 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.843      ;
; 0.603 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.843      ;
; 0.603 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.844      ;
; 0.605 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.845      ;
; 0.605 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.846      ;
; 0.606 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.846      ;
; 0.606 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.847      ;
; 0.607 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.848      ;
; 0.608 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[5]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[5]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.849      ;
; 0.608 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.848      ;
; 0.608 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.849      ;
; 0.610 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.853      ;
; 0.610 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[1]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[1]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.849      ;
; 0.611 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 0.853      ;
; 0.612 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[2]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[2]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.851      ;
; 0.612 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[3]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[3]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.853      ;
; 0.612 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[1]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[1]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.853      ;
; 0.612 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[9]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.852      ;
; 0.612 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.853      ;
; 0.613 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[4]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[4]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.854      ;
; 0.614 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[5]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[5]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.853      ;
; 0.614 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[3]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[3]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.068      ; 0.853      ;
; 0.614 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[2]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[2]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.070      ; 0.855      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                    ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                    ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                    ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_4                    ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.356 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]     ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.597      ;
; 0.364 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[0]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.387 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.638      ;
; 0.402 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.643      ;
; 0.553 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.793      ;
; 0.554 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.794      ;
; 0.584 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.824      ;
; 0.585 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[11]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.829      ;
; 0.587 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.827      ;
; 0.588 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.829      ;
; 0.588 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.828      ;
; 0.588 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.828      ;
; 0.588 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[8]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.830      ;
; 0.589 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.829      ;
; 0.590 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.831      ;
; 0.590 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[9]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.832      ;
; 0.591 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.831      ;
; 0.592 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.833      ;
; 0.592 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.592 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.832      ;
; 0.593 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.834      ;
; 0.593 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.833      ;
; 0.594 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.834      ;
; 0.595 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.836      ;
; 0.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[3]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[6]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[13]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[15]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[5]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[19]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[21]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[22]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[29]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[31]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[2]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[14]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[16]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[27]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[20]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[4]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[10]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[12]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[18]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[30]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.842      ;
; 0.602 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.842      ;
; 0.602 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.842      ;
; 0.602 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[17]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[26]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[28]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.843      ;
; 0.603 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.843      ;
; 0.603 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[7]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.844      ;
; 0.604 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[25]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[23]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.606 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.846      ;
; 0.606 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.846      ;
; 0.607 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.847      ;
; 0.607 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.847      ;
; 0.607 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.847      ;
; 0.607 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.847      ;
; 0.607 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.847      ;
; 0.608 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.848      ;
; 0.608 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.848      ;
; 0.608 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.848      ;
; 0.608 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 0.849      ;
; 0.615 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 0.855      ;
; 0.617 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[1]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.861      ;
; 0.721 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 0.966      ;
; 0.795 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.040      ;
; 0.816 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.061      ;
; 0.866 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.076      ; 1.113      ;
; 0.871 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.111      ;
; 0.873 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[11]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.115      ;
; 0.874 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.114      ;
; 0.874 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.115      ;
; 0.874 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.114      ;
; 0.874 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.114      ;
; 0.875 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.116      ;
; 0.875 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.115      ;
; 0.875 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[8]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.117      ;
; 0.878 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.070      ; 1.119      ;
; 0.878 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[9]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.122      ;
; 0.879 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.069      ; 1.119      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[1]                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[1]                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                           ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg:the_de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg:the_de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][9]                                                                                                                                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][9]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][10]                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][10]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|use_reg                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|use_reg                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|count[0]                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|count[0]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|count[1]                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|count[1]                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:read_address_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:read_address_s1_translator|wait_latency_counter[1]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[23]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[23]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[22]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[22]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[21]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[21]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[20]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[20]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[19]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[19]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[18]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[18]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[17]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[17]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[16]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[16]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[13]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[13]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[11]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[11]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[10]                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[10]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[2]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[2]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[0]                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[0]                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|endofpacket_reg                                                                                                                                                         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|endofpacket_reg                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|initialize_lcd_display                                                                                                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|initialize_lcd_display                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                                                                                                                         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                                                                                                                           ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                                                                                                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_lcd_0:lcd_0|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.381 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.624      ;
; 0.382 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.640      ;
; 0.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.625      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.629      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.632      ;
; 0.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.633      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.646      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.648      ;
; 0.408 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.651      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.652      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.652      ;
; 0.416 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.658      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.662      ;
; 0.422 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.665      ;
; 0.424 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.666      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.671      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.674      ;
; 0.494 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.752      ;
; 0.507 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.749      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.755      ;
; 0.528 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.771      ;
; 0.529 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.772      ;
; 0.529 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.529 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.771      ;
; 0.530 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.772      ;
; 0.530 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.772      ;
; 0.532 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.790      ;
; 0.534 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.792      ;
; 0.535 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.777      ;
; 0.540 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.782      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.793      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.794      ;
; 0.554 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.797      ;
; 0.555 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.555 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.797      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.569 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.569 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.812      ;
; 0.574 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.816      ;
; 0.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.818      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.819      ;
; 0.581 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.823      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.825      ;
; 0.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.826      ;
; 0.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.826      ;
; 0.584 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.828      ;
; 0.585 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.828      ;
; 0.589 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.831      ;
; 0.593 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.835      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.573     ; 3.926      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.383 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.587     ; 3.911      ;
; 3.486 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.568     ; 3.926      ;
; 3.487 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.582     ; 3.911      ;
; 3.588 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.833     ; 3.528      ;
; 3.597 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.529      ;
; 3.597 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.529      ;
; 3.597 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.529      ;
; 3.597 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.529      ;
; 3.597 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.529      ;
; 3.597 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.529      ;
; 3.597 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.529      ;
; 3.597 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.529      ;
; 3.597 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.529      ;
; 3.597 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.529      ;
; 3.597 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.529      ;
; 3.597 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.529      ;
; 3.597 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.823     ; 3.529      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.516      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.514      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.516      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.516      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.516      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.516      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.516      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.516      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.516      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.514      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.516      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.514      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.514      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.514      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.514      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.516      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.514      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.514      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.835     ; 3.516      ;
; 3.598 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.514      ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[0]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.878     ; 4.148      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[1]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.878     ; 4.148      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.878     ; 4.148      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.878     ; 4.148      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.878     ; 4.148      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.878     ; 4.148      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.878     ; 4.148      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.878     ; 4.148      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.878     ; 4.148      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.878     ; 4.148      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[10]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.878     ; 4.148      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[11]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.878     ; 4.148      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[12]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.878     ; 4.148      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[0]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.883     ; 4.143      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[1]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.883     ; 4.143      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[2]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.883     ; 4.143      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[3]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.883     ; 4.143      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[4]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.883     ; 4.143      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[5]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.883     ; 4.143      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[6]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.883     ; 4.143      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[7]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.883     ; 4.143      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[8]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.883     ; 4.143      ;
; 12.923 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[9]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.883     ; 4.143      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.906     ; 4.119      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.904     ; 4.121      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.904     ; 4.121      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.904     ; 4.121      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.904     ; 4.121      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.904     ; 4.121      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.904     ; 4.121      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.904     ; 4.121      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.904     ; 4.121      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[0]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.896     ; 4.129      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[1]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.896     ; 4.129      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[2]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.896     ; 4.129      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[3]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.896     ; 4.129      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[4]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.896     ; 4.129      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[5]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.896     ; 4.129      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[6]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.896     ; 4.129      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[7]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.896     ; 4.129      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[8]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.896     ; 4.129      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[9]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.896     ; 4.129      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.879     ; 4.146      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_BLANK                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.879     ; 4.146      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.879     ; 4.146      ;
; 12.924 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.879     ; 4.146      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[0]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.130      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[1]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.130      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.130      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.130      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.130      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.130      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.130      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.130      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.130      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.130      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[10]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.130      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[11]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.130      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[12]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.894     ; 4.130      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oRequest                                                                                                                                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.892     ; 4.132      ;
; 12.925 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.892     ; 4.132      ;
; 13.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.570     ; 3.929      ;
; 13.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.570     ; 3.929      ;
; 13.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.570     ; 3.929      ;
; 13.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.570     ; 3.929      ;
; 13.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.570     ; 3.929      ;
; 13.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.570     ; 3.929      ;
; 13.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.570     ; 3.929      ;
; 13.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.570     ; 3.929      ;
; 13.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.570     ; 3.929      ;
; 13.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.570     ; 3.929      ;
; 13.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.570     ; 3.929      ;
; 13.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.570     ; 3.929      ;
; 13.382 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.570     ; 3.929      ;
; 13.405 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.562     ; 3.914      ;
; 13.405 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.562     ; 3.914      ;
; 13.405 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.562     ; 3.914      ;
; 13.405 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.562     ; 3.914      ;
; 13.405 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.562     ; 3.914      ;
; 13.405 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.562     ; 3.914      ;
; 13.405 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.562     ; 3.914      ;
; 13.405 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.562     ; 3.914      ;
; 13.405 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.562     ; 3.914      ;
; 13.405 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.562     ; 3.914      ;
; 13.405 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -2.562     ; 3.914      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                                                                        ;
+--------+-----------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 13.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.172     ; 5.840      ;
; 14.189 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; 0.024      ; 5.834      ;
; 15.708 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 4.131      ;
; 15.708 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.160     ; 4.131      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 4.120      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 4.120      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 4.120      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 4.120      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 4.120      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 4.120      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 4.120      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 4.120      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 4.120      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 4.120      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 4.120      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 4.120      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.169     ; 4.120      ;
; 15.710 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.166     ; 4.123      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.170     ; 4.118      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.170     ; 4.118      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.170     ; 4.118      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.170     ; 4.118      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.123      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.123      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.123      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.123      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.123      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.123      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.123      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.123      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.123      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.165     ; 4.123      ;
; 15.711 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.164     ; 4.124      ;
; 15.712 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.175     ; 4.112      ;
; 15.712 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.175     ; 4.112      ;
; 15.712 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.175     ; 4.112      ;
; 15.712 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.175     ; 4.112      ;
; 15.712 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.175     ; 4.112      ;
; 15.712 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.175     ; 4.112      ;
; 15.712 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.175     ; 4.112      ;
; 15.712 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.175     ; 4.112      ;
; 15.712 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.175     ; 4.112      ;
; 15.712 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.175     ; 4.112      ;
; 15.712 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.175     ; 4.112      ;
; 15.712 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.175     ; 4.112      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.787 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.139      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.791 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.073     ; 4.135      ;
; 15.833 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.100      ;
; 15.833 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.100      ;
; 15.833 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.100      ;
; 15.833 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.100      ;
; 15.833 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.100      ;
; 15.833 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.100      ;
; 15.833 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.100      ;
; 15.833 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.066     ; 4.100      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.408 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.730      ;
; 15.408 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.730      ;
; 15.408 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.730      ;
; 15.408 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.730      ;
; 15.408 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.730      ;
; 15.408 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.730      ;
; 15.408 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.730      ;
; 15.408 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.207      ; 4.730      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[31]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.350      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.349      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.349      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.349      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.350      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[30]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.349      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.349      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.349      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.349      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.347      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 4.345      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.347      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.347      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.347      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 4.345      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 4.345      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.347      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.347      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.347      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.347      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.105     ; 4.347      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 4.350      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.547 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.106     ; 4.346      ;
; 15.548 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.348      ;
; 15.548 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.348      ;
; 15.548 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.348      ;
; 15.548 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 4.350      ;
; 15.548 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.348      ;
; 15.548 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[29]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.348      ;
; 15.548 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.348      ;
; 15.548 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.348      ;
; 15.548 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.348      ;
; 15.548 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.103     ; 4.348      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.352      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_logic_op[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.352      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.351      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.351      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_alu_sub                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.352      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_compare_op[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.351      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.352      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.358      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.358      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.358      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_compare_op[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.090     ; 4.352      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.358      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.358      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_cmp_result                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.091     ; 4.351      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.358      ;
; 15.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.358      ;
; 15.558 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.358      ;
; 15.558 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.358      ;
; 15.558 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.358      ;
; 15.558 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.358      ;
; 15.558 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.358      ;
; 15.558 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.358      ;
; 15.558 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.083     ; 4.358      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.353      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[28]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.353      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.087     ; 4.353      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.084     ; 4.356      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.354      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.354      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.355      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.355      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.085     ; 4.355      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.354      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.354      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.354      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.354      ;
; 15.559 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.086     ; 4.354      ;
; 15.568 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[1]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.332      ;
; 15.568 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[9]                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 4.332      ;
; 15.568 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.342      ;
; 15.568 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.342      ;
; 15.568 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.342      ;
; 15.568 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.342      ;
; 15.568 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.089     ; 4.342      ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 1.996      ;
; 48.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 1.996      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.005      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.005      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.005      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.005      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.005      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.005      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.005      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.005      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.005      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.005      ;
; 97.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 2.005      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.996      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.996      ;
; 97.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.993      ;
; 97.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.993      ;
; 97.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.993      ;
; 97.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.993      ;
; 97.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.993      ;
; 97.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.993      ;
; 97.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.993      ;
; 97.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.993      ;
; 97.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.993      ;
; 97.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.993      ;
; 97.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 1.972      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.941      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.941      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.941      ;
; 97.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 1.941      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.923      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.923      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.923      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.923      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.923      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.923      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.923      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 1.923      ;
; 98.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.821      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.774      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.774      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.774      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.774      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.774      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.774      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.774      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.774      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.774      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.774      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.774      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.774      ;
; 98.118 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 1.774      ;
; 98.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.702      ;
; 98.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.702      ;
; 98.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 1.702      ;
; 98.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.606      ;
; 98.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.606      ;
; 98.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.606      ;
; 98.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.606      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.493      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.493      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.493      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.493      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.493      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.493      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.493      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.493      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.493      ;
; 98.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.493      ;
; 98.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.333      ;
; 98.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.333      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.964  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.207      ;
; 0.964  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.207      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.393      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.393      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.393      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.393      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.393      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.393      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.393      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.393      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.393      ;
; 1.151  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.393      ;
; 1.287  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.533      ;
; 1.287  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.533      ;
; 1.287  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.533      ;
; 1.287  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.533      ;
; 1.360  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.611      ;
; 1.360  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.611      ;
; 1.360  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.611      ;
; 1.422  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.671      ;
; 1.422  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.671      ;
; 1.422  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.671      ;
; 1.422  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.671      ;
; 1.422  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.671      ;
; 1.422  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.671      ;
; 1.422  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.671      ;
; 1.422  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.671      ;
; 1.422  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.671      ;
; 1.422  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.671      ;
; 1.422  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.671      ;
; 1.422  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.671      ;
; 1.422  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.671      ;
; 1.460  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.710      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.840      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.840      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.840      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.840      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.840      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.840      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.840      ;
; 1.587  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.840      ;
; 1.603  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.857      ;
; 1.603  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.857      ;
; 1.603  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.857      ;
; 1.603  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.857      ;
; 1.638  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.890      ;
; 1.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.905      ;
; 1.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.905      ;
; 1.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.905      ;
; 1.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.905      ;
; 1.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.905      ;
; 1.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.905      ;
; 1.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.905      ;
; 1.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.905      ;
; 1.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.905      ;
; 1.653  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.905      ;
; 1.655  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.908      ;
; 1.655  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.908      ;
; 1.666  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.917      ;
; 1.666  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.917      ;
; 1.666  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.917      ;
; 1.666  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.917      ;
; 1.666  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.917      ;
; 1.666  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.917      ;
; 1.666  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.917      ;
; 1.666  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.917      ;
; 1.666  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.917      ;
; 1.666  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.917      ;
; 1.666  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.917      ;
; 51.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.392      ; 1.908      ;
; 51.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.392      ; 1.908      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                                                           ;
+-------+--------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.150 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.305      ; 1.626      ;
; 1.202 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.305      ; 1.678      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.394 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.632      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 1.446 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.067      ; 1.684      ;
; 2.176 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 2.651      ;
; 2.374 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 2.849      ;
; 2.403 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 2.878      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.420 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.657      ;
; 2.483 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 2.958      ;
; 2.515 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 2.990      ;
; 2.560 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 3.035      ;
; 2.563 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 3.038      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.618 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.855      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.647 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.884      ;
; 2.695 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.304      ; 3.170      ;
; 2.727 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.964      ;
; 2.727 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 2.964      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.856 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.127      ;
; 3.856 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[28]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.127      ;
; 3.856 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 4.127      ;
; 3.856 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.128      ;
; 3.856 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.128      ;
; 3.856 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.128      ;
; 3.856 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.128      ;
; 3.856 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.128      ;
; 3.856 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.128      ;
; 3.856 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.101      ; 4.128      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.131      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.131      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.131      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 4.132      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 4.132      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.131      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.131      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[0]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 4.132      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[1]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 4.132      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 4.132      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 4.132      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.104      ; 4.132      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.131      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 4.130      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 4.130      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.102      ; 4.130      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.131      ;
; 3.857 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 4.131      ;
; 3.859 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 4.127      ;
; 3.859 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_logic_op[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 4.127      ;
; 3.859 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.126      ;
; 3.859 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.126      ;
; 3.859 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_alu_sub                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 4.127      ;
; 3.859 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_compare_op[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.126      ;
; 3.859 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 4.127      ;
; 3.859 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_compare_op[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 4.127      ;
; 3.859 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_cmp_result                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.096      ; 4.126      ;
; 3.868 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[31]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.124      ;
; 3.868 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.123      ;
; 3.868 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.123      ;
; 3.868 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.123      ;
; 3.868 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.124      ;
; 3.868 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[30]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.123      ;
; 3.868 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.123      ;
; 3.868 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.123      ;
; 3.868 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.084      ; 4.123      ;
; 3.868 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.119      ;
; 3.868 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.119      ;
; 3.868 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.119      ;
; 3.868 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.124      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.123      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.123      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.123      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 4.125      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.123      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[29]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.123      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.123      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.121      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.121      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.121      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.121      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.121      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.121      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.121      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.121      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 4.121      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.123      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.123      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 4.123      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.869 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 4.120      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[6]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.111      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[14]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.111      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[7]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.111      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[15]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.111      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[2]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.112      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[10]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 4.112      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[4]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.111      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[5]                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.111      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[13]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.111      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|byteen_reg[0]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.120      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[1]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.120      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[0]                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.120      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|byteen_reg[1]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.120      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|byteen_reg[2]                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 4.120      ;
; 3.878 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[21]                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 4.111      ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 4.916 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.907     ; 3.280      ;
; 4.916 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.907     ; 3.280      ;
; 4.952 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.941     ; 3.282      ;
; 4.952 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.941     ; 3.282      ;
; 4.952 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.941     ; 3.282      ;
; 4.952 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.941     ; 3.282      ;
; 4.952 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.941     ; 3.282      ;
; 4.952 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.941     ; 3.282      ;
; 4.971 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.929     ; 3.313      ;
; 4.971 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.929     ; 3.313      ;
; 4.971 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.929     ; 3.313      ;
; 4.971 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.929     ; 3.313      ;
; 4.971 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.929     ; 3.313      ;
; 4.971 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.929     ; 3.313      ;
; 4.971 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.929     ; 3.313      ;
; 4.971 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.929     ; 3.313      ;
; 4.971 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.929     ; 3.313      ;
; 4.971 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.929     ; 3.313      ;
; 4.971 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.929     ; 3.313      ;
; 4.971 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.929     ; 3.313      ;
; 4.973 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.931     ; 3.313      ;
; 4.973 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.931     ; 3.313      ;
; 4.973 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.931     ; 3.313      ;
; 4.973 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.931     ; 3.313      ;
; 4.973 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.931     ; 3.313      ;
; 4.973 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.931     ; 3.313      ;
; 4.973 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.931     ; 3.313      ;
; 4.973 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.931     ; 3.313      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.280     ; 3.301      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.284      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.284      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.284      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.284      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.284      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.284      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.284      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.284      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.284      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.284      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.284      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.284      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.297     ; 3.286      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.284      ;
; 5.313 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.301     ; 3.283      ;
; 5.313 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.301     ; 3.283      ;
; 5.313 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.299     ; 3.285      ;
; 5.331 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.286     ; 3.316      ;
; 5.331 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.286     ; 3.316      ;
; 5.331 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.286     ; 3.316      ;
; 5.331 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.286     ; 3.316      ;
; 5.331 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.286     ; 3.316      ;
; 5.331 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.286     ; 3.316      ;
; 5.331 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.286     ; 3.316      ;
; 5.331 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.286     ; 3.316      ;
; 5.331 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.286     ; 3.316      ;
; 5.331 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.286     ; 3.316      ;
; 5.331 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.286     ; 3.316      ;
; 5.333 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.309     ; 3.295      ;
; 5.333 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.309     ; 3.295      ;
; 5.333 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.291     ; 3.313      ;
; 5.333 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.291     ; 3.313      ;
; 5.333 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.309     ; 3.295      ;
; 5.333 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.291     ; 3.313      ;
; 5.333 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.309     ; 3.295      ;
; 5.333 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.291     ; 3.313      ;
; 5.333 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.291     ; 3.313      ;
; 5.333 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.291     ; 3.313      ;
; 5.412 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.038     ; 3.642      ;
; 5.412 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.038     ; 3.642      ;
; 5.412 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.038     ; 3.642      ;
; 5.412 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.038     ; 3.642      ;
; 5.412 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.038     ; 3.642      ;
; 5.412 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.038     ; 3.642      ;
; 5.412 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.038     ; 3.642      ;
; 5.412 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.038     ; 3.642      ;
; 5.412 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.038     ; 3.642      ;
; 5.412 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.038     ; 3.642      ;
; 5.412 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.038     ; 3.642      ;
; 5.424 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.033     ; 3.692      ;
; 5.433 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.046     ; 3.655      ;
; 5.433 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.046     ; 3.655      ;
; 5.433 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.046     ; 3.655      ;
; 5.433 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.046     ; 3.655      ;
; 5.433 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.046     ; 3.655      ;
; 5.433 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -2.046     ; 3.655      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 4.961 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.933     ; 3.299      ;
; 4.972 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.947     ; 3.296      ;
; 5.308 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 3.302      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 3.302      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 3.302      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 3.302      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 3.302      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 3.302      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 3.302      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 3.302      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 3.302      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 3.302      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.281     ; 3.300      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 3.287      ;
; 5.310 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.280     ; 3.301      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.301     ; 3.282      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.301     ; 3.282      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.301     ; 3.282      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.301     ; 3.282      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 3.300      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.301     ; 3.282      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.303     ; 3.280      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.301     ; 3.282      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.301     ; 3.282      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.301     ; 3.282      ;
; 5.312 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.301     ; 3.282      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 3.315      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 3.315      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 3.315      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 3.315      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 3.315      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 3.314      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 3.315      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 3.314      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 3.314      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 3.314      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 3.314      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 3.313      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 3.313      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 3.314      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 3.314      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 3.314      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 3.314      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 3.314      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 3.314      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.277     ; 3.314      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 3.313      ;
; 5.320 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 3.313      ;
; 5.321 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 3.297      ;
; 5.321 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 3.299      ;
; 5.321 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 3.299      ;
; 5.321 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 3.299      ;
; 5.321 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 3.297      ;
; 5.321 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 3.297      ;
; 5.321 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 3.297      ;
; 5.321 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 3.297      ;
; 5.321 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 3.297      ;
; 5.321 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 3.297      ;
; 5.321 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 3.297      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 101
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.416
Worst Case Available Settling Time: 7.751 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 5.473  ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 11.860 ; 0.000         ;
; CLOCK_50                                            ; 12.997 ; 0.000         ;
; CLOCK2_50                                           ; 17.505 ; 0.000         ;
; altera_reserved_tck                                 ; 48.390 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                           ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.118 ; 0.000         ;
; CLOCK_50                                            ; 0.147 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.172 ; 0.000         ;
; CLOCK2_50                                           ; 0.180 ; 0.000         ;
; altera_reserved_tck                                 ; 0.180 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 5.986  ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 15.669 ; 0.000         ;
; CLOCK2_50                                           ; 16.389 ; 0.000         ;
; CLOCK_50                                            ; 17.225 ; 0.000         ;
; altera_reserved_tck                                 ; 49.264 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                        ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; altera_reserved_tck                                 ; 0.501 ; 0.000         ;
; CLOCK2_50                                           ; 0.569 ; 0.000         ;
; CLOCK_50                                            ; 2.225 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 2.968 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 2.990 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 4.756  ; 0.000         ;
; CLOCK_50                                            ; 9.199  ; 0.000         ;
; CLOCK2_50                                           ; 9.272  ; 0.000         ;
; CLOCK3_50                                           ; 16.000 ; 0.000         ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 19.759 ; 0.000         ;
; altera_reserved_tck                                 ; 49.301 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                   ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 5.473 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.666      ;
; 5.473 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.666      ;
; 5.473 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.666      ;
; 5.473 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.666      ;
; 5.508 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 2.640      ;
; 5.508 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 2.640      ;
; 5.508 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 2.640      ;
; 5.508 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 2.640      ;
; 5.508 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.789     ; 2.640      ;
; 5.533 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.794     ; 2.610      ;
; 5.580 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[13]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 2.571      ;
; 5.580 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[4]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 2.571      ;
; 5.580 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[12]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.786     ; 2.571      ;
; 5.594 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[1] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.788     ; 2.555      ;
; 5.594 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[0] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.788     ; 2.555      ;
; 5.594 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD        ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.788     ; 2.555      ;
; 5.682 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[18]  ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.784     ; 2.471      ;
; 5.682 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[7]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.784     ; 2.471      ;
; 5.682 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[9]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.784     ; 2.471      ;
; 5.682 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[8]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.784     ; 2.471      ;
; 5.714 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[6]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.443      ;
; 5.714 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[5]   ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.780     ; 2.443      ;
; 5.806 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|WR_MASK[0] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 2.349      ;
; 5.806 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mWR        ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 2.349      ;
; 5.806 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|WR_MASK[1] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 2.349      ;
; 6.071 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|mLENGTH[6] ; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.782     ; 2.084      ;
; 6.445 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.504      ;
; 6.445 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.504      ;
; 6.445 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.504      ;
; 6.445 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 3.504      ;
; 6.454 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.510      ;
; 6.454 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.510      ;
; 6.454 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.510      ;
; 6.454 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.510      ;
; 6.480 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.478      ;
; 6.480 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.478      ;
; 6.480 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.478      ;
; 6.480 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.478      ;
; 6.480 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 3.478      ;
; 6.489 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.484      ;
; 6.489 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.484      ;
; 6.489 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.484      ;
; 6.489 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.484      ;
; 6.489 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.484      ;
; 6.505 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.448      ;
; 6.514 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 3.454      ;
; 6.518 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.444      ;
; 6.518 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.444      ;
; 6.518 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.444      ;
; 6.518 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.025     ; 3.444      ;
; 6.522 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.442      ;
; 6.522 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.442      ;
; 6.522 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.442      ;
; 6.522 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.442      ;
; 6.525 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.439      ;
; 6.525 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.439      ;
; 6.525 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.439      ;
; 6.525 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.439      ;
; 6.537 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[4]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.409      ;
; 6.537 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[13]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.409      ;
; 6.537 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[12]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.409      ;
; 6.546 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[4]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.415      ;
; 6.546 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[13]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.415      ;
; 6.546 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[12]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 3.415      ;
; 6.550 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.394      ;
; 6.550 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.394      ;
; 6.550 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 3.394      ;
; 6.553 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 3.418      ;
; 6.553 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 3.418      ;
; 6.553 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 3.418      ;
; 6.553 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 3.418      ;
; 6.553 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.016     ; 3.418      ;
; 6.557 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.416      ;
; 6.557 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.416      ;
; 6.557 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.416      ;
; 6.557 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.416      ;
; 6.557 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.416      ;
; 6.559 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.400      ;
; 6.559 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|RD_MASK[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.400      ;
; 6.559 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 3.400      ;
; 6.560 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.413      ;
; 6.560 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.413      ;
; 6.560 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.413      ;
; 6.560 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.413      ;
; 6.560 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[14]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.014     ; 3.413      ;
; 6.573 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[7]   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.039     ; 3.375      ;
; 6.573 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.391      ;
; 6.573 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.391      ;
; 6.573 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.391      ;
; 6.573 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.391      ;
; 6.574 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.347      ;
; 6.574 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.347      ;
; 6.574 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.347      ;
; 6.574 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 3.347      ;
; 6.578 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[22]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.386      ;
; 6.578 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.386      ;
; 6.578 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[19]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.386      ;
; 6.578 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[17]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 3.386      ;
; 6.578 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 3.388      ;
; 6.582 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[10]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 3.386      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 11.860 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.302      ;
; 11.868 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.294      ;
; 11.875 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.292      ;
; 11.883 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.284      ;
; 11.901 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.261      ;
; 11.905 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.257      ;
; 11.916 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.251      ;
; 11.920 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.247      ;
; 11.922 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.240      ;
; 11.937 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.230      ;
; 11.973 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.189      ;
; 11.975 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.187      ;
; 11.976 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.186      ;
; 11.988 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.174      ;
; 11.988 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.179      ;
; 11.989 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.173      ;
; 11.990 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.177      ;
; 11.991 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.176      ;
; 12.003 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.164      ;
; 12.004 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.163      ;
; 12.037 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 8.115      ;
; 12.045 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 8.107      ;
; 12.046 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.116      ;
; 12.058 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.104      ;
; 12.058 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.104      ;
; 12.061 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.106      ;
; 12.068 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 8.089      ;
; 12.073 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.094      ;
; 12.073 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.094      ;
; 12.076 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 8.081      ;
; 12.078 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 8.074      ;
; 12.082 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 8.070      ;
; 12.099 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 8.053      ;
; 12.109 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 8.048      ;
; 12.113 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 8.044      ;
; 12.126 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 8.036      ;
; 12.130 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 8.027      ;
; 12.141 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 8.026      ;
; 12.150 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 8.002      ;
; 12.152 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 8.000      ;
; 12.153 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 7.999      ;
; 12.165 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 7.987      ;
; 12.166 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 7.986      ;
; 12.176 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 7.986      ;
; 12.179 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.153      ; 7.983      ;
; 12.181 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 7.976      ;
; 12.183 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 7.974      ;
; 12.184 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 7.973      ;
; 12.191 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 7.976      ;
; 12.194 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.158      ; 7.973      ;
; 12.196 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 7.961      ;
; 12.197 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 7.960      ;
; 12.223 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 7.929      ;
; 12.235 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 7.917      ;
; 12.235 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 7.917      ;
; 12.254 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 7.903      ;
; 12.266 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 7.891      ;
; 12.266 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 7.891      ;
; 12.303 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 7.849      ;
; 12.334 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 7.823      ;
; 12.353 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 7.799      ;
; 12.356 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.143      ; 7.796      ;
; 12.384 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 7.773      ;
; 12.387 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.148      ; 7.770      ;
; 12.462 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.151      ; 7.698      ;
; 12.477 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.156      ; 7.688      ;
; 12.494 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.151      ; 7.666      ;
; 12.509 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.156      ; 7.656      ;
; 12.552 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.151      ; 7.608      ;
; 12.567 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.156      ; 7.598      ;
; 12.620 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.151      ; 7.540      ;
; 12.635 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.156      ; 7.530      ;
; 12.639 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.141      ; 7.511      ;
; 12.670 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.146      ; 7.485      ;
; 12.671 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.141      ; 7.479      ;
; 12.685 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.151      ; 7.475      ;
; 12.689 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.151      ; 7.471      ;
; 12.700 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.156      ; 7.465      ;
; 12.702 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.151      ; 7.458      ;
; 12.702 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.146      ; 7.453      ;
; 12.704 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.156      ; 7.461      ;
; 12.717 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.156      ; 7.448      ;
; 12.729 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.141      ; 7.421      ;
; 12.760 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.146      ; 7.395      ;
; 12.770 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.151      ; 7.390      ;
; 12.785 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.156      ; 7.380      ;
; 12.797 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.141      ; 7.353      ;
; 12.828 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.146      ; 7.327      ;
; 12.862 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.141      ; 7.288      ;
; 12.866 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.141      ; 7.284      ;
; 12.879 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.141      ; 7.271      ;
; 12.893 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.146      ; 7.262      ;
; 12.897 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.146      ; 7.258      ;
; 12.910 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.146      ; 7.245      ;
; 12.947 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a4~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.141      ; 7.203      ;
; 12.978 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                            ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a2~porta_datain_reg0  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; 0.146      ; 7.177      ;
; 16.520 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_read_address:read_address|data_out[2] ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.702     ; 1.727      ;
; 16.716 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_read_address:read_address|data_out[2] ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~portb_address_reg0 ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.707     ; 1.526      ;
; 16.725 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_read_address:read_address|data_out[5] ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.702     ; 1.522      ;
; 16.732 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_read_address:read_address|data_out[5] ; ram2port_480p:inst2|altsyncram:altsyncram_component|altsyncram_0mn1:auto_generated|ram_block1a6~portb_address_reg0 ; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.707     ; 1.510      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.997 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a186~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 7.083      ;
; 13.001 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 7.065      ;
; 13.015 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a90~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 7.058      ;
; 13.090 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a182~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 6.984      ;
; 13.159 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a316~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 6.957      ;
; 13.172 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a250~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 6.887      ;
; 13.188 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a340~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 6.920      ;
; 13.189 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a148~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 6.867      ;
; 13.199 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a182~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.892      ;
; 13.199 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a161~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 6.860      ;
; 13.202 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a125~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.033      ; 6.840      ;
; 13.202 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a214~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.041      ; 6.848      ;
; 13.203 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a93~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 6.856      ;
; 13.210 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a111~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 6.853      ;
; 13.222 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a310~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 6.851      ;
; 13.268 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a316~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 6.865      ;
; 13.297 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a340~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 6.828      ;
; 13.297 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a202~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 6.788      ;
; 13.298 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a148~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 6.775      ;
; 13.299 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a18~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.793      ;
; 13.311 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a125~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 6.748      ;
; 13.311 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a214~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 6.756      ;
; 13.312 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a93~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 6.764      ;
; 13.318 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a146~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.779      ;
; 13.319 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a111~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 6.761      ;
; 13.331 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a310~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 6.759      ;
; 13.334 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a37~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 6.766      ;
; 13.338 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.095      ; 6.766      ;
; 13.339 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a27~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 6.746      ;
; 13.339 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a91~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.087      ; 6.757      ;
; 13.342 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a59~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 6.725      ;
; 13.346 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a115~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.059      ; 6.722      ;
; 13.346 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a76~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 6.734      ;
; 13.358 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a54~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.733      ;
; 13.360 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a308~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 6.713      ;
; 13.371 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a155~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.034      ; 6.672      ;
; 13.371 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a165~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 6.709      ;
; 13.374 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a157~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 6.686      ;
; 13.378 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a106~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 6.689      ;
; 13.382 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a186~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 6.698      ;
; 13.386 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.057      ; 6.680      ;
; 13.392 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a293~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 6.664      ;
; 13.392 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a182~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.699      ;
; 13.400 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a90~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 6.673      ;
; 13.411 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a129~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 6.662      ;
; 13.412 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a204~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 6.673      ;
; 13.417 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a187~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.054      ; 6.646      ;
; 13.427 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a209~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.675      ;
; 13.429 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a275~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.059      ; 6.639      ;
; 13.431 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a123~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.660      ;
; 13.436 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a320~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.661      ;
; 13.437 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.654      ;
; 13.443 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a37~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 6.674      ;
; 13.446 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a236~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.091      ; 6.654      ;
; 13.447 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a84~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.112      ; 6.674      ;
; 13.448 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a27~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.654      ;
; 13.448 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a91~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.104      ; 6.665      ;
; 13.451 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a59~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.075      ; 6.633      ;
; 13.453 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[10]                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a186~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 6.625      ;
; 13.455 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a115~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 6.630      ;
; 13.455 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a76~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.642      ;
; 13.457 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[10]                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a40~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.055      ; 6.607      ;
; 13.461 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a316~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.124      ; 6.672      ;
; 13.467 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a54~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 6.641      ;
; 13.469 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a308~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 6.621      ;
; 13.471 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[10]                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a90~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.062      ; 6.600      ;
; 13.480 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a155~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.051      ; 6.580      ;
; 13.480 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a165~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.617      ;
; 13.483 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a157~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.068      ; 6.594      ;
; 13.486 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a222~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.069      ; 6.592      ;
; 13.490 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a340~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.116      ; 6.635      ;
; 13.491 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a148~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 6.582      ;
; 13.491 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a209~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.611      ;
; 13.500 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a320~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.088      ; 6.597      ;
; 13.501 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a293~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.064      ; 6.572      ;
; 13.501 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a17~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.082      ; 6.590      ;
; 13.503 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a122~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.090      ; 6.596      ;
; 13.504 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a125~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 6.555      ;
; 13.504 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a214~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.058      ; 6.563      ;
; 13.505 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a93~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.067      ; 6.571      ;
; 13.506 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a314~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.094      ; 6.597      ;
; 13.512 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a329~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 6.573      ;
; 13.512 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a111~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 6.568      ;
; 13.521 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a204~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.093      ; 6.581      ;
; 13.524 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a267~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 6.570      ;
; 13.524 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a310~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.081      ; 6.566      ;
; 13.526 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a187~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.071      ; 6.554      ;
; 13.526 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a193~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.083      ; 6.566      ;
; 13.530 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a239~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.079      ; 6.558      ;
; 13.533 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[1] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a301~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.107      ; 6.583      ;
; 13.533 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[8]                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a182~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.085      ; 6.561      ;
; 13.538 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a275~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.076      ; 6.547      ;
; 13.540 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a123~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.099      ; 6.568      ;
; 13.544 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a53~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.072      ; 6.537      ;
; 13.555 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a99~porta_address_reg0  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.065      ; 6.519      ;
; 13.555 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a236~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.108      ; 6.562      ;
; 13.557 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a250~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 6.502      ;
; 13.564 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a147~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.052      ; 6.497      ;
; 13.581 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[3]                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a209~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.096      ; 6.524      ;
; 13.584 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|saved_grant[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_7ed1:auto_generated|ram_block1a161~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.050      ; 6.475      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                                                             ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.505 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.454      ;
; 17.505 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.454      ;
; 17.507 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.452      ;
; 17.507 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.452      ;
; 17.551 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.390      ;
; 17.554 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.412      ;
; 17.554 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.412      ;
; 17.561 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.380      ;
; 17.570 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.371      ;
; 17.570 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.389      ;
; 17.570 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.389      ;
; 17.588 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.353      ;
; 17.590 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 2.350      ;
; 17.612 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.335      ;
; 17.634 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.307      ;
; 17.634 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.332      ;
; 17.634 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.332      ;
; 17.637 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.329      ;
; 17.637 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.329      ;
; 17.638 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.328      ;
; 17.638 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.328      ;
; 17.643 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.316      ;
; 17.643 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.316      ;
; 17.645 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.302      ;
; 17.645 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.302      ;
; 17.646 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.300      ;
; 17.648 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.293      ;
; 17.659 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.288      ;
; 17.665 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.282      ;
; 17.673 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.268      ;
; 17.676 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[1]               ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.268      ;
; 17.678 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.269      ;
; 17.679 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.267      ;
; 17.681 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.271      ;
; 17.682 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.272      ;
; 17.683 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.270      ;
; 17.683 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.270      ;
; 17.683 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.270      ;
; 17.683 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.270      ;
; 17.683 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.270      ;
; 17.683 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.270      ;
; 17.683 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.270      ;
; 17.683 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.270      ;
; 17.683 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.270      ;
; 17.683 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.270      ;
; 17.683 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.269      ;
; 17.684 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.270      ;
; 17.685 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.268      ;
; 17.685 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.268      ;
; 17.685 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.268      ;
; 17.685 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.268      ;
; 17.685 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.268      ;
; 17.685 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.268      ;
; 17.685 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.268      ;
; 17.685 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.268      ;
; 17.685 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.268      ;
; 17.685 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.268      ;
; 17.686 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[7]               ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.258      ;
; 17.692 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.255      ;
; 17.695 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.252      ;
; 17.697 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.269      ;
; 17.697 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.269      ;
; 17.697 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.269      ;
; 17.697 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.269      ;
; 17.698 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.249      ;
; 17.699 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.267      ;
; 17.699 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.267      ;
; 17.699 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.247      ;
; 17.702 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.264      ;
; 17.702 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.021     ; 2.264      ;
; 17.706 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.046     ; 2.235      ;
; 17.712 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.235      ;
; 17.715 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.232      ;
; 17.717 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.230      ;
; 17.724 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.223      ;
; 17.727 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.220      ;
; 17.730 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.028     ; 2.229      ;
; 17.731 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.216      ;
; 17.731 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.026     ; 2.230      ;
; 17.732 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.228      ;
; 17.732 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.228      ;
; 17.732 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.228      ;
; 17.732 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.228      ;
; 17.732 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.228      ;
; 17.732 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.228      ;
; 17.732 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.228      ;
; 17.732 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.228      ;
; 17.732 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.228      ;
; 17.732 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.027     ; 2.228      ;
; 17.733 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.214      ;
; 17.745 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[15]              ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                 ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.043     ; 2.199      ;
; 17.746 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.206      ;
; 17.747 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.033     ; 2.207      ;
; 17.748 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.040     ; 2.199      ;
; 17.748 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.205      ;
; 17.748 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.205      ;
; 17.748 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.205      ;
; 17.748 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.205      ;
; 17.748 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.205      ;
; 17.748 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]      ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.034     ; 2.205      ;
+--------+----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.390 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.435      ; 2.032      ;
; 48.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 2.005      ;
; 48.446 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.983      ;
; 48.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.966      ;
; 48.471 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 1.946      ;
; 48.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.890      ;
; 48.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.757      ;
; 48.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.734      ;
; 48.715 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.716      ;
; 48.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.599      ;
; 48.863 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.561      ;
; 48.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.529      ;
; 48.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.520      ;
; 48.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                                                                                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.425      ;
; 49.128 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.436      ; 1.295      ;
; 49.183 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.423      ; 1.227      ;
; 49.371 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.063      ;
; 49.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.418      ; 1.009      ;
; 49.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.915      ;
; 49.767 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 0.664      ;
; 49.933 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.495      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.532      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.386      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.284      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.284      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.284      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.284      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.284      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.284      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.284      ;
; 97.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.284      ;
; 97.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.312      ;
; 97.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.294      ;
; 97.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.291      ;
; 97.660 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.291      ;
; 97.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.283      ;
; 97.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.283      ;
; 97.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.283      ;
; 97.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.283      ;
; 97.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.283      ;
; 97.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.283      ;
; 97.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.283      ;
; 97.662 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.283      ;
; 97.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.290      ;
; 97.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.288      ;
; 97.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.284      ;
; 97.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.282      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.281      ;
; 97.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.280      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.270      ;
; 97.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.267      ;
; 97.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.239      ;
; 97.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.239      ;
; 97.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.253      ;
; 97.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.205      ;
; 97.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.205      ;
; 97.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.205      ;
; 97.749 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.205      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.153      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.153      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.153      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.153      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.153      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.145      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.145      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.145      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.145      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.145      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.145      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.145      ;
; 97.771 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 2.145      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.150      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.152      ;
; 97.796 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.152      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                   ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.118 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.441      ;
; 0.144 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.486      ;
; 0.145 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.487      ;
; 0.145 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.487      ;
; 0.146 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.488      ;
; 0.154 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                          ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0     ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.495      ;
; 0.163 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.175 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.499      ;
; 0.177 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.458      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_rw                                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; DE2_115_CAMERA:inst|Sdram_Control:u7|mLENGTH[6]                                                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|OUT_VALID                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; DE2_115_CAMERA:inst|Sdram_Control:u7|mRD_DONE                                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; DE2_115_CAMERA:inst|Sdram_Control:u7|mWR_DONE                                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|ex_read                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|ex_write                                                                                                                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:inst|Sdram_Control:u7|ST[0]                                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|ST[0]                                                                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                                                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|SA[6]                                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|CS_N[0]                                                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Read                                                                                                                                                                 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Read                                                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Write                                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|Write                                                                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                              ; DE2_115_CAMERA:inst|Sdram_Control:u7|BA[0]                                                                                                                                                                ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CKE                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|CKE                                                                                                                                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[7]                                                                                                                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                              ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[20]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[20]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[21]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[16]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[16]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|oe4                                                                                                                                                ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|OE                                                                                                                                                 ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8]  ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8]  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.489      ;
; 0.192 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.490      ;
; 0.193 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[11]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; DE2_115_CAMERA:inst|Sdram_Control:u7|mADDR[15]                                                                                                                                                            ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                      ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; DE2_115_CAMERA:inst|Sdram_Control:u7|CMD[1]                                                                                                                                                               ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|WRITEA                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.197 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.481      ;
; 0.199 ; DE2_115_CAMERA:inst|Sdram_Control:u7|CMD[1]                                                                                                                                                               ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|READA                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.201 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 0.500      ;
; 0.204 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                         ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                             ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.205 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.330      ;
; 0.206 ; DE2_115_CAMERA:inst|Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                        ; DE2_115_CAMERA:inst|Sdram_Control:u7|command:u_command|do_refresh                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.331      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.147 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.475      ;
; 0.150 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.477      ;
; 0.151 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|de2_115_camera_nios2_gen2_0_cpu_ociram_sp_ram_module:de2_115_camera_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.484      ;
; 0.154 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.489      ;
; 0.157 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|de2_115_camera_nios2_gen2_0_cpu_ociram_sp_ram_module:de2_115_camera_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a0~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.490      ;
; 0.157 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.484      ;
; 0.157 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_writedata[2]                                                                                                                                                                                                                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.491      ;
; 0.158 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|de2_115_camera_nios2_gen2_0_cpu_ociram_sp_ram_module:de2_115_camera_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ram_block1a16~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.491      ;
; 0.160 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.488      ;
; 0.163 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                                                                                                                                                                                                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_register_bank_a_module:de2_115_camera_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.486      ;
; 0.164 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_writedata[3]                                                                                                                                                                                                                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.497      ;
; 0.165 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.492      ;
; 0.167 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                                                                                                                                                                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_register_bank_a_module:de2_115_camera_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 0.495      ;
; 0.168 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                                                                                                                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_register_bank_a_module:de2_115_camera_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.494      ;
; 0.172 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|D_iw[30]                                                                                                                                                                                                                                                                                                                                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_register_bank_a_module:de2_115_camera_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.498      ;
; 0.173 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                                                                                                                                                                                                                                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_register_bank_a_module:de2_115_camera_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.496      ;
; 0.178 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|D_iw[25]                                                                                                                                                                                                                                                                                                                                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_register_bank_b_module:de2_115_camera_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.215      ; 0.497      ;
; 0.180 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_sysclk:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_sysclk:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:read_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:read_address_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                           ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                           ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                           ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|count[1]                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                                                  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                           ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                                                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                                                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switch_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                          ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switch_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem:the_de2_115_camera_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg:the_de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg:the_de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][9]                                                                                                                                                                                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][9]                                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                                                                                                                                              ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_0_avalon_lcd_slave_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_w:the_de2_115_camera_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                      ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                         ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|de2_115_camera_jtag_uart_0_scfifo_r:the_de2_115_camera_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[23]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[23]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[22]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[22]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[21]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[21]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[20]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[20]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[19]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[19]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[18]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[18]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[17]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[17]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[16]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[16]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                ; To Node                                                                                                                                                                                                  ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.172 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.453      ;
; 0.175 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.462      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.463      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.314      ;
; 0.184 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.465      ;
; 0.188 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.490      ;
; 0.190 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.315      ;
; 0.193 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.494      ;
; 0.194 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.495      ;
; 0.197 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.498      ;
; 0.200 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.197      ; 0.501      ;
; 0.247 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.372      ;
; 0.251 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.382      ;
; 0.253 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_BLANK                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.380      ;
; 0.256 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.049      ; 0.389      ;
; 0.257 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.048      ; 0.389      ;
; 0.257 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.388      ;
; 0.258 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.047      ; 0.389      ;
; 0.263 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.389      ;
; 0.268 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.394      ;
; 0.268 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.395      ;
; 0.268 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                        ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                        ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.395      ;
; 0.270 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.395      ;
; 0.272 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.398      ;
; 0.275 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.400      ;
; 0.278 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.406      ;
; 0.287 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.413      ;
; 0.291 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.416      ;
; 0.291 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[9]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[9]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[7]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[7]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[11]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[12]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[10]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[11]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[9]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[9]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[7]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[7]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[8]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[8]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[6]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[6]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[8]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[8]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[8]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[6]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[7]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[12]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.421      ;
; 0.294 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[10]                                                                                                                                                         ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.421      ;
; 0.294 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[1]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.421      ;
; 0.295 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[6]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[6]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[3]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.423      ;
; 0.297 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[2]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[5]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[3]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[6]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[7]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[1]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[2]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[5]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[9]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[4]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.427      ;
; 0.300 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[8]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.427      ;
; 0.301 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[4]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.199      ; 0.605      ;
; 0.302 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[0]                                                                                                                                                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.429      ;
; 0.303 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[1]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[1]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[5]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[5]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[1]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[1]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.040      ; 0.429      ;
; 0.305 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[5]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[5]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[4]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[4]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[3]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[3]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[2]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[2]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[4]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[4]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[3]                                                                                                                                                            ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[3]                                                                                                                                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.431      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                                                                    ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                    ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                    ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_3                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_4                    ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_4                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2                    ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.307      ;
; 0.183 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]     ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[0]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.314      ;
; 0.191 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.314      ;
; 0.201 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.202 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.325      ;
; 0.267 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.390      ;
; 0.267 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.390      ;
; 0.291 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.414      ;
; 0.291 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[8]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.418      ;
; 0.292 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[11]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.416      ;
; 0.293 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[9]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.418      ;
; 0.296 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.296 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.419      ;
; 0.297 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[6]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[15]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.421      ;
; 0.298 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[2]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[3]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[5]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[13]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[14]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[31]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[4]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[7]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[10]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[12]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[16]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[22]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[20]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[17]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[18]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[19]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[21]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[27]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[29]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[30]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[25]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[23]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[26]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[28]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.425      ;
; 0.303 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.426      ;
; 0.303 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.426      ;
; 0.304 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[1]                   ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.431      ;
; 0.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.428      ;
; 0.305 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.428      ;
; 0.308 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.431      ;
; 0.345 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_1                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.472      ;
; 0.388 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.515      ;
; 0.395 ; DE2_115_CAMERA:inst|Reset_Delay:u2|Cont[24]                  ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.522      ;
; 0.433 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.557      ;
; 0.433 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.557      ;
; 0.433 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.557      ;
; 0.433 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.557      ;
; 0.433 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.557      ;
; 0.433 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.557      ;
; 0.433 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.557      ;
; 0.433 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.557      ;
; 0.433 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.557      ;
; 0.433 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.557      ;
; 0.433 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.557      ;
; 0.433 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.557      ;
; 0.433 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.557      ;
; 0.435 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.046      ; 0.565      ;
; 0.440 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                               ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.315      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                             ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.320      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.325      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.326      ;
; 0.200 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.330      ;
; 0.204 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.329      ;
; 0.208 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.333      ;
; 0.208 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.333      ;
; 0.220 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.346      ;
; 0.241 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.375      ;
; 0.247 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.372      ;
; 0.253 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.387      ;
; 0.254 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.388      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.383      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.386      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.260 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.389      ;
; 0.262 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                                                                    ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.391      ;
; 0.266 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                                                                                                                ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.394      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.398      ;
; 0.271 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.396      ;
; 0.274 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                                                   ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.399      ;
; 0.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.403      ;
; 0.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.406      ;
; 0.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                                                                                                                                                     ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_wrapper|de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck:the_de2_115_camera_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.406      ;
; 0.278 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.403      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.404      ;
; 0.287 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.414      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.415      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.416      ;
; 0.291 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                                                                                 ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.416      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                                                   ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.986 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.261      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 5.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.274      ;
; 6.022 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.658     ; 2.279      ;
; 6.023 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.644     ; 2.292      ;
; 6.058 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 2.083      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.073      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 2.072      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.073      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.073      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.073      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.073      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.073      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.073      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.073      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 2.072      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.073      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 2.072      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 2.072      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 2.072      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 2.072      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.073      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 2.072      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 2.072      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.073      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 2.072      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.073      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 2.072      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe15a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.799     ; 2.072      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 2.073      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.781     ; 2.090      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.781     ; 2.090      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.781     ; 2.090      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.781     ; 2.090      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 2.088      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 2.088      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.781     ; 2.090      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 2.088      ;
; 6.066 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.783     ; 2.088      ;
+-------+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                                                       ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[0]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.790     ; 2.478      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[1]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.790     ; 2.478      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.790     ; 2.478      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.790     ; 2.478      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.790     ; 2.478      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.790     ; 2.478      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.790     ; 2.478      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.790     ; 2.478      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.790     ; 2.478      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.790     ; 2.478      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[10]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.790     ; 2.478      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[11]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.790     ; 2.478      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|H_Cont[12]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.790     ; 2.478      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_G[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_R[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.818     ; 2.450      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.816     ; 2.452      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.816     ; 2.452      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.816     ; 2.452      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.816     ; 2.452      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.816     ; 2.452      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.816     ; 2.452      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.816     ; 2.452      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_B[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.816     ; 2.452      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[0]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.472      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[1]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.472      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[2]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.472      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[3]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.472      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[4]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.472      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[5]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.472      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[0]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.809     ; 2.459      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[1]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.809     ; 2.459      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[2]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.809     ; 2.459      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[3]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.809     ; 2.459      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[4]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.809     ; 2.459      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[5]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.809     ; 2.459      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[6]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.472      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[7]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.472      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[8]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.472      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaX[9]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.796     ; 2.472      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[6]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.809     ; 2.459      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[7]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.809     ; 2.459      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[8]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.809     ; 2.459      ;
; 15.669 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|vgaY[9]                                                                                                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.809     ; 2.459      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[0]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.806     ; 2.461      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[1]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.806     ; 2.461      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[2]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.806     ; 2.461      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[3]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.806     ; 2.461      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[4]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.806     ; 2.461      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[5]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.806     ; 2.461      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[6]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.806     ; 2.461      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[7]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.806     ; 2.461      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[8]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.806     ; 2.461      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[9]                                                                                                                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.806     ; 2.461      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[10]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.806     ; 2.461      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[11]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.806     ; 2.461      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|V_Cont[12]                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.806     ; 2.461      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oRequest                                                                                                                                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.804     ; 2.463      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.791     ; 2.476      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|mVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.804     ; 2.463      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_BLANK                                                                                                                              ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.791     ; 2.476      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.791     ; 2.476      ;
; 15.670 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2 ; DE2_115_CAMERA:inst|VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.791     ; 2.476      ;
; 15.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.641     ; 2.277      ;
; 15.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.641     ; 2.277      ;
; 15.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.641     ; 2.277      ;
; 15.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.641     ; 2.277      ;
; 15.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.641     ; 2.277      ;
; 15.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.641     ; 2.277      ;
; 15.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.641     ; 2.277      ;
; 15.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.641     ; 2.277      ;
; 15.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.641     ; 2.277      ;
; 15.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.641     ; 2.277      ;
; 15.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.641     ; 2.277      ;
; 15.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.641     ; 2.277      ;
; 15.987 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.641     ; 2.277      ;
; 15.999 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.637     ; 2.269      ;
; 15.999 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.637     ; 2.269      ;
; 15.999 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.637     ; 2.269      ;
; 15.999 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.637     ; 2.269      ;
; 15.999 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.637     ; 2.269      ;
; 15.999 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.637     ; 2.269      ;
; 15.999 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.637     ; 2.269      ;
; 15.999 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.637     ; 2.269      ;
; 15.999 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.637     ; 2.269      ;
; 15.999 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.637     ; 2.269      ;
; 15.999 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -1.637     ; 2.269      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                                                                        ;
+--------+-----------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.389 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.130     ; 3.468      ;
; 16.520 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.001     ; 3.466      ;
; 17.412 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 2.459      ;
; 17.412 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.116     ; 2.459      ;
; 17.413 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 2.452      ;
; 17.413 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.123     ; 2.451      ;
; 17.413 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 2.452      ;
; 17.413 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 2.452      ;
; 17.413 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 2.452      ;
; 17.413 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 2.452      ;
; 17.413 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 2.452      ;
; 17.413 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 2.452      ;
; 17.413 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 2.452      ;
; 17.413 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 2.452      ;
; 17.413 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.122     ; 2.452      ;
; 17.413 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.121     ; 2.453      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 2.445      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 2.445      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 2.445      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.128     ; 2.445      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.134     ; 2.439      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.134     ; 2.439      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.134     ; 2.439      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.134     ; 2.439      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.134     ; 2.439      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.134     ; 2.439      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.134     ; 2.439      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.134     ; 2.439      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.134     ; 2.439      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.134     ; 2.439      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.134     ; 2.439      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.134     ; 2.439      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 2.446      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 2.446      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 2.446      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 2.446      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 2.446      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 2.446      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 2.446      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 2.446      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 2.446      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 2.446      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 2.446      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 2.446      ;
; 17.414 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_2           ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.127     ; 2.446      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.617 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[15] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.328      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.619 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[12] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.042     ; 2.326      ;
; 17.666 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.286      ;
; 17.666 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.286      ;
; 17.666 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.286      ;
; 17.666 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.286      ;
; 17.666 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.286      ;
; 17.666 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.286      ;
; 17.666 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.286      ;
; 17.666 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[6]  ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.035     ; 2.286      ;
+--------+-----------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.844      ;
; 17.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.844      ;
; 17.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.844      ;
; 17.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.844      ;
; 17.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.844      ;
; 17.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.844      ;
; 17.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.844      ;
; 17.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.114      ; 2.844      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.639      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.639      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.639      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.639      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.639      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.639      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.639      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.639      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.069     ; 2.639      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.279 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.070     ; 2.638      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[31]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.641      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.641      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.641      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[29]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[30]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.067     ; 2.640      ;
; 17.280 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.641      ;
; 17.284 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[8]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.648      ;
; 17.284 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.648      ;
; 17.284 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.648      ;
; 17.284 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.648      ;
; 17.284 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.648      ;
; 17.284 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.648      ;
; 17.284 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.648      ;
; 17.285 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.647      ;
; 17.285 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[28]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.647      ;
; 17.285 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.647      ;
; 17.285 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.649      ;
; 17.285 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.649      ;
; 17.285 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.649      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.644      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_logic_op[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.644      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.643      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.643      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_alu_sub                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.644      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_compare_op[0]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.643      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.644      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.649      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.649      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.649      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_compare_op[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.644      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[1]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.650      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[0]                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.650      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.649      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.649      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[0]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.650      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[1]                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.650      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|read_latency_shift_reg[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.650      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.650      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 2.650      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.649      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_cmp_result                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.643      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.649      ;
; 17.286 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.649      ;
; 17.295 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[12]                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 2.631      ;
; 17.295 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[1]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.635      ;
; 17.295 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.635      ;
; 17.295 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.635      ;
; 17.295 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.635      ;
; 17.295 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.635      ;
; 17.295 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 2.635      ;
+--------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 1.145      ;
; 49.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.422      ; 1.145      ;
; 98.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.155      ;
; 98.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.155      ;
; 98.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.155      ;
; 98.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.155      ;
; 98.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.155      ;
; 98.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.155      ;
; 98.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.155      ;
; 98.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.155      ;
; 98.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.155      ;
; 98.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.155      ;
; 98.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 1.155      ;
; 98.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.146      ;
; 98.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.146      ;
; 98.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.146      ;
; 98.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.146      ;
; 98.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.146      ;
; 98.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.146      ;
; 98.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.146      ;
; 98.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.146      ;
; 98.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.146      ;
; 98.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.146      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.145      ;
; 98.780 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.145      ;
; 98.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.136      ;
; 98.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.108      ;
; 98.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.108      ;
; 98.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.108      ;
; 98.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.108      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.090      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.090      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.090      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.090      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.090      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.090      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.090      ;
; 98.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.090      ;
; 98.877 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.045      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.004      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.004      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.004      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.004      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.004      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.004      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.004      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.004      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.004      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.004      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.004      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.004      ;
; 98.916 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 1.004      ;
; 98.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.952      ;
; 98.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.952      ;
; 98.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 0.952      ;
; 99.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.895      ;
; 99.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.895      ;
; 99.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.895      ;
; 99.053 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 0.895      ;
; 99.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.826      ;
; 99.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.826      ;
; 99.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.826      ;
; 99.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.826      ;
; 99.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.826      ;
; 99.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.826      ;
; 99.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.826      ;
; 99.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.826      ;
; 99.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.826      ;
; 99.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.826      ;
; 99.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.737      ;
; 99.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 0.737      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.501  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.628      ;
; 0.501  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.628      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.706      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.706      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.706      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.706      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.706      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.706      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.706      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.706      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.706      ;
; 0.580  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.706      ;
; 0.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.793      ;
; 0.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.793      ;
; 0.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.793      ;
; 0.663  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.793      ;
; 0.707  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.838      ;
; 0.707  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.838      ;
; 0.707  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.047      ; 0.838      ;
; 0.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.870      ;
; 0.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.870      ;
; 0.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.870      ;
; 0.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.870      ;
; 0.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.870      ;
; 0.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.870      ;
; 0.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.870      ;
; 0.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.870      ;
; 0.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.870      ;
; 0.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.870      ;
; 0.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.870      ;
; 0.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.870      ;
; 0.741  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.870      ;
; 0.749  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.881      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.954      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.954      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.954      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.954      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.954      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.954      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.954      ;
; 0.820  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.954      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.830  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.965      ;
; 0.854  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.988      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.990      ;
; 0.856  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.990      ;
; 0.859  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.992      ;
; 0.859  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.992      ;
; 0.859  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.992      ;
; 0.859  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.992      ;
; 0.859  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.992      ;
; 0.859  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.992      ;
; 0.859  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.992      ;
; 0.859  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.992      ;
; 0.859  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.992      ;
; 0.859  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.992      ;
; 0.865  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.998      ;
; 0.865  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.998      ;
; 0.865  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.998      ;
; 0.865  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.998      ;
; 0.865  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.998      ;
; 0.865  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.998      ;
; 0.865  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.998      ;
; 0.865  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.998      ;
; 0.865  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.998      ;
; 0.865  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.998      ;
; 0.865  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.998      ;
; 50.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.541      ; 0.990      ;
; 50.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:de2_115_camera_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.541      ; 0.990      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                                                           ;
+-------+--------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                    ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.569 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.195      ; 0.848      ;
; 0.582 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.195      ; 0.861      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[2] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.849      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 0.741 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|iexposure_adj_delay[3] ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.037      ; 0.862      ;
; 1.114 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.194      ; 1.392      ;
; 1.155 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.194      ; 1.433      ;
; 1.213 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.194      ; 1.491      ;
; 1.214 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.194      ; 1.492      ;
; 1.257 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[18]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.194      ; 1.535      ;
; 1.257 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[19]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.194      ; 1.535      ;
; 1.262 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[23]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.194      ; 1.540      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.273 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[24]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.393      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.314 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[17]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.434      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.372 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[21]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.492      ;
; 1.373 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.493      ;
; 1.373 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.493      ;
; 1.373 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.493      ;
; 1.373 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.493      ;
; 1.373 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.493      ;
; 1.373 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.493      ;
; 1.373 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.493      ;
; 1.373 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.493      ;
; 1.373 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.493      ;
; 1.373 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.493      ;
; 1.373 ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|combo_cnt[16]          ; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.036      ; 1.493      ;
+-------+--------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.372      ;
; 2.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.372      ;
; 2.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.372      ;
; 2.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.372      ;
; 2.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.372      ;
; 2.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.372      ;
; 2.225 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.372      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.369      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[28]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.369      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.369      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.367      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_logic_op[0]                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.367      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_alu_sub                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.367      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.367      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_compare_op[1]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 2.367      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.373      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pixel_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.373      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[0]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.373      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|wait_latency_counter[1]                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.373      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pixel_s1_translator|read_latency_shift_reg[0]                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.373      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.373      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 2.373      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 2.372      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[8]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.369      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.369      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.371      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.371      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 2.371      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.369      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.369      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[6]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.369      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[3]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.369      ;
; 2.226 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.369      ;
; 2.227 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.367      ;
; 2.227 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.367      ;
; 2.227 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|R_compare_op[0]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.367      ;
; 2.227 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_cmp_result                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 2.367      ;
; 2.232 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 2.364      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[31]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.364      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.364      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.364      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[19]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.363      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[20]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.363      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.363      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.364      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.364      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.363      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[29]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.363      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[30]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.364      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.364      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.364      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[18]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.363      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.364      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.363      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.363      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 2.363      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 2.364      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.233 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 2.361      ;
; 2.240 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|de2_115_camera_mm_interconnect_0_cmd_mux_002:cmd_mux_003|packet_in_progress                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.366      ;
; 2.240 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.366      ;
; 2.240 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:read_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.366      ;
; 2.240 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:read_address_s1_translator|wait_latency_counter[0]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.366      ;
; 2.240 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:read_address_s1_translator|wait_latency_counter[1]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.366      ;
; 2.240 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:read_address_s1_translator|read_latency_shift_reg[0]                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.366      ;
; 2.240 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg:the_de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.366      ;
; 2.240 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_nios2_gen2_0:nios2_gen2_0|de2_115_camera_nios2_gen2_0_cpu:cpu|de2_115_camera_nios2_gen2_0_cpu_nios2_oci:the_de2_115_camera_nios2_gen2_0_cpu_nios2_oci|de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg:the_de2_115_camera_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 2.366      ;
; 2.241 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[6]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.359      ;
; 2.241 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[14]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.359      ;
; 2.241 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[7]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.359      ;
; 2.241 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[15]                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.359      ;
; 2.241 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[0]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.359      ;
; 2.241 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[8]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 2.359      ;
; 2.241 ; DE2_115_CAMERA:inst|de2_115_camera:u0|altera_reset_controller:rst_controller|r_sync_rst ; DE2_115_CAMERA:inst|de2_115_camera:u0|de2_115_camera_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:lcd_0_avalon_lcd_slave_cmd_width_adapter|data_reg[2]                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 2.361      ;
+-------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 2.968 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.278     ; 1.874      ;
; 2.968 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.278     ; 1.874      ;
; 2.985 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.293     ; 1.876      ;
; 2.985 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.293     ; 1.876      ;
; 2.985 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.293     ; 1.876      ;
; 2.985 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.293     ; 1.876      ;
; 2.985 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.293     ; 1.876      ;
; 2.985 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.293     ; 1.876      ;
; 2.997 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.277     ; 1.904      ;
; 2.997 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.277     ; 1.904      ;
; 2.997 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.277     ; 1.904      ;
; 2.997 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.277     ; 1.904      ;
; 2.997 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.277     ; 1.904      ;
; 2.997 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.277     ; 1.904      ;
; 2.997 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.277     ; 1.904      ;
; 2.997 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.277     ; 1.904      ;
; 2.997 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.277     ; 1.904      ;
; 2.997 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.277     ; 1.904      ;
; 2.997 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.277     ; 1.904      ;
; 2.997 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.277     ; 1.904      ;
; 2.998 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.279     ; 1.903      ;
; 2.998 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.279     ; 1.903      ;
; 2.998 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.279     ; 1.903      ;
; 2.998 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.279     ; 1.903      ;
; 2.998 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.279     ; 1.903      ;
; 2.998 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.279     ; 1.903      ;
; 2.998 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.279     ; 1.903      ;
; 2.998 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.279     ; 1.903      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.458     ; 1.895      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.458     ; 1.895      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.478     ; 1.876      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.478     ; 1.876      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.474     ; 1.880      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.476     ; 1.878      ;
; 3.183 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.459     ; 1.908      ;
; 3.183 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.459     ; 1.908      ;
; 3.183 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.459     ; 1.908      ;
; 3.183 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.459     ; 1.908      ;
; 3.183 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.459     ; 1.908      ;
; 3.183 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.459     ; 1.908      ;
; 3.183 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.459     ; 1.908      ;
; 3.183 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.459     ; 1.908      ;
; 3.183 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.459     ; 1.908      ;
; 3.183 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.459     ; 1.908      ;
; 3.183 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.459     ; 1.908      ;
; 3.184 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.482     ; 1.886      ;
; 3.184 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.482     ; 1.886      ;
; 3.184 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.465     ; 1.903      ;
; 3.184 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.465     ; 1.903      ;
; 3.184 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.482     ; 1.886      ;
; 3.184 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.465     ; 1.903      ;
; 3.184 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.482     ; 1.886      ;
; 3.184 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.465     ; 1.903      ;
; 3.184 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.465     ; 1.903      ;
; 3.184 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.465     ; 1.903      ;
; 3.205 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.320     ; 2.089      ;
; 3.219 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.324     ; 2.099      ;
; 3.228 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.321     ; 2.097      ;
; 3.228 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.321     ; 2.097      ;
; 3.228 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.321     ; 2.097      ;
; 3.228 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.321     ; 2.097      ;
; 3.228 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.321     ; 2.097      ;
; 3.228 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.321     ; 2.097      ;
; 3.228 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.321     ; 2.097      ;
; 3.228 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.321     ; 2.097      ;
; 3.228 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.321     ; 2.097      ;
; 3.228 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.321     ; 2.097      ;
; 3.228 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.321     ; 2.097      ;
; 3.242 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.325     ; 2.107      ;
; 3.242 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.325     ; 2.107      ;
; 3.242 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.325     ; 2.107      ;
; 3.242 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.325     ; 2.107      ;
; 3.242 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -1.325     ; 2.107      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst|u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                                                                                                                                                  ; Launch Clock ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+
; 2.990 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.284     ; 1.890      ;
; 2.997 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                 ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.295     ; 1.886      ;
; 3.168 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.895      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.896      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.896      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.896      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.896      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.896      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.895      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.896      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.896      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.896      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.896      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.896      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.458     ; 1.895      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.472     ; 1.881      ;
; 3.169 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.459     ; 1.894      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 1.876      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[3] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[6] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[5] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[2] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 1.876      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[0] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 1.876      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 1.876      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.893      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 1.876      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.480     ; 1.874      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 1.876      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 1.876      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 1.876      ;
; 3.170 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.478     ; 1.876      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.906      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.906      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.906      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.906      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.906      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.905      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.454     ; 1.906      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.905      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.905      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.905      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.905      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.905      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.905      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.905      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.905      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.905      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.905      ;
; 3.176 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                               ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.455     ; 1.905      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.888      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[7] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 1.890      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 1.890      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[1] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 1.890      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.888      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.888      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.888      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.888      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.888      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.888      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                  ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.473     ; 1.888      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 1.890      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[4] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 1.890      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.475     ; 1.886      ;
; 3.177 ; DE2_115_CAMERA:inst|Reset_Delay:u2|oRST_0 ; DE2_115_CAMERA:inst|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe15|dffe17a[8] ; CLOCK2_50    ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.471     ; 1.890      ;
+-------+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 101
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.416
Worst Case Available Settling Time: 8.691 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; 1.589  ; 0.118 ; 2.569    ; 0.501   ; 4.682               ;
;  CLOCK2_50                                           ; 14.963 ; 0.180 ; 13.326   ; 0.569   ; 9.272               ;
;  CLOCK3_50                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                            ; 7.729  ; 0.147 ; 14.873   ; 2.225   ; 9.199               ;
;  altera_reserved_tck                                 ; 46.172 ; 0.180 ; 47.902   ; 0.501   ; 49.301              ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 1.589  ; 0.118 ; 2.569    ; 2.990   ; 4.682               ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 3.147  ; 0.172 ; 12.078   ; 2.968   ; 19.681              ;
; Design-wide TNS                                      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  CLOCK3_50                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                            ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_FSPEED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.33e-08 V                   ; 3.11 V              ; -0.0128 V           ; 0.235 V                              ; 0.229 V                              ; 6.79e-10 s                  ; 1.6e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.33e-08 V                  ; 3.11 V             ; -0.0128 V          ; 0.235 V                             ; 0.229 V                             ; 6.79e-10 s                 ; 1.6e-09 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_DACK_N[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_FSPEED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.02e-06 V                   ; 3.09 V              ; -0.00287 V          ; 0.055 V                              ; 0.123 V                              ; 8.59e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.02e-06 V                  ; 3.09 V             ; -0.00287 V         ; 0.055 V                             ; 0.123 V                             ; 8.59e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET0_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PS2_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_FSPEED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SDATA           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EX_IO[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-----------------------------------------------------+-----------------------------------------------------+------------+------------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 1521       ; 0          ; 40       ; 3        ;
; CLOCK_50                                            ; altera_reserved_tck                                 ; false path ; 0          ; 0        ; 0        ;
; CLOCK2_50                                           ; CLOCK2_50                                           ; 3356       ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                 ; CLOCK_50                                            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                            ; CLOCK_50                                            ; 131151     ; 0          ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50                                            ; 8          ; 0          ; 0        ; 0        ;
; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 26         ; 0          ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 22440      ; 0          ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 18         ; 0          ; 0        ; 0        ;
; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 48         ; 0          ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 18         ; 0          ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 1542       ; 10345744   ; 24       ; 1875     ;
+-----------------------------------------------------+-----------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-----------------------------------------------------+-----------------------------------------------------+------------+------------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; 1521       ; 0          ; 40       ; 3        ;
; CLOCK_50                                            ; altera_reserved_tck                                 ; false path ; 0          ; 0        ; 0        ;
; CLOCK2_50                                           ; CLOCK2_50                                           ; 3356       ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                 ; CLOCK_50                                            ; false path ; false path ; 0        ; 0        ;
; CLOCK_50                                            ; CLOCK_50                                            ; 131151     ; 0          ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; CLOCK_50                                            ; 8          ; 0          ; 0        ; 0        ;
; CLOCK2_50                                           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 26         ; 0          ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 22440      ; 0          ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 18         ; 0          ; 0        ; 0        ;
; CLOCK_50                                            ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 48         ; 0          ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 18         ; 0          ; 0        ; 0        ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 1542       ; 10345744   ; 24       ; 1875     ;
+-----------------------------------------------------+-----------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                    ;
+---------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                 ; 69       ; 0        ; 2        ; 0        ;
; CLOCK2_50           ; CLOCK2_50                                           ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                            ; 644      ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 108      ; 0        ; 76       ; 0        ;
+---------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                     ;
+---------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                 ; 69       ; 0        ; 2        ; 0        ;
; CLOCK2_50           ; CLOCK2_50                                           ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                            ; 644      ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50           ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; 108      ; 0        ; 76       ; 0        ;
+---------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 74    ; 74   ;
; Unconstrained Input Port Paths  ; 500   ; 500  ;
; Unconstrained Output Ports      ; 184   ; 184  ;
; Unconstrained Output Port Paths ; 1582  ; 1582 ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+---------------+
; Target                                              ; Clock                                               ; Type      ; Status        ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+---------------+
; CLOCK2_50                                           ; CLOCK2_50                                           ; Base      ; Constrained   ;
; CLOCK3_50                                           ; CLOCK3_50                                           ; Base      ; Constrained   ;
; CLOCK_50                                            ; CLOCK_50                                            ; Base      ; Constrained   ;
; D5M_PIXLCLK                                         ;                                                     ; Base      ; Unconstrained ;
; DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK ;                                                     ; Base      ; Unconstrained ;
; altera_reserved_tck                                 ; altera_reserved_tck                                 ; Base      ; Constrained   ;
; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; inst|u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; inst|u6|altpll_component|auto_generated|pll1|clk[1] ; inst|u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; inst|u6|altpll_component|auto_generated|pll1|clk[2] ; inst|u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained   ;
; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; inst|u6|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained   ;
+-----------------------------------------------------+-----------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; D5M_D[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[8]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[9]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[10]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[11]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_FVAL            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_LVAL            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SDATA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; D5M_RESET_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SDATA           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_XCLKIN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; D5M_D[0]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[1]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[2]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[3]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[4]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[5]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[6]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[7]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[8]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[9]            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[10]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_D[11]           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_FVAL            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_LVAL            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SDATA           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; D5M_RESET_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SCLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_SDATA           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D5M_XCLKIN          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_ADDR[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_BA[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CKE            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CLK            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_CS_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQM[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[0]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[16]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[17]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[18]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[19]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[20]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[21]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[22]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[23]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[24]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[25]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[26]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[27]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[28]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[29]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[30]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[31]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_RAS_N          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_WE_N           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[4]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[5]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[6]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_DATA[7]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_EN              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LCD_RW              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[16]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[17]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_BLANK_N         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[6]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[7]            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Fri Jan 27 18:55:20 2023
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_kd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_jd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'de2_115_camera/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'de2_115_camera/synthesis/submodules/de2_115_camera_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst|u6|altpll_component|auto_generated|pll1|clk[0]} {inst|u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {inst|u6|altpll_component|auto_generated|pll1|clk[1]} {inst|u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst|u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst|u6|altpll_component|auto_generated|pll1|clk[2]} {inst|u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {inst|u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst|u6|altpll_component|auto_generated|pll1|clk[3]} {inst|u6|altpll_component|auto_generated|pll1|clk[3]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:inst|CCD_Capture:u3|Frame_Cont[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.589
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.589               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.147               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     7.729               0.000 CLOCK_50 
    Info (332119):    14.963               0.000 CLOCK2_50 
    Info (332119):    46.172               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 CLOCK_50 
    Info (332119):     0.387               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 2.569
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.569               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.078               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    13.326               0.000 CLOCK2_50 
    Info (332119):    14.873               0.000 CLOCK_50 
    Info (332119):    47.902               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.057               0.000 altera_reserved_tck 
    Info (332119):     1.294               0.000 CLOCK2_50 
    Info (332119):     4.249               0.000 CLOCK_50 
    Info (332119):     5.595               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     5.642               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.687               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.547               0.000 CLOCK_50 
    Info (332119):     9.687               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.686               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    49.557               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 101 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 101
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.416
    Info (332114): Worst Case Available Settling Time: 7.625 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:inst|CCD_Capture:u3|Frame_Cont[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.447               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.795               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     8.682               0.000 CLOCK_50 
    Info (332119):    15.406               0.000 CLOCK2_50 
    Info (332119):    46.541               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.315               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.340               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.353               0.000 CLOCK_50 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 3.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.382               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.923               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    13.987               0.000 CLOCK2_50 
    Info (332119):    15.408               0.000 CLOCK_50 
    Info (332119):    48.204               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.964
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.964               0.000 altera_reserved_tck 
    Info (332119):     1.150               0.000 CLOCK2_50 
    Info (332119):     3.856               0.000 CLOCK_50 
    Info (332119):     4.916               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     4.961               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.682               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.555               0.000 CLOCK_50 
    Info (332119):     9.683               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.681               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    49.489               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 101 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 101
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.416
    Info (332114): Worst Case Available Settling Time: 7.751 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:inst|CCD_Capture:u3|Frame_Cont[1] is being clocked by D5M_PIXLCLK
Warning (332060): Node: DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register DE2_115_CAMERA:inst|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by DE2_115_CAMERA:inst|I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.473               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    11.860               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    12.997               0.000 CLOCK_50 
    Info (332119):    17.505               0.000 CLOCK2_50 
    Info (332119):    48.390               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.118
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.118               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.147               0.000 CLOCK_50 
    Info (332119):     0.172               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.180               0.000 CLOCK2_50 
    Info (332119):     0.180               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 5.986
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.986               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.669               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    16.389               0.000 CLOCK2_50 
    Info (332119):    17.225               0.000 CLOCK_50 
    Info (332119):    49.264               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.501
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.501               0.000 altera_reserved_tck 
    Info (332119):     0.569               0.000 CLOCK2_50 
    Info (332119):     2.225               0.000 CLOCK_50 
    Info (332119):     2.968               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     2.990               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.756               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.199               0.000 CLOCK_50 
    Info (332119):     9.272               0.000 CLOCK2_50 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    19.759               0.000 inst|u6|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    49.301               0.000 altera_reserved_tck 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 101 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 101
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.416
    Info (332114): Worst Case Available Settling Time: 8.691 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4927 megabytes
    Info: Processing ended: Fri Jan 27 18:55:29 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


