# Reduced ARM ISA Core
This is a simplified design for a reduced ISA single cycle ARM core. This project is implemented using Verilog and a simulation tool called Logisim. In addition some of the verilog modules contain test bench modules for testing and verification of the working design. 
