# Component
 - saif_parser
    parser .saif file to python data struct
 - verilog_parser
    parser .v files to python Design(Modules) data struct 

 - Mydesigner 
    FGATE_OPT DESIGNER
    - Read / parse verilog (only netlist) file
    - change netlist Module design 
    - others, check design status, like net/inst/port/...