xpm_cdc.sv,systemverilog,xpm,../../../../../../xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xpm,../../../../../../xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,
fpu_design_fpu_0_0.v,verilog,xil_defaultlib,../../../bd/fpu_design/ip/fpu_design_fpu_0_0/sim/fpu_design_fpu_0_0.v,
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_5,../../../../zed68k.srcs/sources_1/bd/fpu_design/ipshared/276e/simulation/fifo_generator_vlog_beh.v,
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_5,../../../../zed68k.srcs/sources_1/bd/fpu_design/ipshared/276e/hdl/fifo_generator_v13_2_rfs.vhd,
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_5,../../../../zed68k.srcs/sources_1/bd/fpu_design/ipshared/276e/hdl/fifo_generator_v13_2_rfs.v,
fpu_design_fifo_generator_0_0.v,verilog,xil_defaultlib,../../../bd/fpu_design/ip/fpu_design_fifo_generator_0_0/sim/fpu_design_fifo_generator_0_0.v,
util_reduced_logic_v2_0_vl_rfs.v,verilog,util_reduced_logic_v2_0_4,../../../../zed68k.srcs/sources_1/bd/fpu_design/ipshared/4c94/hdl/util_reduced_logic_v2_0_vl_rfs.v,
fpu_design_util_reduced_logic_0_0.v,verilog,xil_defaultlib,../../../bd/fpu_design/ip/fpu_design_util_reduced_logic_0_0/sim/fpu_design_util_reduced_logic_0_0.v,
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_3,../../../../zed68k.srcs/sources_1/bd/fpu_design/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v,
fpu_design_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/fpu_design/ip/fpu_design_xlconcat_0_0/sim/fpu_design_xlconcat_0_0.v,
util_vector_logic_v2_0_vl_rfs.v,verilog,util_vector_logic_v2_0_1,../../../../zed68k.srcs/sources_1/bd/fpu_design/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v,
fpu_design_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/fpu_design/ip/fpu_design_util_vector_logic_0_0/sim/fpu_design_util_vector_logic_0_0.v,
fpu_design.v,verilog,xil_defaultlib,../../../bd/fpu_design/sim/fpu_design.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
