Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Tue Apr 24 22:00:14 2018
| Host             : HP running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : rx_top_level
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.255 |
| Dynamic (W)              | 0.151 |
| Device Static (W)        | 0.104 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 82.1  |
| Junction Temperature (C) | 27.9  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.015 |        3 |       --- |             --- |
| Slice Logic    |     0.047 |     9813 |       --- |             --- |
|   LUT as Logic |     0.040 |     4577 |     17600 |           26.01 |
|   CARRY4       |     0.006 |      767 |      4400 |           17.43 |
|   Register     |     0.001 |     2827 |     35200 |            8.03 |
|   F7/F8 Muxes  |    <0.001 |      215 |     17600 |            1.22 |
|   Others       |     0.000 |      102 |       --- |             --- |
| Signals        |     0.045 |     6108 |       --- |             --- |
| Block RAM      |     0.029 |     11.5 |        60 |           19.17 |
| DSPs           |     0.002 |        2 |        80 |            2.50 |
| I/O            |     0.013 |       81 |       100 |           81.00 |
| Static Power   |     0.104 |          |           |                 |
| Total          |     0.255 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.140 |       0.136 |      0.004 |
| Vccaux    |       1.800 |     0.012 |       0.001 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.007 |       0.006 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------+---------+-----------------+
| Clock   | Domain  | Constraint (ns) |
+---------+---------+-----------------+
| crx_clk | crx_clk |             8.0 |
+---------+---------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| rx_top_level                            |     0.151 |
|   rx_band_pass_filter_0                 |     0.005 |
|     rx_BRAM_16_512_0                    |     0.002 |
|   rx_correlator_0                       |     0.069 |
|     rx_correlation_unit_0               |     0.003 |
|     rx_correlation_unit_1               |     0.002 |
|     rx_correlation_unit_2               |     0.003 |
|     rx_correlation_unit_3               |     0.002 |
|     rx_correlation_unit_4               |     0.003 |
|     rx_correlation_unit_5               |     0.002 |
|     rx_correlation_unit_6               |     0.003 |
|     rx_correlation_unit_7               |     0.002 |
|     rx_correlation_unit_8               |     0.003 |
|     rx_correlation_unit_9               |     0.002 |
|     rx_sequences_bits_feader_0          |     0.011 |
|       rx_BRAM_16_256_binary_sequences_0 |     0.011 |
|   rx_low_pass_filter_0                  |     0.005 |
|     rx_BRAM_16_128_0                    |     0.002 |
|   rx_peak_identification_0              |     0.010 |
|   rx_samples_organizer_0                |     0.048 |
|     rx_BRAM_internal_controller_0       |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_1       |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_10      |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_11      |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_12      |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_13      |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_14      |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_15      |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_16      |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_17      |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_18      |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_19      |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_2       |     0.003 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_3       |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_4       |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_5       |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_6       |     0.003 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_7       |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_8       |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
|     rx_BRAM_internal_controller_9       |     0.002 |
|       rx_BRAM_16_510_filtered_samples_0 |     0.002 |
+-----------------------------------------+-----------+


