D:/repos/verilog/lab_MS/Lab_MS3/testbench/counter_tb.v {1 {vlog -work work -stats=none D:/repos/verilog/lab_MS/Lab_MS3/testbench/counter_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module counter_tb

Top level modules:
	counter_tb

} {} {}}
