$date
	Sat Nov 15 14:46:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fetch $end
$var wire 32 ! pc [31:0] $end
$var wire 32 " instr [31:0] $end
$var reg 1 # clk $end
$var reg 32 $ pc_next [31:0] $end
$var reg 1 % rst $end
$scope module fetch_inst $end
$var wire 1 # clk $end
$var wire 32 & pc [31:0] $end
$var wire 32 ' pc_next [31:0] $end
$var wire 1 % rst $end
$var wire 32 ( instr [31:0] $end
$var reg 32 ) pc_reg [31:0] $end
$scope module imem_inst $end
$var wire 32 * addr [31:0] $end
$var wire 32 + instr [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10100000000000010010011 +
b0 *
b0 )
b10100000000000010010011 (
b0 '
b0 &
1%
b0 $
0#
b10100000000000010010011 "
b0 !
$end
#5000
1#
#10000
0#
0%
#15000
1#
#20000
0#
b100 $
b100 '
#25000
b1010000000000000100010011 "
b1010000000000000100010011 (
b1010000000000000100010011 +
b100 !
b100 &
b100 )
b100 *
1#
#30000
0#
b1000 $
b1000 '
#35000
b1000001000000110110011 "
b1000001000000110110011 (
b1000001000000110110011 +
b1000 !
b1000 &
b1000 )
b1000 *
1#
#40000
0#
b1100 $
b1100 '
#45000
b110010000000000001000010011 "
b110010000000000001000010011 (
b110010000000000001000010011 +
b1100 !
b1100 &
b1100 )
b1100 *
1#
#50000
0#
b10000 $
b10000 '
#55000
bx "
bx (
bx +
b10000 !
b10000 &
b10000 )
b10000 *
1#
#60000
0#
b10100 $
b10100 '
#65000
b10100 !
b10100 &
b10100 )
b10100 *
1#
#70000
0#
b11000 $
b11000 '
#75000
b11000 !
b11000 &
b11000 )
b11000 *
1#
#80000
0#
#85000
1#
#90000
0#
