// Seed: 1466647073
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1
);
  initial begin
    #1;
    disable id_3;
  end
  module_0();
  assign id_4 = 1;
endmodule
module module_2 (
    output supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    output wand id_3
);
  id_5(
      .id_0(1), .id_1(id_2), .id_2(id_0 == (id_1))
  );
  assign id_3 = id_1;
  module_0();
  wire id_6;
endmodule
