Protel Design System Design Rule Check
PCB File : C:\Users\nonwz\Documents\GitHub\Altium-Designs\CPRacing Designs\IMU\TESTBOARD\FSAE_IMU_TESTBOARD\IMU.PcbDoc
Date     : 3/8/2019
Time     : 3:56:53 AM

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=10mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-1(316.673mil,710.63mil) on Bottom Layer And Pad *-2(316.673mil,685.039mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.634mil < 10mil) Between Pad *-1(594.942mil,270mil) on Bottom Layer And Pad *-2(594.942mil,240.157mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.634mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad *-1(594.942mil,270mil) on Bottom Layer And Pad *-28(575.257mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-11(496.517mil,151.181mil) on Bottom Layer And Pad *-12(476.832mil,151.181mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.941mil < 10mil) Between Pad *-12(476.832mil,151.181mil) on Bottom Layer And Via (492.126mil,200.787mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.941mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-14(437.462mil,151.181mil) on Bottom Layer And Pad *-15(417.777mil,151.181mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.713mil < 10mil) Between Pad *-15(417.777mil,151.181mil) on Bottom Layer And Pad *-16(417.777mil,181.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.713mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-17(417.777mil,200.787mil) on Bottom Layer And Pad *-18(417.777mil,220.472mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-18(417.777mil,220.472mil) on Bottom Layer And Pad *-19(417.777mil,240.157mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.634mil < 10mil) Between Pad *-2(594.942mil,240.157mil) on Bottom Layer And Pad *-28(575.257mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.634mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-2(594.942mil,240.157mil) on Bottom Layer And Pad *-3(594.942mil,220.472mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-20(417.777mil,270mil) on Bottom Layer And Pad *-21(437.462mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-22(457.147mil,270mil) on Bottom Layer And Pad *-23(476.832mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-23(476.832mil,270mil) on Bottom Layer And Pad *-24(496.517mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-25(516.202mil,270mil) on Bottom Layer And Pad *-26(535.887mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-26(535.887mil,270mil) on Bottom Layer And Pad *-27(555.572mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.644mil < 10mil) Between Pad *-3(316.673mil,659.449mil) on Bottom Layer And Via (356.724mil,676.478mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [9.644mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.842mil < 10mil) Between Pad *-4(247.382mil,659.449mil) on Bottom Layer And Pad *-5(247.382mil,685.039mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-4(594.942mil,200.787mil) on Bottom Layer And Pad *-5(594.942mil,181.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-5(247.382mil,685.039mil) on Bottom Layer And Pad *-6(247.382mil,710.63mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.713mil < 10mil) Between Pad *-5(594.942mil,181.102mil) on Bottom Layer And Pad *-6(594.942mil,151.181mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.713mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad *-8(555.572mil,151.181mil) on Bottom Layer And Pad *-9(535.887mil,151.181mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C11-1(73.937mil,1414.537mil) on Top Layer And Pad C11-2(73.937mil,1361.388mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C12-1(669.291mil,1591.585mil) on Top Layer And Pad C12-2(669.291mil,1538.435mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C17-1(197.018mil,649.606mil) on Bottom Layer And Pad C17-2(197.018mil,684.252mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C23-1(1035.433mil,1009.124mil) on Top Layer And Pad C23-2(1035.433mil,1062.274mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C24-1(297.345mil,937.992mil) on Top Layer And Pad C24-2(297.345mil,991.142mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad C5-1(368.378mil,937.992mil) on Top Layer And Pad C5-2(368.378mil,991.142mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad C6-1(1197.744mil,1695.957mil) on Top Layer And Pad C6-2(1235.327mil,1658.374mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.024mil < 10mil) Between Pad C9-1(683.583mil,1218.386mil) on Bottom Layer And Pad C9-2(648.937mil,1218.386mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.024mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.289mil < 10mil) Between Pad D3-1(443.937mil,1434.341mil) on Top Layer And Via (442.913mil,1476.378mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.289mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.009mil < 10mil) Between Pad F1-1(145.581mil,1674.213mil) on Multi-Layer And Via (206.693mil,1712.598mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.009mil] / [Bottom Solder] Mask Sliver [9.009mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.968mil < 10mil) Between Pad F1-1(145.581mil,1674.213mil) on Multi-Layer And Via (88.583mil,1712.598mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.968mil] / [Bottom Solder] Mask Sliver [4.968mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.204mil < 10mil) Between Pad P1-5(1100.573mil,1664.522mil) on Top Layer And Via (1045.33mil,1610.236mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.204mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.851mil < 10mil) Between Pad P1-6(992.001mil,1555.95mil) on Top Layer And Via (1045.33mil,1610.236mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.851mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R16-1(754.528mil,1466.417mil) on Top Layer And Pad R16-2(703.346mil,1466.417mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R17-1(636.25mil,1466.417mil) on Top Layer And Pad R17-2(585.069mil,1466.417mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R18-1(378.937mil,1594.537mil) on Top Layer And Pad R18-2(378.937mil,1543.356mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R19-1(330.711mil,594.488mil) on Bottom Layer And Pad R19-2(375.986mil,594.488mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R20-1(398.968mil,710.681mil) on Bottom Layer And Pad R20-2(398.968mil,665.405mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.433mil < 10mil) Between Pad R20-2(398.968mil,665.405mil) on Bottom Layer And Via (356.724mil,676.478mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.433mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.512mil < 10mil) Between Pad R20-2(398.968mil,665.405mil) on Bottom Layer And Via (398.968mil,710.681mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.512mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R21-1(247.897mil,778.304mil) on Bottom Layer And Pad R21-2(293.173mil,778.304mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.512mil < 10mil) Between Pad R21-2(293.173mil,778.304mil) on Bottom Layer And Via (247.897mil,778.304mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.512mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad R22-1(186.706mil,779.528mil) on Bottom Layer And Pad R22-2(186.706mil,824.803mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.257mil < 10mil) Between Pad R22-2(186.706mil,824.803mil) on Bottom Layer And Via (147.638mil,826.771mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [4.257mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R4-1(1137.795mil,1419.37mil) on Top Layer And Pad R4-2(1188.976mil,1419.37mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.716mil < 10mil) Between Pad R5-1(921.892mil,1712.527mil) on Top Layer And Pad R5-2(958.083mil,1748.717mil) on Top Layer [Top Solder] Mask Sliver [9.716mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.088mil < 10mil) Between Pad U2-48(951.756mil,1166.604mil) on Top Layer And Via (1003.937mil,1181.102mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.088mil]
Rule Violations :49

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (4.629mil < 10mil) Between Arc (1220.001mil,1642.529mil) on Top Overlay And Pad C6-2(1235.327mil,1658.374mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.629mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.87mil < 10mil) Between Arc (612.029mil,288.504mil) on Bottom Overlay And Pad *-1(594.942mil,270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad *-1(316.673mil,710.63mil) on Bottom Layer And Track (312.736mil,732.284mil)(323.366mil,732.284mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.893mil < 10mil) Between Pad *-3(316.673mil,659.449mil) on Bottom Layer And Track (312.736mil,637.795mil)(323.366mil,637.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad *-4(247.382mil,659.449mil) on Bottom Layer And Track (240.689mil,637.795mil)(251.319mil,637.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad *-6(247.382mil,710.63mil) on Bottom Layer And Track (240.689mil,732.284mil)(251.319mil,732.284mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-1(673.228mil,307.254mil) on Bottom Layer And Track (645.669mil,225.561mil)(645.669mil,335.797mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-1(673.228mil,307.254mil) on Bottom Layer And Track (645.669mil,280.679mil)(700.787mil,280.679mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(673.228mil,307.254mil) on Bottom Layer And Track (645.669mil,335.797mil)(657.48mil,335.797mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(673.228mil,307.254mil) on Bottom Layer And Track (688.976mil,335.797mil)(700.787mil,335.797mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-1(673.228mil,307.254mil) on Bottom Layer And Track (700.787mil,225.561mil)(700.787mil,335.797mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-2(673.228mil,254.105mil) on Bottom Layer And Track (645.669mil,225.561mil)(645.669mil,335.797mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(673.228mil,254.105mil) on Bottom Layer And Track (645.669mil,225.561mil)(657.48mil,225.561mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C10-2(673.228mil,254.105mil) on Bottom Layer And Track (645.669mil,280.679mil)(700.787mil,280.679mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(673.228mil,254.105mil) on Bottom Layer And Track (688.976mil,225.561mil)(700.787mil,225.561mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C10-2(673.228mil,254.105mil) on Bottom Layer And Track (700.787mil,225.561mil)(700.787mil,335.797mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(976.378mil,854.331mil) on Bottom Layer And Track (1004.921mil,826.772mil)(1004.921mil,838.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(976.378mil,854.331mil) on Bottom Layer And Track (1004.921mil,870.079mil)(1004.921mil,881.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-1(976.378mil,854.331mil) on Bottom Layer And Track (894.685mil,826.772mil)(1004.921mil,826.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-1(976.378mil,854.331mil) on Bottom Layer And Track (894.685mil,881.89mil)(1004.921mil,881.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-1(976.378mil,854.331mil) on Bottom Layer And Track (949.803mil,826.772mil)(949.803mil,881.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(73.937mil,1414.537mil) on Top Layer And Track (101.496mil,1332.844mil)(101.496mil,1443.081mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-1(73.937mil,1414.537mil) on Top Layer And Track (46.378mil,1332.844mil)(46.378mil,1443.081mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-1(73.937mil,1414.537mil) on Top Layer And Track (46.378mil,1387.963mil)(101.496mil,1387.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(73.937mil,1414.537mil) on Top Layer And Track (46.378mil,1443.081mil)(58.189mil,1443.081mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(73.937mil,1414.537mil) on Top Layer And Track (89.685mil,1443.081mil)(101.496mil,1443.081mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.486mil < 10mil) Between Pad C11-2(73.937mil,1361.388mil) on Top Layer And Text "TEST_CANRX1" (141.732mil,939.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.486mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(73.937mil,1361.388mil) on Top Layer And Track (101.496mil,1332.844mil)(101.496mil,1443.081mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C11-2(73.937mil,1361.388mil) on Top Layer And Track (46.378mil,1332.844mil)(46.378mil,1443.081mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(73.937mil,1361.388mil) on Top Layer And Track (46.378mil,1332.844mil)(58.189mil,1332.844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C11-2(73.937mil,1361.388mil) on Top Layer And Track (46.378mil,1387.963mil)(101.496mil,1387.963mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(73.937mil,1361.388mil) on Top Layer And Track (89.685mil,1332.844mil)(101.496mil,1332.844mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-2(923.228mil,854.331mil) on Bottom Layer And Track (894.685mil,826.772mil)(1004.921mil,826.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(923.228mil,854.331mil) on Bottom Layer And Track (894.685mil,826.772mil)(894.685mil,838.583mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(923.228mil,854.331mil) on Bottom Layer And Track (894.685mil,870.079mil)(894.685mil,881.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C1-2(923.228mil,854.331mil) on Bottom Layer And Track (894.685mil,881.89mil)(1004.921mil,881.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C1-2(923.228mil,854.331mil) on Bottom Layer And Track (949.803mil,826.772mil)(949.803mil,881.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-1(669.291mil,1591.585mil) on Top Layer And Track (641.732mil,1509.892mil)(641.732mil,1620.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-1(669.291mil,1591.585mil) on Top Layer And Track (641.732mil,1565.01mil)(696.85mil,1565.01mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(669.291mil,1591.585mil) on Top Layer And Track (641.732mil,1620.128mil)(653.543mil,1620.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-1(669.291mil,1591.585mil) on Top Layer And Track (685.039mil,1620.128mil)(696.85mil,1620.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-1(669.291mil,1591.585mil) on Top Layer And Track (696.85mil,1509.892mil)(696.85mil,1620.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-2(669.291mil,1538.435mil) on Top Layer And Track (641.732mil,1509.892mil)(641.732mil,1620.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(669.291mil,1538.435mil) on Top Layer And Track (641.732mil,1509.892mil)(653.543mil,1509.892mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C12-2(669.291mil,1538.435mil) on Top Layer And Track (641.732mil,1565.01mil)(696.85mil,1565.01mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C12-2(669.291mil,1538.435mil) on Top Layer And Track (685.039mil,1509.892mil)(696.85mil,1509.892mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C12-2(669.291mil,1538.435mil) on Top Layer And Track (696.85mil,1509.892mil)(696.85mil,1620.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(519.685mil,336.782mil) on Bottom Layer And Track (491.142mil,309.223mil)(491.142mil,321.034mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-1(519.685mil,336.782mil) on Bottom Layer And Track (491.142mil,309.223mil)(601.378mil,309.223mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-1(519.685mil,336.782mil) on Bottom Layer And Track (491.142mil,352.53mil)(491.142mil,364.341mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-1(519.685mil,336.782mil) on Bottom Layer And Track (491.142mil,364.341mil)(601.378mil,364.341mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-1(519.685mil,336.782mil) on Bottom Layer And Track (546.26mil,309.223mil)(546.26mil,364.341mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-2(572.835mil,336.782mil) on Bottom Layer And Track (491.142mil,309.223mil)(601.378mil,309.223mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C13-2(572.835mil,336.782mil) on Bottom Layer And Track (491.142mil,364.341mil)(601.378mil,364.341mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C13-2(572.835mil,336.782mil) on Bottom Layer And Track (546.26mil,309.223mil)(546.26mil,364.341mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(572.835mil,336.782mil) on Bottom Layer And Track (601.378mil,309.223mil)(601.378mil,321.034mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C13-2(572.835mil,336.782mil) on Bottom Layer And Track (601.378mil,352.53mil)(601.378mil,364.341mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(519.685mil,409.616mil) on Bottom Layer And Track (491.142mil,382.057mil)(491.142mil,393.868mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(519.685mil,409.616mil) on Bottom Layer And Track (491.142mil,382.057mil)(601.378mil,382.057mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-1(519.685mil,409.616mil) on Bottom Layer And Track (491.142mil,425.364mil)(491.142mil,437.175mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-1(519.685mil,409.616mil) on Bottom Layer And Track (491.142mil,437.175mil)(601.378mil,437.175mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-1(519.685mil,409.616mil) on Bottom Layer And Track (546.26mil,382.057mil)(546.26mil,437.175mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(572.835mil,409.616mil) on Bottom Layer And Track (491.142mil,382.057mil)(601.378mil,382.057mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C14-2(572.835mil,409.616mil) on Bottom Layer And Track (491.142mil,437.175mil)(601.378mil,437.175mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C14-2(572.835mil,409.616mil) on Bottom Layer And Track (546.26mil,382.057mil)(546.26mil,437.175mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(572.835mil,409.616mil) on Bottom Layer And Track (601.378mil,382.057mil)(601.378mil,393.868mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C14-2(572.835mil,409.616mil) on Bottom Layer And Track (601.378mil,425.364mil)(601.378mil,437.175mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-1(544.319mil,74.803mil) on Bottom Layer And Track (462.626mil,102.362mil)(572.862mil,102.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-1(544.319mil,74.803mil) on Bottom Layer And Track (462.626mil,47.244mil)(572.862mil,47.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-1(544.319mil,74.803mil) on Bottom Layer And Track (517.744mil,47.244mil)(517.744mil,102.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(544.319mil,74.803mil) on Bottom Layer And Track (572.862mil,47.244mil)(572.862mil,59.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-1(544.319mil,74.803mil) on Bottom Layer And Track (572.862mil,90.551mil)(572.862mil,102.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-2(491.169mil,74.803mil) on Bottom Layer And Track (462.626mil,102.362mil)(572.862mil,102.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(491.169mil,74.803mil) on Bottom Layer And Track (462.626mil,47.244mil)(462.626mil,59.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C15-2(491.169mil,74.803mil) on Bottom Layer And Track (462.626mil,47.244mil)(572.862mil,47.244mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C15-2(491.169mil,74.803mil) on Bottom Layer And Track (462.626mil,90.551mil)(462.626mil,102.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C15-2(491.169mil,74.803mil) on Bottom Layer And Track (517.744mil,47.244mil)(517.744mil,102.362mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-1(133.858mil,643.547mil) on Bottom Layer And Track (106.299mil,615.003mil)(106.299mil,725.24mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(133.858mil,643.547mil) on Bottom Layer And Track (106.299mil,615.003mil)(118.11mil,615.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-1(133.858mil,643.547mil) on Bottom Layer And Track (106.299mil,670.121mil)(161.417mil,670.121mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-1(133.858mil,643.547mil) on Bottom Layer And Track (149.606mil,615.003mil)(161.417mil,615.003mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-1(133.858mil,643.547mil) on Bottom Layer And Track (161.417mil,615.003mil)(161.417mil,725.24mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-2(133.858mil,696.696mil) on Bottom Layer And Track (106.299mil,615.003mil)(106.299mil,725.24mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C16-2(133.858mil,696.696mil) on Bottom Layer And Track (106.299mil,670.121mil)(161.417mil,670.121mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(133.858mil,696.696mil) on Bottom Layer And Track (106.299mil,725.24mil)(118.11mil,725.24mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C16-2(133.858mil,696.696mil) on Bottom Layer And Track (149.606mil,725.24mil)(161.417mil,725.24mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C16-2(133.858mil,696.696mil) on Bottom Layer And Track (161.417mil,615.003mil)(161.417mil,725.24mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C17-1(197.018mil,649.606mil) on Bottom Layer And Track (177.333mil,627.559mil)(177.333mil,706.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C17-1(197.018mil,649.606mil) on Bottom Layer And Track (177.333mil,627.559mil)(185.207mil,627.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C17-1(197.018mil,649.606mil) on Bottom Layer And Track (208.829mil,627.559mil)(216.703mil,627.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C17-1(197.018mil,649.606mil) on Bottom Layer And Track (216.703mil,627.559mil)(216.703mil,706.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C17-2(197.018mil,684.252mil) on Bottom Layer And Track (177.333mil,627.559mil)(177.333mil,706.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C17-2(197.018mil,684.252mil) on Bottom Layer And Track (177.333mil,706.299mil)(185.207mil,706.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C17-2(197.018mil,684.252mil) on Bottom Layer And Track (208.829mil,706.299mil)(216.703mil,706.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C17-2(197.018mil,684.252mil) on Bottom Layer And Track (216.703mil,627.559mil)(216.703mil,706.299mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(944.882mil,952.756mil) on Bottom Layer And Track (846.457mil,917.323mil)(980.315mil,917.323mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-1(944.882mil,952.756mil) on Bottom Layer And Track (846.457mil,988.189mil)(980.315mil,988.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C2-1(944.882mil,952.756mil) on Bottom Layer And Track (913.386mil,917.323mil)(913.386mil,988.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C2-1(944.882mil,952.756mil) on Bottom Layer And Track (980.315mil,917.323mil)(980.315mil,933.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C2-1(944.882mil,952.756mil) on Bottom Layer And Track (980.315mil,972.441mil)(980.315mil,988.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C2-2(881.89mil,952.756mil) on Bottom Layer And Track (846.457mil,917.323mil)(846.457mil,933.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(881.89mil,952.756mil) on Bottom Layer And Track (846.457mil,917.323mil)(980.315mil,917.323mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C2-2(881.89mil,952.756mil) on Bottom Layer And Track (846.457mil,972.441mil)(846.457mil,988.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C2-2(881.89mil,952.756mil) on Bottom Layer And Track (846.457mil,988.189mil)(980.315mil,988.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C2-2(881.89mil,952.756mil) on Bottom Layer And Track (913.386mil,917.323mil)(913.386mil,988.189mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-1(1035.433mil,1009.124mil) on Top Layer And Track (1007.874mil,1035.699mil)(1062.992mil,1035.699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-1(1035.433mil,1009.124mil) on Top Layer And Track (1007.874mil,980.581mil)(1007.874mil,1090.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(1035.433mil,1009.124mil) on Top Layer And Track (1007.874mil,980.581mil)(1019.685mil,980.581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-1(1035.433mil,1009.124mil) on Top Layer And Track (1051.181mil,980.581mil)(1062.992mil,980.581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-1(1035.433mil,1009.124mil) on Top Layer And Track (1062.992mil,980.581mil)(1062.992mil,1090.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C23-2(1035.433mil,1062.274mil) on Top Layer And Track (1007.874mil,1035.699mil)(1062.992mil,1035.699mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(1035.433mil,1062.274mil) on Top Layer And Track (1007.874mil,1090.817mil)(1019.685mil,1090.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-2(1035.433mil,1062.274mil) on Top Layer And Track (1007.874mil,980.581mil)(1007.874mil,1090.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C23-2(1035.433mil,1062.274mil) on Top Layer And Track (1051.181mil,1090.817mil)(1062.992mil,1090.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C23-2(1035.433mil,1062.274mil) on Top Layer And Track (1062.992mil,980.581mil)(1062.992mil,1090.817mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-1(297.345mil,937.992mil) on Top Layer And Text "TEST_CANTX1" (307.087mil,939.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-1(297.345mil,937.992mil) on Top Layer And Track (269.786mil,909.449mil)(269.786mil,1019.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(297.345mil,937.992mil) on Top Layer And Track (269.786mil,909.449mil)(281.597mil,909.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-1(297.345mil,937.992mil) on Top Layer And Track (269.786mil,964.567mil)(324.904mil,964.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-1(297.345mil,937.992mil) on Top Layer And Track (313.093mil,909.449mil)(324.904mil,909.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-1(297.345mil,937.992mil) on Top Layer And Track (324.904mil,909.449mil)(324.904mil,1019.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C24-2(297.345mil,991.142mil) on Top Layer And Text "TEST_CANTX1" (307.087mil,939.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(297.345mil,991.142mil) on Top Layer And Track (269.786mil,1019.685mil)(281.597mil,1019.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-2(297.345mil,991.142mil) on Top Layer And Track (269.786mil,909.449mil)(269.786mil,1019.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C24-2(297.345mil,991.142mil) on Top Layer And Track (269.786mil,964.567mil)(324.904mil,964.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C24-2(297.345mil,991.142mil) on Top Layer And Track (313.093mil,1019.685mil)(324.904mil,1019.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C24-2(297.345mil,991.142mil) on Top Layer And Track (324.904mil,909.449mil)(324.904mil,1019.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(944.882mil,1043.307mil) on Bottom Layer And Track (846.457mil,1007.874mil)(980.315mil,1007.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-1(944.882mil,1043.307mil) on Bottom Layer And Track (846.457mil,1078.74mil)(980.315mil,1078.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C3-1(944.882mil,1043.307mil) on Bottom Layer And Track (913.386mil,1007.874mil)(913.386mil,1078.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C3-1(944.882mil,1043.307mil) on Bottom Layer And Track (980.315mil,1007.874mil)(980.315mil,1023.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C3-1(944.882mil,1043.307mil) on Bottom Layer And Track (980.315mil,1062.992mil)(980.315mil,1078.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C3-2(881.89mil,1043.307mil) on Bottom Layer And Track (846.457mil,1007.874mil)(846.457mil,1023.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(881.89mil,1043.307mil) on Bottom Layer And Track (846.457mil,1007.874mil)(980.315mil,1007.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad C3-2(881.89mil,1043.307mil) on Bottom Layer And Track (846.457mil,1062.992mil)(846.457mil,1078.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C3-2(881.89mil,1043.307mil) on Bottom Layer And Track (846.457mil,1078.74mil)(980.315mil,1078.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.953mil < 10mil) Between Pad C3-2(881.89mil,1043.307mil) on Bottom Layer And Track (913.386mil,1007.874mil)(913.386mil,1078.74mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.953mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C4-1(1015.729mil,649.449mil) on Bottom Layer And Track (1027.54mil,627.402mil)(1035.414mil,627.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C4-1(1015.729mil,649.449mil) on Bottom Layer And Track (1035.414mil,627.402mil)(1035.414mil,706.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C4-1(1015.729mil,649.449mil) on Bottom Layer And Track (996.044mil,627.402mil)(1003.918mil,627.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C4-1(1015.729mil,649.449mil) on Bottom Layer And Track (996.044mil,627.402mil)(996.044mil,706.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C4-2(1015.729mil,684.095mil) on Bottom Layer And Track (1027.54mil,706.142mil)(1035.414mil,706.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C4-2(1015.729mil,684.095mil) on Bottom Layer And Track (1035.414mil,627.402mil)(1035.414mil,706.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C4-2(1015.729mil,684.095mil) on Bottom Layer And Track (996.044mil,627.402mil)(996.044mil,706.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C4-2(1015.729mil,684.095mil) on Bottom Layer And Track (996.044mil,706.142mil)(1003.918mil,706.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-1(368.378mil,937.992mil) on Top Layer And Track (340.819mil,909.449mil)(340.819mil,1019.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(368.378mil,937.992mil) on Top Layer And Track (340.819mil,909.449mil)(352.63mil,909.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-1(368.378mil,937.992mil) on Top Layer And Track (340.819mil,964.567mil)(395.938mil,964.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(368.378mil,937.992mil) on Top Layer And Track (384.126mil,909.449mil)(395.938mil,909.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-1(368.378mil,937.992mil) on Top Layer And Track (395.938mil,909.449mil)(395.938mil,1019.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(368.378mil,991.142mil) on Top Layer And Track (340.819mil,1019.685mil)(352.63mil,1019.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-2(368.378mil,991.142mil) on Top Layer And Track (340.819mil,909.449mil)(340.819mil,1019.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C5-2(368.378mil,991.142mil) on Top Layer And Track (340.819mil,964.567mil)(395.938mil,964.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(368.378mil,991.142mil) on Top Layer And Track (384.126mil,1019.685mil)(395.938mil,1019.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C5-2(368.378mil,991.142mil) on Top Layer And Track (395.938mil,909.449mil)(395.938mil,1019.685mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(1197.744mil,1695.957mil) on Top Layer And Track (1158.074mil,1696.653mil)(1166.426mil,1705.004mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(1197.744mil,1695.957mil) on Top Layer And Track (1158.074mil,1696.653mil)(1236.023mil,1618.704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(1197.744mil,1695.957mil) on Top Layer And Track (1188.697mil,1727.275mil)(1197.048mil,1735.627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-1(1197.744mil,1695.957mil) on Top Layer And Track (1197.048mil,1657.678mil)(1236.023mil,1696.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-1(1197.744mil,1695.957mil) on Top Layer And Track (1197.048mil,1735.627mil)(1274.997mil,1657.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-2(1235.327mil,1658.374mil) on Top Layer And Track (1158.074mil,1696.653mil)(1236.023mil,1618.704mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C6-2(1235.327mil,1658.374mil) on Top Layer And Track (1197.048mil,1657.678mil)(1236.023mil,1696.653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C6-2(1235.327mil,1658.374mil) on Top Layer And Track (1197.048mil,1735.627mil)(1274.997mil,1657.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(1235.327mil,1658.374mil) on Top Layer And Track (1236.023mil,1618.704mil)(1244.374mil,1627.055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(1235.327mil,1658.374mil) on Top Layer And Track (1266.645mil,1649.326mil)(1274.997mil,1657.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(715mil,638.622mil) on Bottom Layer And Track (687.441mil,610.079mil)(687.441mil,720.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(715mil,638.622mil) on Bottom Layer And Track (687.441mil,610.079mil)(699.252mil,610.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-1(715mil,638.622mil) on Bottom Layer And Track (687.441mil,665.197mil)(742.559mil,665.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(715mil,638.622mil) on Bottom Layer And Track (730.748mil,610.079mil)(742.559mil,610.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-1(715mil,638.622mil) on Bottom Layer And Track (742.559mil,610.079mil)(742.559mil,720.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(715mil,691.772mil) on Bottom Layer And Track (687.441mil,610.079mil)(687.441mil,720.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad C7-2(715mil,691.772mil) on Bottom Layer And Track (687.441mil,665.197mil)(742.559mil,665.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(715mil,691.772mil) on Bottom Layer And Track (687.441mil,720.315mil)(699.252mil,720.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(715mil,691.772mil) on Bottom Layer And Track (730.748mil,720.315mil)(742.559mil,720.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad C7-2(715mil,691.772mil) on Bottom Layer And Track (742.559mil,610.079mil)(742.559mil,720.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C8-1(352.608mil,1138.386mil) on Bottom Layer And Track (332.923mil,1116.339mil)(332.923mil,1195.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C8-1(352.608mil,1138.386mil) on Bottom Layer And Track (332.923mil,1116.339mil)(340.797mil,1116.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C8-1(352.608mil,1138.386mil) on Bottom Layer And Track (364.419mil,1116.339mil)(372.293mil,1116.339mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C8-1(352.608mil,1138.386mil) on Bottom Layer And Track (372.293mil,1116.339mil)(372.293mil,1195.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C8-2(352.608mil,1173.032mil) on Bottom Layer And Track (332.923mil,1116.339mil)(332.923mil,1195.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C8-2(352.608mil,1173.032mil) on Bottom Layer And Track (332.923mil,1195.079mil)(340.797mil,1195.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C8-2(352.608mil,1173.032mil) on Bottom Layer And Track (364.419mil,1195.079mil)(372.293mil,1195.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C8-2(352.608mil,1173.032mil) on Bottom Layer And Track (372.293mil,1116.339mil)(372.293mil,1195.079mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C9-1(683.583mil,1218.386mil) on Bottom Layer And Track (626.89mil,1198.701mil)(705.63mil,1198.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C9-1(683.583mil,1218.386mil) on Bottom Layer And Track (626.89mil,1238.071mil)(705.63mil,1238.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C9-1(683.583mil,1218.386mil) on Bottom Layer And Track (705.63mil,1198.701mil)(705.63mil,1206.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C9-1(683.583mil,1218.386mil) on Bottom Layer And Track (705.63mil,1230.197mil)(705.63mil,1238.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C9-2(648.937mil,1218.386mil) on Bottom Layer And Track (626.89mil,1198.701mil)(626.89mil,1206.575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C9-2(648.937mil,1218.386mil) on Bottom Layer And Track (626.89mil,1198.701mil)(705.63mil,1198.701mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.284mil < 10mil) Between Pad C9-2(648.937mil,1218.386mil) on Bottom Layer And Track (626.89mil,1230.197mil)(626.89mil,1238.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.134mil < 10mil) Between Pad C9-2(648.937mil,1218.386mil) on Bottom Layer And Track (626.89mil,1238.071mil)(705.63mil,1238.071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F1-2(145.581mil,1215.551mil) on Multi-Layer And Text "TEST_CANRX1" (141.732mil,939.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad N1-1(1056.975mil,763.779mil) on Bottom Layer And Text "LDO1" (1108.167mil,755.905mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad N1-1(1056.975mil,763.779mil) on Bottom Layer And Track (1028.432mil,732.283mil)(1028.432mil,740.158mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad N1-1(1056.975mil,763.779mil) on Bottom Layer And Track (1028.432mil,732.283mil)(1146.542mil,732.283mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad N1-1(1056.975mil,763.779mil) on Bottom Layer And Track (1028.432mil,787.402mil)(1028.432mil,795.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad N1-1(1056.975mil,763.779mil) on Bottom Layer And Track (1028.432mil,795.276mil)(1146.542mil,795.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.38mil < 10mil) Between Pad N1-2(1117.999mil,763.779mil) on Bottom Layer And Text "Design by: Non Wajanakunakorn" (1178.813mil,1842.52mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.38mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad N1-2(1117.999mil,763.779mil) on Bottom Layer And Text "LDO1" (1108.167mil,755.905mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad N1-2(1117.999mil,763.779mil) on Bottom Layer And Track (1028.432mil,732.283mil)(1146.542mil,732.283mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Pad N1-2(1117.999mil,763.779mil) on Bottom Layer And Track (1028.432mil,795.276mil)(1146.542mil,795.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad N1-2(1117.999mil,763.779mil) on Bottom Layer And Track (1146.542mil,732.283mil)(1146.542mil,740.158mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad N1-2(1117.999mil,763.779mil) on Bottom Layer And Track (1146.542mil,787.402mil)(1146.542mil,795.276mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad PNP1-1(528.937mil,873.583mil) on Bottom Layer And Track (556.496mil,851.929mil)(595.866mil,851.929mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Pad PNP1-2(528.937mil,948.386mil) on Bottom Layer And Track (556.496mil,970.039mil)(595.866mil,970.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.366mil < 10mil) Between Pad Q1-1(278.622mil,1135.276mil) on Bottom Layer And Track (225.472mil,1161.457mil)(292.401mil,1161.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.905mil < 10mil) Between Pad Q1-1(278.622mil,1135.276mil) on Bottom Layer And Track (292.401mil,1161.457mil)(292.401mil,1177.205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.766mil < 10mil) Between Pad Q1-2(239.252mil,1135.276mil) on Bottom Layer And Track (225.472mil,1161.457mil)(225.472mil,1177.205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.766mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.366mil < 10mil) Between Pad Q1-2(239.252mil,1135.276mil) on Bottom Layer And Track (225.472mil,1161.457mil)(292.401mil,1161.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.366mil < 10mil) Between Pad Q1-3(258.937mil,1203.386mil) on Bottom Layer And Track (225.472mil,1177.205mil)(292.401mil,1177.205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.366mil < 10mil) Between Pad Q2-1(583.622mil,1279.331mil) on Bottom Layer And Track (530.472mil,1305.512mil)(597.402mil,1305.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.905mil < 10mil) Between Pad Q2-1(583.622mil,1279.331mil) on Bottom Layer And Track (597.402mil,1305.512mil)(597.402mil,1321.26mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.766mil < 10mil) Between Pad Q2-2(544.252mil,1279.331mil) on Bottom Layer And Track (530.472mil,1305.512mil)(530.472mil,1321.26mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.766mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.366mil < 10mil) Between Pad Q2-2(544.252mil,1279.331mil) on Bottom Layer And Track (530.472mil,1305.512mil)(597.402mil,1305.512mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.366mil < 10mil) Between Pad Q2-3(563.937mil,1347.441mil) on Bottom Layer And Track (530.472mil,1321.26mil)(597.402mil,1321.26mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.366mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-1(468.937mil,1020.748mil) on Bottom Layer And Track (448.937mil,1043.386mil)(488.937mil,1043.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R10-1(468.937mil,1020.748mil) on Bottom Layer And Track (448.937mil,998.386mil)(448.937mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R10-1(468.937mil,1020.748mil) on Bottom Layer And Track (448.937mil,998.386mil)(453.937mil,998.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R10-1(468.937mil,1020.748mil) on Bottom Layer And Track (483.937mil,998.386mil)(488.937mil,998.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R10-1(468.937mil,1020.748mil) on Bottom Layer And Track (488.937mil,998.386mil)(488.937mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R10-2(468.937mil,1066.024mil) on Bottom Layer And Track (448.937mil,1043.386mil)(488.937mil,1043.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R10-2(468.937mil,1066.024mil) on Bottom Layer And Track (448.937mil,1088.386mil)(453.937mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R10-2(468.937mil,1066.024mil) on Bottom Layer And Track (448.937mil,998.386mil)(448.937mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R10-2(468.937mil,1066.024mil) on Bottom Layer And Track (483.937mil,1088.386mil)(488.937mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R10-2(468.937mil,1066.024mil) on Bottom Layer And Track (488.937mil,998.386mil)(488.937mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R1-1(650mil,755.669mil) on Bottom Layer And Track (630mil,733.307mil)(630mil,823.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R1-1(650mil,755.669mil) on Bottom Layer And Track (630mil,733.307mil)(635mil,733.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-1(650mil,755.669mil) on Bottom Layer And Track (630mil,778.307mil)(670mil,778.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R1-1(650mil,755.669mil) on Bottom Layer And Track (665mil,733.307mil)(670mil,733.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R1-1(650mil,755.669mil) on Bottom Layer And Track (670mil,733.307mil)(670mil,823.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-1(411.683mil,1020.748mil) on Bottom Layer And Track (391.683mil,1043.386mil)(431.683mil,1043.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R11-1(411.683mil,1020.748mil) on Bottom Layer And Track (391.683mil,998.386mil)(391.683mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R11-1(411.683mil,1020.748mil) on Bottom Layer And Track (391.683mil,998.386mil)(396.683mil,998.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R11-1(411.683mil,1020.748mil) on Bottom Layer And Track (426.683mil,998.386mil)(431.683mil,998.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R11-1(411.683mil,1020.748mil) on Bottom Layer And Track (431.683mil,998.386mil)(431.683mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R11-2(411.683mil,1066.024mil) on Bottom Layer And Track (391.683mil,1043.386mil)(431.683mil,1043.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R11-2(411.683mil,1066.024mil) on Bottom Layer And Track (391.683mil,1088.386mil)(396.683mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R11-2(411.683mil,1066.024mil) on Bottom Layer And Track (391.683mil,998.386mil)(391.683mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R11-2(411.683mil,1066.024mil) on Bottom Layer And Track (426.683mil,1088.386mil)(431.683mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R11-2(411.683mil,1066.024mil) on Bottom Layer And Track (431.683mil,998.386mil)(431.683mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R1-2(650mil,800.945mil) on Bottom Layer And Track (630mil,733.307mil)(630mil,823.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R1-2(650mil,800.945mil) on Bottom Layer And Track (630mil,778.307mil)(670mil,778.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R1-2(650mil,800.945mil) on Bottom Layer And Track (630mil,823.307mil)(635mil,823.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R1-2(650mil,800.945mil) on Bottom Layer And Track (665mil,823.307mil)(670mil,823.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R1-2(650mil,800.945mil) on Bottom Layer And Track (670mil,733.307mil)(670mil,823.307mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-1(588.937mil,1020.748mil) on Bottom Layer And Track (568.937mil,1043.386mil)(608.937mil,1043.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R12-1(588.937mil,1020.748mil) on Bottom Layer And Track (568.937mil,998.386mil)(568.937mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R12-1(588.937mil,1020.748mil) on Bottom Layer And Track (568.937mil,998.386mil)(573.937mil,998.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R12-1(588.937mil,1020.748mil) on Bottom Layer And Track (603.937mil,998.386mil)(608.937mil,998.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R12-1(588.937mil,1020.748mil) on Bottom Layer And Track (608.937mil,998.386mil)(608.937mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R12-2(588.937mil,1066.024mil) on Bottom Layer And Track (568.937mil,1043.386mil)(608.937mil,1043.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R12-2(588.937mil,1066.024mil) on Bottom Layer And Track (568.937mil,1088.386mil)(573.937mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R12-2(588.937mil,1066.024mil) on Bottom Layer And Track (568.937mil,998.386mil)(568.937mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R12-2(588.937mil,1066.024mil) on Bottom Layer And Track (603.937mil,1088.386mil)(608.937mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R12-2(588.937mil,1066.024mil) on Bottom Layer And Track (608.937mil,998.386mil)(608.937mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R13-1(670.6mil,185.039mil) on Bottom Layer And Track (650.6mil,117.402mil)(650.6mil,207.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-1(670.6mil,185.039mil) on Bottom Layer And Track (650.6mil,162.402mil)(690.6mil,162.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R13-1(670.6mil,185.039mil) on Bottom Layer And Track (650.6mil,207.402mil)(655.6mil,207.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R13-1(670.6mil,185.039mil) on Bottom Layer And Track (685.6mil,207.402mil)(690.6mil,207.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R13-1(670.6mil,185.039mil) on Bottom Layer And Track (690.6mil,117.402mil)(690.6mil,207.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R13-2(670.6mil,139.764mil) on Bottom Layer And Track (650.6mil,117.402mil)(650.6mil,207.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R13-2(670.6mil,139.764mil) on Bottom Layer And Track (650.6mil,117.402mil)(655.6mil,117.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R13-2(670.6mil,139.764mil) on Bottom Layer And Track (650.6mil,162.402mil)(690.6mil,162.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R13-2(670.6mil,139.764mil) on Bottom Layer And Track (685.6mil,117.402mil)(690.6mil,117.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R13-2(670.6mil,139.764mil) on Bottom Layer And Track (690.6mil,117.402mil)(690.6mil,207.402mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R14-1(350.964mil,118.11mil) on Bottom Layer And Track (283.327mil,138.11mil)(373.327mil,138.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R14-1(350.964mil,118.11mil) on Bottom Layer And Track (283.327mil,98.11mil)(373.327mil,98.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-1(350.964mil,118.11mil) on Bottom Layer And Track (328.327mil,98.11mil)(328.327mil,138.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R14-1(350.964mil,118.11mil) on Bottom Layer And Track (373.327mil,133.11mil)(373.327mil,138.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R14-1(350.964mil,118.11mil) on Bottom Layer And Track (373.327mil,98.11mil)(373.327mil,103.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R14-2(305.689mil,118.11mil) on Bottom Layer And Track (283.327mil,133.11mil)(283.327mil,138.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R14-2(305.689mil,118.11mil) on Bottom Layer And Track (283.327mil,138.11mil)(373.327mil,138.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R14-2(305.689mil,118.11mil) on Bottom Layer And Track (283.327mil,98.11mil)(283.327mil,103.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R14-2(305.689mil,118.11mil) on Bottom Layer And Track (283.327mil,98.11mil)(373.327mil,98.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R14-2(305.689mil,118.11mil) on Bottom Layer And Track (328.327mil,98.11mil)(328.327mil,138.11mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R15-1(350.964mil,169.291mil) on Bottom Layer And Track (283.327mil,149.291mil)(373.327mil,149.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R15-1(350.964mil,169.291mil) on Bottom Layer And Track (283.327mil,189.291mil)(373.327mil,189.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-1(350.964mil,169.291mil) on Bottom Layer And Track (328.327mil,149.291mil)(328.327mil,189.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R15-1(350.964mil,169.291mil) on Bottom Layer And Track (373.327mil,149.291mil)(373.327mil,154.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R15-1(350.964mil,169.291mil) on Bottom Layer And Track (373.327mil,184.291mil)(373.327mil,189.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R15-2(305.689mil,169.291mil) on Bottom Layer And Track (283.327mil,149.291mil)(283.327mil,154.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R15-2(305.689mil,169.291mil) on Bottom Layer And Track (283.327mil,149.291mil)(373.327mil,149.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R15-2(305.689mil,169.291mil) on Bottom Layer And Track (283.327mil,184.291mil)(283.327mil,189.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R15-2(305.689mil,169.291mil) on Bottom Layer And Track (283.327mil,189.291mil)(373.327mil,189.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R15-2(305.689mil,169.291mil) on Bottom Layer And Track (328.327mil,149.291mil)(328.327mil,189.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(754.528mil,1466.417mil) on Top Layer And Track (678.937mil,1438.858mil)(778.937mil,1438.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(754.528mil,1466.417mil) on Top Layer And Track (678.937mil,1493.976mil)(778.937mil,1493.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-1(754.528mil,1466.417mil) on Top Layer And Track (728.937mil,1438.858mil)(728.937mil,1493.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R16-1(754.528mil,1466.417mil) on Top Layer And Track (778.937mil,1438.858mil)(778.937mil,1446.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R16-1(754.528mil,1466.417mil) on Top Layer And Track (778.937mil,1486.417mil)(778.937mil,1493.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R16-2(703.346mil,1466.417mil) on Top Layer And Track (678.937mil,1438.858mil)(678.937mil,1446.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(703.346mil,1466.417mil) on Top Layer And Track (678.937mil,1438.858mil)(778.937mil,1438.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R16-2(703.346mil,1466.417mil) on Top Layer And Track (678.937mil,1486.417mil)(678.937mil,1493.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(703.346mil,1466.417mil) on Top Layer And Track (678.937mil,1493.976mil)(778.937mil,1493.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R16-2(703.346mil,1466.417mil) on Top Layer And Track (728.937mil,1438.858mil)(728.937mil,1493.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(636.25mil,1466.417mil) on Top Layer And Track (560.659mil,1438.858mil)(660.659mil,1438.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(636.25mil,1466.417mil) on Top Layer And Track (560.659mil,1493.976mil)(660.659mil,1493.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-1(636.25mil,1466.417mil) on Top Layer And Track (610.659mil,1438.858mil)(610.659mil,1493.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-1(636.25mil,1466.417mil) on Top Layer And Track (660.659mil,1438.858mil)(660.659mil,1446.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-1(636.25mil,1466.417mil) on Top Layer And Track (660.659mil,1486.417mil)(660.659mil,1493.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-2(585.069mil,1466.417mil) on Top Layer And Track (560.659mil,1438.858mil)(560.659mil,1446.417mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(585.069mil,1466.417mil) on Top Layer And Track (560.659mil,1438.858mil)(660.659mil,1438.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R17-2(585.069mil,1466.417mil) on Top Layer And Track (560.659mil,1486.417mil)(560.659mil,1493.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(585.069mil,1466.417mil) on Top Layer And Track (560.659mil,1493.976mil)(660.659mil,1493.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R17-2(585.069mil,1466.417mil) on Top Layer And Track (610.659mil,1438.858mil)(610.659mil,1493.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(378.937mil,1594.537mil) on Top Layer And Track (351.378mil,1518.947mil)(351.378mil,1618.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(378.937mil,1594.537mil) on Top Layer And Track (351.378mil,1568.947mil)(406.496mil,1568.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R18-1(378.937mil,1594.537mil) on Top Layer And Track (351.378mil,1618.947mil)(358.937mil,1618.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R18-1(378.937mil,1594.537mil) on Top Layer And Track (398.937mil,1618.947mil)(406.496mil,1618.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-1(378.937mil,1594.537mil) on Top Layer And Track (406.496mil,1518.947mil)(406.496mil,1618.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(378.937mil,1543.356mil) on Top Layer And Track (351.378mil,1518.947mil)(351.378mil,1618.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R18-2(378.937mil,1543.356mil) on Top Layer And Track (351.378mil,1518.947mil)(358.937mil,1518.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(378.937mil,1543.356mil) on Top Layer And Track (351.378mil,1568.947mil)(406.496mil,1568.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R18-2(378.937mil,1543.356mil) on Top Layer And Track (398.937mil,1518.947mil)(406.496mil,1518.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R18-2(378.937mil,1543.356mil) on Top Layer And Track (406.496mil,1518.947mil)(406.496mil,1618.947mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R19-1(330.711mil,594.488mil) on Bottom Layer And Track (308.348mil,574.488mil)(308.348mil,579.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R19-1(330.711mil,594.488mil) on Bottom Layer And Track (308.348mil,574.488mil)(398.348mil,574.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R19-1(330.711mil,594.488mil) on Bottom Layer And Track (308.348mil,609.488mil)(308.348mil,614.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R19-1(330.711mil,594.488mil) on Bottom Layer And Track (308.348mil,614.488mil)(398.348mil,614.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-1(330.711mil,594.488mil) on Bottom Layer And Track (353.348mil,574.488mil)(353.348mil,614.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R19-2(375.986mil,594.488mil) on Bottom Layer And Track (308.348mil,574.488mil)(398.348mil,574.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R19-2(375.986mil,594.488mil) on Bottom Layer And Track (308.348mil,614.488mil)(398.348mil,614.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R19-2(375.986mil,594.488mil) on Bottom Layer And Track (353.348mil,574.488mil)(353.348mil,614.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R19-2(375.986mil,594.488mil) on Bottom Layer And Track (398.348mil,574.488mil)(398.348mil,579.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R19-2(375.986mil,594.488mil) on Bottom Layer And Track (398.348mil,609.488mil)(398.348mil,614.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R20-1(398.968mil,710.681mil) on Bottom Layer And Track (378.968mil,643.043mil)(378.968mil,733.043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-1(398.968mil,710.681mil) on Bottom Layer And Track (378.968mil,688.043mil)(418.968mil,688.043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R20-1(398.968mil,710.681mil) on Bottom Layer And Track (378.968mil,733.043mil)(383.968mil,733.043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R20-1(398.968mil,710.681mil) on Bottom Layer And Track (413.968mil,733.043mil)(418.968mil,733.043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R20-1(398.968mil,710.681mil) on Bottom Layer And Track (418.968mil,643.043mil)(418.968mil,733.043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R20-2(398.968mil,665.405mil) on Bottom Layer And Track (378.968mil,643.043mil)(378.968mil,733.043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R20-2(398.968mil,665.405mil) on Bottom Layer And Track (378.968mil,643.043mil)(383.968mil,643.043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R20-2(398.968mil,665.405mil) on Bottom Layer And Track (378.968mil,688.043mil)(418.968mil,688.043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R20-2(398.968mil,665.405mil) on Bottom Layer And Track (413.968mil,643.043mil)(418.968mil,643.043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R20-2(398.968mil,665.405mil) on Bottom Layer And Track (418.968mil,643.043mil)(418.968mil,733.043mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R2-1(650mil,641.496mil) on Bottom Layer And Track (630mil,619.134mil)(630mil,709.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R2-1(650mil,641.496mil) on Bottom Layer And Track (630mil,619.134mil)(635mil,619.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-1(650mil,641.496mil) on Bottom Layer And Track (630mil,664.134mil)(670mil,664.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R2-1(650mil,641.496mil) on Bottom Layer And Track (665mil,619.134mil)(670mil,619.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R2-1(650mil,641.496mil) on Bottom Layer And Track (670mil,619.134mil)(670mil,709.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R21-1(247.897mil,778.304mil) on Bottom Layer And Track (225.535mil,758.304mil)(225.535mil,763.304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R21-1(247.897mil,778.304mil) on Bottom Layer And Track (225.535mil,758.304mil)(315.535mil,758.304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R21-1(247.897mil,778.304mil) on Bottom Layer And Track (225.535mil,793.304mil)(225.535mil,798.304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R21-1(247.897mil,778.304mil) on Bottom Layer And Track (225.535mil,798.304mil)(315.535mil,798.304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-1(247.897mil,778.304mil) on Bottom Layer And Track (270.535mil,758.304mil)(270.535mil,798.304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R21-2(293.173mil,778.304mil) on Bottom Layer And Track (225.535mil,758.304mil)(315.535mil,758.304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R21-2(293.173mil,778.304mil) on Bottom Layer And Track (225.535mil,798.304mil)(315.535mil,798.304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R21-2(293.173mil,778.304mil) on Bottom Layer And Track (270.535mil,758.304mil)(270.535mil,798.304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R21-2(293.173mil,778.304mil) on Bottom Layer And Track (315.535mil,758.304mil)(315.535mil,763.304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R21-2(293.173mil,778.304mil) on Bottom Layer And Track (315.535mil,793.304mil)(315.535mil,798.304mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R2-2(650mil,686.772mil) on Bottom Layer And Track (630mil,619.134mil)(630mil,709.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R2-2(650mil,686.772mil) on Bottom Layer And Track (630mil,664.134mil)(670mil,664.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R2-2(650mil,686.772mil) on Bottom Layer And Track (630mil,709.134mil)(635mil,709.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R2-2(650mil,686.772mil) on Bottom Layer And Track (665mil,709.134mil)(670mil,709.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R2-2(650mil,686.772mil) on Bottom Layer And Track (670mil,619.134mil)(670mil,709.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R22-1(186.706mil,779.528mil) on Bottom Layer And Track (166.706mil,757.165mil)(166.706mil,847.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R22-1(186.706mil,779.528mil) on Bottom Layer And Track (166.706mil,757.165mil)(171.706mil,757.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-1(186.706mil,779.528mil) on Bottom Layer And Track (166.706mil,802.165mil)(206.706mil,802.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R22-1(186.706mil,779.528mil) on Bottom Layer And Track (201.706mil,757.165mil)(206.706mil,757.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R22-1(186.706mil,779.528mil) on Bottom Layer And Track (206.706mil,757.165mil)(206.706mil,847.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R22-2(186.706mil,824.803mil) on Bottom Layer And Track (166.706mil,757.165mil)(166.706mil,847.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R22-2(186.706mil,824.803mil) on Bottom Layer And Track (166.706mil,802.165mil)(206.706mil,802.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R22-2(186.706mil,824.803mil) on Bottom Layer And Track (166.706mil,847.165mil)(171.706mil,847.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R22-2(186.706mil,824.803mil) on Bottom Layer And Track (201.706mil,847.165mil)(206.706mil,847.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R22-2(186.706mil,824.803mil) on Bottom Layer And Track (206.706mil,757.165mil)(206.706mil,847.165mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R3-1(408.937mil,1133.11mil) on Bottom Layer And Track (388.937mil,1110.748mil)(388.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R3-1(408.937mil,1133.11mil) on Bottom Layer And Track (388.937mil,1110.748mil)(393.937mil,1110.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-1(408.937mil,1133.11mil) on Bottom Layer And Track (388.937mil,1155.748mil)(428.937mil,1155.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R3-1(408.937mil,1133.11mil) on Bottom Layer And Track (423.937mil,1110.748mil)(428.937mil,1110.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R3-1(408.937mil,1133.11mil) on Bottom Layer And Track (428.937mil,1110.748mil)(428.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R3-2(408.937mil,1178.386mil) on Bottom Layer And Track (388.937mil,1110.748mil)(388.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R3-2(408.937mil,1178.386mil) on Bottom Layer And Track (388.937mil,1155.748mil)(428.937mil,1155.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R3-2(408.937mil,1178.386mil) on Bottom Layer And Track (388.937mil,1200.748mil)(393.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R3-2(408.937mil,1178.386mil) on Bottom Layer And Track (423.937mil,1200.748mil)(428.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R3-2(408.937mil,1178.386mil) on Bottom Layer And Track (428.937mil,1110.748mil)(428.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(1137.795mil,1419.37mil) on Top Layer And Text "TEST_CANN1" (834.646mil,1362.513mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-1(1137.795mil,1419.37mil) on Top Layer And Track (1113.386mil,1391.811mil)(1113.386mil,1399.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(1137.795mil,1419.37mil) on Top Layer And Track (1113.386mil,1391.811mil)(1213.386mil,1391.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-1(1137.795mil,1419.37mil) on Top Layer And Track (1113.386mil,1439.37mil)(1113.386mil,1446.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(1137.795mil,1419.37mil) on Top Layer And Track (1113.386mil,1446.929mil)(1213.386mil,1446.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-1(1137.795mil,1419.37mil) on Top Layer And Track (1163.386mil,1391.811mil)(1163.386mil,1446.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(1188.976mil,1419.37mil) on Top Layer And Text "TEST_CANN1" (834.646mil,1362.513mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(1188.976mil,1419.37mil) on Top Layer And Track (1113.386mil,1391.811mil)(1213.386mil,1391.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(1188.976mil,1419.37mil) on Top Layer And Track (1113.386mil,1446.929mil)(1213.386mil,1446.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R4-2(1188.976mil,1419.37mil) on Top Layer And Track (1163.386mil,1391.811mil)(1163.386mil,1446.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-2(1188.976mil,1419.37mil) on Top Layer And Track (1213.386mil,1391.811mil)(1213.386mil,1399.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R4-2(1188.976mil,1419.37mil) on Top Layer And Track (1213.386mil,1439.37mil)(1213.386mil,1446.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R5-1(921.892mil,1712.527mil) on Top Layer And Track (885.145mil,1714.754mil)(890.49mil,1709.409mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(921.892mil,1712.527mil) on Top Layer And Track (885.145mil,1714.754mil)(955.856mil,1785.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.833mil < 10mil) Between Pad R5-1(921.892mil,1712.527mil) on Top Layer And Track (918.774mil,1681.124mil)(924.12mil,1675.779mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.833mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(921.892mil,1712.527mil) on Top Layer And Track (920.5mil,1750.109mil)(959.475mil,1711.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-1(921.892mil,1712.527mil) on Top Layer And Track (924.12mil,1675.779mil)(994.83mil,1746.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(958.083mil,1748.717mil) on Top Layer And Track (885.145mil,1714.754mil)(955.856mil,1785.465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.905mil < 10mil) Between Pad R5-2(958.083mil,1748.717mil) on Top Layer And Track (920.5mil,1750.109mil)(959.475mil,1711.135mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.905mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad R5-2(958.083mil,1748.717mil) on Top Layer And Track (924.12mil,1675.779mil)(994.83mil,1746.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(958.083mil,1748.717mil) on Top Layer And Track (955.856mil,1785.465mil)(961.201mil,1780.119mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.834mil < 10mil) Between Pad R5-2(958.083mil,1748.717mil) on Top Layer And Track (989.485mil,1751.835mil)(994.83mil,1746.49mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.834mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R6-1(528.937mil,1133.11mil) on Bottom Layer And Track (508.937mil,1110.748mil)(508.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R6-1(528.937mil,1133.11mil) on Bottom Layer And Track (508.937mil,1110.748mil)(513.937mil,1110.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-1(528.937mil,1133.11mil) on Bottom Layer And Track (508.937mil,1155.748mil)(548.937mil,1155.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R6-1(528.937mil,1133.11mil) on Bottom Layer And Track (543.937mil,1110.748mil)(548.937mil,1110.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R6-1(528.937mil,1133.11mil) on Bottom Layer And Track (548.937mil,1110.748mil)(548.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R6-2(528.937mil,1178.386mil) on Bottom Layer And Track (508.937mil,1110.748mil)(508.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R6-2(528.937mil,1178.386mil) on Bottom Layer And Track (508.937mil,1155.748mil)(548.937mil,1155.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R6-2(528.937mil,1178.386mil) on Bottom Layer And Track (508.937mil,1200.748mil)(513.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R6-2(528.937mil,1178.386mil) on Bottom Layer And Track (543.937mil,1200.748mil)(548.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R6-2(528.937mil,1178.386mil) on Bottom Layer And Track (548.937mil,1110.748mil)(548.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R7-1(468.937mil,1133.11mil) on Bottom Layer And Track (448.937mil,1110.748mil)(448.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R7-1(468.937mil,1133.11mil) on Bottom Layer And Track (448.937mil,1110.748mil)(453.937mil,1110.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-1(468.937mil,1133.11mil) on Bottom Layer And Track (448.937mil,1155.748mil)(488.937mil,1155.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R7-1(468.937mil,1133.11mil) on Bottom Layer And Track (483.937mil,1110.748mil)(488.937mil,1110.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R7-1(468.937mil,1133.11mil) on Bottom Layer And Track (488.937mil,1110.748mil)(488.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R7-2(468.937mil,1178.386mil) on Bottom Layer And Track (448.937mil,1110.748mil)(448.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R7-2(468.937mil,1178.386mil) on Bottom Layer And Track (448.937mil,1155.748mil)(488.937mil,1155.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R7-2(468.937mil,1178.386mil) on Bottom Layer And Track (448.937mil,1200.748mil)(453.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R7-2(468.937mil,1178.386mil) on Bottom Layer And Track (483.937mil,1200.748mil)(488.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R7-2(468.937mil,1178.386mil) on Bottom Layer And Track (488.937mil,1110.748mil)(488.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R8-1(588.937mil,1133.11mil) on Bottom Layer And Track (568.937mil,1110.748mil)(568.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R8-1(588.937mil,1133.11mil) on Bottom Layer And Track (568.937mil,1110.748mil)(573.937mil,1110.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-1(588.937mil,1133.11mil) on Bottom Layer And Track (568.937mil,1155.748mil)(608.937mil,1155.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R8-1(588.937mil,1133.11mil) on Bottom Layer And Track (603.937mil,1110.748mil)(608.937mil,1110.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R8-1(588.937mil,1133.11mil) on Bottom Layer And Track (608.937mil,1110.748mil)(608.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R8-2(588.937mil,1178.386mil) on Bottom Layer And Track (568.937mil,1110.748mil)(568.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R8-2(588.937mil,1178.386mil) on Bottom Layer And Track (568.937mil,1155.748mil)(608.937mil,1155.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R8-2(588.937mil,1178.386mil) on Bottom Layer And Track (568.937mil,1200.748mil)(573.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R8-2(588.937mil,1178.386mil) on Bottom Layer And Track (603.937mil,1200.748mil)(608.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R8-2(588.937mil,1178.386mil) on Bottom Layer And Track (608.937mil,1110.748mil)(608.937mil,1200.748mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-1(352.608mil,1020.748mil) on Bottom Layer And Track (332.608mil,1043.386mil)(372.608mil,1043.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R9-1(352.608mil,1020.748mil) on Bottom Layer And Track (332.608mil,998.386mil)(332.608mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R9-1(352.608mil,1020.748mil) on Bottom Layer And Track (332.608mil,998.386mil)(337.608mil,998.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R9-1(352.608mil,1020.748mil) on Bottom Layer And Track (367.608mil,998.386mil)(372.608mil,998.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R9-1(352.608mil,1020.748mil) on Bottom Layer And Track (372.608mil,998.386mil)(372.608mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.921mil < 10mil) Between Pad R9-2(352.608mil,1066.024mil) on Bottom Layer And Track (332.608mil,1043.386mil)(372.608mil,1043.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R9-2(352.608mil,1066.024mil) on Bottom Layer And Track (332.608mil,1088.386mil)(337.608mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R9-2(352.608mil,1066.024mil) on Bottom Layer And Track (332.608mil,998.386mil)(332.608mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.288mil < 10mil) Between Pad R9-2(352.608mil,1066.024mil) on Bottom Layer And Track (367.608mil,1088.386mil)(372.608mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.236mil < 10mil) Between Pad R9-2(352.608mil,1066.024mil) on Bottom Layer And Track (372.608mil,998.386mil)(372.608mil,1088.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TEST_CANTX1-1(322.835mil,1208.661mil) on Top Layer And Text "TEST_CANTX1" (307.087mil,939.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.742mil < 10mil) Between Pad U4-3(157.352mil,1369.537mil) on Top Layer And Text "TEST_CANRX1" (141.732mil,939.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.742mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U4-4(157.352mil,1319.537mil) on Top Layer And Text "TEST_CANRX1" (141.732mil,939.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :440

Processing Rule : Silk to Silk (Clearance=0mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (1072.487mil,763.779mil)(1102.487mil,763.779mil) on Bottom Layer 
   Violation between Net Antennae: Via (295.276mil,1062.992mil) from Top Layer to Bottom Layer 
Rule Violations :2

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
   Violation between Board Outline Clearance(Outline Edge): (0.854mil < 10mil) Between Board Edge And Text "Elena Postupalskaya" (1258.181mil,1258.181mil) on Bottom Overlay 
   Violation between Board Outline Clearance(Outline Edge): (9.452mil < 10mil) Between Board Edge And Track (1197.048mil,1735.627mil)(1274.997mil,1657.678mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (9.452mil < 10mil) Between Board Edge And Track (1266.645mil,1649.326mil)(1274.997mil,1657.678mil) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (5.748mil < 10mil) Between Board Edge And Via (476.378mil,15.748mil) from Top Layer to Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (5.748mil < 10mil) Between Board Edge And Via (515.748mil,15.748mil) from Top Layer to Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (5.748mil < 10mil) Between Board Edge And Via (559.055mil,15.748mil) from Top Layer to Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (5.748mil < 10mil) Between Board Edge And Via (606.299mil,15.748mil) from Top Layer to Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (5.748mil < 10mil) Between Board Edge And Via (653.543mil,15.748mil) from Top Layer to Bottom Layer 
   Violation between Board Outline Clearance(Outline Edge): (5.748mil < 10mil) Between Board Edge And Via (692.913mil,15.748mil) from Top Layer to Bottom Layer 
Rule Violations :9

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00