<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : dramodt1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : dramodt1</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r.html">Component : ALT_IO48_HMC_MMR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[5:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON</a> </td></tr>
<tr>
<td align="left">[11:6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON</a> </td></tr>
<tr>
<td align="left">[17:12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD</a> </td></tr>
<tr>
<td align="left">[23:18] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD</a> </td></tr>
<tr>
<td align="left">[31:24] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_wr_odt_on </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp81a6ae80bcf0ce8884c3859614c16ff0"></a><a class="anchor" id="ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON"></a></p>
<p>Indicates number of memory clock cycle gap between write command and ODT signal rising edge</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gade47e6e427b6997c41629161ad1f0373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gade47e6e427b6997c41629161ad1f0373">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gade47e6e427b6997c41629161ad1f0373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52ae656902ac7a1e485dda5fc122e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gaf52ae656902ac7a1e485dda5fc122e41">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaf52ae656902ac7a1e485dda5fc122e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3b98cd9463e1c996a2d7fd7802995c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga6f3b98cd9463e1c996a2d7fd7802995c">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga6f3b98cd9463e1c996a2d7fd7802995c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8964d92c0bdbfd1ab2e2f84f834bcff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga8964d92c0bdbfd1ab2e2f84f834bcff4">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_SET_MSK</a>&#160;&#160;&#160;0x0000003f</td></tr>
<tr class="separator:ga8964d92c0bdbfd1ab2e2f84f834bcff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e11aafa0875a00e650111a9fa5c2a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga5e11aafa0875a00e650111a9fa5c2a6d">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_CLR_MSK</a>&#160;&#160;&#160;0xffffffc0</td></tr>
<tr class="separator:ga5e11aafa0875a00e650111a9fa5c2a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a2aa7c4a1be37ca55eafada3fdfe67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga4a2aa7c4a1be37ca55eafada3fdfe67b">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4a2aa7c4a1be37ca55eafada3fdfe67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a72a2f7403b7ba0f4990e7ba035f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gab9a72a2f7403b7ba0f4990e7ba035f26">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td></tr>
<tr class="separator:gab9a72a2f7403b7ba0f4990e7ba035f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a66b588ebc5b556a57f3141538674e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga4a66b588ebc5b556a57f3141538674e0">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td></tr>
<tr class="separator:ga4a66b588ebc5b556a57f3141538674e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_rd_odt_on </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc56f616f5f9f55bf09d26f39d4693be2"></a><a class="anchor" id="ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON"></a></p>
<p>Indicates number of memory clock cycle gap between read command and ODT signal rising edge</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad88fa604be5a54ea051bbd27c8e6881b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gad88fa604be5a54ea051bbd27c8e6881b">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gad88fa604be5a54ea051bbd27c8e6881b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc781ce855a444dc6033b9d9dfe64cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gacc781ce855a444dc6033b9d9dfe64cd8">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gacc781ce855a444dc6033b9d9dfe64cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6babddfcf91ea36d0e3a343738fa1e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gab6babddfcf91ea36d0e3a343738fa1e1">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gab6babddfcf91ea36d0e3a343738fa1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbaacf6e4c911d95363738e2cfdcae42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gafbaacf6e4c911d95363738e2cfdcae42">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_SET_MSK</a>&#160;&#160;&#160;0x00000fc0</td></tr>
<tr class="separator:gafbaacf6e4c911d95363738e2cfdcae42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441b5e47b5b55ca56d45a507065ff8b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga441b5e47b5b55ca56d45a507065ff8b3">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_CLR_MSK</a>&#160;&#160;&#160;0xfffff03f</td></tr>
<tr class="separator:ga441b5e47b5b55ca56d45a507065ff8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fd818ac414593241279b4c267e4823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gac9fd818ac414593241279b4c267e4823">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac9fd818ac414593241279b4c267e4823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb8b279c38a5b1c3f0dc19f94246123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gaddb8b279c38a5b1c3f0dc19f94246123">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000fc0) &gt;&gt; 6)</td></tr>
<tr class="separator:gaddb8b279c38a5b1c3f0dc19f94246123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad184fb08e6fbea6215de24a2a24b0a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gad184fb08e6fbea6215de24a2a24b0a55">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000fc0)</td></tr>
<tr class="separator:gad184fb08e6fbea6215de24a2a24b0a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_wr_odt_period </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb70204e651417d1a10adb3a6708b7b2a"></a><a class="anchor" id="ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD"></a></p>
<p>Indicates number of memory clock cycle write ODT signal should stay asserted after rising edge</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad3551a179a7ae933c794c3786b5784ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gad3551a179a7ae933c794c3786b5784ae">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gad3551a179a7ae933c794c3786b5784ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3148e537cd2a0c9c85f777195a08cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga4d3148e537cd2a0c9c85f777195a08cc">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga4d3148e537cd2a0c9c85f777195a08cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab45d89543e731f000204d20807d91a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gaab45d89543e731f000204d20807d91a4">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaab45d89543e731f000204d20807d91a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2032ad492c858a8986c520cfadeaa11f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga2032ad492c858a8986c520cfadeaa11f">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_SET_MSK</a>&#160;&#160;&#160;0x0003f000</td></tr>
<tr class="separator:ga2032ad492c858a8986c520cfadeaa11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaef0e618ad9f3f187f381306832c69b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gacaef0e618ad9f3f187f381306832c69b">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_CLR_MSK</a>&#160;&#160;&#160;0xfffc0fff</td></tr>
<tr class="separator:gacaef0e618ad9f3f187f381306832c69b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce475306c7f9ab3e53c7447859df90a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga3ce475306c7f9ab3e53c7447859df90a">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3ce475306c7f9ab3e53c7447859df90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c45acd74ad357f33471f3a3b3c6976b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga9c45acd74ad357f33471f3a3b3c6976b">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0003f000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga9c45acd74ad357f33471f3a3b3c6976b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7625e42fb0fe11b51c4a429be1d43ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gab7625e42fb0fe11b51c4a429be1d43ca">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x0003f000)</td></tr>
<tr class="separator:gab7625e42fb0fe11b51c4a429be1d43ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : cfg_rd_odt_period </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9f9596a75ac3f533cd1571551a133676"></a><a class="anchor" id="ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD"></a></p>
<p>Indicates number of memory clock cycle read ODT signal should stay asserted after rising edge</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga664654afe2086c5869512da05ac430e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga664654afe2086c5869512da05ac430e6">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga664654afe2086c5869512da05ac430e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c52c7f52bad0ce1be1f00262f09853a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga9c52c7f52bad0ce1be1f00262f09853a">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga9c52c7f52bad0ce1be1f00262f09853a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26e70fd2a70dffdf5084b8306418880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gae26e70fd2a70dffdf5084b8306418880">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_WIDTH</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gae26e70fd2a70dffdf5084b8306418880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8185713b319c5ad825a8796a6b22a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga8b8185713b319c5ad825a8796a6b22a9">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_SET_MSK</a>&#160;&#160;&#160;0x00fc0000</td></tr>
<tr class="separator:ga8b8185713b319c5ad825a8796a6b22a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d26a22f7ddc3aeb61a60ff2e7d10ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga8d26a22f7ddc3aeb61a60ff2e7d10ed2">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_CLR_MSK</a>&#160;&#160;&#160;0xff03ffff</td></tr>
<tr class="separator:ga8d26a22f7ddc3aeb61a60ff2e7d10ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad794e36a3553aa46b36c6c9796cebc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gad794e36a3553aa46b36c6c9796cebc58">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad794e36a3553aa46b36c6c9796cebc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005402527a924db4c77939168a6706c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga005402527a924db4c77939168a6706c5">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00fc0000) &gt;&gt; 18)</td></tr>
<tr class="separator:ga005402527a924db4c77939168a6706c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3237b62115f43adf728834a892177325"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga3237b62115f43adf728834a892177325">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00fc0000)</td></tr>
<tr class="separator:ga3237b62115f43adf728834a892177325"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1__s">ALT_IO48_HMC_MMR_DRAMODT1_s</a></td></tr>
<tr class="separator:struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gabf4dab250dceafce9374dc6785fc4c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#gabf4dab250dceafce9374dc6785fc4c75">ALT_IO48_HMC_MMR_DRAMODT1_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gabf4dab250dceafce9374dc6785fc4c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3decdd907b3b04a1c6008ad48b0ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga8d3decdd907b3b04a1c6008ad48b0ca1">ALT_IO48_HMC_MMR_DRAMODT1_OFST</a>&#160;&#160;&#160;0x58</td></tr>
<tr class="separator:ga8d3decdd907b3b04a1c6008ad48b0ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5d55b61ac227ed52dd9327e9e025d698"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1__s">ALT_IO48_HMC_MMR_DRAMODT1_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga5d55b61ac227ed52dd9327e9e025d698">ALT_IO48_HMC_MMR_DRAMODT1_t</a></td></tr>
<tr class="separator:ga5d55b61ac227ed52dd9327e9e025d698"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1__s" id="struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_IO48_HMC_MMR_DRAMODT1_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html">ALT_IO48_HMC_MMR_DRAMODT1</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7f3a276ed35397184c0e5e7e106f8156"></a>uint32_t</td>
<td class="fieldname">
cfg_wr_odt_on: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acf10d4ecccbfeff27fe5af5095c4cf23"></a>uint32_t</td>
<td class="fieldname">
cfg_rd_odt_on: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a09ef25af70fea77344b7eec498e1f453"></a>uint32_t</td>
<td class="fieldname">
cfg_wr_odt_period: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adc7d3749c722ee010ce779fe554dea7d"></a>uint32_t</td>
<td class="fieldname">
cfg_rd_odt_period: 6</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1f100e3f79209f2209c34b69603c82d3"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 8</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gade47e6e427b6997c41629161ad1f0373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf52ae656902ac7a1e485dda5fc122e41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6f3b98cd9463e1c996a2d7fd7802995c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8964d92c0bdbfd1ab2e2f84f834bcff4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_SET_MSK&#160;&#160;&#160;0x0000003f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5e11aafa0875a00e650111a9fa5c2a6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_CLR_MSK&#160;&#160;&#160;0xffffffc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4a2aa7c4a1be37ca55eafada3fdfe67b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab9a72a2f7403b7ba0f4990e7ba035f26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000003f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4a66b588ebc5b556a57f3141538674e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000003f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_ON</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad88fa604be5a54ea051bbd27c8e6881b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacc781ce855a444dc6033b9d9dfe64cd8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab6babddfcf91ea36d0e3a343738fa1e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafbaacf6e4c911d95363738e2cfdcae42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_SET_MSK&#160;&#160;&#160;0x00000fc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga441b5e47b5b55ca56d45a507065ff8b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_CLR_MSK&#160;&#160;&#160;0xfffff03f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac9fd818ac414593241279b4c267e4823"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaddb8b279c38a5b1c3f0dc19f94246123"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000fc0) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad184fb08e6fbea6215de24a2a24b0a55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000fc0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_ON</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad3551a179a7ae933c794c3786b5784ae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4d3148e537cd2a0c9c85f777195a08cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaab45d89543e731f000204d20807d91a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2032ad492c858a8986c520cfadeaa11f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_SET_MSK&#160;&#160;&#160;0x0003f000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacaef0e618ad9f3f187f381306832c69b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_CLR_MSK&#160;&#160;&#160;0xfffc0fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3ce475306c7f9ab3e53c7447859df90a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9c45acd74ad357f33471f3a3b3c6976b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0003f000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab7625e42fb0fe11b51c4a429be1d43ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x0003f000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_WR_ODT_PERIOD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga664654afe2086c5869512da05ac430e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9c52c7f52bad0ce1be1f00262f09853a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae26e70fd2a70dffdf5084b8306418880"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_WIDTH&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8b8185713b319c5ad825a8796a6b22a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_SET_MSK&#160;&#160;&#160;0x00fc0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8d26a22f7ddc3aeb61a60ff2e7d10ed2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_CLR_MSK&#160;&#160;&#160;0xff03ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad794e36a3553aa46b36c6c9796cebc58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga005402527a924db4c77939168a6706c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00fc0000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga3237b62115f43adf728834a892177325"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00fc0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD">ALT_IO48_HMC_MMR_DRAMODT1_CFG_RD_ODT_PERIOD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabf4dab250dceafce9374dc6785fc4c75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html">ALT_IO48_HMC_MMR_DRAMODT1</a> register. </p>

</div>
</div>
<a class="anchor" id="ga8d3decdd907b3b04a1c6008ad48b0ca1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_IO48_HMC_MMR_DRAMODT1_OFST&#160;&#160;&#160;0x58</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html">ALT_IO48_HMC_MMR_DRAMODT1</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga5d55b61ac227ed52dd9327e9e025d698"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#struct_a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1__s">ALT_IO48_HMC_MMR_DRAMODT1_s</a> <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html#ga5d55b61ac227ed52dd9327e9e025d698">ALT_IO48_HMC_MMR_DRAMODT1_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___i_o48___h_m_c___m_m_r___d_r_a_m_o_d_t1.html">ALT_IO48_HMC_MMR_DRAMODT1</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:43 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
