\hypertarget{class_p_w_m__submodule_1_1_p_w_m}{}\doxysection{PWM Architecture Reference}
\label{class_p_w_m__submodule_1_1_p_w_m}\index{PWM@{PWM}}
{\bfseries Architecture $>$$>$ }\mbox{\hyperlink{class_p_w_m__submodule_1_1_p_w_m}{PWM}}\newline
\doxysubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_p_w_m__submodule_1_1_p_w_m_ae53ceb8f313042b630e490e8ebb30979}{PWM\+\_\+clockscaler\+\_\+pro}}{\bfseries  ( {\bfseries {\bfseries \mbox{\hyperlink{class_p_w_m__submodule_a50da91b765765ac486df1b41692e962f}{clk}}} \textcolor{vhdlchar}{ }} )}
\item 
\mbox{\hyperlink{class_p_w_m__submodule_1_1_p_w_m_a6a0e84ee3bac6e959b04d95cb459e2d5}{PWM\+\_\+signal}}{\bfseries  ( {\bfseries {\bfseries \mbox{\hyperlink{class_p_w_m__submodule_1_1_p_w_m_a9a17650289e8b1f64aefcff39cedf72d}{PWM\+\_\+clockscaler}}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\doxysubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_p_w_m__submodule_1_1_p_w_m_a226526ad6ee4c5714bc080a5f1a180e8}{cnt}} {\bfseries \textcolor{keywordtype}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{class_p_w_m__submodule_1_1_p_w_m_a9a17650289e8b1f64aefcff39cedf72d}{PWM\+\_\+clockscaler}} {\bfseries \textcolor{keywordtype}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\doxysubsection{Member Function Documentation}
\mbox{\Hypertarget{class_p_w_m__submodule_1_1_p_w_m_ae53ceb8f313042b630e490e8ebb30979}\label{class_p_w_m__submodule_1_1_p_w_m_ae53ceb8f313042b630e490e8ebb30979}} 
\index{PWM@{PWM}!PWM\_clockscaler\_pro@{PWM\_clockscaler\_pro}}
\index{PWM\_clockscaler\_pro@{PWM\_clockscaler\_pro}!PWM@{PWM}}
\doxysubsubsection{\texorpdfstring{PWM\_clockscaler\_pro()}{PWM\_clockscaler\_pro()}}
{\footnotesize\ttfamily  {\bfseries \textcolor{vhdlchar}{ }} PWM\+\_\+clockscaler\+\_\+pro(\begin{DoxyParamCaption}\item[{}]{{\bfseries {\bfseries \mbox{\hyperlink{class_p_w_m__submodule_a50da91b765765ac486df1b41692e962f}{clk}}} \textcolor{vhdlchar}{ }} {\em } }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [Process]}}

\mbox{\Hypertarget{class_p_w_m__submodule_1_1_p_w_m_a6a0e84ee3bac6e959b04d95cb459e2d5}\label{class_p_w_m__submodule_1_1_p_w_m_a6a0e84ee3bac6e959b04d95cb459e2d5}} 
\index{PWM@{PWM}!PWM\_signal@{PWM\_signal}}
\index{PWM\_signal@{PWM\_signal}!PWM@{PWM}}
\doxysubsubsection{\texorpdfstring{PWM\_signal()}{PWM\_signal()}}
{\footnotesize\ttfamily  {\bfseries \textcolor{vhdlchar}{ }} PWM\+\_\+signal(\begin{DoxyParamCaption}\item[{}]{{\bfseries {\bfseries \mbox{\hyperlink{class_p_w_m__submodule_1_1_p_w_m_a9a17650289e8b1f64aefcff39cedf72d}{PWM\+\_\+clockscaler}}} \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} {\em } }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [Process]}}



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{class_p_w_m__submodule_1_1_p_w_m_a226526ad6ee4c5714bc080a5f1a180e8}\label{class_p_w_m__submodule_1_1_p_w_m_a226526ad6ee4c5714bc080a5f1a180e8}} 
\index{PWM@{PWM}!cnt@{cnt}}
\index{cnt@{cnt}!PWM@{PWM}}
\doxysubsubsection{\texorpdfstring{cnt}{cnt}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_p_w_m__submodule_1_1_p_w_m_a226526ad6ee4c5714bc080a5f1a180e8}{cnt}} {\bfseries \textcolor{keywordtype}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}

\mbox{\Hypertarget{class_p_w_m__submodule_1_1_p_w_m_a9a17650289e8b1f64aefcff39cedf72d}\label{class_p_w_m__submodule_1_1_p_w_m_a9a17650289e8b1f64aefcff39cedf72d}} 
\index{PWM@{PWM}!PWM\_clockscaler@{PWM\_clockscaler}}
\index{PWM\_clockscaler@{PWM\_clockscaler}!PWM@{PWM}}
\doxysubsubsection{\texorpdfstring{PWM\_clockscaler}{PWM\_clockscaler}}
{\footnotesize\ttfamily \mbox{\hyperlink{class_p_w_m__submodule_1_1_p_w_m_a9a17650289e8b1f64aefcff39cedf72d}{PWM\+\_\+clockscaler}} {\bfseries \textcolor{keywordtype}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_p_w_m__submodule_8vhd}{PWM\+\_\+submodule.\+vhd}}\end{DoxyCompactItemize}
