

Implementation tool: Xilinx Vivado v.2019.2
Project:             HLS_SimpleDesign
Solution:            solution1
Device target:       xc7z007s-clg225-1
Report date:         Thu May 14 18:37:12 +0200 2020

#=== Post-Implementation Resource usage ===
SLICE:          105
LUT:            162
FF:             305
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.237
CP achieved post-implementation:    5.903
Timing met
