{"type": "SDFG", "attributes": {"arg_types": [], "constants_prop": {}, "_arrays": {"b_to_b": {"type": "Stream", "attributes": {"offset": ["0"], "buffer_size": "1", "veclen": 1, "remote": false, "dtype": "float32", "shape": ["1"], "transient": true, "storage": "FPGA_Remote", "location": {"snd_rank": "0", "port": 0, "rcv_rank": "1"}, "toplevel": false, "debuginfo": null}}, "a_to_b": {"type": "Stream", "attributes": {"offset": ["0"], "buffer_size": "1", "veclen": 1, "remote": false, "dtype": "float32", "shape": ["1"], "transient": true, "storage": "FPGA_Local", "location": {}, "toplevel": false, "debuginfo": null}}, "a_host": {"type": "Array", "attributes": {"allow_conflicts": false, "materialize_func": null, "strides": ["128", "1"], "total_size": "16384", "offset": ["0", "0"], "may_alias": false, "dtype": "float32", "shape": ["128", "128"], "transient": false, "storage": "Default", "location": {}, "toplevel": false, "debuginfo": null}}, "a": {"type": "Array", "attributes": {"allow_conflicts": false, "materialize_func": null, "strides": ["128", "1"], "total_size": "16384", "offset": ["0", "0"], "may_alias": false, "dtype": "float32", "shape": ["128", "128"], "transient": true, "storage": "FPGA_Global", "location": {}, "toplevel": false, "debuginfo": null}}, "b_host": {"type": "Array", "attributes": {"allow_conflicts": false, "materialize_func": null, "strides": ["128", "1"], "total_size": "16384", "offset": ["0", "0"], "may_alias": false, "dtype": "float32", "shape": ["128", "128"], "transient": false, "storage": "Default", "location": {}, "toplevel": false, "debuginfo": null}}, "b": {"type": "Array", "attributes": {"allow_conflicts": false, "materialize_func": null, "strides": ["128", "1"], "total_size": "16384", "offset": ["0", "0"], "may_alias": false, "dtype": "float32", "shape": ["128", "128"], "transient": true, "storage": "FPGA_Global", "location": {}, "toplevel": false, "debuginfo": null}}}, "global_code": {"string_data": "", "language": "Python"}, "init_code": {"string_data": "", "language": "Python"}, "exit_code": {"string_data": "", "language": "Python"}, "name": "jacobi2d_128x128_0"}, "nodes": [{"type": "SDFGState", "label": "initialize", "id": 0, "collapsed": false, "scope_dict": {"-1": [0, 1]}, "nodes": [{"type": "AccessNode", "label": "a_host", "attributes": {"access": "ReadOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 123, "end_line": 123, "start_column": 0, "end_column": 0, "filename": "/home/tdematt/stencilflow/stencilflow/sdfg_generator.py"}, "data": "a_host", "in_connectors": [], "out_connectors": []}, "id": 0, "scope_entry": null, "scope_exits": []}, {"type": "AccessNode", "label": "a", "attributes": {"access": "WriteOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 124, "end_line": 124, "start_column": 0, "end_column": 0, "filename": "/home/tdematt/stencilflow/stencilflow/sdfg_generator.py"}, "data": "a", "in_connectors": [], "out_connectors": []}, "id": 1, "scope_entry": null, "scope_exits": []}], "edges": [{"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "label": "a[0:128, 0:128]", "attributes": {"veclen": 1, "num_accesses": "16384", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "127", "step": "1", "tile": "1"}, {"start": "0", "end": "127", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "a", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "0", "dst": "1", "dst_connector": null, "src_connector": null}], "attributes": {"is_collapsed": false, "nosync": false, "instrument": "No_Instrumentation"}}, {"type": "SDFGState", "label": "compute", "id": 1, "collapsed": false, "scope_dict": {"-1": [0, 1, 4, 5, 6, 7], "1": [2, 3]}, "nodes": [{"type": "AccessNode", "label": "a", "attributes": {"access": "ReadOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 120, "end_line": 120, "start_column": 0, "end_column": 0, "filename": "/home/tdematt/stencilflow/stencilflow/sdfg_generator.py"}, "data": "a", "in_connectors": [], "out_connectors": []}, "id": 0, "scope_entry": null, "scope_exits": []}, {"type": "MapEntry", "label": "read_a[j=0:128, k=0:128]", "attributes": {"label": "read_a", "params": ["j", "k"], "range": {"type": "Range", "ranges": [{"start": "0", "end": "127", "step": "1", "tile": "1"}, {"start": "0", "end": "127", "step": "1", "tile": "1"}]}, "schedule": "FPGA_Device", "is_async": false, "unroll": false, "flatten": false, "debuginfo": {"type": "DebugInfo", "start_line": 134, "end_line": 134, "start_column": 0, "end_column": 0, "filename": "/home/tdematt/stencilflow/stencilflow/sdfg_generator.py"}, "is_collapsed": false, "instrument": "No_Instrumentation", "in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 1, "scope_entry": null, "scope_exits": ["2"]}, {"type": "MapExit", "label": "read_a[j=0:128, k=0:128]", "attributes": {"in_connectors": ["IN_1"], "out_connectors": ["OUT_1"]}, "id": 2, "scope_entry": "1", "scope_exits": ["2"]}, {"type": "Tasklet", "label": "read_a", "attributes": {"code": {"string_data": "_b = memory", "language": "Python"}, "code_global": {"string_data": "", "language": "Python"}, "code_init": {"string_data": "", "language": "Python"}, "code_exit": {"string_data": "", "language": "Python"}, "debuginfo": {"type": "DebugInfo", "start_line": 145, "end_line": 145, "start_column": 0, "end_column": 0, "filename": "/home/tdematt/stencilflow/stencilflow/sdfg_generator.py"}, "instrument": "No_Instrumentation", "label": "read_a", "location": "-1", "environments": [], "in_connectors": ["memory"], "out_connectors": ["_b"]}, "id": 3, "scope_entry": "1", "scope_exits": ["2"]}, {"type": "AccessNode", "label": "a_to_b", "attributes": {"access": "WriteOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 158, "end_line": 158, "start_column": 0, "end_column": 0, "filename": "/home/tdematt/stencilflow/stencilflow/sdfg_generator.py"}, "data": "a_to_b", "in_connectors": [], "out_connectors": []}, "id": 4, "scope_entry": null, "scope_exits": []}, {"type": "LibraryNode", "label": "b", "attributes": {"shape": ["128", "128"], "accesses": [{"_a": [[true, true], [[1, 0], [0, 1], [0, -1], [-1, 0]]]}], "output_fields": [{"_b": [0, 0]}], "boundary_conditions": [{"_a": {"value": 1.0, "btype": "constant"}}], "code": {"string_data": "_b[0, 0] = (0.25 * (((_a[-1, 0] + _a[1, 0]) + _a[0, -1]) + _a[0, 1]));", "language": "CPP"}, "name": "b", "implementation": "FPGA", "label": "b", "location": null, "environments": [], "in_connectors": ["_a"], "out_connectors": ["_b"]}, "id": 5, "scope_entry": null, "scope_exits": [], "classpath": "stencilflow.stencil.stencil.Stencil"}, {"type": "AccessNode", "label": "a_to_b", "attributes": {"access": "ReadOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 282, "end_line": 282, "start_column": 0, "end_column": 0, "filename": "/home/tdematt/stencilflow/stencilflow/sdfg_generator.py"}, "data": "a_to_b", "in_connectors": [], "out_connectors": []}, "id": 6, "scope_entry": null, "scope_exits": []}, {"type": "AccessNode", "label": "b_to_b", "attributes": {"access": "WriteOnly", "setzero": false, "debuginfo2": {"type": "DebugInfo", "start_line": 294, "end_line": 294, "start_column": 0, "end_column": 0, "filename": "/home/tdematt/stencilflow/stencilflow/sdfg_generator.py"}, "data": "b_to_b", "in_connectors": [], "out_connectors": []}, "id": 7, "scope_entry": null, "scope_exits": []}], "edges": [{"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "label": "a[0:128, 0:128]", "attributes": {"veclen": 1, "num_accesses": "16384", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "127", "step": "1", "tile": "1"}, {"start": "0", "end": "127", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "a", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "0", "dst": "1", "dst_connector": "IN_1", "src_connector": null}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "label": "a_to_b(16384) [0]", "attributes": {"veclen": 1, "num_accesses": "16384", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "0", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "a_to_b", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "6", "dst": "5", "dst_connector": "_a", "src_connector": null}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "label": "a_to_b(16384) [0]", "attributes": {"veclen": 1, "num_accesses": "16384", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "0", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "a_to_b", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "2", "dst": "4", "dst_connector": null, "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "label": "a[j, k]", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "j", "end": "j", "step": "1", "tile": "1"}, {"start": "k", "end": "k", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "a", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "1", "dst": "3", "dst_connector": "memory", "src_connector": "OUT_1"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "label": "b_to_b(16384) [0]", "attributes": {"veclen": 1, "num_accesses": "16384", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "0", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "b_to_b", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "5", "dst": "7", "dst_connector": null, "src_connector": "_b"}, {"type": "MultiConnectorEdge", "attributes": {"data": {"type": "Memlet", "label": "a_to_b[0]", "attributes": {"veclen": 1, "num_accesses": "1", "subset": {"type": "Range", "ranges": [{"start": "0", "end": "0", "step": "1", "tile": "1"}]}, "other_subset": null, "data": "a_to_b", "debuginfo": null, "wcr": null, "wcr_identity": null, "wcr_conflict": true, "allow_oob": false}}}, "src": "3", "dst": "2", "dst_connector": "IN_1", "src_connector": "_b"}], "attributes": {"is_collapsed": false, "nosync": false, "instrument": "No_Instrumentation"}}], "edges": [{"type": "Edge", "attributes": {"data": {"type": "InterstateEdge", "attributes": {"assignments": {}, "condition": {"string_data": "1", "language": "Python"}}, "label": ""}}, "src": "0", "dst": "1"}], "undefined_symbols": [], "scalar_parameters": []}