/*

Xilinx Vivado v2018.3 (64-bit) [Major: 2018, Minor: 3]
SW Build: 2405991 on Thu Dec  6 23:38:27 MST 2018
IP Build: 2404404 on Fri Dec  7 01:43:56 MST 2018

Process ID (PID): 6024
License: Customer

Current time: 	Sat Nov 23 05:47:34 GMT-08:00 2019
Time zone: 	GMT-08:00 (GMT-08:00)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 3

Screen size: 3840x2160
Screen resolution (DPI): 192
Available screens: 1
Available disk space: 193 GB
Default font: family=Segoe UI,name=Segoe UI,style=plain,size=24

Java version: 	9.0.4 64-bit
Java home: 	C:/Xilinx/Vivado/2018.3/tps/win64/jre9.0.4
Java executable location: 	C:/Xilinx/Vivado/2018.3/tps/win64/jre9.0.4/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	Sidarth Shahri
User home directory: C:/Users/Sidarth Shahri
User working directory: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2018.3
RDI_DATADIR: C:/Xilinx/Vivado/2018.3/data
RDI_BINDIR: C:/Xilinx/Vivado/2018.3/bin

Vivado preferences file location: C:/Users/Sidarth Shahri/AppData/Roaming/Xilinx/Vivado/2018.3/vivado.xml
Vivado preferences directory: C:/Users/Sidarth Shahri/AppData/Roaming/Xilinx/Vivado/2018.3/
Vivado layouts directory: C:/Users/Sidarth Shahri/AppData/Roaming/Xilinx/Vivado/2018.3/layouts
PlanAhead jar file location: 	C:/Xilinx/Vivado/2018.3/lib/classes/planAhead.jar
Vivado log file location: 	C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/vivado.log
Vivado journal file location: 	C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/vivado.jou
Engine tmp dir: 	C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/.Xil/Vivado-6024-DESKTOP-U1OB0E7

Xilinx Environment Variables
----------------------------
XILINX: C:/Xilinx/Vivado/2018.3/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2018.3/ids_lite/ISE
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2018.3
XILINX_VIVADO: C:/Xilinx/Vivado/2018.3
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2018.3


GUI allocated memory:	192 MB
GUI max memory:		3,072 MB
Engine allocated memory: 585 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// WARNING: HEventQueue.dispatchEvent() is taking  1374 ms.
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// bx (cp):  Open Project : addNotify
// Opening Vivado Project: C:\Users\Sidarth Shahri\Documents\CMPE 140 Assignments\Assignment 8\Single_Cycle_with_Factorial_GPIO\Single_Cycle_with_Factorial_GPIO.xpr. Version: Vivado v2018.3 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: open_project {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.xpr} 
// Tcl Message: INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO' 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'. 
// TclEventType: PROJECT_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 615 MB. GUI used memory: 73 MB. Current time: 11/23/19, 5:47:36 AM GMT-08:00
// [GUI Memory]: 121 MB (+124527kb) [00:00:15]
// [Engine Memory]: 638 MB (+517061kb) [00:00:15]
// WARNING: HEventQueue.dispatchEvent() is taking  4714 ms.
// Tcl Message: open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 662.801 ; gain = 59.719 
// Project name: Single_Cycle_with_Factorial_GPIO; location: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO; part: xc7a35tcpg236-2L
// [Engine Memory]: 681 MB (+11959kb) [00:00:20]
dismissDialog("Open Project"); // bx (cp)
// [GUI Memory]: 133 MB (+6228kb) [00:00:21]
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 356 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Single_Cycle_SoC (Single_Cycle_SoC.v)]", 1); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 10); // B (D, cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 18 seconds
setFileChooser("C:/Users/Sidarth Shahri/Desktop/memfile.dat");
// Elapsed time: 37 seconds
selectCheckBox(PAResourceQtoS.SrcChooserPanel_ADD_SOURCES_FROM_SUBDIRECTORIES, "Add sources from subdirectories", false); // g (bm, c): FALSE
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 61 seconds
// [GUI Memory]: 143 MB (+3269kb) [00:07:22]
dismissDialog("Add Sources"); // c (cp)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// c (cp): Add Sources: addNotify
// bx (c):  Add Simulation Sources  : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -fileset sim_1 -norecurse {{C:/Users/Sidarth Shahri/Desktop/memfile.dat}} 
dismissDialog("Add Simulation Sources"); // bx (c)
// Elapsed time: 12 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 11); // B (D, cp)
// PAPropertyPanels.initPanels (tb_Single_Cycle_SoC.v) elapsed time: 0.3s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_Single_Cycle_SoC (tb_Single_Cycle_SoC.v)]", 12, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_Single_Cycle_SoC (tb_Single_Cycle_SoC.v)]", 12, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_Single_Cycle_SoC (tb_Single_Cycle_SoC.v), DUT1 : Single_Cycle_SoC (Single_Cycle_SoC.v)]", 13, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_Single_Cycle_SoC (tb_Single_Cycle_SoC.v), DUT1 : Single_Cycle_SoC (Single_Cycle_SoC.v), SoC_ad : SoC_ad (SoC_ad.v)]", 17, false, false, false, false, false, true); // B (D, cp) - Double Click
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: "xvlog --incr --relax -prj tb_Single_Cycle_SoC_vlog.prj" 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '1' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// TclEventType: LOAD_FEATURE
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_Single_Cycle_SoC_behav -key {Behavioral:sim_1:Functional:tb_Single_Cycle_SoC} -tclbatch {tb_Single_Cycle_SoC.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// PAPropertyPanels.initPanels (Single_Cycle_SoC.v) elapsed time: 0.2s
// WARNING: HEventQueue.dispatchEvent() is taking  2038 ms.
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// Tcl Message: source tb_Single_Cycle_SoC.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// [Engine Memory]: 717 MB (+2090kb) [00:08:08]
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 717 MB. GUI used memory: 111 MB. Current time: 11/23/19, 5:55:31 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: $finish called at time : 250 ns : File "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sim_1/new/tb_Single_Cycle_SoC.v" Line 92 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 775.582 ; gain = 31.840 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Single_Cycle_SoC_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 775.582 ; gain = 33.160 
// [GUI Memory]: 152 MB (+1590kb) [00:08:09]
// 'd' command handler elapsed time: 11 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// Elapsed time: 33 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1", 2); // k (j, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aF, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 730 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:56:08 AM GMT-08:00
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1462, 1141); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectButton(RDIResource.GraphicalView_ZOOM_IN, "Waveform Viewer_zoom_in"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 730 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:56:13 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 733 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:56:15 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 733 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:56:15 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 736 MB. GUI used memory: 123 MB. Current time: 11/23/19, 5:56:16 AM GMT-08:00
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, -1283, 162); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, -1526, -211); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, -1118, -92); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 736 MB. GUI used memory: 122 MB. Current time: 11/23/19, 5:56:20 AM GMT-08:00
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, -55, -51); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 175, 102); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Elapsed time: 27 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1369, -276); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 123 MB. Current time: 11/23/19, 5:56:49 AM GMT-08:00
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1304, 43); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:56:53 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:56:54 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 107 MB. Current time: 11/23/19, 5:56:54 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:56:54 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 106 MB. Current time: 11/23/19, 5:56:55 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:56:55 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:56:55 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:56:56 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 12 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 453, -378); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:02 AM GMT-08:00
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 743, -360); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 1316, -395); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 2008, -383); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 108 MB. Current time: 11/23/19, 5:57:04 AM GMT-08:00
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 2588, -389); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 3238, -372); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 3877, -372); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:06 AM GMT-08:00
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 4592, -372); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 5207, -378); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 5491, -360); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:09 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:10 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 106 MB. Current time: 11/23/19, 5:57:11 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:11 AM GMT-08:00
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 2706, 2535); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:18 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 106 MB. Current time: 11/23/19, 5:57:19 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:19 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 107 MB. Current time: 11/23/19, 5:57:19 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 106 MB. Current time: 11/23/19, 5:57:19 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:20 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:20 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:21 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 106 MB. Current time: 11/23/19, 5:57:21 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 106 MB. Current time: 11/23/19, 5:57:21 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 106 MB. Current time: 11/23/19, 5:57:21 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 124 MB. Current time: 11/23/19, 5:57:22 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:22 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 3524, 2561); // n (o, cp)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 4022, 179); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:28 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 108 MB. Current time: 11/23/19, 5:57:32 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 106 MB. Current time: 11/23/19, 5:57:32 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 742 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:32 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 18 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 4234, 123); // n (o, cp)
// [Engine Memory]: 764 MB (+11521kb) [00:10:23]
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 765 MB. GUI used memory: 104 MB. Current time: 11/23/19, 5:57:47 AM GMT-08:00
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 4408, 123); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 3383, 224); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Elapsed time: 32 seconds
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 4371, 76); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 788 MB. GUI used memory: 120 MB. Current time: 11/23/19, 5:58:24 AM GMT-08:00
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 4800, 139); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 2367, 1768); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - tb_Single_Cycle_SoC", "DesignTask.SIMULATION");
// bx (cp):  Close : addNotify
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// [Engine Memory]: 811 MB (+9940kb) [00:11:13]
// [GUI Memory]: 162 MB (+2420kb) [00:11:13]
// WARNING: HEventQueue.dispatchEvent() is taking  2287 ms.
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bx (cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_Single_Cycle_SoC (tb_Single_Cycle_SoC.v)]", 12); // B (D, cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 14 seconds
setFileChooser("C:/Users/Sidarth Shahri/Desktop/memfile.dat");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 19 seconds
dismissDialog("Add Sources"); // c (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// c (cp): Add Sources: addNotify
// bx (c):  Add Sources  : addNotify
// Tcl Message: import_files -norecurse {{C:/Users/Sidarth Shahri/Desktop/memfile.dat}} 
dismissDialog("Add Sources"); // bx (c)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Single_Cycle_SoC (Single_Cycle_SoC.v)]", 1); // B (D, cp)
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // X (q, cp)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ac (cp)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ac (cp)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // ac (cp)
selectMenuItem(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "C:/Users/Sidarth Shahri/Desktop/Previous Material/Mandy and Thinh/LAB8/Week 3 Code/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle.xpr"); // af (cp)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // X (q, cp)
// Opening Vivado Project: C:/Users/Sidarth Shahri/Desktop/Previous Material/Mandy and Thinh/LAB8/Week 3 Code/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle.xpr. Version: Vivado v2018.3 
// bx (cp):  Open Project : addNotify
selectButton("PAResourceOtoP.PABaseTab_WOULD_YOU_LIKE_TO_CLOSE_CURRENTLY_No", "No"); // JButton (C, I)
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// Tcl Message: open_project {C:/Users/Sidarth Shahri/Desktop/Previous Material/Mandy and Thinh/LAB8/Week 3 Code/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle.xpr} 
// Tcl Message: INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. Current project path is 'C:/Users/Sidarth Shahri/Desktop/Previous Material/Mandy and Thinh/LAB8/Week 3 Code/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle' 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'. 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  5101 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 847 MB. GUI used memory: 98 MB. Current time: 11/23/19, 5:59:29 AM GMT-08:00
// Tcl Message: open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 925.844 ; gain = 10.617 
// Project name: CMPE140_SoC_single_cycle; location: C:/Users/Sidarth Shahri/Desktop/Previous Material/Mandy and Thinh/LAB8/Week 3 Code/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle; part: xc7a100tcsg324-1
// Elapsed time: 11 seconds
dismissDialog("Open Project"); // bx (cp)
// [Engine Memory]: 881 MB (+30308kb) [00:12:12]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), clk_gen : clk_gen (clk_gen.v)]", 2, false, false, false, false, false, true); // B (D, cp) - Double Click
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v)]", 1); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources]", 0, true); // B (D, cp) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v)]", 1); // B (D, cp)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), bd : button_debouncer (button_debouncer.v)]", 3, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), bd : button_debouncer (button_debouncer.v)]", 3, false, false, false, false, false, true); // B (D, cp) - Double Click
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (Q, cp)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (Q, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (Q, cp)
// A (cp): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // A (cp)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: fpga_top 
// HMemoryUtils.trashcanNow. Engine heap size: 1,046 MB. GUI used memory: 100 MB. Current time: 11/23/19, 6:00:02 AM GMT-08:00
// [Engine Memory]: 1,046 MB (+127143kb) [00:12:40]
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,256 MB. GUI used memory: 100 MB. Current time: 11/23/19, 6:00:13 AM GMT-08:00
// [Engine Memory]: 1,258 MB (+167570kb) [00:12:50]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.6s
// [Engine Memory]: 1,350 MB (+29835kb) [00:12:52]
// Xgd.load filename: C:/Xilinx/Vivado/2018.3/data/parts/xilinx/artix7/devint/artix7/xc7a100t/xc7a100t.xgd; ZipEntry: xc7a100t_detail.xgd elapsed time: 1.9s
// [GUI Memory]: 170 MB (+588kb) [00:12:53]
// [GUI Memory]: 181 MB (+2006kb) [00:12:54]
// Schematic: addNotify
// PAPropertyPanels.initPanels (button_debouncer.v) elapsed time: 0.2s
// WARNING: HEventQueue.dispatchEvent() is taking  5341 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.406 ; gain = 94.094 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: 	Parameter depth bound to: 16 - type: integer  	Parameter history_max bound to: 65535 - type: integer  
// Tcl Message:  Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons : 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (6#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Mandy and Thinh/LAB8/Week 3 Code/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle.srcs/sources_1/new/mux2.v:1] INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Mandy and Thinh/LAB8/Week 3 Code/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle.srcs/sources_1/new/mux2.v:1] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ENdreg' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Mandy and Thinh/LAB8/Week 3 Code/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle.srcs/sources_1/new/ENdreg.v:3] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter w bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fact_reg' (20#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Mandy and Thinh/LAB8/Week 3 Code/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle.srcs/sources_1/new/fact_reg.v:4] INFO: [Synth 8-6157] synthesizing module 'fact_reg__parameterized0' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Mandy and Thinh/LAB8/Week 3 Code/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle.srcs/sources_1/new/fact_reg.v:4] 
// Tcl Message: 	Parameter w bound to: 1 - type: integer  
// Tcl Message: 	Parameter w bound to: 1 - type: integer  
// Tcl Message: 	Parameter w bound to: 32 - type: integer  
// Tcl Message: 	Parameter w bound to: 32 - type: integer  
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1113.730 ; gain = 134.418 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1113.730 ; gain = 134.418 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1113.730 ; gain = 134.418 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Device 21-403] Loading part xc7a100tcsg324-1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [C:/Users/Sidarth Shahri/Desktop/Previous Material/Mandy and Thinh/LAB8/Week 3 Code/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle.srcs/constrs_1/new/fpga_top.xdc] Finished Parsing XDC File [C:/Users/Sidarth Shahri/Desktop/Previous Material/Mandy and Thinh/LAB8/Week 3 Code/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle/CMPE140_SoC_single_cycle.srcs/constrs_1/new/fpga_top.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1398.559 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1412.555 ; gain = 433.242 
// Tcl Message: 103 Infos, 72 Warnings, 1 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 1412.555 ; gain = 433.242 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// S (cp): Critical Messages: addNotify
// Elapsed time: 24 seconds
dismissDialog("Open Elaborated Design"); // bx (cp)
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f (S)
dismissDialog("Critical Messages"); // S (cp)
// [Engine Memory]: 1,417 MB (+107kb) [00:13:05]
// PAPropertyPanels.initPanels (rst) elapsed time: 0.8s
// PAPropertyPanels.initPanels (bd (button_debouncer)) elapsed time: 0.2s
// Elapsed time: 38 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 26 seconds
String[] filenames31467 = {"C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 7/Assignment_7.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/validation_wrapper/button_debouncer.v", "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 7/Assignment_7.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/validation_wrapper/clk_gen.v", "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 7/Assignment_7.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/validation_wrapper/hex_to_7seg.v", "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 7/Assignment_7.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/validation_wrapper/led_mux.v"};
setFileChooser(filenames31467);
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 63 seconds
dismissFileChooser();
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 101 seconds
dismissDialog("Add Sources"); // c (cp)
// c (cp): Add Sources: addNotify
// bx (c):  Add Sources  : addNotify
// Tcl Message: current_project Single_Cycle_with_Factorial_GPIO 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: import_files -norecurse {{C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 7/Assignment_7.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/validation_wrapper/hex_to_7seg.v} {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 7/Assignment_7.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/validation_wrapper/button_debouncer.v} {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 7/Assignment_7.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/validation_wrapper/led_mux.v} {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 7/Assignment_7.srcs/sources_1/imports/PATCHED_MIPS_single_cycle/validation_wrapper/clk_gen.v}} 
dismissDialog("Add Sources"); // bx (c)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 191 MB (+1819kb) [00:15:30]
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, hex_to_7seg (hex_to_7seg.v)]", 4, false); // B (D, cp)
// Elapsed time: 13 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aI (aF, cp)
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// bx (cp):  Close : addNotify
// Tcl Message: current_project CMPE140_SoC_single_cycle 
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,436 MB. GUI used memory: 115 MB. Current time: 11/23/19, 6:03:13 AM GMT-08:00
// Engine heap size: 1,436 MB. GUI used memory: 115 MB. Current time: 11/23/19, 6:03:13 AM GMT-08:00
// WARNING: HEventQueue.dispatchEvent() is taking  2490 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
dismissDialog("Close"); // bx (cp)
selectCodeEditor("button_debouncer.v", 302, 318); // cl (w, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v)]", 1, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("fpga_top.v", 316, 524); // cl (w, cp)
typeControlKey((HResource) null, "fpga_top.v", 'c'); // cl (w, cp)
typeControlKey((HResource) null, "fpga_top.v", 'c'); // cl (w, cp)
selectCodeEditor("fpga_top.v", 412, 838); // cl (w, cp)
// Elapsed time: 39 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // X (q, cp)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ac (cp)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ac (cp)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ac (cp)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // ac (cp)
selectMenuItem(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 7/Assignment_7.xpr"); // af (cp)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // X (q, cp)
// Opening Vivado Project: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 7/Assignment_7.xpr. Version: Vivado v2018.3 
// bx (cp):  Open Project : addNotify
selectButton("PAResourceOtoP.PABaseTab_WOULD_YOU_LIKE_TO_CLOSE_CURRENTLY_No", "No"); // JButton (C, I)
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// Tcl Message: open_project {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 7/Assignment_7.xpr} 
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'. 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  6083 ms.
// Tcl Message: open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1487.766 ; gain = 0.000 
// Project name: Assignment_7; location: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 7; part: xc7a35tcpg236-2L
// Elapsed time: 12 seconds
dismissDialog("Open Project"); // bx (cp)
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mips_fpga (mips_fpga.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mips_fpga (mips_fpga.v)]", 1, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("mips_fpga.v", 317, 551); // cl (w, cp)
typeControlKey((HResource) null, "mips_fpga.v", 'c'); // cl (w, cp)
typeControlKey((HResource) null, "mips_fpga.v", 'c'); // cl (w, cp)
typeControlKey((HResource) null, "mips_fpga.v", 'c'); // cl (w, cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
dismissFileChooser();
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
// Elapsed time: 15 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "fpga_Single_Cycle_SoC.v"); // Y (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 27 seconds
dismissDialog("Add Sources"); // c (cp)
// bx (cp):  Add Sources  : addNotify
// Tcl Message: current_project Single_Cycle_with_Factorial_GPIO 
// Tcl Message: close [ open {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fpga_Single_Cycle_SoC.v} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fpga_Single_Cycle_SoC.v}} 
// I (cp): Define Module: addNotify
dismissDialog("Add Sources"); // bx (cp)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (C, J)
dismissDialog("Define Module"); // I (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v)]", 4, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v)]", 4, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 463, 913); // cl (w, cp)
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 5, 839, true, false, false, false, false); // cl (w, cp) - Shift Key
selectCodeEditor("fpga_Single_Cycle_SoC.v", 279, 537); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 163, 503); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 137, 483); // cl (w, cp)
// Elapsed time: 11 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 249, 469); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 249, 469, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 243, 515); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 185, 541); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 345, 523); // cl (w, cp)
// Elapsed time: 12 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 221, 469); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 221, 511); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 247, 553); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 327, 497); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 335, 509); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 337, 485); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 453, 523); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 495, 535); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 603, 531); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 507, 511); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 599, 463); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 587, 565); // cl (w, cp)
// Elapsed time: 12 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 481, 569); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 569, 583); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 503, 589); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 503, 589, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 525, 609); // cl (w, cp)
// Elapsed time: 11 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 359, 601); // cl (w, cp)
// Elapsed time: 35 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 337, 207); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 575, 205); // cl (w, cp)
// Elapsed time: 56 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 537, 161); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 673, 175); // cl (w, cp)
// Elapsed time: 36 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 701, 259); // cl (w, cp)
// Elapsed time: 41 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 549, 487); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 549, 487, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 549, 487); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 549, 487); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 549, 487, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 491, 529); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 399, 583); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 133, 613); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 211, 953); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 175, 755); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 309, 829); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 199, 759); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 307, 863); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 197, 853); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 197, 853, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 369, 463); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 369, 463, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 313, 441); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 313, 441, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'c'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 153, 829); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 153, 829, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 517, 859); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 387, 719); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 387, 719, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("fpga_Single_Cycle_SoC.v", 539, 713); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 301, 571); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 485, 571); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 449, 617); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 401, 615); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 401, 615, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 527, 621); // cl (w, cp)
// Elapsed time: 10 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 523, 689); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 567, 711); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 601, 747); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 77, 581); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("fpga_Single_Cycle_SoC.v", 311, 659); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 433, 747); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 433, 747, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 123, 639); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 239, 671); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 393, 539); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 491, 595); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 511, 561); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 527, 609); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 527, 609); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 527, 609, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 643, 617); // cl (w, cp)
// Elapsed time: 11 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Single_Cycle_SoC (Single_Cycle_SoC.v)]", 3); // B (D, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 95, 179); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 95, 179, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 229, 517); // cl (w, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Single_Cycle_SoC (Single_Cycle_SoC.v)]", 3, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Single_Cycle_SoC (Single_Cycle_SoC.v)]", 3, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("Single_Cycle_SoC.v", 385, 737); // cl (w, cp)
selectCodeEditor("Single_Cycle_SoC.v", 161, 813); // cl (w, cp)
typeControlKey((HResource) null, "Single_Cycle_SoC.v", 'c'); // cl (w, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, button_debouncer (button_debouncer.v)]", 4, false); // B (D, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 3); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 445, 613); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 195, 639); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 259, 413); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 281, 669); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 249, 621); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 305, 669); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 233, 625); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 259, 643); // cl (w, cp)
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
// Elapsed time: 12 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 571, 273); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Single_Cycle_SoC.v", 2); // k (j, cp)
selectCodeEditor("Single_Cycle_SoC.v", 607, 421); // cl (w, cp)
selectCodeEditor("Single_Cycle_SoC.v", 491, 343); // cl (w, cp)
selectCodeEditor("Single_Cycle_SoC.v", 277, 379); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 3); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 643, 279); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 761, 381); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 579, 507); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 761, 663); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 525, 307); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 525, 307, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 503, 475); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 517, 463); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 503, 491); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 503, 577); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 503, 621); // cl (w, cp)
// Elapsed time: 27 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Single_Cycle_SoC.v", 2); // k (j, cp)
selectCodeEditor("Single_Cycle_SoC.v", 489, 787); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tb_Single_Cycle_SoC.v", 1); // k (j, cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 463, 445); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// D (cp): Invalid Top Module: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (D)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
dismissDialog("Invalid Top Module"); // D (cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 35, 773); // cl (w, cp)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("tb_Single_Cycle_SoC.v", 397, 283); // cl (w, cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 287, 343); // cl (w, cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 427, 373); // cl (w, cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 247, 315); // cl (w, cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 523, 519); // cl (w, cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 511, 547); // cl (w, cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 317, 579); // cl (w, cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 283, 579); // cl (w, cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 159, 571); // cl (w, cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 285, 587); // cl (w, cp)
// Elapsed time: 11 seconds
selectCodeEditor("tb_Single_Cycle_SoC.v", 269, 409); // cl (w, cp)
typeControlKey((HResource) null, "tb_Single_Cycle_SoC.v", 'c'); // cl (w, cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 245, 647); // cl (w, cp)
typeControlKey((HResource) null, "tb_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 269, 427); // cl (w, cp)
selectCodeEditor("tb_Single_Cycle_SoC.v", 183, 493); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 31 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Single_Cycle_SoC.v", 2); // k (j, cp)
// Elapsed time: 21 seconds
selectCodeEditor("Single_Cycle_SoC.v", 431, 595); // cl (w, cp)
selectCodeEditor("Single_Cycle_SoC.v", 409, 581); // cl (w, cp)
selectCodeEditor("Single_Cycle_SoC.v", 459, 581); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("Single_Cycle_SoC.v", 209, 773); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Single_Cycle_SoC (Single_Cycle_SoC.v), SoC_ad : SoC_ad (SoC_ad.v)]", 7, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Single_Cycle_SoC (Single_Cycle_SoC.v), SoC_ad : SoC_ad (SoC_ad.v)]", 7, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Single_Cycle_SoC.v", 2); // k (j, cp)
selectCodeEditor("Single_Cycle_SoC.v", 535, 499, false, false, false, true, false); // cl (w, cp) - Popup Trigger
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Syntax Error Files]", 19); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Syntax Error Files, fpga_Single_Cycle_SoC.v]", 20, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Syntax Error Files, fpga_Single_Cycle_SoC.v]", 20, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Syntax Error Files, fpga_Single_Cycle_SoC.v]", 20, false, false, false, false, false, true); // B (D, cp) - Double Click
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Single_Cycle_SoC.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tb_Single_Cycle_SoC.v", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Single_Cycle_SoC.v", 2); // k (j, cp)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tb_Single_Cycle_SoC.v", 1); // k (j, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// al (cp): Save Project: addNotify
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (al)
// bx (cp):  Save Constraints : addNotify
// TclEventType: DG_GRAPH_STALE
// e (cp):  Run Simulation : addNotify
dismissDialog("Save Project"); // al (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_CHANGE
// Tcl Message: launch_simulation 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' 
// Tcl Message: "xvlog --incr --relax -prj tb_Single_Cycle_SoC_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1498.512 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '8' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_Single_Cycle_SoC_behav -key {Behavioral:sim_1:Functional:tb_Single_Cycle_SoC} -tclbatch {tb_Single_Cycle_SoC.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// WARNING: HEventQueue.dispatchEvent() is taking  1266 ms.
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 15 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// Tcl Message: source tb_Single_Cycle_SoC.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,436 MB. GUI used memory: 135 MB. Current time: 11/23/19, 6:18:01 AM GMT-08:00
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: $finish called at time : 250 ns : File "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sim_1/new/tb_Single_Cycle_SoC.v" Line 73 
// Tcl Message: xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1506.219 ; gain = 7.707 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Single_Cycle_SoC_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1506.219 ; gain = 7.707 
// 'd' command handler elapsed time: 21 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 2", 4); // k (j, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: DG_GRAPH_STALE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// [GUI Memory]: 210 MB (+9586kb) [00:30:43]
// [Engine Memory]: 1,490 MB (+1600kb) [00:30:43]
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aF, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,490 MB. GUI used memory: 143 MB. Current time: 11/23/19, 6:18:07 AM GMT-08:00
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(RDIResource.GraphicalView_ZOOM_IN, "Waveform Viewer_zoom_in"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 3692, 69); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,521 MB. GUI used memory: 186 MB. Current time: 11/23/19, 6:18:14 AM GMT-08:00
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 3717, 152); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - tb_Single_Cycle_SoC", "DesignTask.SIMULATION");
// bx (cp):  Close : addNotify
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// WARNING: HEventQueue.dispatchEvent() is taking  1747 ms.
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
dismissDialog("Close"); // bx (cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 3); // k (j, cp)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 3, false, true); // k (j, cp) - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aF, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 3); // k (j, cp)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 3, false, true); // k (j, cp) - Double Click
unmaximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aF, cp)
// Elapsed time: 11 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 471, 615); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 275, 699); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 275, 699, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'c'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 87, 223); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 87, 223, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 359, 207); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 359, 207, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 597, 457); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 695, 509); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 457, 227); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 457, 227, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 709, 449); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 433, 217); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 433, 217, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 683, 643); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 469, 839); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("fpga_Single_Cycle_SoC.v", 467, 475); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 471, 445); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 27 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 503, 521); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 575, 815); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 217, 853); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 141, 839); // cl (w, cp)
// Elapsed time: 10 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 461, 639); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 461, 681); // cl (w, cp)
// Elapsed time: 20 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 453, 719); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 451, 769); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 461, 829); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 453, 815); // cl (w, cp)
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Single_Cycle_SoC.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 3); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 549, 517); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 579, 745); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 499, 513); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 499, 801); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 499, 801, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 283, 555); // cl (w, cp)
// Elapsed time: 10 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 647, 381); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Single_Cycle_SoC.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 3); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 603, 701); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("fpga_Single_Cycle_SoC.v", 463, 549); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 459, 575); // cl (w, cp)
// Elapsed time: 31 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 485, 937); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 459, 841); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 679, 801); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 503, 593); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 451, 701); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 31 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 495, 591); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 495, 591, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 499, 841); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 499, 841, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 521, 829); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 521, 829, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'c'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 459, 583); // cl (w, cp)
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 595, 775); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 583, 843); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 459, 865); // cl (w, cp)
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 513, 565); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 463, 503); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 465, 321); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 565, 551); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 649, 575); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 21 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 745, 763); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("fpga_Single_Cycle_SoC.v", 993, 265); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("fpga_Single_Cycle_SoC.v", 105, 521); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 105, 521, false, false, false, false, true); // cl (w, cp) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 53 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 245, 871); // cl (w, cp)
// Elapsed time: 22 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 511, 533); // cl (w, cp)
selectCodeEditor("fpga_top.v", 368, 192); // cl (w, cp)
selectCodeEditor("fpga_top.v", 328, 208); // cl (w, cp)
selectCodeEditor("fpga_top.v", 328, 208, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_top.v", 388, 1068); // cl (w, cp)
selectCodeEditor("fpga_top.v", 422, 984); // cl (w, cp)
typeControlKey((HResource) null, "fpga_top.v", 'c'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 415, 535); // cl (w, cp)
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 105, 605); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 235, 603); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 451, 643); // cl (w, cp)
// Elapsed time: 25 seconds
selectCodeEditor("fpga_top.v", 424, 828); // cl (w, cp)
// Elapsed time: 23 seconds
selectCodeEditor("mips_fpga.v", 529, 675); // cl (w, cp)
closeMainWindow("Assignment_7 - [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 7/Assignment_7.xpr] - Vivado 2018.3"); // cp
// Run Command: PAResourceCommand.PACommandNames_CLOSE_PROJECT
// bx (cp):  Close Project : addNotify
// Tcl Message: current_project Assignment_7 
// TclEventType: PROJECT_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,531 MB. GUI used memory: 121 MB. Current time: 11/23/19, 6:26:37 AM GMT-08:00
// WARNING: HEventQueue.dispatchEvent() is taking  1237 ms.
// Tcl Message: close_project 
dismissDialog("Close Project"); // bx (cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 709, 479); // cl (w, cp)
// Elapsed time: 15 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 349, 405); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 289, 291); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 289, 291, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 301, 303); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 301, 303, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'c'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 355, 431); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 355, 431, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 305, 397); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 321, 403); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 321, 403, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 291, 351); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 291, 351, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'c'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 337, 439); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 337, 439, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 561, 477); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: current_project Single_Cycle_with_Factorial_GPIO 
selectCodeEditor("fpga_Single_Cycle_SoC.v", 355, 447); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 32 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 371, 797); // cl (w, cp)
selectCodeEditor("fpga_top.v", 288, 594); // cl (w, cp)
selectCodeEditor("fpga_top.v", 274, 398); // cl (w, cp)
selectCodeEditor("fpga_top.v", 264, 856); // cl (w, cp)
selectCodeEditor("fpga_top.v", 280, 1102); // cl (w, cp)
// Elapsed time: 11 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// F (c): Create Source File: addNotify
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "mux2.v"); // Y (Q, F)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (F)
dismissDialog("Create Source File"); // F (c)
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 9 seconds
dismissDialog("Add Sources"); // c (cp)
// bx (cp):  Add Sources  : addNotify
// Tcl Message: close [ open {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/mux2.v} w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files {{C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/mux2.v}} 
// I (cp): Define Module: addNotify
dismissDialog("Add Sources"); // bx (cp)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (I)
// TclEventType: FILE_SET_CHANGE
selectButton("PAResourceAtoD.DefineModulesDialog_YOU_HAVE_MADE_CHANGES_TO_MODULE_Yes", "Yes"); // JButton (C, J)
dismissDialog("Define Module"); // I (cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, mux2 (mux2.v)]", 20, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, mux2 (mux2.v)]", 20, false, false, false, false, false, true); // B (D, cp) - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("mux2.v", 1003, 11); // cl (w, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux2 (mux2.v)]", 10, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, mux2 (mux2.v)]", 20, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux2 (mux2.v)]", 10, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux2 (mux2.v)]", 10, false, false, false, false, false, true); // B (D, cp) - Double Click
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux2 (mux2.v)]", 10, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux2 (mux2.v)]", 10, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v)]", 1, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("fpga_Single_Cycle_SoC.v", 261, 799); // cl (w, cp)
// Elapsed time: 14 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 129, 877); // cl (w, cp)
// Elapsed time: 18 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v)]", 1); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v)]", 4, true); // B (D, cp) - Node
// Tcl Message: current_project CMPE140_SoC_single_cycle 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v)]", 4, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), mips : mips (mips.v)]", 6, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), mips : mips (mips.v)]", 6, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), mips : mips (mips.v), dp : datapath (datapath.v)]", 7, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), mips : mips (mips.v), dp : datapath (datapath.v), pc_jmp_mux : mux2 (mux2.v)]", 13, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("datapath.v", 130, 508); // cl (w, cp)
typeControlKey((HResource) null, "datapath.v", 'c'); // cl (w, cp)
typeControlKey((HResource) null, "datapath.v", 'c'); // cl (w, cp)
typeControlKey((HResource) null, "datapath.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "tb_Single_Cycle_SoC.v", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Single_Cycle_SoC.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 3); // k (j, cp)
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 167, 879); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 167, 879, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 385, 889); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 417, 911); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mux2.v", 5); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 3); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 173, 945); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 119, 963); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 225, 903); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 325, 939); // cl (w, cp)
typeControlKey(null, null, 'z');
selectCodeEditor("fpga_Single_Cycle_SoC.v", 441, 895); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 463, 867); // cl (w, cp)
// Elapsed time: 14 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 453, 907); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 517, 873); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 449, 917); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 461, 909); // cl (w, cp)
// Elapsed time: 13 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 465, 737); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 511, 747); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 511, 747, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 457, 873); // cl (w, cp)
// Elapsed time: 18 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 323, 835); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 305, 907); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 277, 843); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 187, 887); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 133, 425); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 563, 527); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 473, 759); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 251, 77); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 251, 77, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 353, 467); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: current_project Single_Cycle_with_Factorial_GPIO 
// Elapsed time: 16 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 507, 769); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 507, 769, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 495, 623); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 495, 623, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("fpga_Single_Cycle_SoC.v", 467, 347); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 863, 565); // cl (w, cp)
// Elapsed time: 10 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 531, 455); // cl (w, cp)
// Elapsed time: 34 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 551, 823); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 537, 897); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 497, 897); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 423, 871); // cl (w, cp)
// Elapsed time: 24 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 353, 899); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 187, 855); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 383, 757); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 497, 873); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 497, 873, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 485, 847); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 485, 847, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 493, 815); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 493, 815, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 495, 777); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 495, 777, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 565, 741); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 565, 741, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 619, 633); // cl (w, cp)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_top.v", 1); // k (j, cp)
selectCodeEditor("fpga_top.v", 388, 828); // cl (w, cp)
selectCodeEditor("fpga_top.v", 362, 874); // cl (w, cp)
// Elapsed time: 27 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 497, 873); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 497, 873, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 28816 seconds
selectCodeEditor("fpga_top.v", 258, 316); // cl (w, cp)
typeControlKey((HResource) null, "fpga_top.v", 'c'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 499, 875); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 499, 875, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 791, 809); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 721, 873); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 835, 851); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceEtoH.FileSetPanel_MESSAGES, "4"); // h (f, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sources_1, [HDL 9-3756] overwriting previous definition of module 'mux2' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/mux2.v:23]. ]", 2, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Sidarth Shahri\Documents\CMPE 140 Assignments\Assignment 8\Single_Cycle_with_Factorial_GPIO\Single_Cycle_with_Factorial_GPIO.srcs\sources_1\new\mux2.v;-;;-;16;-;line;-;23;-;;-;16;-;"); // ah (Q, cp)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mux2.v", 5); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mux2.v (2)", 6); // k (j, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, mux2 (mux2.v)]", 51, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, mux2 (mux2.v)]", 51, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mux2.v (2)", 6); // k (j, cp)
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mux2.v (2)", 6, true, false); // k (j, cp) - Popup Trigger
selectCodeEditor("mux2.v (2)", 1409, 373); // cl (w, cp)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, mux2 (mux2.v)]", 51, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, mux2 (mux2.v)]", 51, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux2 (mux2.v)]", 41, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux2 (mux2.v)]", 41, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux2 (mux2.v)]", 41, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux2 (mux2.v)]", 41, false, false, false, false, false, true); // B (D, cp) - Double Click
// Elapsed time: 10 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sources_1, [filemgmt 20-1318] Duplicate Design Unit 'mux2()' found in library 'xil_defaultlib'. Duplicate found at line 1 of file C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/mux2.v. 	(Active) Duplicate found at line 23 of file C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/mux2.v. ]", 3, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Sidarth Shahri\Documents\CMPE 140 Assignments\Assignment 8\Single_Cycle_with_Factorial_GPIO\Single_Cycle_with_Factorial_GPIO.srcs\sources_1\new\mux2.v;-;;-;16;-;line;-;23;-;;-;16;-;"); // ah (Q, cp)
// Elapsed time: 11 seconds
selectButton(RDIResourceCommand.RDICommands_DELETE, (String) null); // B (f, cp)
typeControlKey(null, null, 'z');
selectCodeEditor("mux2.v (2)", 441, 263); // cl (w, cp)
selectCodeEditor("mux2.v (2)", 307, 631); // cl (w, cp)
selectCodeEditor("mux2.v (2)", 3, 735); // cl (w, cp)
selectCodeEditor("mux2.v (2)", 353, 755); // cl (w, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux2 (mux2.v)]", 41, false); // B (D, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sim_1, [HDL 9-3756] overwriting previous definition of module 'mux2' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/mux2.v:23]. ]", 5, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Sidarth Shahri\Documents\CMPE 140 Assignments\Assignment 8\Single_Cycle_with_Factorial_GPIO\Single_Cycle_with_Factorial_GPIO.srcs\sources_1\new\mux2.v;-;;-;16;-;line;-;23;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sim_1, [filemgmt 20-1318] Duplicate Design Unit 'mux2()' found in library 'xil_defaultlib'. Duplicate found at line 1 of file C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/mux2.v. 	(Active) Duplicate found at line 23 of file C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/mux2.v. ]", 6, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Sidarth Shahri\Documents\CMPE 140 Assignments\Assignment 8\Single_Cycle_with_Factorial_GPIO\Single_Cycle_with_Factorial_GPIO.srcs\sources_1\imports\sources_1\imports\PATCHED_MIPS_single_cycle\single_cycle_mips_source_initial\datapath\mux2.v;-;;-;16;-;line;-;1;-;;-;16;-;"); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Analysis Results, sim_1, [filemgmt 20-1318] Duplicate Design Unit 'mux2()' found in library 'xil_defaultlib'. Duplicate found at line 1 of file C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/mux2.v. 	(Active) Duplicate found at line 23 of file C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/mux2.v. ]", 6, false, false, false, false, false, true); // ah (Q, cp) - Double Click
selectCodeEditor("mux2.v", 179, 261); // cl (w, cp)
typeControlKey((HResource) null, "mux2.v", 'c'); // cl (w, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux2 (mux2.v)]", 41, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux2 (mux2.v)]", 41, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // af (al, cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cp): Remove Sources: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (cp)
// aE (cp): Remove Sources: addNotify
// bx (aE):  Remove Sources : addNotify
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/mux2.v}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {{C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/mux2.v}} 
dismissDialog("Remove Sources"); // bx (aE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux2 (mux2.v)]", 41, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v)]", 1, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v)]", 1, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("fpga_Single_Cycle_SoC.v", 75, 313); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 75, 313, false, false, false, true, false); // cl (w, cp) - Popup Trigger
selectMenuItem(PAResourceOtoP.PACodeEditor_GOTO_DEFINITION, "Go to Definition"); // af (al, cp)
selectCodeEditor("mux2.v", 971, 153); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mux2.v (2)", 5); // k (j, cp)
// k (cp): Text Changed: addNotify
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B (k, cp)
selectButton(RDIResource.ConfirmSaveTextEditsDialog_NO, "No"); // a (k)
dismissDialog("Text Changed"); // k (cp)
selectCodeEditor("mux2.v", 1155, 135); // cl (w, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 3); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 4, false); // B (D, cp)
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("CANCEL", "Cancel"); // JButton (j, c)
dismissDialog("Add Sources"); // c (cp)
// Elapsed time: 40 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceAtoD.ConstraintsChooserPanel_CREATE_FILE, "Create File"); // a (C, c)
// Tcl Command: 'file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1'
// C (cp): Create Constraints File: addNotify
// Tcl Message: file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1 
// Tcl Message: can't create directory "C:/Users/Sidarth": permission denied 
// Elapsed time: 17 seconds
setText(PAResourceAtoD.CreateConstraintsFilePanel_FILE_NAME, "fpga_Single_Cycle_SoC.xdc"); // Y (D, C)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (C)
dismissDialog("Create Constraints File"); // C (cp)
// Tcl Command: 'file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1'
// Tcl Command: 'file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new'
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 23 seconds
// Tcl Command: 'file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new'
// Tcl Message: file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1 
// Tcl Message: can't create directory "C:/Users/Sidarth": permission denied 
// Tcl Message: file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new 
// Tcl Message: can't create directory "C:/Users/Sidarth": permission denied 
dismissDialog("Add Sources"); // c (cp)
// bx (cp):  Checking for Conflicts : addNotify
// Tcl Message: file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new 
// Tcl Message: can't create directory "C:/Users/Sidarth": permission denied 
// Tcl Command: 'file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new'
dismissDialog("Checking for Conflicts"); // bx (cp)
// Tcl Message: file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new 
// Tcl Message: can't create directory "C:/Users/Sidarth": permission denied 
// Tcl Command: 'file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new'
// Tcl Message: file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new 
// Tcl Message: can't create directory "C:/Users/Sidarth": permission denied 
// Tcl Command: 'file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new'
// Tcl Message: file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new 
// Tcl Message: can't create directory "C:/Users/Sidarth": permission denied 
// Tcl Command: 'file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new'
// Tcl Message: file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new 
// Tcl Message: can't create directory "C:/Users/Sidarth": permission denied 
// c (cp): Add Sources: addNotify
// bx (c):  Add Constraint  : addNotify
// Tcl Command: 'file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1'
// Tcl Message: file mkdir C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1 
// Tcl Message: can't create directory "C:/Users/Sidarth": permission denied 
// Tcl Message: file mkdir {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new} 
// Tcl Message: close [ open {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new/fpga_Single_Cycle_SoC.xdc} w ] 
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset constrs_1 {{C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new/fpga_Single_Cycle_SoC.xdc}} 
dismissDialog("Add Constraint"); // bx (c)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 4); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, fpga_Single_Cycle_SoC.xdc]", 5, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, fpga_Single_Cycle_SoC.xdc]", 5, false, false, false, false, false, true); // B (D, cp) - Double Click
// Elapsed time: 13 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 477, 839); // cl (w, cp)
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.xdc", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 781, 317); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 899, 539); // cl (w, cp)
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 1055, 143); // cl (w, cp)
// Elapsed time: 11 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 1361, 577); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 417, 289); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 999, 465); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 999, 465, false, false, false, false, true); // cl (w, cp) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Single_Cycle_SoC.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 3); // k (j, cp)
// Elapsed time: 40 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 1413, 201); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.xdc", 6); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 1117, 685); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 1161, 471); // cl (w, cp)
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.xdc", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 1259, 599); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 489, 477); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 985, 651); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 1389, 383); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 943, 487); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 1043, 557); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 537, 609); // cl (w, cp)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 2); // k (j, cp)
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.xdc", 4); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 963, 447); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 1); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 409, 381); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 409, 381, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'c'); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.xdc", 4); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 965, 411); // cl (w, cp)
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.xdc", 'v'); // cl (w, cp)
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.xdc", 'v'); // cl (w, cp)
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.xdc", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 1197, 517); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 969, 473); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 1405, 559); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 1201, 579); // cl (w, cp)
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 1); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.xdc", 4); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 827, 605); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 1); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 463, 193); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 403, 177); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 411, 213); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 411, 235); // cl (w, cp)
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.xdc", 4); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 1); // k (j, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// f (cp): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (cp):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Sat Nov 23 06:43:36 2019] Launched synth_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (cp)
// TclEventType: RUN_FAILED
// ah (cp): Synthesis Failed: addNotify
// Elapsed time: 23 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ah (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-859] too many parameter overrides for module 'mux2' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/datapath.v:83]. ]", 1, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Sidarth Shahri\Documents\CMPE 140 Assignments\Assignment 8\Single_Cycle_with_Factorial_GPIO\Single_Cycle_with_Factorial_GPIO.srcs\sources_1\imports\sources_1\imports\PATCHED_MIPS_single_cycle\single_cycle_mips_source_initial\datapath\datapath.v;-;;-;16;-;line;-;83;-;;-;16;-;"); // ah (Q, cp)
// Elapsed time: 17 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-859] too many parameter overrides for module 'mux2' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/datapath.v:83]. ]", 1, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-859] too many parameter overrides for module 'mux2' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/datapath.v:83]. ]", 1, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-859] too many parameter overrides for module 'mux2' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/datapath.v:83]. ]", 1, false, false, false, false, false, true); // ah (Q, cp) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-859] too many parameter overrides for module 'mux2' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/datapath.v:83]. ]", 1, false); // ah (Q, cp)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Sidarth Shahri\Documents\CMPE 140 Assignments\Assignment 8\Single_Cycle_with_Factorial_GPIO\Single_Cycle_with_Factorial_GPIO.srcs\sources_1\imports\sources_1\imports\PATCHED_MIPS_single_cycle\single_cycle_mips_source_initial\datapath\datapath.v;-;;-;16;-;line;-;83;-;;-;16;-;"); // ah (Q, cp)
selectCodeEditor("datapath.v", 73, 343); // cl (w, cp)
selectCodeEditor("datapath.v", 73, 343, false, false, false, true, false); // cl (w, cp) - Popup Trigger
selectMenuItem(PAResourceOtoP.PACodeEditor_GOTO_DEFINITION, "Go to Definition"); // af (al, cp)
// Elapsed time: 25 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Elapsed time: 18 seconds
selectCodeEditor("datapath.v", 265, 51); // cl (w, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a (o, c)
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 31 seconds
setFileChooser("C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/mux2.v");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 43 seconds
dismissDialog("Add Sources"); // c (cp)
// Tcl Message: add_files -norecurse {{C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/mux2.v}} 
// Elapsed time: 12 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v)]", 4); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v)]", 4); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), mips : mips (mips.v), dp : datapath (datapath.v)]", 6); // B (D, cp)
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), mips : mips (mips.v), dp : datapath (datapath.v), rf_wd_jal_mux : mux2 (mux2.v)]", 26, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), mips : mips (mips.v), dp : datapath (datapath.v), rf_wd_jal_mux : mux2 (mux2.v)]", 26, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("mux2.v (2)", 99, 803); // cl (w, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), mips : mips (mips.v), dp : datapath (datapath.v), rf_wd_jal_mux : mux2 (mux2.v)]", 26, false, false, false, false, true, false); // B (D, cp) - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, cp)
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, cp)
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // af (al, cp)
// Run Command: RDIResourceCommand.RDICommands_DELETE
// aE (cp): Remove Sources: addNotify
selectCheckBox(PAResourceQtoS.RemoveSourcesDialog_ALSO_DELETE, "Also delete the project local file/directory from disk", true); // g (Q, aE): TRUE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (aE)
dismissDialog("Remove Sources"); // aE (cp)
// aE (cp): Remove Sources: addNotify
// bx (aE):  Remove Sources : addNotify
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/mux2.v}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {{C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/mux2.v}} 
// Tcl Message: file delete -force {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/mux2.v} 
dismissDialog("Remove Sources"); // bx (aE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), mips : mips (mips.v), dp : datapath (datapath.v), rf_mult_shift_wd_mux : mux2 (mux2.v)]", 25, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), mips : mips (mips.v), dp : datapath (datapath.v), mult_shift_mux : xil_defaultlib.mux2]", 24, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), mips : mips (mips.v), dp : datapath (datapath.v), mult_shift_mux : xil_defaultlib.mux2]", 24, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), mips : mips (mips.v), dp : datapath (datapath.v), mult_shift_mux : xil_defaultlib.mux2]", 24, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), mips : mips (mips.v), dp : datapath (datapath.v), mult_shift_mux : xil_defaultlib.mux2]", 24, false, false, false, false, false, true); // B (D, cp) - Double Click
// Elapsed time: 66 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B (f, cp)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (cp): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 23 seconds
setFileChooser("C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/mux2.v");
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 26 seconds
dismissDialog("Add Sources"); // c (cp)
// TclEventType: DG_GRAPH_STALE
// c (cp): Add Sources: addNotify
// bx (c):  Add Sources  : addNotify
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -norecurse {{C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/mux2.v}} 
dismissDialog("Add Sources"); // bx (c)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 14, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bx (cp):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cp): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (cp):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Sat Nov 23 06:48:38 2019] Launched synth_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (cp)
// TclEventType: RUN_COMPLETED
// ah (cp): Synthesis Completed: addNotify
// Elapsed time: 217 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// f (cp): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (cp):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 
// Tcl Message: [Sat Nov 23 06:52:23 2019] Launched impl_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/impl_1/runme.log 
// 'c' command handler elapsed time: 6 seconds
dismissDialog("Starting Design Runs"); // bx (cp)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// ah (cp): Implementation Failed: addNotify
// Elapsed time: 47 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // ah (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net Single_Cycle_SoC/gpio_module/input1/Q[1] has multiple drivers: Single_Cycle_SoC/gpio_module/input1/Q_reg[1]/Q, and Single_Cycle_SoC/gpio_module/input2/Q_reg[0]/Q.. ]", 7, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net Single_Cycle_SoC/gpio_module/input1/Q[1] has multiple drivers: Single_Cycle_SoC/gpio_module/input1/Q_reg[1]/Q, and Single_Cycle_SoC/gpio_module/input2/Q_reg[0]/Q.. ]", 7, false, false, false, false, false, true); // ah (Q, cp) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist]", 5, true); // ah (Q, cp) - Node
collapseTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation]", 2); // ah (Q, cp)
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation]", 2); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, [Vivado_Tcl 4-78] Error(s) found during DRC. Opt_design not run.. ]", 8, false); // ah (Q, cp)
// Elapsed time: 16 seconds
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; opt_design ERROR ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Sat Nov 23 06:52:40 GMT-08:00 2019 ; 00:00:14 ; Vivado Implementation Defaults (Vivado Implementation 2018) ; Vivado Implementation Default Reports (Vivado Implementation 2018) ; xc7a35tcpg236-2L ; Default settings for Implementation.", 1, "opt_design ERROR", 2, false); // ax (Q, cp)
// PAPropertyPanels.initPanels (impl_1) elapsed time: 0.6s
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, "impl_1 ; constrs_1 ; opt_design ERROR ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ;  ; Sat Nov 23 06:52:40 GMT-08:00 2019 ; 00:00:14 ; Vivado Implementation Defaults (Vivado Implementation 2018) ; Vivado Implementation Default Reports (Vivado Implementation 2018) ; xc7a35tcpg236-2L ; Default settings for Implementation.", 1, "opt_design ERROR", 2, false, false, false, false, false, true); // ax (Q, cp) - Double Click
maximizeFrame(RDIResource.RDIViews_PROPERTIES, "Source File Properties"); // ax (aI, cp)
// WARNING: HEventQueue.dispatchEvent() is taking  1075 ms.
floatView(RDIResource.RDIViews_PROPERTIES, "Source File Properties"); // ax (aI, cp)
// RDIResource.RDIViews_PROPERTIES: Implementation Run Properties: float view
dockFrame(RDIResource.RDIViews_PROPERTIES, "Implementation Run Properties"); // ax (aI, aK)
// RDIResource.RDIViews_PROPERTIES: Implementation Run Properties: dock view
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net Single_Cycle_SoC/gpio_module/input1/Q[1] has multiple drivers: Single_Cycle_SoC/gpio_module/input1/Q_reg[1]/Q, and Single_Cycle_SoC/gpio_module/input2/Q_reg[0]/Q.. ]", 7, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net Single_Cycle_SoC/gpio_module/input1/Q[1] has multiple drivers: Single_Cycle_SoC/gpio_module/input1/Q_reg[1]/Q, and Single_Cycle_SoC/gpio_module/input2/Q_reg[0]/Q.. ]", 7, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net Single_Cycle_SoC/gpio_module/input1/Q[1] has multiple drivers: Single_Cycle_SoC/gpio_module/input1/Q_reg[1]/Q, and Single_Cycle_SoC/gpio_module/input2/Q_reg[0]/Q.. ]", 7, false, false, false, false, false, true); // ah (Q, cp) - Double Click
// Elapsed time: 13 seconds
selectCodeEditor("datapath.v", 597, 353); // cl (w, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v)]", 4, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v)]", 4, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
// Elapsed time: 27 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v)]", 4); // B (D, cp)
selectCodeEditor("Single_Cycle_SoC.v", 343, 533); // cl (w, cp)
selectCodeEditor("Single_Cycle_SoC.v", 275, 515); // cl (w, cp)
// RDIResource.RDIViews_PROPERTIES: Source File Properties: close view
// Elapsed time: 18 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), gpio_module : gpio_top (gpio_top.v)]", 34, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), gpio_module : gpio_top (gpio_top.v)]", 34, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("gpio_top.v", 231, 463); // cl (w, cp)
selectCodeEditor("gpio_top.v", 269, 535); // cl (w, cp)
selectCodeEditor("gpio_top.v", 227, 561); // cl (w, cp)
selectCodeEditor("gpio_top.v", 227, 561, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 221, 539); // cl (w, cp)
selectCodeEditor("gpio_top.v", 221, 539, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("gpio_top.v", 257, 621); // cl (w, cp)
selectCodeEditor("gpio_top.v", 257, 621, false, false, false, false, true); // cl (w, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), gpio_module : gpio_top (gpio_top.v), input1 : gpio_reg (gpio_reg.v)]", 36, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), gpio_module : gpio_top (gpio_top.v), input1 : gpio_reg (gpio_reg.v)]", 36, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("gpio_reg.v", 623, 799); // cl (w, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,531 MB. GUI used memory: 124 MB. Current time: 11/23/19, 6:56:38 AM GMT-08:00
// Elapsed time: 80 seconds
selectCodeEditor("gpio_reg.v", 171, 859); // cl (w, cp)
selectCodeEditor("gpio_reg.v", 203, 787); // cl (w, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), gpio_module : gpio_top (gpio_top.v)]", 34, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), gpio_module : gpio_top (gpio_top.v)]", 34, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("gpio_top.v", 241, 739); // cl (w, cp)
selectCodeEditor("gpio_top.v", 241, 739, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 187, 131); // cl (w, cp)
selectCodeEditor("gpio_top.v", 175, 121); // cl (w, cp)
selectCodeEditor("gpio_top.v", 175, 121, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 187, 143); // cl (w, cp)
selectCodeEditor("gpio_top.v", 187, 143, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 211, 149); // cl (w, cp)
selectCodeEditor("gpio_top.v", 211, 149, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 215, 175); // cl (w, cp)
selectCodeEditor("gpio_top.v", 215, 175, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 267, 211); // cl (w, cp)
selectCodeEditor("gpio_top.v", 267, 211, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 247, 253); // cl (w, cp)
selectCodeEditor("gpio_top.v", 247, 253, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 22 seconds
selectCodeEditor("gpio_top.v", 707, 223); // cl (w, cp)
// Elapsed time: 15 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), mips : mips (mips.v), dp : datapath (datapath.v)]", 7); // B (D, cp)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), mips : mips (mips.v)]", 6); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), gpio_top : gpio_top (gpio_top.v)]", 10, true); // B (D, cp) - Node
// Tcl Message: current_project CMPE140_SoC_single_cycle 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), gpio_top : gpio_top (gpio_top.v), gpO1_reg : gpio_reg (gpio_reg.v)]", 12, false, false, false, false, false, true); // B (D, cp) - Double Click
selectCodeEditor("gpio_top.v", 340, 766); // cl (w, cp)
selectCodeEditor("gpio_top.v", 318, 704); // cl (w, cp)
selectCodeEditor("gpio_top.v", 318, 704, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("gpio_top.v", 281, 411); // cl (w, cp)
selectCodeEditor("gpio_top.v", 281, 411, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "gpio_top.v", 'c'); // cl (w, cp)
// Elapsed time: 21 seconds
selectCodeEditor("gpio_top.v", 265, 763); // cl (w, cp)
selectCodeEditor("gpio_top.v", 209, 379); // cl (w, cp)
selectCodeEditor("gpio_top.v", 209, 379, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 219, 389); // cl (w, cp)
selectCodeEditor("gpio_top.v", 219, 389, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "gpio_top.v", 'c'); // cl (w, cp)
selectCodeEditor("gpio_top.v", 205, 639); // cl (w, cp)
selectCodeEditor("gpio_top.v", 205, 639, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "gpio_top.v", 'v'); // cl (w, cp)
selectCodeEditor("gpio_top.v", 239, 651); // cl (w, cp)
selectCodeEditor("gpio_top.v", 857, 363); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: current_project Single_Cycle_with_Factorial_GPIO 
// Elapsed time: 11 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v), Single_Cycle_SoC : Single_Cycle_SoC (Single_Cycle_SoC.v), gpio_module : gpio_top (gpio_top.v)]", 34); // B (D, cp)
// Elapsed time: 14 seconds
selectCodeEditor("gpio_top.v", 67, 532); // cl (w, cp)
selectCodeEditor("gpio_top.v", 161, 546); // cl (w, cp)
selectCodeEditor("gpio_top.v", 237, 548); // cl (w, cp)
selectCodeEditor("gpio_top.v", 237, 548, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 20 seconds
selectCodeEditor("gpio_top.v", 279, 818); // cl (w, cp)
selectCodeEditor("gpio_top.v", 279, 818, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 26 seconds
selectCodeEditor("gpio_top.v", 221, 552); // cl (w, cp)
selectCodeEditor("gpio_top.v", 221, 552, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 301, 714); // cl (w, cp)
selectCodeEditor("gpio_top.v", 327, 312); // cl (w, cp)
selectCodeEditor("gpio_top.v", 327, 312, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 237, 710); // cl (w, cp)
selectCodeEditor("gpio_top.v", 237, 710, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 213, 350); // cl (w, cp)
selectCodeEditor("gpio_top.v", 195, 606); // cl (w, cp)
selectCodeEditor("gpio_top.v", 195, 606, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 245, 808); // cl (w, cp)
selectCodeEditor("gpio_top.v", 253, 848); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 20 seconds
selectCodeEditor("gpio_top.v", 211, 414); // cl (w, cp)
selectCodeEditor("gpio_top.v", 447, 418); // cl (w, cp)
selectCodeEditor("gpio_top.v", 215, 448); // cl (w, cp)
selectCodeEditor("gpio_top.v", 453, 450); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v)]", 52, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_fact_top (tb_fact_top.v)]", 54, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_gpio_top (tb_gpio_top.v)]", 55, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_gpio_top (tb_gpio_top.v)]", 55, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Set as Top : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top tb_gpio_top [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
dismissDialog("Set as Top"); // bx (cp)
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_gpio_top (tb_gpio_top.v)]", 51, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_gpio_top (tb_gpio_top.v)]", 51, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: "xvlog --incr --relax -prj tb_gpio_top_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '2' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_gpio_top_behav -key {Behavioral:sim_1:Functional:tb_gpio_top} -tclbatch {tb_gpio_top.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// WARNING: HEventQueue.dispatchEvent() is taking  1846 ms.
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 10 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Tcl Message: source tb_gpio_top.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_TITLE
// HMemoryUtils.trashcanNow. Engine heap size: 1,531 MB. GUI used memory: 154 MB. Current time: 11/23/19, 7:02:13 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_gpio_top_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// 'd' command handler elapsed time: 11 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(RDIResource.GraphicalView_ZOOM_IN, "Waveform Viewer_zoom_in"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,531 MB. GUI used memory: 137 MB. Current time: 11/23/19, 7:02:18 AM GMT-08:00
selectButton(RDIResource.GraphicalView_ZOOM_IN, "Waveform Viewer_zoom_in"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,531 MB. GUI used memory: 137 MB. Current time: 11/23/19, 7:02:21 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, -381, 257); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,531 MB. GUI used memory: 148 MB. Current time: 11/23/19, 7:02:22 AM GMT-08:00
selectButton(RDIResource.GraphicalView_ZOOM_IN, "Waveform Viewer_zoom_in"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 2497, 255); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 2930, 243); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,531 MB. GUI used memory: 153 MB. Current time: 11/23/19, 7:02:31 AM GMT-08:00
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - tb_gpio_top", "DesignTask.SIMULATION");
// bx (cp):  Close : addNotify
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// WARNING: HEventQueue.dispatchEvent() is taking  3735 ms.
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// Tcl Message: close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1948.352 ; gain = 0.000 
dismissDialog("Close"); // bx (cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, fpga_Single_Cycle_SoC (fpga_Single_Cycle_SoC.v)]", 53, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_Single_Cycle_SoC (tb_Single_Cycle_SoC.v)]", 54, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, tb_Single_Cycle_SoC (tb_Single_Cycle_SoC.v)]", 54, true, false, false, false, true, false); // B (D, cp) - Popup Trigger - Node
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // ac (al, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // ac (al, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_SET_AS_TOP, "Set as Top"); // af (al, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_SET_AS_TOP
// [Engine Memory]: 1,575 MB (+10877kb) [01:15:24]
// TclEventType: FILE_SET_CHANGE
// bx (cp):  Set as Top : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property top tb_Single_Cycle_SoC [get_filesets sim_1] 
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// TclEventType: DG_GRAPH_STALE
// Tcl Message: set_property top_lib xil_defaultlib [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
dismissDialog("Set as Top"); // bx (cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,590 MB. GUI used memory: 130 MB. Current time: 11/23/19, 7:02:49 AM GMT-08:00
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sim_1 
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -prj tb_Single_Cycle_SoC_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '6' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_Single_Cycle_SoC_behav -key {Behavioral:sim_1:Functional:tb_Single_Cycle_SoC} -tclbatch {tb_Single_Cycle_SoC.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// WARNING: HEventQueue.dispatchEvent() is taking  1978 ms.
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 11 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// Tcl Message: source tb_Single_Cycle_SoC.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,590 MB. GUI used memory: 142 MB. Current time: 11/23/19, 7:03:11 AM GMT-08:00
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: $finish called at time : 250 ns : File "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sim_1/new/tb_Single_Cycle_SoC.v" Line 73 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Single_Cycle_SoC_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// 'd' command handler elapsed time: 14 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 4", 9); // k (j, cp)
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, -546, -33); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,590 MB. GUI used memory: 159 MB. Current time: 11/23/19, 7:03:17 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aF, cp)
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,590 MB. GUI used memory: 152 MB. Current time: 11/23/19, 7:03:20 AM GMT-08:00
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 3598, 862); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectButton(RDIResource.GraphicalView_ZOOM_IN, "Waveform Viewer_zoom_in"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectButton(RDIResource.GraphicalView_ZOOM_IN, "Waveform Viewer_zoom_in"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,590 MB. GUI used memory: 151 MB. Current time: 11/23/19, 7:03:28 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 1,590 MB. GUI used memory: 151 MB. Current time: 11/23/19, 7:03:30 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 4471, 154); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 4409, 92); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,590 MB. GUI used memory: 159 MB. Current time: 11/23/19, 7:03:32 AM GMT-08:00
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - tb_Single_Cycle_SoC", "DesignTask.SIMULATION");
// bx (cp):  Close : addNotify
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// WARNING: HEventQueue.dispatchEvent() is taking  4012 ms.
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// Tcl Message: close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1948.352 ; gain = 0.000 
dismissDialog("Close"); // bx (cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 17, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cp): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A (cp)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (cp): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (cp):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Nov 23 07:03:51 2019] Launched synth_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/synth_1/runme.log [Sat Nov 23 07:03:52 2019] Launched impl_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (cp)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_FAILED
// TclEventType: RUN_STEP_COMPLETED
// ah (cp): Implementation Failed: addNotify
// Elapsed time: 142 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // ah (cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation]", 2, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 1st driver pin 'Single_Cycle_SoC/gpio_module/gpO1_reg/Q_reg[1]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:32]. ]", 1, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 1st driver pin 'Single_Cycle_SoC/gpio_module/gpO1_reg/Q_reg[1]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:32]. ]", 1, true, false, false, false, false, true); // ah (Q, cp) - Double Click - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 1st driver pin 'Single_Cycle_SoC/gpio_module/gpO1_reg/Q_reg[1]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:32]. , [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 2nd driver pin 'Single_Cycle_SoC/gpio_module/gpO2_reg/Q_reg[0]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:32]. ]", 2, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 1st driver pin 'Single_Cycle_SoC/gpio_module/gpO1_reg/Q_reg[1]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:32]. , [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 2nd driver pin 'Single_Cycle_SoC/gpio_module/gpO2_reg/Q_reg[0]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:32]. ]", 2, false, false, false, false, false, true); // ah (Q, cp) - Double Click
// Elapsed time: 16 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 1st driver pin 'Single_Cycle_SoC/gpio_module/gpO1_reg/Q_reg[1]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:32]. ]", 1, true); // ah (Q, cp) - Node
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "src;-;C:\Users\Sidarth Shahri\Documents\CMPE 140 Assignments\Assignment 8\Single_Cycle_with_Factorial_GPIO\Single_Cycle_with_Factorial_GPIO.srcs\sources_1\new\gpio_reg.v;-;;-;16;-;line;-;32;-;;-;16;-;"); // ah (Q, cp)
// Elapsed time: 45 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 1); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 329, 215); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 329, 215, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 10 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 1007, 327); // cl (w, cp)
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "gpio_reg.v", 8); // k (j, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), gpio_top : gpio_top (gpio_top.v), gpO1_reg : gpio_reg (gpio_reg.v)]", 12, false); // B (D, cp)
// Tcl Message: current_project CMPE140_SoC_single_cycle 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), gpio_top : gpio_top (gpio_top.v), gpO1_reg : gpio_reg (gpio_reg.v)]", 12, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), gpio_top : gpio_top (gpio_top.v), gpO1_reg : gpio_reg (gpio_reg.v)]", 12, false); // B (D, cp)
selectCodeEditor("gpio_reg.v", 298, 446); // cl (w, cp)
typeControlKey((HResource) null, "gpio_reg.v", 'c'); // cl (w, cp)
selectCodeEditor("gpio_reg.v", 345, 849); // cl (w, cp)
typeControlKey((HResource) null, "gpio_reg.v", 'v'); // cl (w, cp)
selectCodeEditor("gpio_reg.v", 715, 533); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: current_project Single_Cycle_with_Factorial_GPIO 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "gpio_top.v", 7); // k (j, cp)
selectCodeEditor("gpio_reg.v", 202, 284); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "gpio_top.v", 6); // k (j, cp)
// Elapsed time: 14 seconds
selectCodeEditor("gpio_top.v", 52, 548); // cl (w, cp)
selectCodeEditor("gpio_top.v", 428, 574); // cl (w, cp)
selectCodeEditor("gpio_top.v", 426, 578, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "gpio_top.v", 'c'); // cl (w, cp)
typeControlKey((HResource) null, "gpio_top.v", 'c'); // cl (w, cp)
selectCodeEditor("gpio_top.v", 421, 784); // cl (w, cp)
typeControlKey((HResource) null, "gpio_top.v", 'v'); // cl (w, cp)
selectCodeEditor("gpio_top.v", 362, 588); // cl (w, cp)
selectCodeEditor("gpio_top.v", 56, 706); // cl (w, cp)
typeControlKey((HResource) null, "gpio_top.v", 'c'); // cl (w, cp)
selectCodeEditor("gpio_top.v", 159, 212); // cl (w, cp)
typeControlKey((HResource) null, "gpio_top.v", 'v'); // cl (w, cp)
selectCodeEditor("gpio_top.v", 119, 848); // cl (w, cp)
selectCodeEditor("gpio_top.v", 227, 238); // cl (w, cp)
selectCodeEditor("gpio_top.v", 249, 264); // cl (w, cp)
selectCodeEditor("gpio_top.v", 255, 300); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 17, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cp): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A (cp)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (cp): Launch Runs: addNotify
selectComboBox(PAResourceItoN.NumJobsChooser_NUMBER_OF_JOBS, "3", 2); // e (bc, f)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (cp):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -jobs 3 
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Nov 23 07:09:58 2019] Launched synth_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/synth_1/runme.log [Sat Nov 23 07:09:58 2019] Launched impl_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (cp)
// TclEventType: RUN_COMPLETED
// Elapsed time: 123 seconds
expandTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 1st driver pin 'Single_Cycle_SoC/gpio_module/gpO1_reg/Q_reg[1]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:31]. ]", 1); // ah (Q, cp)
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// ah (cp): Implementation Failed: addNotify
// Elapsed time: 80 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // ah (cp)
// Elapsed time: 54 seconds
selectMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // X (q, cp)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ac (cp)
selectMenu(PAResourceItoN.MainMenuMgr_PROJECT, "Project"); // ac (cp)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // ac (cp)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // ac (cp)
selectMenu(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "Open Recent"); // ac (cp)
selectMenuItem(PAResourceItoN.MainMenuMgr_OPEN_RECENT_PROJECT, "C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.xpr"); // af (cp)
dismissMenu(PAResourceItoN.MainMenuMgr_FILE, "File"); // X (q, cp)
// Opening Vivado Project: C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.xpr. Version: Vivado v2018.3 
// bx (cp):  Open Project : addNotify
selectButton("PAResourceOtoP.PABaseTab_WOULD_YOU_LIKE_TO_CLOSE_CURRENTLY_No", "No"); // JButton (C, I)
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILESET_TARGET_UCF_CHANGE
// Tcl Message: open_project {C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.xpr} 
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: INFO: [Project 1-313] Project file moved from 'Z:/Downloads/drive-download-20191114T231029Z-001/A8_Week3' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'. 
// TclEventType: PROJECT_NEW
// WARNING: HEventQueue.dispatchEvent() is taking  3431 ms.
// Project name: A8_Week3; location: C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3; part: xc7a100tcsg324-1
// [GUI Memory]: 229 MB (+8649kb) [01:27:14]
// Tcl Message: open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1948.352 ; gain = 0.000 
dismissDialog("Open Project"); // bx (cp)
// Tcl Message: update_compile_order -fileset sources_1 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v)]", 1); // B (D, cp)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v)]", 5); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), gpio : gpio_top (gpio_top.v)]", 10, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), gpio : gpio_top (gpio_top.v)]", 10, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), gpio : gpio_top (gpio_top.v), gpo1_reg : fact_reg (gpio_reg.v)]", 12, false); // B (D, cp)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), gpio : gpio_top (gpio_top.v), gpo1_reg : fact_reg (gpio_reg.v)]", 12, false, false, false, false, false, true); // B (D, cp) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), gpio : gpio_top (gpio_top.v)]", 10, true); // B (D, cp) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), system : system (system.v), gpio : gpio_top (gpio_top.v)]", 10, true, false, false, false, false, true); // B (D, cp) - Double Click - Node
selectCodeEditor("gpio_top.v", 217, 737); // cl (w, cp)
selectCodeEditor("gpio_top.v", 217, 737, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 261, 743); // cl (w, cp)
selectCodeEditor("gpio_top.v", 261, 743, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 261, 743); // cl (w, cp)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (Q, cp)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (Q, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (Q, cp)
// A (cp): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // A (cp)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: fpga_top 
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,590 MB. GUI used memory: 147 MB. Current time: 11/23/19, 7:15:31 AM GMT-08:00
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  3599 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'fpga_top' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fpga_top.v:23] INFO: [Synth 8-6157] synthesizing module 'clk_gen' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/clk_gen.v:1] INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (1#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/clk_gen.v:1] INFO: [Synth 8-6157] synthesizing module 'button_debouncer' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/button_debouncer.v:1] 
// Tcl Message: 	Parameter depth bound to: 16 - type: integer  	Parameter history_max bound to: 65535 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/System/MIPS/mips.v:1] INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/System/MIPS/datapath/datapath.v:1] INFO: [Synth 8-6157] synthesizing module 'dreg' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/System/MIPS/datapath/dreg.v:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (6#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/System/MIPS/datapath/mux2.v:1] INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/System/MIPS/datapath/mux2.v:1] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/System/MIPS/datapath/alu.v:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/mux4.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/mux4.v:34] INFO: [Synth 8-6155] done synthesizing module 'mux4' (10#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/mux4.v:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'HiLo_reg' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/HiLo_reg.v:34] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'HiLo_reg' (11#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/HiLo_reg.v:34] INFO: [Synth 8-6157] synthesizing module 'mult_inf' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/mult_inf.v:23] 
// Tcl Message: 	Parameter SIZE bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fact_reg' (21#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/gpio_reg.v:1] INFO: [Synth 8-6157] synthesizing module 'fact_reg__parameterized0' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/gpio_reg.v:1] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fact_reg__parameterized0' (21#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/gpio_reg.v:1] INFO: [Synth 8-6157] synthesizing module 'FSMmult' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/FSMmult.v:1] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CU' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/CU.v:2] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  	Parameter S0 bound to: 3'b000  	Parameter S1 bound to: 3'b001  	Parameter S2 bound to: 3'b010  	Parameter S3 bound to: 3'b011  	Parameter S4 bound to: 3'b100  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/CU.v:33] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/CU.v:93] INFO: [Synth 8-6155] done synthesizing module 'CU' (22#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/CU.v:2] INFO: [Synth 8-6157] synthesizing module 'DP' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/DP.v:1] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'CNT' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/factorial/CNT.v:1] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CNT' (23#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/factorial/CNT.v:1] INFO: [Synth 8-6157] synthesizing module 'Multiplexer' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/factorial/Multiplexer.v:23] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Multiplexer' (24#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/factorial/Multiplexer.v:23] INFO: [Synth 8-6157] synthesizing module 'Register' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/factorial/Register.v:23] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Register' (25#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/factorial/Register.v:23] INFO: [Synth 8-6157] synthesizing module 'CMP' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/factorial/CMP.v:23] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'CMP' (26#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/factorial/CMP.v:23] INFO: [Synth 8-6157] synthesizing module 'Multiplier' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/factorial/Multiplier.v:23] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (27#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/factorial/Multiplier.v:23] INFO: [Synth 8-6155] done synthesizing module 'DP' (28#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/DP.v:1] INFO: [Synth 8-6155] done synthesizing module 'FSMmult' (29#1) [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/FSMmult.v:1] INFO: [Synth 8-6157] synthesizing module 'fact_reg__parameterized1' [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/sources_1/new/FPGA/fact/gpio_reg.v:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/constrs_1/new/FPGA_top.xdc] Finished Parsing XDC File [C:/Users/Sidarth Shahri/Desktop/Previous Material/Lab 8/A8_Week3/A8_Week3.srcs/constrs_1/new/FPGA_top.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// Tcl Message: 96 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 13 seconds
dismissDialog("Open Elaborated Design"); // bx (cp)
// [Engine Memory]: 1,681 MB (+28630kb) [01:28:16]
// PAPropertyPanels.initPanels (gpio (gpio_top)) elapsed time: 0.3s
// Elapsed time: 38 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "gpio_top.v", 2); // k (j, cp)
selectCodeEditor("gpio_top.v", 486, 309); // cl (w, cp)
selectCodeEditor("gpio_top.v", 486, 309, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 19 seconds
selectCodeEditor("gpio_top.v", 1533, 291); // cl (w, cp)
selectCodeEditor("gpio_top.v", 1511, 303); // cl (w, cp)
typeControlKey((HResource) null, "gpio_top.v", 'c'); // cl (w, cp)
selectCodeEditor("gpio_top.v", 1483, 317); // cl (w, cp)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "gpio_reg.v", 8); // k (j, cp)
selectCodeEditor("gpio_reg.v", 1581, 463); // cl (w, cp)
typeControlKey(null, null, 'z');
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "gpio_top.v", 7); // k (j, cp)
// Tcl Message: current_project Single_Cycle_with_Factorial_GPIO 
selectCodeEditor("gpio_top.v", 1123, 536); // cl (w, cp)
selectCodeEditor("gpio_top.v", 437, 448); // cl (w, cp)
selectCodeEditor("gpio_top.v", 375, 396); // cl (w, cp)
selectCodeEditor("gpio_top.v", 333, 614); // cl (w, cp)
selectCodeEditor("gpio_top.v", 265, 796); // cl (w, cp)
selectCodeEditor("gpio_top.v", 265, 796, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 281, 848); // cl (w, cp)
selectCodeEditor("gpio_top.v", 281, 848, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 197, 360); // cl (w, cp)
selectCodeEditor("gpio_top.v", 197, 360, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 219, 610); // cl (w, cp)
selectCodeEditor("gpio_top.v", 219, 610, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 183, 614); // cl (w, cp)
selectCodeEditor("gpio_top.v", 183, 614, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 397, 676); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 21 seconds
selectCodeEditor("gpio_top.v", 461, 348); // cl (w, cp)
selectCodeEditor("gpio_top.v", 461, 348, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("gpio_top.v", 487, 338); // cl (w, cp)
selectCodeEditor("gpio_top.v", 487, 338, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "gpio_top.v", 'c'); // cl (w, cp)
selectCodeEditor("gpio_top.v", 163, 640); // cl (w, cp)
typeControlKey((HResource) null, "gpio_top.v", 'v'); // cl (w, cp)
selectCodeEditor("gpio_top.v", 191, 700); // cl (w, cp)
typeControlKey((HResource) null, "gpio_top.v", 'v'); // cl (w, cp)
selectCodeEditor("gpio_top.v", 555, 638); // cl (w, cp)
selectCodeEditor("gpio_top.v", 555, 638, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "gpio_top.v", 'c'); // cl (w, cp)
selectCodeEditor("gpio_top.v", 161, 508); // cl (w, cp)
typeControlKey((HResource) null, "gpio_top.v", 'v'); // cl (w, cp)
selectCodeEditor("gpio_top.v", 193, 742); // cl (w, cp)
typeControlKey((HResource) null, "gpio_top.v", 'v'); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 12 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 9, true); // u (Q, cp) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 9, true); // u (Q, cp) - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // u (Q, cp)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// e (cp):  Run Simulation : addNotify
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: "xvlog --incr --relax -prj tb_Single_Cycle_SoC_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '8' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.sim/sim_1/behav/xsim' 
// TclEventType: LAUNCH_SIM
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_Single_Cycle_SoC_behav -key {Behavioral:sim_1:Functional:tb_Single_Cycle_SoC} -tclbatch {tb_Single_Cycle_SoC.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2018.3 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// WARNING: HEventQueue.dispatchEvent() is taking  2047 ms.
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Elapsed time: 14 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// TclEventType: WAVEFORM_MODEL_EVENT
// Tcl Message: source tb_Single_Cycle_SoC.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 1,695 MB. GUI used memory: 187 MB. Current time: 11/23/19, 7:18:34 AM GMT-08:00
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: $finish called at time : 250 ns : File "C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sim_1/new/tb_Single_Cycle_SoC.v" Line 73 
// Tcl Message: xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Single_Cycle_SoC_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1948.352 ; gain = 0.000 
// [GUI Memory]: 248 MB (+7939kb) [01:31:11]
// 'd' command handler elapsed time: 17 seconds
dismissDialog("Run Simulation"); // e (cp)
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 5", 10); // k (j, cp)
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 1,695 MB. GUI used memory: 196 MB. Current time: 11/23/19, 7:18:42 AM GMT-08:00
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // O (aF, cp)
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B (f, cp)
selectButton(RDIResource.GraphicalView_ZOOM_IN, "Waveform Viewer_zoom_in"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,695 MB. GUI used memory: 279 MB. Current time: 11/23/19, 7:18:47 AM GMT-08:00
selectButton(RDIResource.GraphicalView_ZOOM_IN, "Waveform Viewer_zoom_in"); // B (f, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 3707, -85); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
selectGraphicalView(RDIResource.RDIViews_WAVEFORM_VIEWER, 3776, 141); // n (o, cp)
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// [GUI Memory]: 261 MB (+1097kb) [01:31:27]
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// HMemoryUtils.trashcanNow. Engine heap size: 1,695 MB. GUI used memory: 262 MB. Current time: 11/23/19, 7:18:50 AM GMT-08:00
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - tb_Single_Cycle_SoC", "DesignTask.SIMULATION");
// bx (cp):  Close : addNotify
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
// WARNING: HEventQueue.dispatchEvent() is taking  3694 ms.
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// Tcl Message: close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2365.719 ; gain = 85.551 
dismissDialog("Close"); // bx (cp)
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (Q, cp)
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12); // u (Q, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (Q, cp)
// A (cp): Elaborate Design: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// bx (cp):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
dismissDialog("Elaborate Design"); // A (cp)
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-2L Top: fpga_Single_Cycle_SoC 
// TclEventType: ELABORATE_FINISH
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,734 MB. GUI used memory: 178 MB. Current time: 11/23/19, 7:19:17 AM GMT-08:00
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// [Engine Memory]: 1,781 MB (+17216kb) [01:31:58]
// Schematic: addNotify
// WARNING: HEventQueue.dispatchEvent() is taking  6063 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2365.719 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: 	Parameter depth bound to: 16 - type: integer  	Parameter history_max bound to: 65535 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (5#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/mux2.v:1] INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/mux2.v:1] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (5#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/mux2.v:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/regfile.v:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'we_dreg' (10#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/new/we_dreg.v:22] INFO: [Synth 8-6157] synthesizing module 'shifter' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/new/shifter.v:23] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter w bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fact_reg' (22#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fact_reg.v:23] INFO: [Synth 8-6157] synthesizing module 'fact_reg__parameterized0' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fact_reg.v:23] 
// Tcl Message: 	Parameter w bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fact_reg__parameterized0' (22#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fact_reg.v:23] INFO: [Synth 8-6157] synthesizing module 'fact_reg__parameterized1' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fact_reg.v:23] 
// Tcl Message: 	Parameter w bound to: 32 - type: integer  
// Tcl Message: 	Parameter w bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized1' (41#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/imports/sources_1/imports/PATCHED_MIPS_single_cycle/single_cycle_mips_source_initial/datapath/mux2.v:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'fpga_Single_Cycle_SoC' (44#1) [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fpga_Single_Cycle_SoC.v:35] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.309 ; gain = 27.590 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.574 ; gain = 27.855 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.574 ; gain = 27.855 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Device 21-403] Loading part xc7a35tcpg236-2L INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new/fpga_Single_Cycle_SoC.xdc] Finished Parsing XDC File [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/constrs_1/new/fpga_Single_Cycle_SoC.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2681.328 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2681.328 ; gain = 315.609 
// Tcl Message: 109 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2681.328 ; gain = 315.609 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// [Engine Memory]: 1,884 MB (+13918kb) [01:32:01]
// Elapsed time: 23 seconds
dismissDialog("Open Elaborated Design"); // bx (cp)
// PAPropertyPanels.initPanels (Single_Cycle_SoC (Single_Cycle_SoC)) elapsed time: 0.2s
// Elapsed time: 20 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// bx (cp):  Close : addNotify
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,973 MB. GUI used memory: 205 MB. Current time: 11/23/19, 7:19:52 AM GMT-08:00
// Engine heap size: 1,973 MB. GUI used memory: 205 MB. Current time: 11/23/19, 7:19:52 AM GMT-08:00
// WARNING: HEventQueue.dispatchEvent() is taking  5080 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: close_design 
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2681.328 ; gain = 0.000 
dismissDialog("Close"); // bx (cp)
selectCodeEditor("gpio_top.v", 473, 390); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Implementation, Run Implementation]", 20, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// A (cp): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
dismissDialog("Synthesis is Out-of-date"); // A (cp)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (cp): Launch Runs: addNotify
selectComboBox(PAResourceItoN.NumJobsChooser_NUMBER_OF_JOBS, "1", 0); // e (bc, f)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (cp):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (cp)
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Nov 23 07:20:15 2019] Launched synth_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/synth_1/runme.log [Sat Nov 23 07:20:15 2019] Launched impl_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bx (cp)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_FAILED
// ah (cp): Implementation Failed: addNotify
// Elapsed time: 131 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Implementation Failed"); // ah (cp)
// Elapsed time: 53 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Opt Design, DRC, Netlist, Net, [DRC MDRV-1] Multiple Driver Nets: Net Single_Cycle_SoC/gpio_module/gpO1_reg/Q[1] has multiple drivers: Single_Cycle_SoC/gpio_module/gpO1_reg/Q_reg[1]/Q, and Single_Cycle_SoC/gpio_module/gpO2_reg/Q_reg[0]/Q.. ]", 7, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 1st driver pin 'Single_Cycle_SoC/gpio_module/gpO1_reg/Q_reg[1]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:32]. ]", 1, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 1st driver pin 'Single_Cycle_SoC/gpio_module/gpO1_reg/Q_reg[1]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:32]. ]", 1, true); // ah (Q, cp) - Node
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 1st driver pin 'Single_Cycle_SoC/gpio_module/gpO1_reg/Q_reg[1]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:32]. ]", 1, true, false, false, false, false, true); // ah (Q, cp) - Double Click - Node
// Elapsed time: 11 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 1st driver pin 'Single_Cycle_SoC/gpio_module/gpO1_reg/Q_reg[1]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:32]. , [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 2nd driver pin 'Single_Cycle_SoC/gpio_module/gpO2_reg/Q_reg[0]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:32]. ]", 2, false); // ah (Q, cp)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-6859] multi-driven net on pin dispSel_OBUF with 1st driver pin 'Single_Cycle_SoC/gpio_module/gpO1_reg/Q_reg[1]/Q' [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/gpio_reg.v:32]. ]", 1, true); // ah (Q, cp) - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 1); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 197, 713); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 197, 713, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 87, 155); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 481, 253); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 481, 253, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 491, 277); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 491, 277, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 477, 277); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 481, 253); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 481, 253, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 703, 435); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 375, 797); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("fpga_Single_Cycle_SoC.v", 511, 290); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 511, 290, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cp): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (cp)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cp): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cw' command handler elapsed time: 6 seconds
dismissDialog("Launch Runs"); // f (cp)
// bx (cp):  Generate Bitstream : addNotify
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Nov 23 07:24:52 2019] Launched synth_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/synth_1/runme.log [Sat Nov 23 07:24:52 2019] Launched impl_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (cp)
// TclEventType: RUN_FAILED
// ah (cp): Synthesis Failed: addNotify
// Elapsed time: 17 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ah (cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 525, 549); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 525, 549, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 83, 599); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 83, 599, false, false, false, false, true); // cl (w, cp) - Double Click
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Synthesis, [Synth 8-685] variable 'reg_hex' should not be used in output port connection [C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.srcs/sources_1/new/fpga_Single_Cycle_SoC.v:95]. ]", 1, false); // ah (Q, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 515, 413); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 515, 413, false, false, false, false, true); // cl (w, cp) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_top.v", 1); // k (j, cp)
selectCodeEditor("fpga_top.v", 90, 414); // cl (w, cp)
selectCodeEditor("fpga_top.v", 90, 414, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_top.v", 112, 448); // cl (w, cp)
selectCodeEditor("fpga_top.v", 112, 448, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 67, 209); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 67, 209, false, false, false, false, true); // cl (w, cp) - Double Click
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cp): No Implementation Results Available: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("No Implementation Results Available"); // A (cp)
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// f (cp): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cw' command handler elapsed time: 4 seconds
dismissDialog("Launch Runs"); // f (cp)
// bx (cp):  Generate Bitstream : addNotify
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Nov 23 07:26:22 2019] Launched synth_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/synth_1/runme.log [Sat Nov 23 07:26:22 2019] Launched impl_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (cp)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// Elapsed time: 247 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Open Hardware Manager]", 24, true); // u (Q, cp) - Node
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Tcl Command: 'load_features labtools'
// TclEventType: LOAD_FEATURE
// bx (cp):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// WARNING: HEventQueue.dispatchEvent() is taking  2623 ms.
// Tcl Message: open_hw 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// 'Q' command handler elapsed time: 4 seconds
dismissDialog("Open Hardware Manager"); // bx (cp)
// ah (cp): Bitstream Generation Completed: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (ah)
dismissDialog("Bitstream Generation Completed"); // ah (cp)
selectButton(PAResourceOtoP.ProgramDebugTab_OPEN_TARGET, "Open target"); // h (cQ, cp)
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// bx (cp):  Auto Connect : addNotify
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2018.3   **** Build date : Dec  7 2018-00:40:27     ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2681.328 ; gain = 0.000 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// WARNING: HEventQueue.dispatchEvent() is taking  5984 ms.
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB4454A 
// HMemoryUtils.trashcanNow. Engine heap size: 2,447 MB. GUI used memory: 188 MB. Current time: 11/23/19, 7:31:01 AM GMT-08:00
// Tcl Message: open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2969.449 ; gain = 288.121 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/impl_1/fpga_Single_Cycle_SoC.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// [Engine Memory]: 2,447 MB (+491911kb) [01:43:39]
// Elapsed time: 15 seconds
dismissDialog("Auto Connect"); // bx (cp)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cQ, cp)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bC (cp): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bC)
// bx (cp):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bC (cp)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/impl_1/fpga_Single_Cycle_SoC.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 4 seconds
dismissDialog("Program Device"); // bx (cp)
// Elapsed time: 95 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 515, 806); // cl (w, cp)
// Elapsed time: 38 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.xdc", 3); // k (j, cp)
// Elapsed time: 11 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 343, 622); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 0); // k (j, cp)
// Elapsed time: 64 seconds
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cQ, cp)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bC (cp): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bC)
// bx (cp):  Program Device : addNotify
// TclEventType: HW_DEVICE_CHANGE
dismissDialog("Program Device"); // bC (cp)
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/impl_1/fpga_Single_Cycle_SoC.bit} [get_hw_devices xc7a35t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a35t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// 'I' command handler elapsed time: 4 seconds
dismissDialog("Program Device"); // bx (cp)
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (aA, cp)
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// bx (cp):  Close Hardware Manager : addNotify
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// Tcl Message: close_hw 
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// Tcl Message: close_hw: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3291.895 ; gain = 318.238 
dismissDialog("Close Hardware Manager"); // bx (cp)
// [Engine Memory]: 2,598 MB (+29634kb) [-06:-11:-56]
// WARNING: HEventQueue.dispatchEvent() is taking  28799747 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 28799681 ms. Increasing delay to 86399043 ms.
// Elapsed time: 28864 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.xdc", 4); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 963, 563); // cl (w, cp)
// HMemoryUtils.trashcanNow. Engine heap size: 2,635 MB. GUI used memory: 189 MB. Current time: 11/23/19, 7:36:05 AM GMT-08:00
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 1019, 631); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 1057, 557); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.xdc", 909, 663); // cl (w, cp)
// Elapsed time: 31 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 1); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 197, 675); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 18 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 507, 552); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 551, 766); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 551, 766, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 621, 762); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 413, 158); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 413, 158, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 78 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 1559, 486); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 509, 732); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 509, 732, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 91, 612); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 91, 612, false, false, false, true, false); // cl (w, cp) - Popup Trigger
selectMenuItem(PAResourceOtoP.PACodeEditor_GOTO_DEFINITION, "Go to Definition"); // af (al, Popup.HeavyWeightWindow)
// Elapsed time: 35 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, fpga_top (fpga_top.v), led_mux : led_mux (led_mux.v)]", 24, false); // B (D, cp)
// Tcl Message: current_project CMPE140_SoC_single_cycle 
selectCodeEditor("fpga_top.v", 420, 1160); // cl (w, cp)
selectCodeEditor("fpga_top.v", 300, 1020); // cl (w, cp)
selectCodeEditor("fpga_top.v", 300, 1020, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "button_debouncer.v", 2); // k (j, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_top.v", 1); // k (j, cp)
// Elapsed time: 15 seconds
selectCodeEditor("fpga_top.v", 512, 508); // cl (w, cp)
selectCodeEditor("fpga_top.v", 512, 508, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_top.v", 'c'); // cl (w, cp)
selectCodeEditor("fpga_top.v", 236, 716); // cl (w, cp)
selectCodeEditor("fpga_top.v", 236, 716, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_top.v", 'v'); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 10 seconds
selectCodeEditor("fpga_top.v", 362, 718); // cl (w, cp)
selectCodeEditor("fpga_top.v", 646, 884); // cl (w, cp)
// Elapsed time: 12 seconds
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("fpga_top.v", 330, 680); // cl (w, cp)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "fpga_Single_Cycle_SoC.v", 1); // k (j, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 509, 486); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 495, 656); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 499, 676); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 527, 466); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 527, 466, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'c'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 531, 666); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 531, 666, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'v'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 603, 682); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 15 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 441, 444); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 653, 434); // cl (w, cp)
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 3079 ms. Increasing delay to 3000 ms.
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 3143 ms. Increasing delay to 3000 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 3677 ms. Increasing delay to 11031 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 1625 ms. Increasing delay to 4875 ms.
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 2554 ms. Increasing delay to 4000 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 64 ms. Decreasing delay to 2064 ms.
// Elapsed time: 35 seconds
selectCodeEditor("gpio_top.v", 504, 325); // cl (w, cp)
selectCodeEditor("gpio_top.v", 264, 941); // cl (w, cp)
// Elapsed time: 16 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 491, 408); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 439, 388); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 439, 388, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 777, 732); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 703, 686); // cl (w, cp)
// Elapsed time: 76 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 331, 446); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 475, 686); // cl (w, cp)
// Elapsed time: 16 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 299, 866); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 333, 850); // cl (w, cp)
// Elapsed time: 12 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 333, 876); // cl (w, cp)
// Elapsed time: 17 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 365, 794); // cl (w, cp)
// Elapsed time: 12 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 243, 730); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 331, 800); // cl (w, cp)
// Elapsed time: 20 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 461, 254); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 543, 260); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 523, 248); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 679, 472); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("fpga_Single_Cycle_SoC.v", 373, 820); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("fpga_Single_Cycle_SoC.v", 159, 854); // cl (w, cp)
// Tcl Message: update_compile_order -fileset sources_1 
// Tcl Message: current_project Single_Cycle_with_Factorial_GPIO 
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// WARNING: HTimer (FileMgr Design Graph Update Timer) is taking 427ms to process. Increasing delay to 3000 ms.
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("fpga_Single_Cycle_SoC.v", 293, 676); // cl (w, cp)
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("fpga_Single_Cycle_SoC.v", 603, 690); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("fpga_Single_Cycle_SoC.v", 517, 174); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 751, 434); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 25 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 521, 316); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 521, 316, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 38 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 505, 818); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 505, 818, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 503, 806); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 503, 806, false, false, false, false, true); // cl (w, cp) - Double Click
typeControlKey((HResource) null, "fpga_Single_Cycle_SoC.v", 'c'); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 539, 702); // cl (w, cp)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("fpga_Single_Cycle_SoC.v", 775, 584); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 323, 638); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 525, 566); // cl (w, cp)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("fpga_Single_Cycle_SoC.v", 591, 542); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 529, 500); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 529, 500, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 543, 540); // cl (w, cp)
// Elapsed time: 15 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 495, 436); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 305, 440); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 401, 438); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 431, 436); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 431, 436, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 15 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 379, 648); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 379, 648, false, false, false, false, true); // cl (w, cp) - Double Click
// Elapsed time: 16 seconds
selectCodeEditor("fpga_Single_Cycle_SoC.v", 489, 648); // cl (w, cp)
selectCodeEditor("fpga_Single_Cycle_SoC.v", 489, 648, false, false, false, false, true); // cl (w, cp) - Double Click
selectCodeEditor("fpga_Single_Cycle_SoC.v", 461, 744); // cl (w, cp)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 23, false); // u (Q, cp)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// A (cp): Synthesis is Out-of-date: addNotify
selectButton(RDIResource.BaseDialog_YES, "Yes"); // a (A)
// bx (cp):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
dismissDialog("Synthesis is Out-of-date"); // A (cp)
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (cp): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cw' command handler elapsed time: 9 seconds
dismissDialog("Launch Runs"); // f (cp)
// bx (cp):  Generate Bitstream : addNotify
// TclEventType: RUN_LAUNCH
// Tcl Message: launch_runs impl_1 -to_step write_bitstream 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Nov 23 07:48:17 2019] Launched synth_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/synth_1/runme.log [Sat Nov 23 07:48:17 2019] Launched impl_1... Run output will be captured here: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Single_Cycle_with_Factorial_GPIO/Single_Cycle_with_Factorial_GPIO.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (cp)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (cp): Bitstream Generation Completed: addNotify
// Elapsed time: 302 seconds
selectRadioButton(PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER, "Open Hardware Manager"); // a (Q, ah)
selectRadioButton(PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER, "Open Hardware Manager"); // a (Q, ah)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bx (cp):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// WARNING: HEventQueue.dispatchEvent() is taking  3199 ms.
// Tcl Message: open_hw 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // v
// 'Q' command handler elapsed time: 4 seconds
// WARNING: HEventQueue.dispatchEvent() is taking  1013 ms.
dismissDialog("Open Hardware Manager"); // bx (cp)
selectButton(PAResourceOtoP.ProgramDebugTab_OPEN_TARGET, "Open target"); // h (cQ, cp)
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // af (al, cp)
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// bx (cp):  Auto Connect : addNotify
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Elapsed time: 55 seconds
selectButton(RDIResource.ProgressDialog_CANCEL, "Cancel"); // a (bx)
// Tcl Message: INFO: [Common 17-41] Interrupt caught. Command should exit soon. 
