vendor_name = ModelSim
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/DE10_LITE.qsf
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/finalproject.qsys
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/finalproject.sv
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/keyboard_ctrl.sv
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/i2s.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/finalproject.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_i2c.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_clk_cnt.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_det.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_condt_gen.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_csr.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_fifo.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_mstfsm.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_rxshifter.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_spksupp.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_txout.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_i2c_txshifter.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_sc_fifo.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_st_clock_crosser.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_st_handshake_clock_crosser.sdc
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_st_handshake_clock_crosser.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_default_burst_converter.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_incr_burst_converter.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_merlin_address_alignment.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_merlin_arbitrator.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_merlin_master_agent.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_merlin_master_translator.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_merlin_slave_agent.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_merlin_slave_translator.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_merlin_width_adapter.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_reset_controller.sdc
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_reset_controller.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_reset_synchronizer.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_std_synchronizer_nocut.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/altera_wrap_burst_converter.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_hex_digits_pio.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_irq_mapper.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_jtag_uart_0.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_key.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_keycode.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_cmd_demux.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_cmd_mux.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_002.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_router_008.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_rsp_demux.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_mm_interconnect_0_rsp_mux.sv
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.sdc
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_ociram_default_contents.mif
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_rf_ram_a.mif
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_rf_ram_b.mif
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_onchip_memory2_0.hex
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_onchip_memory2_0.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_sdram.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_sdram_pll.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_spi_0.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_sysid_qsys_0.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_timer_0.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_usb_gpx.v
source_file = 1, c:/users/oddly/onedrive/documents/github/final_project/db/ip/finalproject/submodules/finalproject_usb_rst.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/altsyncram_33b1.tdf
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/altsyncram_h0b1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/scfifo_9621.tdf
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/a_dpfifo_bb01.tdf
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/a_fefifo_7cf.tdf
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/cntr_337.tdf
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/altsyncram_dtn1.tdf
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/cntr_n2b.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/altsyncram_s0c1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/altsyncram_0n61.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/altsyncram_mvg1.tdf
source_file = 1, finalproject_onchip_memory2_0.hex
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/slda7c6b933/alt_sld_fab.v
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
source_file = 1, C:/Users/oddly/OneDrive/Documents/GitHub/final_project/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd
design_name = finalproject
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, finalproject, 1
instance = comp, \hex_digits_export[0]~output , hex_digits_export[0]~output, finalproject, 1
instance = comp, \hex_digits_export[1]~output , hex_digits_export[1]~output, finalproject, 1
instance = comp, \hex_digits_export[2]~output , hex_digits_export[2]~output, finalproject, 1
instance = comp, \hex_digits_export[3]~output , hex_digits_export[3]~output, finalproject, 1
instance = comp, \hex_digits_export[4]~output , hex_digits_export[4]~output, finalproject, 1
instance = comp, \hex_digits_export[5]~output , hex_digits_export[5]~output, finalproject, 1
instance = comp, \hex_digits_export[6]~output , hex_digits_export[6]~output, finalproject, 1
instance = comp, \hex_digits_export[7]~output , hex_digits_export[7]~output, finalproject, 1
instance = comp, \hex_digits_export[8]~output , hex_digits_export[8]~output, finalproject, 1
instance = comp, \hex_digits_export[9]~output , hex_digits_export[9]~output, finalproject, 1
instance = comp, \hex_digits_export[10]~output , hex_digits_export[10]~output, finalproject, 1
instance = comp, \hex_digits_export[11]~output , hex_digits_export[11]~output, finalproject, 1
instance = comp, \hex_digits_export[12]~output , hex_digits_export[12]~output, finalproject, 1
instance = comp, \hex_digits_export[13]~output , hex_digits_export[13]~output, finalproject, 1
instance = comp, \hex_digits_export[14]~output , hex_digits_export[14]~output, finalproject, 1
instance = comp, \hex_digits_export[15]~output , hex_digits_export[15]~output, finalproject, 1
instance = comp, \i2c_sda_oe~output , i2c_sda_oe~output, finalproject, 1
instance = comp, \i2c_scl_oe~output , i2c_scl_oe~output, finalproject, 1
instance = comp, \keycode_export[0]~output , keycode_export[0]~output, finalproject, 1
instance = comp, \keycode_export[1]~output , keycode_export[1]~output, finalproject, 1
instance = comp, \keycode_export[2]~output , keycode_export[2]~output, finalproject, 1
instance = comp, \keycode_export[3]~output , keycode_export[3]~output, finalproject, 1
instance = comp, \keycode_export[4]~output , keycode_export[4]~output, finalproject, 1
instance = comp, \keycode_export[5]~output , keycode_export[5]~output, finalproject, 1
instance = comp, \keycode_export[6]~output , keycode_export[6]~output, finalproject, 1
instance = comp, \keycode_export[7]~output , keycode_export[7]~output, finalproject, 1
instance = comp, \led_wire_export[0]~output , led_wire_export[0]~output, finalproject, 1
instance = comp, \led_wire_export[1]~output , led_wire_export[1]~output, finalproject, 1
instance = comp, \led_wire_export[2]~output , led_wire_export[2]~output, finalproject, 1
instance = comp, \led_wire_export[3]~output , led_wire_export[3]~output, finalproject, 1
instance = comp, \led_wire_export[4]~output , led_wire_export[4]~output, finalproject, 1
instance = comp, \led_wire_export[5]~output , led_wire_export[5]~output, finalproject, 1
instance = comp, \led_wire_export[6]~output , led_wire_export[6]~output, finalproject, 1
instance = comp, \led_wire_export[7]~output , led_wire_export[7]~output, finalproject, 1
instance = comp, \sdram_clk_clk~output , sdram_clk_clk~output, finalproject, 1
instance = comp, \sdram_wire_addr[0]~output , sdram_wire_addr[0]~output, finalproject, 1
instance = comp, \sdram_wire_addr[1]~output , sdram_wire_addr[1]~output, finalproject, 1
instance = comp, \sdram_wire_addr[2]~output , sdram_wire_addr[2]~output, finalproject, 1
instance = comp, \sdram_wire_addr[3]~output , sdram_wire_addr[3]~output, finalproject, 1
instance = comp, \sdram_wire_addr[4]~output , sdram_wire_addr[4]~output, finalproject, 1
instance = comp, \sdram_wire_addr[5]~output , sdram_wire_addr[5]~output, finalproject, 1
instance = comp, \sdram_wire_addr[6]~output , sdram_wire_addr[6]~output, finalproject, 1
instance = comp, \sdram_wire_addr[7]~output , sdram_wire_addr[7]~output, finalproject, 1
instance = comp, \sdram_wire_addr[8]~output , sdram_wire_addr[8]~output, finalproject, 1
instance = comp, \sdram_wire_addr[9]~output , sdram_wire_addr[9]~output, finalproject, 1
instance = comp, \sdram_wire_addr[10]~output , sdram_wire_addr[10]~output, finalproject, 1
instance = comp, \sdram_wire_addr[11]~output , sdram_wire_addr[11]~output, finalproject, 1
instance = comp, \sdram_wire_addr[12]~output , sdram_wire_addr[12]~output, finalproject, 1
instance = comp, \sdram_wire_ba[0]~output , sdram_wire_ba[0]~output, finalproject, 1
instance = comp, \sdram_wire_ba[1]~output , sdram_wire_ba[1]~output, finalproject, 1
instance = comp, \sdram_wire_cas_n~output , sdram_wire_cas_n~output, finalproject, 1
instance = comp, \sdram_wire_cke~output , sdram_wire_cke~output, finalproject, 1
instance = comp, \sdram_wire_cs_n~output , sdram_wire_cs_n~output, finalproject, 1
instance = comp, \sdram_wire_dqm[0]~output , sdram_wire_dqm[0]~output, finalproject, 1
instance = comp, \sdram_wire_dqm[1]~output , sdram_wire_dqm[1]~output, finalproject, 1
instance = comp, \sdram_wire_ras_n~output , sdram_wire_ras_n~output, finalproject, 1
instance = comp, \sdram_wire_we_n~output , sdram_wire_we_n~output, finalproject, 1
instance = comp, \spi0_MOSI~output , spi0_MOSI~output, finalproject, 1
instance = comp, \spi0_SCLK~output , spi0_SCLK~output, finalproject, 1
instance = comp, \spi0_SS_n~output , spi0_SS_n~output, finalproject, 1
instance = comp, \usb_rst_export~output , usb_rst_export~output, finalproject, 1
instance = comp, \sdram_wire_dq[0]~output , sdram_wire_dq[0]~output, finalproject, 1
instance = comp, \sdram_wire_dq[1]~output , sdram_wire_dq[1]~output, finalproject, 1
instance = comp, \sdram_wire_dq[2]~output , sdram_wire_dq[2]~output, finalproject, 1
instance = comp, \sdram_wire_dq[3]~output , sdram_wire_dq[3]~output, finalproject, 1
instance = comp, \sdram_wire_dq[4]~output , sdram_wire_dq[4]~output, finalproject, 1
instance = comp, \sdram_wire_dq[5]~output , sdram_wire_dq[5]~output, finalproject, 1
instance = comp, \sdram_wire_dq[6]~output , sdram_wire_dq[6]~output, finalproject, 1
instance = comp, \sdram_wire_dq[7]~output , sdram_wire_dq[7]~output, finalproject, 1
instance = comp, \sdram_wire_dq[8]~output , sdram_wire_dq[8]~output, finalproject, 1
instance = comp, \sdram_wire_dq[9]~output , sdram_wire_dq[9]~output, finalproject, 1
instance = comp, \sdram_wire_dq[10]~output , sdram_wire_dq[10]~output, finalproject, 1
instance = comp, \sdram_wire_dq[11]~output , sdram_wire_dq[11]~output, finalproject, 1
instance = comp, \sdram_wire_dq[12]~output , sdram_wire_dq[12]~output, finalproject, 1
instance = comp, \sdram_wire_dq[13]~output , sdram_wire_dq[13]~output, finalproject, 1
instance = comp, \sdram_wire_dq[14]~output , sdram_wire_dq[14]~output, finalproject, 1
instance = comp, \sdram_wire_dq[15]~output , sdram_wire_dq[15]~output, finalproject, 1
instance = comp, \altera_reserved_tdo~output , altera_reserved_tdo~output, finalproject, 1
instance = comp, \clk_clk~input , clk_clk~input, finalproject, 1
instance = comp, \clk_clk~inputclkctrl , clk_clk~inputclkctrl, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, finalproject, 1
instance = comp, \altera_reserved_tms~input , altera_reserved_tms~input, finalproject, 1
instance = comp, \altera_reserved_tck~input , altera_reserved_tck~input, finalproject, 1
instance = comp, \altera_reserved_tdi~input , altera_reserved_tdi~input, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~feeder, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~1, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal1~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~4, finalproject, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 , rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~6, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~8, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rst1~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rst1~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rst1 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rst1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|packet_in_progress~0 , mm_interconnect_0|cmd_mux_008|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|packet_in_progress , mm_interconnect_0|cmd_mux_008|packet_in_progress, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftbit_counter[1] , i2c_0|u_rxshifter|rx_shiftbit_counter[1], finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Decoder0~1 , i2c_0|u_rxshifter|Decoder0~1, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[0]~8 , i2c_0|u_spksupp|scl_spike_cnt[0]~8, finalproject, 1
instance = comp, \i2c_scl_in~input , i2c_scl_in~input, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_doublesync_a~0 , i2c_0|u_spksupp|scl_doublesync_a~0, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_doublesync_a , i2c_0|u_spksupp|scl_doublesync_a, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_in_synced , i2c_0|u_spksupp|scl_in_synced, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[3]~14 , i2c_0|u_spksupp|scl_spike_cnt[3]~14, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[4]~16 , i2c_0|u_spksupp|scl_spike_cnt[4]~16, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[4] , i2c_0|u_spksupp|scl_spike_cnt[4], finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[5]~18 , i2c_0|u_spksupp|scl_spike_cnt[5]~18, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[5] , i2c_0|u_spksupp|scl_spike_cnt[5], finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[6]~20 , i2c_0|u_spksupp|scl_spike_cnt[6]~20, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[6] , i2c_0|u_spksupp|scl_spike_cnt[6], finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[7]~22 , i2c_0|u_spksupp|scl_spike_cnt[7]~22, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[7] , i2c_0|u_spksupp|scl_spike_cnt[7], finalproject, 1
instance = comp, \i2c_0|u_spksupp|LessThan0~1 , i2c_0|u_spksupp|LessThan0~1, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_clear_cnt~0 , i2c_0|u_spksupp|scl_clear_cnt~0, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[0] , i2c_0|u_spksupp|scl_spike_cnt[0], finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[1]~10 , i2c_0|u_spksupp|scl_spike_cnt[1]~10, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[1] , i2c_0|u_spksupp|scl_spike_cnt[1], finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[2]~12 , i2c_0|u_spksupp|scl_spike_cnt[2]~12, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[2] , i2c_0|u_spksupp|scl_spike_cnt[2], finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_spike_cnt[3] , i2c_0|u_spksupp|scl_spike_cnt[3], finalproject, 1
instance = comp, \i2c_0|u_spksupp|LessThan0~0 , i2c_0|u_spksupp|LessThan0~0, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_int_next~0 , i2c_0|u_spksupp|scl_int_next~0, finalproject, 1
instance = comp, \i2c_0|u_spksupp|scl_int_reg , i2c_0|u_spksupp|scl_int_reg, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_HIGH~feeder , i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_HIGH~feeder, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_HIGH , i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_HIGH, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Decoder0~0 , i2c_0|u_rxshifter|Decoder0~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~5 , mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~5, finalproject, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder , rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, finalproject, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], finalproject, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, finalproject, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], finalproject, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, finalproject, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, finalproject, 1
instance = comp, \rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl , rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~clkctrl, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0 , mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0] , mm_interconnect_0|sdram_s1_cmd_width_adapter|count[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0 , mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg , mm_interconnect_0|sdram_s1_cmd_width_adapter|use_reg, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[67]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|take_in_data , mm_interconnect_0|crosser|clock_xer|take_in_data, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[67] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[67], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[67] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[67], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|always1~2 , mm_interconnect_0|router_001|always1~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[104]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[104]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[104] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[104], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[104]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[104]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[104] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[104], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[104], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[104] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[104], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[104] , mm_interconnect_0|cmd_mux_006|src_data[104], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][86], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~58, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1 , mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|read~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always6~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][86], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~49, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always5~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][86], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~40, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always4~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][86], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~31, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always3~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][86], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~22, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always2~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][86], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~13, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always1~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][86], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~5, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|always0~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][86], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[106]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[106] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[106], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[106]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[106] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[106], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[106], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[106], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload[0] , mm_interconnect_0|cmd_mux_006|src_payload[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg , mm_interconnect_0|sdram_s1_cmd_width_adapter|endofpacket_reg, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_endofpacket~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][89], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~57, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][89], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~48, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][89], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~39, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][89], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~30, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][89], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~21, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][89], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~12, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][89], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~4, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][89], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0 , mm_interconnect_0|sdram_s1_rsp_width_adapter|always10~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_ready~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0]~0, finalproject, 1
instance = comp, \sdram|Add0~0 , sdram|Add0~0, finalproject, 1
instance = comp, \sdram|refresh_counter[0] , sdram|refresh_counter[0], finalproject, 1
instance = comp, \sdram|Add0~2 , sdram|Add0~2, finalproject, 1
instance = comp, \sdram|refresh_counter~8 , sdram|refresh_counter~8, finalproject, 1
instance = comp, \sdram|refresh_counter[1] , sdram|refresh_counter[1], finalproject, 1
instance = comp, \sdram|Equal0~3 , sdram|Equal0~3, finalproject, 1
instance = comp, \sdram|Add0~4 , sdram|Add0~4, finalproject, 1
instance = comp, \sdram|refresh_counter[2] , sdram|refresh_counter[2], finalproject, 1
instance = comp, \sdram|Add0~6 , sdram|Add0~6, finalproject, 1
instance = comp, \sdram|refresh_counter[3] , sdram|refresh_counter[3], finalproject, 1
instance = comp, \sdram|Add0~8 , sdram|Add0~8, finalproject, 1
instance = comp, \sdram|refresh_counter~6 , sdram|refresh_counter~6, finalproject, 1
instance = comp, \sdram|refresh_counter[4] , sdram|refresh_counter[4], finalproject, 1
instance = comp, \sdram|Add0~10 , sdram|Add0~10, finalproject, 1
instance = comp, \sdram|refresh_counter~7 , sdram|refresh_counter~7, finalproject, 1
instance = comp, \sdram|refresh_counter[5] , sdram|refresh_counter[5], finalproject, 1
instance = comp, \sdram|Equal0~2 , sdram|Equal0~2, finalproject, 1
instance = comp, \sdram|Add0~12 , sdram|Add0~12, finalproject, 1
instance = comp, \sdram|refresh_counter~5 , sdram|refresh_counter~5, finalproject, 1
instance = comp, \sdram|refresh_counter[6] , sdram|refresh_counter[6], finalproject, 1
instance = comp, \sdram|Add0~14 , sdram|Add0~14, finalproject, 1
instance = comp, \sdram|refresh_counter~4 , sdram|refresh_counter~4, finalproject, 1
instance = comp, \sdram|refresh_counter[7] , sdram|refresh_counter[7], finalproject, 1
instance = comp, \sdram|Add0~16 , sdram|Add0~16, finalproject, 1
instance = comp, \sdram|refresh_counter[8]~12 , sdram|refresh_counter[8]~12, finalproject, 1
instance = comp, \sdram|refresh_counter[8] , sdram|refresh_counter[8], finalproject, 1
instance = comp, \sdram|Add0~18 , sdram|Add0~18, finalproject, 1
instance = comp, \sdram|refresh_counter[9]~11 , sdram|refresh_counter[9]~11, finalproject, 1
instance = comp, \sdram|refresh_counter[9] , sdram|refresh_counter[9], finalproject, 1
instance = comp, \sdram|Equal0~1 , sdram|Equal0~1, finalproject, 1
instance = comp, \sdram|Add0~20 , sdram|Add0~20, finalproject, 1
instance = comp, \sdram|refresh_counter~1 , sdram|refresh_counter~1, finalproject, 1
instance = comp, \sdram|refresh_counter[10] , sdram|refresh_counter[10], finalproject, 1
instance = comp, \sdram|Add0~22 , sdram|Add0~22, finalproject, 1
instance = comp, \sdram|refresh_counter~3 , sdram|refresh_counter~3, finalproject, 1
instance = comp, \sdram|refresh_counter[11] , sdram|refresh_counter[11], finalproject, 1
instance = comp, \sdram|Add0~24 , sdram|Add0~24, finalproject, 1
instance = comp, \sdram|refresh_counter~2 , sdram|refresh_counter~2, finalproject, 1
instance = comp, \sdram|refresh_counter[12] , sdram|refresh_counter[12], finalproject, 1
instance = comp, \sdram|Add0~26 , sdram|Add0~26, finalproject, 1
instance = comp, \sdram|refresh_counter~0 , sdram|refresh_counter~0, finalproject, 1
instance = comp, \sdram|refresh_counter[13] , sdram|refresh_counter[13], finalproject, 1
instance = comp, \sdram|Equal0~0 , sdram|Equal0~0, finalproject, 1
instance = comp, \sdram|Equal0~4 , sdram|Equal0~4, finalproject, 1
instance = comp, \sdram|WideOr6~0 , sdram|WideOr6~0, finalproject, 1
instance = comp, \sdram|Selector17~0 , sdram|Selector17~0, finalproject, 1
instance = comp, \sdram|i_next.101 , sdram|i_next.101, finalproject, 1
instance = comp, \sdram|i_state.101~0 , sdram|i_state.101~0, finalproject, 1
instance = comp, \sdram|i_state.101 , sdram|i_state.101, finalproject, 1
instance = comp, \sdram|Selector18~0 , sdram|Selector18~0, finalproject, 1
instance = comp, \sdram|Selector6~0 , sdram|Selector6~0, finalproject, 1
instance = comp, \sdram|i_refs[0] , sdram|i_refs[0], finalproject, 1
instance = comp, \sdram|Selector5~0 , sdram|Selector5~0, finalproject, 1
instance = comp, \sdram|i_refs[1] , sdram|i_refs[1], finalproject, 1
instance = comp, \sdram|Selector4~0 , sdram|Selector4~0, finalproject, 1
instance = comp, \sdram|Selector4~1 , sdram|Selector4~1, finalproject, 1
instance = comp, \sdram|i_refs[2] , sdram|i_refs[2], finalproject, 1
instance = comp, \sdram|Selector18~1 , sdram|Selector18~1, finalproject, 1
instance = comp, \sdram|Selector18~2 , sdram|Selector18~2, finalproject, 1
instance = comp, \sdram|i_next.111 , sdram|i_next.111, finalproject, 1
instance = comp, \sdram|Selector13~0 , sdram|Selector13~0, finalproject, 1
instance = comp, \sdram|i_count[0]~1 , sdram|i_count[0]~1, finalproject, 1
instance = comp, \sdram|Selector13~1 , sdram|Selector13~1, finalproject, 1
instance = comp, \sdram|i_count[2] , sdram|i_count[2], finalproject, 1
instance = comp, \sdram|Selector12~0 , sdram|Selector12~0, finalproject, 1
instance = comp, \sdram|i_state.111 , sdram|i_state.111, finalproject, 1
instance = comp, \sdram|Selector8~0 , sdram|Selector8~0, finalproject, 1
instance = comp, \sdram|i_state.001 , sdram|i_state.001, finalproject, 1
instance = comp, \sdram|Selector10~0 , sdram|Selector10~0, finalproject, 1
instance = comp, \sdram|Selector10~1 , sdram|Selector10~1, finalproject, 1
instance = comp, \sdram|i_state.011 , sdram|i_state.011, finalproject, 1
instance = comp, \sdram|i_count[0]~4 , sdram|i_count[0]~4, finalproject, 1
instance = comp, \sdram|i_count[0]~5 , sdram|i_count[0]~5, finalproject, 1
instance = comp, \sdram|i_count[0] , sdram|i_count[0], finalproject, 1
instance = comp, \sdram|i_count[1]~2 , sdram|i_count[1]~2, finalproject, 1
instance = comp, \sdram|i_count[1]~3 , sdram|i_count[1]~3, finalproject, 1
instance = comp, \sdram|i_count[1] , sdram|i_count[1], finalproject, 1
instance = comp, \sdram|i_count[0]~0 , sdram|i_count[0]~0, finalproject, 1
instance = comp, \sdram|i_next.000~0 , sdram|i_next.000~0, finalproject, 1
instance = comp, \sdram|i_next.000 , sdram|i_next.000, finalproject, 1
instance = comp, \sdram|Selector7~0 , sdram|Selector7~0, finalproject, 1
instance = comp, \sdram|i_state.000 , sdram|i_state.000, finalproject, 1
instance = comp, \sdram|Selector16~0 , sdram|Selector16~0, finalproject, 1
instance = comp, \sdram|Selector16~1 , sdram|Selector16~1, finalproject, 1
instance = comp, \sdram|i_next.010 , sdram|i_next.010, finalproject, 1
instance = comp, \sdram|Selector9~0 , sdram|Selector9~0, finalproject, 1
instance = comp, \sdram|i_state.010 , sdram|i_state.010, finalproject, 1
instance = comp, \sdram|Selector3~0 , sdram|Selector3~0, finalproject, 1
instance = comp, \sdram|i_cmd[0] , sdram|i_cmd[0], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty, finalproject, 1
instance = comp, \jtag_uart_0|r_val , jtag_uart_0|r_val, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|r_ena1 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|r_ena1, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rvalid0~0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rvalid0~0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rst2~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rst2~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rst2 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rst2, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~2 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~2, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~1, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~2, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal0~2, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~3, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~4, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[1] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[1], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~10 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~10, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[2] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[2], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~9 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~9, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[3] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[3], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~8 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~8, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[4] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[4], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~7 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~7, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[5] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[5], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~6 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~6, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[6] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[6], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~5 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~5, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[7] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[7], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~3 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~3, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[8] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[8], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal11~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~7, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~10, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[9]~0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[9]~0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|state~1 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|state~1, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|always0~0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|always0~0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|state~0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|state~0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|state~2 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|state~2, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|state , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|state, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[9]~1 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[9]~1, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[9] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[9], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~4 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count~4, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[0] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|count[0], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[1]~2 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[1]~2, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~10 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~10, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[10] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[10], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|r_ena~0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|r_ena~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_dst_regnum[1] , nios2_gen2_0|cpu|R_dst_regnum[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|read~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|rd_ptr[2], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem_rd_ptr[2]~2, finalproject, 1
instance = comp, \sdram_wire_dq[0]~input , sdram_wire_dq[0]~input, finalproject, 1
instance = comp, \sdram|za_data[0] , sdram|za_data[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|Add0~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[2], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~208, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~80, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~211, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~112, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~210, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~64, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~209, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~96, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~128, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~129, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~212, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~32, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~215, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~48, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~214, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~213, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~16, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~130, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~131, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~132, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0 , mm_interconnect_0|sdram_s1_rsp_width_adapter|always9~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|take_in_data~1 , mm_interconnect_0|crosser_003|clock_xer|take_in_data~1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|hbreak_pending_nxt~0 , nios2_gen2_0|cpu|hbreak_pending_nxt~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|hbreak_pending , nios2_gen2_0|cpu|hbreak_pending, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~3 , mm_interconnect_0|cmd_mux_003|src_payload~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[3] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[3], finalproject, 1
instance = comp, \sdram_wire_dq[10]~input , sdram_wire_dq[10]~input, finalproject, 1
instance = comp, \sdram|za_data[10] , sdram|za_data[10], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~26, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~10, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~175, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~42, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~58, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~176, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~74, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~106, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~173, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~122, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~90, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~174, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~177, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[10], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[10], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~4, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[26], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[26], finalproject, 1
instance = comp, \sdram_wire_dq[4]~input , sdram_wire_dq[4]~input, finalproject, 1
instance = comp, \sdram|za_data[4] , sdram|za_data[4], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~36, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~52, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~4, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~20, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~150, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~151, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~84, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~116, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~68, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~100, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~148, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~149, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~152, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[4], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[4], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~4, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[4], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[4]~4, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[4], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[4], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[67] , mm_interconnect_0|cmd_mux|src_data[67], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[0]~0 , nios2_gen2_0|cpu|F_pc_plus_one[0]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~30 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[0]~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_valid~0 , nios2_gen2_0|cpu|W_valid~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_valid , nios2_gen2_0|cpu|W_valid, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[0] , nios2_gen2_0|cpu|F_pc[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_data[38] , mm_interconnect_0|cmd_mux|src_data[38], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|WideOr1 , mm_interconnect_0|cmd_mux|WideOr1, finalproject, 1
instance = comp, \jtag_uart_0|av_waitrequest~0 , jtag_uart_0|av_waitrequest~0, finalproject, 1
instance = comp, \jtag_uart_0|av_waitrequest , jtag_uart_0|av_waitrequest, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~15 , mm_interconnect_0|cmd_demux|sink_ready~15, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~4, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~2, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \jtag_uart_0|fifo_rd~0 , jtag_uart_0|fifo_rd~0, finalproject, 1
instance = comp, \jtag_uart_0|fifo_rd~2 , jtag_uart_0|fifo_rd~2, finalproject, 1
instance = comp, \jtag_uart_0|read_0 , jtag_uart_0|read_0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write_valid~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write_stalled~4 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write_stalled~4, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write_stalled~3 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write_stalled~3, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write_valid , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write_valid, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty, finalproject, 1
instance = comp, \jtag_uart_0|fifo_rd~1 , jtag_uart_0|fifo_rd~1, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full, finalproject, 1
instance = comp, \jtag_uart_0|t_dav , jtag_uart_0|t_dav, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|tck_t_dav , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|tck_t_dav, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write_stalled~2 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write_stalled~2, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write_stalled , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write_stalled, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|t_ena~2 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|t_ena~2, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write~0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write~0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[1]~3, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write1~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write1~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write1 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write1, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write2 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|write2, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|t_ena~3 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|t_ena~3, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0, finalproject, 1
instance = comp, \jtag_uart_0|wr_rfifo , jtag_uart_0|wr_rfifo, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[0]~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[0] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[0], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~5, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|node_ena~6, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~10, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~30 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg~7, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|finalproject_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~29 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[36]~29, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[37] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[37], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~28 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[36] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[36], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[35]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~22 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~23 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~24 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[35] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[35], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~19 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~83 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~83, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[15]~9, finalproject, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] , rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1], finalproject, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder , rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, finalproject, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] , rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0], finalproject, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, finalproject, 1
instance = comp, \rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out , rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out, finalproject, 1
instance = comp, \rst_controller|always2~0 , rst_controller|always2~0, finalproject, 1
instance = comp, \rst_controller|r_early_rst , rst_controller|r_early_rst, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|packet_in_progress~0 , mm_interconnect_0|cmd_mux_003|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|packet_in_progress , mm_interconnect_0|cmd_mux_003|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|update_grant~0 , mm_interconnect_0|cmd_mux_003|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|update_grant~1 , mm_interconnect_0|cmd_mux_003|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_003|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|saved_grant[1] , mm_interconnect_0|cmd_mux_003|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[38] , mm_interconnect_0|cmd_mux_003|src_data[38], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[40] , mm_interconnect_0|cmd_mux_003|src_data[40], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[2] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[0]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[1]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[2]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~6 , nios2_gen2_0|cpu|Equal0~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_jmp_direct~0 , nios2_gen2_0|cpu|D_ctrl_jmp_direct~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~3 , nios2_gen2_0|cpu|Equal0~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_br_cmp~2 , nios2_gen2_0|cpu|D_ctrl_br_cmp~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[3]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[4]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~13 , nios2_gen2_0|cpu|Equal0~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~14 , nios2_gen2_0|cpu|Equal62~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~12 , nios2_gen2_0|cpu|Equal62~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~11 , nios2_gen2_0|cpu|Equal62~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_retaddr~0 , nios2_gen2_0|cpu|D_ctrl_retaddr~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~8 , nios2_gen2_0|cpu|Equal62~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_retaddr~1 , nios2_gen2_0|cpu|D_ctrl_retaddr~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~12 , nios2_gen2_0|cpu|Equal0~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4 , nios2_gen2_0|cpu|D_ctrl_force_src2_zero~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5 , nios2_gen2_0|cpu|D_ctrl_force_src2_zero~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~2 , nios2_gen2_0|cpu|Equal0~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~18 , nios2_gen2_0|cpu|Equal0~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_op_opx_rsv00~0 , nios2_gen2_0|cpu|D_op_opx_rsv00~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~2 , nios2_gen2_0|cpu|Equal62~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~6 , nios2_gen2_0|cpu|D_ctrl_exception~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~6 , nios2_gen2_0|cpu|Equal62~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~7 , nios2_gen2_0|cpu|D_ctrl_exception~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_op_opx_rsv17~0 , nios2_gen2_0|cpu|D_op_opx_rsv17~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~10 , nios2_gen2_0|cpu|Equal62~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~5 , nios2_gen2_0|cpu|D_ctrl_exception~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~9 , nios2_gen2_0|cpu|Equal62~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~4 , nios2_gen2_0|cpu|Equal62~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~4 , nios2_gen2_0|cpu|D_ctrl_exception~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~8 , nios2_gen2_0|cpu|D_ctrl_exception~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6 , nios2_gen2_0|cpu|D_ctrl_force_src2_zero~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1 , nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2 , nios2_gen2_0|cpu|D_ctrl_force_src2_zero~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0 , nios2_gen2_0|cpu|D_ctrl_force_src2_zero~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1 , nios2_gen2_0|cpu|D_ctrl_force_src2_zero~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14 , nios2_gen2_0|cpu|D_ctrl_alu_force_xor~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~14 , nios2_gen2_0|cpu|Equal0~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2 , nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3 , nios2_gen2_0|cpu|D_ctrl_force_src2_zero~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7 , nios2_gen2_0|cpu|D_ctrl_force_src2_zero~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_force_src2_zero , nios2_gen2_0|cpu|R_ctrl_force_src2_zero, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0 , nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1 , nios2_gen2_0|cpu|D_ctrl_src_imm5_shift_rot~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot , nios2_gen2_0|cpu|R_ctrl_src_imm5_shift_rot, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_hi_imm16~0 , nios2_gen2_0|cpu|D_ctrl_hi_imm16~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_hi_imm16~1 , nios2_gen2_0|cpu|D_ctrl_hi_imm16~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_hi_imm16 , nios2_gen2_0|cpu|R_ctrl_hi_imm16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[12]~15 , nios2_gen2_0|cpu|E_src2[12]~15, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux|src0_valid~0 , mm_interconnect_0|rsp_demux|src0_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal14~0 , mm_interconnect_0|router_001|Equal14~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src1_valid~0 , mm_interconnect_0|cmd_demux_001|src1_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|packet_in_progress~0 , mm_interconnect_0|cmd_mux_001|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|packet_in_progress , mm_interconnect_0|cmd_mux_001|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|update_grant~0 , mm_interconnect_0|cmd_mux_001|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|update_grant~1 , mm_interconnect_0|cmd_mux_001|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_001|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_001|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|saved_grant[0] , mm_interconnect_0|cmd_mux_001|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[67] , mm_interconnect_0|cmd_mux_001|src_data[67], finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1 , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67]~feeder , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_payload~0 , mm_interconnect_0|cmd_mux_001|src_payload~0, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|write~0 , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|write~0, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0 , mm_interconnect_0|sysid_qsys_0_control_slave_agent|m0_write~0, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_begintransfer~0 , mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_begintransfer~0, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0 , mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2 , mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~2, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0] , mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[0], finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1 , mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter~1, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1] , mm_interconnect_0|sysid_qsys_0_control_slave_translator|wait_latency_counter[1], finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0 , mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1 , mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg~1, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0] , mm_interconnect_0|sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0 , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_data[38] , mm_interconnect_0|cmd_mux_001|src_data[38], finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30] , mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_readdata_pre[30], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~5 , mm_interconnect_0|rsp_mux|src_payload~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[3]~6 , nios2_gen2_0|cpu|F_pc_plus_one[3]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[4]~8 , nios2_gen2_0|cpu|F_pc_plus_one[4]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[5]~10 , nios2_gen2_0|cpu|F_pc_plus_one[5]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[5]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_logic_op[0]~1 , nios2_gen2_0|cpu|D_logic_op[0]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_logic_op[0] , nios2_gen2_0|cpu|R_logic_op[0], finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[0]~8 , i2c_0|u_spksupp|sda_spike_cnt[0]~8, finalproject, 1
instance = comp, \i2c_0|u_spksupp|LessThan1~0 , i2c_0|u_spksupp|LessThan1~0, finalproject, 1
instance = comp, \i2c_sda_in~input , i2c_sda_in~input, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_doublesync_a~0 , i2c_0|u_spksupp|sda_doublesync_a~0, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_doublesync_a , i2c_0|u_spksupp|sda_doublesync_a, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_in_synced , i2c_0|u_spksupp|sda_in_synced, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_clear_cnt~0 , i2c_0|u_spksupp|sda_clear_cnt~0, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[0] , i2c_0|u_spksupp|sda_spike_cnt[0], finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[1]~10 , i2c_0|u_spksupp|sda_spike_cnt[1]~10, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[1] , i2c_0|u_spksupp|sda_spike_cnt[1], finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[2]~12 , i2c_0|u_spksupp|sda_spike_cnt[2]~12, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[2] , i2c_0|u_spksupp|sda_spike_cnt[2], finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[3]~14 , i2c_0|u_spksupp|sda_spike_cnt[3]~14, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[3] , i2c_0|u_spksupp|sda_spike_cnt[3], finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[4]~16 , i2c_0|u_spksupp|sda_spike_cnt[4]~16, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[4] , i2c_0|u_spksupp|sda_spike_cnt[4], finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[5]~18 , i2c_0|u_spksupp|sda_spike_cnt[5]~18, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[5] , i2c_0|u_spksupp|sda_spike_cnt[5], finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[6]~20 , i2c_0|u_spksupp|sda_spike_cnt[6]~20, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[6] , i2c_0|u_spksupp|sda_spike_cnt[6], finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[7]~22 , i2c_0|u_spksupp|sda_spike_cnt[7]~22, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_spike_cnt[7] , i2c_0|u_spksupp|sda_spike_cnt[7], finalproject, 1
instance = comp, \i2c_0|u_spksupp|LessThan1~1 , i2c_0|u_spksupp|LessThan1~1, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_int_next~0 , i2c_0|u_spksupp|sda_int_next~0, finalproject, 1
instance = comp, \i2c_0|u_spksupp|sda_int_reg , i2c_0|u_spksupp|sda_int_reg, finalproject, 1
instance = comp, \i2c_0|u_condt_det|scl_int_edge_reg , i2c_0|u_condt_det|scl_int_edge_reg, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|always6~1 , i2c_0|u_rxshifter|always6~1, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[0]~0 , i2c_0|u_rxshifter|rx_shifter[0]~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[0] , i2c_0|u_rxshifter|rx_shifter[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[39] , mm_interconnect_0|cmd_mux_002|src_data[39], finalproject, 1
instance = comp, \i2c_0|u_csr|status_rden~0 , i2c_0|u_csr|status_rden~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[41] , mm_interconnect_0|cmd_mux_002|src_data[41], finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent|m0_write~0 , mm_interconnect_0|i2c_0_csr_agent|m0_write~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[38] , mm_interconnect_0|cmd_mux_002|src_data[38], finalproject, 1
instance = comp, \i2c_0|u_csr|always4~0 , i2c_0|u_csr|always4~0, finalproject, 1
instance = comp, \i2c_0|u_csr|arblost_det~0 , i2c_0|u_csr|arblost_det~0, finalproject, 1
instance = comp, \i2c_0|u_csr|arblost_det , i2c_0|u_csr|arblost_det, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|write_address[0]~3 , i2c_0|u_rxfifo|write_address[0]~3, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|write_address[0] , i2c_0|u_rxfifo|write_address[0], finalproject, 1
instance = comp, \i2c_0|u_csr|flush_txfifo , i2c_0|u_csr|flush_txfifo, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|write_address[1]~2 , i2c_0|u_rxfifo|write_address[1]~2, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|write_address[1] , i2c_0|u_rxfifo|write_address[1], finalproject, 1
instance = comp, \i2c_0|u_rxfifo|internal_used~5 , i2c_0|u_rxfifo|internal_used~5, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|internal_used[0]~7 , i2c_0|u_rxfifo|internal_used[0]~7, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|internal_used[0] , i2c_0|u_rxfifo|internal_used[0], finalproject, 1
instance = comp, \i2c_0|u_rxfifo|Add3~1 , i2c_0|u_rxfifo|Add3~1, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|internal_used~4 , i2c_0|u_rxfifo|internal_used~4, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|internal_used[1] , i2c_0|u_rxfifo|internal_used[1], finalproject, 1
instance = comp, \i2c_0|u_rxfifo|Add3~0 , i2c_0|u_rxfifo|Add3~0, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|internal_used~6 , i2c_0|u_rxfifo|internal_used~6, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|internal_used[2] , i2c_0|u_rxfifo|internal_used[2], finalproject, 1
instance = comp, \i2c_0|u_rxfifo|read_address[1]~2 , i2c_0|u_rxfifo|read_address[1]~2, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|read_address[1] , i2c_0|u_rxfifo|read_address[1], finalproject, 1
instance = comp, \i2c_0|u_rxfifo|internal_empty~0 , i2c_0|u_rxfifo|internal_empty~0, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|internal_empty , i2c_0|u_rxfifo|internal_empty, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|empty_d1 , i2c_0|u_rxfifo|empty_d1, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|empty_d2 , i2c_0|u_rxfifo|empty_d2, finalproject, 1
instance = comp, \i2c_0|get_rxfifo , i2c_0|get_rxfifo, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|read_address[0]~3 , i2c_0|u_rxfifo|read_address[0]~3, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|read_address[0] , i2c_0|u_rxfifo|read_address[0], finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Decoder0~2 , i2c_0|u_rxshifter|Decoder0~2, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[1]~1 , i2c_0|u_rxshifter|rx_shifter[1]~1, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[1] , i2c_0|u_rxshifter|rx_shifter[1], finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[2]~2 , i2c_0|u_rxshifter|rx_shifter[2]~2, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[2] , i2c_0|u_rxshifter|rx_shifter[2], finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Decoder0~3 , i2c_0|u_rxshifter|Decoder0~3, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[3]~3 , i2c_0|u_rxshifter|rx_shifter[3]~3, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[3] , i2c_0|u_rxshifter|rx_shifter[3], finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Decoder0~4 , i2c_0|u_rxshifter|Decoder0~4, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[4]~4 , i2c_0|u_rxshifter|rx_shifter[4]~4, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[4] , i2c_0|u_rxshifter|rx_shifter[4], finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Decoder0~5 , i2c_0|u_rxshifter|Decoder0~5, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[5]~5 , i2c_0|u_rxshifter|rx_shifter[5]~5, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[5] , i2c_0|u_rxshifter|rx_shifter[5], finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[6]~7 , i2c_0|u_rxshifter|rx_shifter[6]~7, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[6] , i2c_0|u_rxshifter|rx_shifter[6], finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Decoder0~6 , i2c_0|u_rxshifter|Decoder0~6, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[7]~6 , i2c_0|u_rxshifter|rx_shifter[7]~6, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shifter[7] , i2c_0|u_rxshifter|rx_shifter[7], finalproject, 1
instance = comp, \i2c_0|u_rxfifo|the_dp_ram|auto_generated|ram_block1a0 , i2c_0|u_rxfifo|the_dp_ram|auto_generated|ram_block1a0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~12 , mm_interconnect_0|cmd_mux_002|src_payload~12, finalproject, 1
instance = comp, \i2c_0|u_csr|read_rxfifo~0 , i2c_0|u_csr|read_rxfifo~0, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high_wren~0 , i2c_0|u_csr|scl_high_wren~0, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[3] , i2c_0|u_csr|scl_high[3], finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold_wren~0 , i2c_0|u_csr|sda_hold_wren~0, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold_wren~1 , i2c_0|u_csr|sda_hold_wren~1, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[3] , i2c_0|u_csr|sda_hold[3], finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold_rden~0 , i2c_0|u_csr|sda_hold_rden~0, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold_rden~1 , i2c_0|u_csr|sda_hold_rden~1, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold_rden_dly , i2c_0|u_csr|sda_hold_rden_dly, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[3]~17 , i2c_0|u_csr|readdata_nxt[3]~17, finalproject, 1
instance = comp, \i2c_0|u_csr|ctrl_wren~0 , i2c_0|u_csr|ctrl_wren~0, finalproject, 1
instance = comp, \i2c_0|u_csr|ctrl[3] , i2c_0|u_csr|ctrl[3], finalproject, 1
instance = comp, \i2c_0|u_csr|read_rxfifo~1 , i2c_0|u_csr|read_rxfifo~1, finalproject, 1
instance = comp, \i2c_0|u_csr|iser_rden~0 , i2c_0|u_csr|iser_rden~0, finalproject, 1
instance = comp, \i2c_0|u_csr|iser_rden_dly , i2c_0|u_csr|iser_rden_dly, finalproject, 1
instance = comp, \i2c_0|u_csr|iser_wren~0 , i2c_0|u_csr|iser_wren~0, finalproject, 1
instance = comp, \i2c_0|u_csr|iser_wren~1 , i2c_0|u_csr|iser_wren~1, finalproject, 1
instance = comp, \i2c_0|u_csr|iser[3] , i2c_0|u_csr|iser[3], finalproject, 1
instance = comp, \i2c_0|u_csr|tfr_cmd_fifo_lvl_rden~0 , i2c_0|u_csr|tfr_cmd_fifo_lvl_rden~0, finalproject, 1
instance = comp, \i2c_0|u_csr|ctrl_rden~0 , i2c_0|u_csr|ctrl_rden~0, finalproject, 1
instance = comp, \i2c_0|u_csr|ctrl_rden_dly , i2c_0|u_csr|ctrl_rden_dly, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[3]~15 , i2c_0|u_csr|readdata_nxt[3]~15, finalproject, 1
instance = comp, \i2c_0|u_csr|isr_rden , i2c_0|u_csr|isr_rden, finalproject, 1
instance = comp, \i2c_0|u_csr|isr_rden_dly , i2c_0|u_csr|isr_rden_dly, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low_rden~0 , i2c_0|u_csr|scl_low_rden~0, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low_rden_dly , i2c_0|u_csr|scl_low_rden_dly, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low_wren~0 , i2c_0|u_csr|scl_low_wren~0, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low_wren~1 , i2c_0|u_csr|scl_low_wren~1, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[3] , i2c_0|u_csr|scl_low[3], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[3]~16 , i2c_0|u_csr|readdata_nxt[3]~16, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[3]~18 , i2c_0|u_csr|readdata_nxt[3]~18, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[3] , i2c_0|u_csr|readdata_dly2[3], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[3]~1 , mm_interconnect_0|rsp_mux|src_data[3]~1, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1 , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|src0_valid~0 , mm_interconnect_0|rsp_demux_003|src0_valid~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[39] , mm_interconnect_0|cmd_mux_003|src_data[39], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[1] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[6]~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[7]~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[2]~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[2] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[2], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[3]~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[3] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[3], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[4]~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[4] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[4], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[5]~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[5] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[5], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[6]~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[6] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[6], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[7]~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[7] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[7], finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, finalproject, 1
instance = comp, \jtag_uart_0|av_readdata[7]~7 , jtag_uart_0|av_readdata[7]~7, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~5 , mm_interconnect_0|cmd_mux_003|src_payload~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[1] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[1], finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal4~1 , mm_interconnect_0|router_001|Equal4~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|packet_in_progress~0 , mm_interconnect_0|cmd_mux_005|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|packet_in_progress , mm_interconnect_0|cmd_mux_005|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|update_grant~0 , mm_interconnect_0|cmd_mux_005|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|update_grant~1 , mm_interconnect_0|cmd_mux_005|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_005|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_005|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|saved_grant[0] , mm_interconnect_0|cmd_mux_005|saved_grant[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_mem16~0 , nios2_gen2_0|cpu|D_ctrl_mem16~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_mem16~1 , nios2_gen2_0|cpu|D_ctrl_mem16~1, finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2 , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~2, finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3 , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~3, finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67]~feeder , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_005|src0_valid~0 , mm_interconnect_0|rsp_demux_005|src0_valid~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[5] , nios2_gen2_0|cpu|d_writedata[5], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~12 , mm_interconnect_0|cmd_mux_003|src_payload~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[5] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|Equal0~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_mem8~0 , nios2_gen2_0|cpu|D_ctrl_mem8~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_mem8~1 , nios2_gen2_0|cpu|D_ctrl_mem8~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[4]~0 , nios2_gen2_0|cpu|R_src2_lo[4]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo~1 , nios2_gen2_0|cpu|R_src2_lo~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[0]~6 , nios2_gen2_0|cpu|R_src2_lo[0]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[0] , nios2_gen2_0|cpu|E_src2[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~4 , nios2_gen2_0|cpu|Add1~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_alu_subtract~4 , nios2_gen2_0|cpu|D_ctrl_alu_subtract~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~13 , nios2_gen2_0|cpu|Equal62~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_retaddr~2 , nios2_gen2_0|cpu|D_ctrl_retaddr~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_retaddr~3 , nios2_gen2_0|cpu|D_ctrl_retaddr~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_retaddr~4 , nios2_gen2_0|cpu|D_ctrl_retaddr~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~9 , nios2_gen2_0|cpu|Equal0~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_retaddr~5 , nios2_gen2_0|cpu|D_ctrl_retaddr~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_retaddr~6 , nios2_gen2_0|cpu|D_ctrl_retaddr~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_retaddr~7 , nios2_gen2_0|cpu|D_ctrl_retaddr~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_retaddr , nios2_gen2_0|cpu|R_ctrl_retaddr, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal5~0 , mm_interconnect_0|router|Equal5~0, finalproject, 1
instance = comp, \usb_irq|read_mux_out~1 , usb_irq|read_mux_out~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[7]~14 , nios2_gen2_0|cpu|F_pc_plus_one[7]~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[8]~16 , nios2_gen2_0|cpu|F_pc_plus_one[8]~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~24 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[8]~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[8] , nios2_gen2_0|cpu|F_pc[8], finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal2~0 , mm_interconnect_0|router_001|Equal2~0, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal2~2 , mm_interconnect_0|router_001|Equal2~2, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal11~4 , mm_interconnect_0|router_001|Equal11~4, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src7_valid~0 , mm_interconnect_0|cmd_demux_001|src7_valid~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_alu_result~0 , nios2_gen2_0|cpu|E_alu_result~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_ld_signed~1 , nios2_gen2_0|cpu|D_ctrl_ld_signed~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_ld_signed , nios2_gen2_0|cpu|R_ctrl_ld_signed, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_fill_bit~0 , nios2_gen2_0|cpu|av_fill_bit~0, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal2~4 , mm_interconnect_0|router|Equal2~4, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_valid~0 , mm_interconnect_0|cmd_mux_012|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|update_grant~0 , mm_interconnect_0|cmd_mux_012|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|packet_in_progress~0 , mm_interconnect_0|cmd_mux_012|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|packet_in_progress , mm_interconnect_0|cmd_mux_012|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent|m0_write~0 , mm_interconnect_0|timer_0_s1_agent|m0_write~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_data[67] , mm_interconnect_0|cmd_mux_012|src_data[67], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0 , mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1 , mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2 , mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~2, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0] , mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[0], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3 , mm_interconnect_0|timer_0_s1_translator|wait_latency_counter~3, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1] , mm_interconnect_0|timer_0_s1_translator|wait_latency_counter[1], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent|cp_ready~0 , mm_interconnect_0|timer_0_s1_agent|cp_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent|cp_ready~1 , mm_interconnect_0|timer_0_s1_agent|cp_ready~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|update_grant~1 , mm_interconnect_0|cmd_mux_012|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_012|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_012|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|saved_grant[0] , mm_interconnect_0|cmd_mux_012|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|WideOr1 , mm_interconnect_0|cmd_mux_012|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1 , mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~1, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2 , mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~2, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0 , mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0] , mm_interconnect_0|timer_0_s1_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1 , mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_012|src0_valid~0 , mm_interconnect_0|rsp_demux_012|src0_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~7 , mm_interconnect_0|cmd_mux_002|src_payload~7, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[8] , i2c_0|u_csr|sda_hold[8], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[8] , i2c_0|u_csr|scl_high[8], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[8] , i2c_0|u_csr|scl_low[8], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[8]~31 , i2c_0|u_csr|readdata_nxt[8]~31, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[8] , i2c_0|u_csr|readdata_nxt[8], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[8] , i2c_0|u_csr|readdata_dly2[8], finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[0]~feeder , mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[0]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[0] , mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[1] , mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[2][85] , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[2][85], finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~2 , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~2, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][85]~feeder , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][85]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0]~4 , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0]~4, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0]~5 , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0]~5, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|always1~0 , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|always1~0, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~0 , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|always0~0 , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|always0~0, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~8 , mm_interconnect_0|rsp_mux|src_payload~8, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|src_valid~0 , mm_interconnect_0|cmd_mux_013|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src13_valid~0 , mm_interconnect_0|cmd_demux_001|src13_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_013|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|saved_grant[0] , mm_interconnect_0|cmd_mux_013|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|WideOr1 , mm_interconnect_0|cmd_mux_013|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~4 , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0]~4, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \hex_digits_pio|always0~0 , hex_digits_pio|always0~0, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_begintransfer~2 , mm_interconnect_0|hex_digits_pio_s1_translator|av_begintransfer~2, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~0 , mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~1 , mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~1, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[1] , mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[1], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~2 , mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter~2, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0] , mm_interconnect_0|hex_digits_pio_s1_translator|wait_latency_counter[0], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~0 , mm_interconnect_0|hex_digits_pio_s1_agent|cp_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~2 , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1]~2, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|write~0 , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|write~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|update_grant~0 , mm_interconnect_0|cmd_mux_013|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|packet_in_progress~0 , mm_interconnect_0|cmd_mux_013|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|packet_in_progress , mm_interconnect_0|cmd_mux_013|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|update_grant~1 , mm_interconnect_0|cmd_mux_013|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_013|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_013|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|saved_grant[1] , mm_interconnect_0|cmd_mux_013|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_013|src_data[67] , mm_interconnect_0|cmd_mux_013|src_data[67], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg~0 , mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg[0] , mm_interconnect_0|hex_digits_pio_s1_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~0 , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~1 , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|hex_digits_pio_s1_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_013|src0_valid~0 , mm_interconnect_0|rsp_demux_013|src0_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal4~3 , mm_interconnect_0|router|Equal4~3, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]~7, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]~9, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[7]~feeder , nios2_gen2_0|cpu|d_writedata[7]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[7] , nios2_gen2_0|cpu|d_writedata[7], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~21 , mm_interconnect_0|cmd_mux_003|src_payload~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[7] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|Equal0~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[9]~1 , nios2_gen2_0|cpu|E_st_data[9]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[9] , nios2_gen2_0|cpu|d_writedata[9], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~6 , mm_interconnect_0|cmd_mux_002|src_payload~6, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[9] , i2c_0|u_csr|scl_high[9], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[9] , i2c_0|u_csr|scl_low[9], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[9]~32 , i2c_0|u_csr|readdata_nxt[9]~32, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[9] , i2c_0|u_csr|sda_hold[9], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[9] , i2c_0|u_csr|readdata_nxt[9], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[9] , i2c_0|u_csr|readdata_dly2[9], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~20 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[9] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[9], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9], finalproject, 1
instance = comp, \jtag_uart_0|ien_AF~0 , jtag_uart_0|ien_AF~0, finalproject, 1
instance = comp, \jtag_uart_0|ien_AE , jtag_uart_0|ien_AE, finalproject, 1
instance = comp, \jtag_uart_0|LessThan0~0 , jtag_uart_0|LessThan0~0, finalproject, 1
instance = comp, \jtag_uart_0|LessThan0~1 , jtag_uart_0|LessThan0~1, finalproject, 1
instance = comp, \jtag_uart_0|fifo_AE , jtag_uart_0|fifo_AE, finalproject, 1
instance = comp, \jtag_uart_0|av_readdata[9] , jtag_uart_0|av_readdata[9], finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[9]~66 , mm_interconnect_0|rsp_mux|src_data[9]~66, finalproject, 1
instance = comp, \usb_irq|read_mux_out~0 , usb_irq|read_mux_out~0, finalproject, 1
instance = comp, \hex_digits_pio|Equal0~1 , hex_digits_pio|Equal0~1, finalproject, 1
instance = comp, \hex_digits_pio|Equal0~0 , hex_digits_pio|Equal0~0, finalproject, 1
instance = comp, \hex_digits_pio|always0~1 , hex_digits_pio|always0~1, finalproject, 1
instance = comp, \hex_digits_pio|data_out[9] , hex_digits_pio|data_out[9], finalproject, 1
instance = comp, \hex_digits_pio|readdata[9] , hex_digits_pio|readdata[9], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[9] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[9], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_data[38] , mm_interconnect_0|cmd_mux_015|src_data[38], finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal4~4 , mm_interconnect_0|router_001|Equal4~4, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_valid~1 , mm_interconnect_0|cmd_mux_015|src_valid~1, finalproject, 1
instance = comp, \spi_0|p1_wr_strobe~0 , spi_0|p1_wr_strobe~0, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~3 , mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~3, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1] , mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1], finalproject, 1
instance = comp, \spi_0|wr_strobe , spi_0|wr_strobe, finalproject, 1
instance = comp, \spi_0|p1_wr_strobe~1 , spi_0|p1_wr_strobe~1, finalproject, 1
instance = comp, \spi_0|p1_wr_strobe~2 , spi_0|p1_wr_strobe~2, finalproject, 1
instance = comp, \spi_0|p1_data_wr_strobe , spi_0|p1_data_wr_strobe, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~8 , mm_interconnect_0|cmd_mux_015|src_payload~8, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_wr_strobe , spi_0|endofpacketvalue_wr_strobe, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[1] , spi_0|endofpacketvalue_reg[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[0]~feeder , nios2_gen2_0|cpu|d_writedata[0]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[0] , nios2_gen2_0|cpu|d_writedata[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~2 , mm_interconnect_0|cmd_mux_015|src_payload~2, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[0] , spi_0|endofpacketvalue_reg[0], finalproject, 1
instance = comp, \spi_0|EOP~5 , spi_0|EOP~5, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~5 , mm_interconnect_0|cmd_mux_015|src_payload~5, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[4] , spi_0|endofpacketvalue_reg[4], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~4 , mm_interconnect_0|cmd_mux_015|src_payload~4, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[5] , spi_0|endofpacketvalue_reg[5], finalproject, 1
instance = comp, \spi_0|EOP~7 , spi_0|EOP~7, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~1 , mm_interconnect_0|cmd_mux_015|src_payload~1, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[7] , spi_0|endofpacketvalue_reg[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[6] , nios2_gen2_0|cpu|d_writedata[6], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~3 , mm_interconnect_0|cmd_mux_015|src_payload~3, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[6] , spi_0|endofpacketvalue_reg[6], finalproject, 1
instance = comp, \spi_0|EOP~8 , spi_0|EOP~8, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~10 , mm_interconnect_0|cmd_mux_015|src_payload~10, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[2] , spi_0|endofpacketvalue_reg[2], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~9 , mm_interconnect_0|cmd_mux_015|src_payload~9, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[3] , spi_0|endofpacketvalue_reg[3], finalproject, 1
instance = comp, \spi_0|EOP~6 , spi_0|EOP~6, finalproject, 1
instance = comp, \spi_0|EOP~9 , spi_0|EOP~9, finalproject, 1
instance = comp, \spi_0|rd_strobe , spi_0|rd_strobe, finalproject, 1
instance = comp, \spi_0|p1_rd_strobe~0 , spi_0|p1_rd_strobe~0, finalproject, 1
instance = comp, \spi_0|p1_data_rd_strobe , spi_0|p1_data_rd_strobe, finalproject, 1
instance = comp, \spi_0|Equal9~0 , spi_0|Equal9~0, finalproject, 1
instance = comp, \spi_0|Add1~0 , spi_0|Add1~0, finalproject, 1
instance = comp, \spi_0|always11~0 , spi_0|always11~0, finalproject, 1
instance = comp, \spi_0|state[0] , spi_0|state[0], finalproject, 1
instance = comp, \spi_0|Add1~2 , spi_0|Add1~2, finalproject, 1
instance = comp, \spi_0|state~1 , spi_0|state~1, finalproject, 1
instance = comp, \spi_0|state[1] , spi_0|state[1], finalproject, 1
instance = comp, \spi_0|Add1~4 , spi_0|Add1~4, finalproject, 1
instance = comp, \spi_0|state[2] , spi_0|state[2], finalproject, 1
instance = comp, \spi_0|Add1~6 , spi_0|Add1~6, finalproject, 1
instance = comp, \spi_0|state[3] , spi_0|state[3], finalproject, 1
instance = comp, \spi_0|Add1~8 , spi_0|Add1~8, finalproject, 1
instance = comp, \spi_0|state~0 , spi_0|state~0, finalproject, 1
instance = comp, \spi_0|state[4] , spi_0|state[4], finalproject, 1
instance = comp, \spi_0|rx_holding_reg[4]~0 , spi_0|rx_holding_reg[4]~0, finalproject, 1
instance = comp, \spi_0|data_wr_strobe , spi_0|data_wr_strobe, finalproject, 1
instance = comp, \spi_0|tx_holding_primed~0 , spi_0|tx_holding_primed~0, finalproject, 1
instance = comp, \spi_0|tx_holding_primed , spi_0|tx_holding_primed, finalproject, 1
instance = comp, \spi_0|transmitting~0 , spi_0|transmitting~0, finalproject, 1
instance = comp, \spi_0|transmitting , spi_0|transmitting, finalproject, 1
instance = comp, \spi_0|p1_slowcount[0]~1 , spi_0|p1_slowcount[0]~1, finalproject, 1
instance = comp, \spi_0|slowcount[0] , spi_0|slowcount[0], finalproject, 1
instance = comp, \spi_0|p1_slowcount[1]~3 , spi_0|p1_slowcount[1]~3, finalproject, 1
instance = comp, \spi_0|slowcount[1] , spi_0|slowcount[1], finalproject, 1
instance = comp, \spi_0|Add0~1 , spi_0|Add0~1, finalproject, 1
instance = comp, \spi_0|p1_slowcount[2]~2 , spi_0|p1_slowcount[2]~2, finalproject, 1
instance = comp, \spi_0|slowcount[2] , spi_0|slowcount[2], finalproject, 1
instance = comp, \spi_0|Add0~0 , spi_0|Add0~0, finalproject, 1
instance = comp, \spi_0|p1_slowcount[3]~0 , spi_0|p1_slowcount[3]~0, finalproject, 1
instance = comp, \spi_0|slowcount[3] , spi_0|slowcount[3], finalproject, 1
instance = comp, \spi_0|Equal2~0 , spi_0|Equal2~0, finalproject, 1
instance = comp, \spi_0|Equal9~1 , spi_0|Equal9~1, finalproject, 1
instance = comp, \spi_0|SCLK_reg~0 , spi_0|SCLK_reg~0, finalproject, 1
instance = comp, \spi_0|SCLK_reg~1 , spi_0|SCLK_reg~1, finalproject, 1
instance = comp, \spi_0|SCLK_reg , spi_0|SCLK_reg, finalproject, 1
instance = comp, \spi_0|tx_holding_reg[2]~feeder , spi_0|tx_holding_reg[2]~feeder, finalproject, 1
instance = comp, \spi_0|write_tx_holding , spi_0|write_tx_holding, finalproject, 1
instance = comp, \spi_0|tx_holding_reg[2] , spi_0|tx_holding_reg[2], finalproject, 1
instance = comp, \spi0_MISO~input , spi0_MISO~input, finalproject, 1
instance = comp, \spi_0|MISO_reg~0 , spi_0|MISO_reg~0, finalproject, 1
instance = comp, \spi_0|MISO_reg , spi_0|MISO_reg, finalproject, 1
instance = comp, \spi_0|tx_holding_reg[0] , spi_0|tx_holding_reg[0], finalproject, 1
instance = comp, \spi_0|shift_reg~8 , spi_0|shift_reg~8, finalproject, 1
instance = comp, \spi_0|shift_reg[5]~10 , spi_0|shift_reg[5]~10, finalproject, 1
instance = comp, \spi_0|shift_reg[0] , spi_0|shift_reg[0], finalproject, 1
instance = comp, \spi_0|tx_holding_reg[1] , spi_0|tx_holding_reg[1], finalproject, 1
instance = comp, \spi_0|shift_reg~9 , spi_0|shift_reg~9, finalproject, 1
instance = comp, \spi_0|shift_reg[1] , spi_0|shift_reg[1], finalproject, 1
instance = comp, \spi_0|shift_reg~7 , spi_0|shift_reg~7, finalproject, 1
instance = comp, \spi_0|shift_reg[2] , spi_0|shift_reg[2], finalproject, 1
instance = comp, \spi_0|rx_holding_reg[2]~feeder , spi_0|rx_holding_reg[2]~feeder, finalproject, 1
instance = comp, \spi_0|rx_holding_reg[2] , spi_0|rx_holding_reg[2], finalproject, 1
instance = comp, \spi_0|tx_holding_reg[3] , spi_0|tx_holding_reg[3], finalproject, 1
instance = comp, \spi_0|shift_reg~6 , spi_0|shift_reg~6, finalproject, 1
instance = comp, \spi_0|shift_reg[3] , spi_0|shift_reg[3], finalproject, 1
instance = comp, \spi_0|rx_holding_reg[3] , spi_0|rx_holding_reg[3], finalproject, 1
instance = comp, \spi_0|EOP~1 , spi_0|EOP~1, finalproject, 1
instance = comp, \spi_0|tx_holding_reg[7] , spi_0|tx_holding_reg[7], finalproject, 1
instance = comp, \spi_0|tx_holding_reg[6]~feeder , spi_0|tx_holding_reg[6]~feeder, finalproject, 1
instance = comp, \spi_0|tx_holding_reg[6] , spi_0|tx_holding_reg[6], finalproject, 1
instance = comp, \spi_0|tx_holding_reg[4]~feeder , spi_0|tx_holding_reg[4]~feeder, finalproject, 1
instance = comp, \spi_0|tx_holding_reg[4] , spi_0|tx_holding_reg[4], finalproject, 1
instance = comp, \spi_0|shift_reg~5 , spi_0|shift_reg~5, finalproject, 1
instance = comp, \spi_0|shift_reg[4] , spi_0|shift_reg[4], finalproject, 1
instance = comp, \spi_0|tx_holding_reg[5]~feeder , spi_0|tx_holding_reg[5]~feeder, finalproject, 1
instance = comp, \spi_0|tx_holding_reg[5] , spi_0|tx_holding_reg[5], finalproject, 1
instance = comp, \spi_0|shift_reg~4 , spi_0|shift_reg~4, finalproject, 1
instance = comp, \spi_0|shift_reg[5] , spi_0|shift_reg[5], finalproject, 1
instance = comp, \spi_0|shift_reg~3 , spi_0|shift_reg~3, finalproject, 1
instance = comp, \spi_0|shift_reg[6] , spi_0|shift_reg[6], finalproject, 1
instance = comp, \spi_0|shift_reg~2 , spi_0|shift_reg~2, finalproject, 1
instance = comp, \spi_0|shift_reg[7] , spi_0|shift_reg[7], finalproject, 1
instance = comp, \spi_0|rx_holding_reg[7]~feeder , spi_0|rx_holding_reg[7]~feeder, finalproject, 1
instance = comp, \spi_0|rx_holding_reg[7] , spi_0|rx_holding_reg[7], finalproject, 1
instance = comp, \spi_0|rx_holding_reg[6] , spi_0|rx_holding_reg[6], finalproject, 1
instance = comp, \spi_0|EOP~3 , spi_0|EOP~3, finalproject, 1
instance = comp, \spi_0|rx_holding_reg[1] , spi_0|rx_holding_reg[1], finalproject, 1
instance = comp, \spi_0|rx_holding_reg[0]~feeder , spi_0|rx_holding_reg[0]~feeder, finalproject, 1
instance = comp, \spi_0|rx_holding_reg[0] , spi_0|rx_holding_reg[0], finalproject, 1
instance = comp, \spi_0|EOP~0 , spi_0|EOP~0, finalproject, 1
instance = comp, \spi_0|rx_holding_reg[5] , spi_0|rx_holding_reg[5], finalproject, 1
instance = comp, \spi_0|rx_holding_reg[4] , spi_0|rx_holding_reg[4], finalproject, 1
instance = comp, \spi_0|EOP~2 , spi_0|EOP~2, finalproject, 1
instance = comp, \spi_0|EOP~4 , spi_0|EOP~4, finalproject, 1
instance = comp, \spi_0|EOP~10 , spi_0|EOP~10, finalproject, 1
instance = comp, \spi_0|status_wr_strobe , spi_0|status_wr_strobe, finalproject, 1
instance = comp, \sdram_wire_dq[11]~input , sdram_wire_dq[11]~input, finalproject, 1
instance = comp, \sdram|za_data[11] , sdram|za_data[11], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~43, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~59, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~11, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~27, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~195, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~196, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~91, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~123, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~75, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~107, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~193, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~194, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~197, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[11], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[11], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~9, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[11], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~9 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[11]~9, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|take_in_data~0 , mm_interconnect_0|crosser_002|clock_xer|take_in_data~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[11], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[11], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder , mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped , mm_interconnect_0|crosser_002|clock_xer|out_data_toggle_flopped, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~10 , mm_interconnect_0|rsp_mux|src_payload~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[11]~3 , nios2_gen2_0|cpu|E_st_data[11]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[11] , nios2_gen2_0|cpu|d_writedata[11], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~13 , mm_interconnect_0|cmd_mux_015|src_payload~13, finalproject, 1
instance = comp, \spi_0|slaveselect_wr_strobe~0 , spi_0|slaveselect_wr_strobe~0, finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[11] , spi_0|spi_slave_select_holding_reg[11], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[11]~feeder , spi_0|spi_slave_select_reg[11]~feeder, finalproject, 1
instance = comp, \spi_0|write_shift_reg~0 , spi_0|write_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~0 , mm_interconnect_0|cmd_mux_015|src_payload~0, finalproject, 1
instance = comp, \spi_0|SSO_reg~feeder , spi_0|SSO_reg~feeder, finalproject, 1
instance = comp, \spi_0|control_wr_strobe , spi_0|control_wr_strobe, finalproject, 1
instance = comp, \spi_0|SSO_reg , spi_0|SSO_reg, finalproject, 1
instance = comp, \spi_0|always6~0 , spi_0|always6~0, finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[11] , spi_0|spi_slave_select_reg[11], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[15]~19 , spi_0|p1_data_to_cpu[15]~19, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[11] , spi_0|endofpacketvalue_reg[11], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[11]~22 , spi_0|p1_data_to_cpu[11]~22, finalproject, 1
instance = comp, \spi_0|data_to_cpu[11] , spi_0|data_to_cpu[11], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[11], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_data[39] , mm_interconnect_0|cmd_mux_012|src_data[39], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_data[40] , mm_interconnect_0|cmd_mux_012|src_data[40], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_data[41] , mm_interconnect_0|cmd_mux_012|src_data[41], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_data[38] , mm_interconnect_0|cmd_mux_012|src_data[38], finalproject, 1
instance = comp, \timer_0|Equal7~0 , timer_0|Equal7~0, finalproject, 1
instance = comp, \timer_0|internal_counter[0]~64 , timer_0|internal_counter[0]~64, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~0 , mm_interconnect_0|cmd_mux_012|src_payload~0, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[0]~0 , timer_0|period_halfword_0_register[0]~0, finalproject, 1
instance = comp, \timer_0|Equal1~0 , timer_0|Equal1~0, finalproject, 1
instance = comp, \timer_0|period_halfword_0_wr_strobe , timer_0|period_halfword_0_wr_strobe, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[0] , timer_0|period_halfword_0_register[0], finalproject, 1
instance = comp, \timer_0|force_reload~0 , timer_0|force_reload~0, finalproject, 1
instance = comp, \timer_0|force_reload~1 , timer_0|force_reload~1, finalproject, 1
instance = comp, \timer_0|force_reload , timer_0|force_reload, finalproject, 1
instance = comp, \timer_0|Equal0~10 , timer_0|Equal0~10, finalproject, 1
instance = comp, \timer_0|Equal0~13 , timer_0|Equal0~13, finalproject, 1
instance = comp, \timer_0|Equal0~11 , timer_0|Equal0~11, finalproject, 1
instance = comp, \timer_0|Equal0~12 , timer_0|Equal0~12, finalproject, 1
instance = comp, \timer_0|Equal0~14 , timer_0|Equal0~14, finalproject, 1
instance = comp, \timer_0|Equal0~17 , timer_0|Equal0~17, finalproject, 1
instance = comp, \timer_0|internal_counter[59]~182 , timer_0|internal_counter[59]~182, finalproject, 1
instance = comp, \timer_0|internal_counter[60]~184 , timer_0|internal_counter[60]~184, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~11 , mm_interconnect_0|cmd_mux_012|src_payload~11, finalproject, 1
instance = comp, \timer_0|Equal4~0 , timer_0|Equal4~0, finalproject, 1
instance = comp, \timer_0|period_halfword_3_wr_strobe , timer_0|period_halfword_3_wr_strobe, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[12] , timer_0|period_halfword_3_register[12], finalproject, 1
instance = comp, \timer_0|Equal9~1 , timer_0|Equal9~1, finalproject, 1
instance = comp, \timer_0|stop_strobe~0 , timer_0|stop_strobe~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~1 , mm_interconnect_0|cmd_mux_012|src_payload~1, finalproject, 1
instance = comp, \timer_0|control_register[1] , timer_0|control_register[1], finalproject, 1
instance = comp, \timer_0|counter_is_running~0 , timer_0|counter_is_running~0, finalproject, 1
instance = comp, \timer_0|counter_is_running~1 , timer_0|counter_is_running~1, finalproject, 1
instance = comp, \timer_0|counter_is_running , timer_0|counter_is_running, finalproject, 1
instance = comp, \timer_0|always0~1 , timer_0|always0~1, finalproject, 1
instance = comp, \timer_0|internal_counter[60] , timer_0|internal_counter[60], finalproject, 1
instance = comp, \timer_0|internal_counter[61]~186 , timer_0|internal_counter[61]~186, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[13]~5 , nios2_gen2_0|cpu|E_st_data[13]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[13] , nios2_gen2_0|cpu|d_writedata[13], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~10 , mm_interconnect_0|cmd_mux_012|src_payload~10, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[13] , timer_0|period_halfword_3_register[13], finalproject, 1
instance = comp, \timer_0|internal_counter[61] , timer_0|internal_counter[61], finalproject, 1
instance = comp, \timer_0|internal_counter[62]~188 , timer_0|internal_counter[62]~188, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~26 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[30] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[30], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[30]~78 , nios2_gen2_0|cpu|F_iw[30]~78, finalproject, 1
instance = comp, \sdram_wire_dq[14]~input , sdram_wire_dq[14]~input, finalproject, 1
instance = comp, \sdram|za_data[14] , sdram|za_data[14], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~94, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~126, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~110, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~78, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~183, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~184, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~14, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~30, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~185, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~62, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~46, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~186, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~187, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[14], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[14], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~9, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[30], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[30], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[38] , mm_interconnect_0|cmd_mux_005|src_data[38], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[39] , mm_interconnect_0|cmd_mux_005|src_data[39], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[40] , mm_interconnect_0|cmd_mux_005|src_data[40], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[41] , mm_interconnect_0|cmd_mux_005|src_data[41], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[42] , mm_interconnect_0|cmd_mux_005|src_data[42], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[43] , mm_interconnect_0|cmd_mux_005|src_data[43], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[44] , mm_interconnect_0|cmd_mux_005|src_data[44], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[45] , mm_interconnect_0|cmd_mux_005|src_data[45], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[46] , mm_interconnect_0|cmd_mux_005|src_data[46], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[47] , mm_interconnect_0|cmd_mux_005|src_data[47], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[48] , mm_interconnect_0|cmd_mux_005|src_data[48], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_mem_byte_en[3]~3 , nios2_gen2_0|cpu|E_mem_byte_en[3]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_byteenable[3] , nios2_gen2_0|cpu|d_byteenable[3], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[35] , mm_interconnect_0|cmd_mux_005|src_data[35], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~2 , mm_interconnect_0|cmd_mux_002|src_payload~2, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[13] , i2c_0|u_csr|scl_high[13], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[13] , i2c_0|u_csr|scl_low[13], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[13]~29 , i2c_0|u_csr|readdata_nxt[13]~29, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[13] , i2c_0|u_csr|sda_hold[13], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[13] , i2c_0|u_csr|readdata_nxt[13], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[13] , i2c_0|u_csr|readdata_dly2[13], finalproject, 1
instance = comp, \hex_digits_pio|data_out[13]~feeder , hex_digits_pio|data_out[13]~feeder, finalproject, 1
instance = comp, \hex_digits_pio|data_out[13] , hex_digits_pio|data_out[13], finalproject, 1
instance = comp, \hex_digits_pio|readdata[13] , hex_digits_pio|readdata[13], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[13] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[13], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~14 , mm_interconnect_0|cmd_mux_015|src_payload~14, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[13]~feeder , spi_0|endofpacketvalue_reg[13]~feeder, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[13] , spi_0|endofpacketvalue_reg[13], finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[13] , spi_0|spi_slave_select_holding_reg[13], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[13]~feeder , spi_0|spi_slave_select_reg[13]~feeder, finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[13] , spi_0|spi_slave_select_reg[13], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[13]~23 , spi_0|p1_data_to_cpu[13]~23, finalproject, 1
instance = comp, \spi_0|data_to_cpu[13] , spi_0|data_to_cpu[13], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[13], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[13]~86 , mm_interconnect_0|rsp_mux|src_data[13]~86, finalproject, 1
instance = comp, \timer_0|Equal3~0 , timer_0|Equal3~0, finalproject, 1
instance = comp, \timer_0|period_halfword_2_wr_strobe , timer_0|period_halfword_2_wr_strobe, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[13] , timer_0|period_halfword_2_register[13], finalproject, 1
instance = comp, \timer_0|read_mux_out[13]~53 , timer_0|read_mux_out[13]~53, finalproject, 1
instance = comp, \timer_0|Equal2~0 , timer_0|Equal2~0, finalproject, 1
instance = comp, \timer_0|period_halfword_1_wr_strobe , timer_0|period_halfword_1_wr_strobe, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[13] , timer_0|period_halfword_1_register[13], finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[13] , timer_0|period_halfword_0_register[13], finalproject, 1
instance = comp, \timer_0|read_mux_out[13]~52 , timer_0|read_mux_out[13]~52, finalproject, 1
instance = comp, \timer_0|counter_snapshot[61]~feeder , timer_0|counter_snapshot[61]~feeder, finalproject, 1
instance = comp, \timer_0|snap_strobe~0 , timer_0|snap_strobe~0, finalproject, 1
instance = comp, \timer_0|snap_strobe~1 , timer_0|snap_strobe~1, finalproject, 1
instance = comp, \timer_0|counter_snapshot[61] , timer_0|counter_snapshot[61], finalproject, 1
instance = comp, \timer_0|counter_snapshot[45] , timer_0|counter_snapshot[45], finalproject, 1
instance = comp, \timer_0|Equal8~0 , timer_0|Equal8~0, finalproject, 1
instance = comp, \timer_0|read_mux_out[13]~55 , timer_0|read_mux_out[13]~55, finalproject, 1
instance = comp, \timer_0|counter_snapshot[29]~feeder , timer_0|counter_snapshot[29]~feeder, finalproject, 1
instance = comp, \timer_0|counter_snapshot[29] , timer_0|counter_snapshot[29], finalproject, 1
instance = comp, \timer_0|Equal5~0 , timer_0|Equal5~0, finalproject, 1
instance = comp, \timer_0|counter_snapshot[13] , timer_0|counter_snapshot[13], finalproject, 1
instance = comp, \timer_0|Equal6~0 , timer_0|Equal6~0, finalproject, 1
instance = comp, \timer_0|read_mux_out[13]~54 , timer_0|read_mux_out[13]~54, finalproject, 1
instance = comp, \timer_0|read_mux_out[13]~56 , timer_0|read_mux_out[13]~56, finalproject, 1
instance = comp, \timer_0|readdata[13] , timer_0|readdata[13], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[13], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[13]~85 , mm_interconnect_0|rsp_mux|src_data[13]~85, finalproject, 1
instance = comp, \sdram_wire_dq[13]~input , sdram_wire_dq[13]~input, finalproject, 1
instance = comp, \sdram|za_data[13] , sdram|za_data[13], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~93, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~125, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~77, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~109, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~198, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~199, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~45, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~61, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~13, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~29, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~200, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~201, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~202, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[13], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[13], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~10, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[13], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~10 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[13]~10, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[13], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[13], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[13]~87 , mm_interconnect_0|rsp_mux|src_data[13]~87, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~16 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[13] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[13], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13], finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~21, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[13]~84 , mm_interconnect_0|rsp_mux|src_data[13]~84, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[13]~88 , mm_interconnect_0|rsp_mux|src_data[13]~88, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_aligning_data , nios2_gen2_0|cpu|av_ld_aligning_data, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[5]~5 , nios2_gen2_0|cpu|av_ld_byte1_data[5]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_byteenable[3]~0 , nios2_gen2_0|cpu|d_byteenable[3]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~11 , mm_interconnect_0|cmd_mux_015|src_payload~11, finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[14] , spi_0|spi_slave_select_holding_reg[14], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[14]~feeder , spi_0|spi_slave_select_reg[14]~feeder, finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[14] , spi_0|spi_slave_select_reg[14], finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[14] , spi_0|endofpacketvalue_reg[14], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[14]~20 , spi_0|p1_data_to_cpu[14]~20, finalproject, 1
instance = comp, \spi_0|data_to_cpu[14] , spi_0|data_to_cpu[14], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[14], finalproject, 1
instance = comp, \hex_digits_pio|data_out[14]~feeder , hex_digits_pio|data_out[14]~feeder, finalproject, 1
instance = comp, \hex_digits_pio|data_out[14] , hex_digits_pio|data_out[14], finalproject, 1
instance = comp, \hex_digits_pio|readdata[14] , hex_digits_pio|readdata[14], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[14] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[14], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[14]~91 , mm_interconnect_0|rsp_mux|src_data[14]~91, finalproject, 1
instance = comp, \timer_0|counter_snapshot[62] , timer_0|counter_snapshot[62], finalproject, 1
instance = comp, \timer_0|counter_snapshot[46] , timer_0|counter_snapshot[46], finalproject, 1
instance = comp, \timer_0|read_mux_out[14]~40 , timer_0|read_mux_out[14]~40, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[14] , timer_0|period_halfword_2_register[14], finalproject, 1
instance = comp, \timer_0|read_mux_out[14]~38 , timer_0|read_mux_out[14]~38, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[14]~4 , timer_0|period_halfword_0_register[14]~4, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[14] , timer_0|period_halfword_0_register[14], finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[14] , timer_0|period_halfword_1_register[14], finalproject, 1
instance = comp, \timer_0|read_mux_out[14]~37 , timer_0|read_mux_out[14]~37, finalproject, 1
instance = comp, \timer_0|counter_snapshot[30] , timer_0|counter_snapshot[30], finalproject, 1
instance = comp, \timer_0|counter_snapshot[14]~4 , timer_0|counter_snapshot[14]~4, finalproject, 1
instance = comp, \timer_0|counter_snapshot[14] , timer_0|counter_snapshot[14], finalproject, 1
instance = comp, \timer_0|read_mux_out[14]~39 , timer_0|read_mux_out[14]~39, finalproject, 1
instance = comp, \timer_0|read_mux_out[14]~41 , timer_0|read_mux_out[14]~41, finalproject, 1
instance = comp, \timer_0|readdata[14] , timer_0|readdata[14], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[14], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~10 , mm_interconnect_0|cmd_mux_005|src_payload~10, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[33] , mm_interconnect_0|cmd_mux_005|src_data[33], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~14 , mm_interconnect_0|cmd_mux_005|src_payload~14, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~12 , mm_interconnect_0|cmd_mux_005|src_payload~12, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~13 , mm_interconnect_0|cmd_mux_005|src_payload~13, finalproject, 1
instance = comp, \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10 , onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a10, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[14]~90 , mm_interconnect_0|rsp_mux|src_data[14]~90, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~7, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[14], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~7 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[14]~7, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[14], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]~feeder , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[14], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[14]~92 , mm_interconnect_0|rsp_mux|src_data[14]~92, finalproject, 1
instance = comp, \jtag_uart_0|woverflow~0 , jtag_uart_0|woverflow~0, finalproject, 1
instance = comp, \jtag_uart_0|woverflow~1 , jtag_uart_0|woverflow~1, finalproject, 1
instance = comp, \jtag_uart_0|woverflow , jtag_uart_0|woverflow, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~20 , mm_interconnect_0|cmd_mux_003|src_payload~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[9] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[9], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|Equal0~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~16 , mm_interconnect_0|cmd_mux_003|src_payload~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[13] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[13], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~15 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~15, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~13 , mm_interconnect_0|cmd_mux_003|src_payload~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[14] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[14], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~29, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~12 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~12, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~14 , mm_interconnect_0|cmd_mux_003|src_payload~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[15] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[15], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24], finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]~11, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]~13, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~31 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~31, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[19] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[19], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[19]~91 , nios2_gen2_0|cpu|F_iw[19]~91, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~6 , mm_interconnect_0|rsp_mux_001|src_payload~6, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~30 , mm_interconnect_0|rsp_mux|src_payload~30, finalproject, 1
instance = comp, \sdram_wire_dq[2]~input , sdram_wire_dq[2]~input, finalproject, 1
instance = comp, \sdram|za_data[2] , sdram|za_data[2], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~34, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~50, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~18, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~140, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~141, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~82, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~114, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~98, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~66, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~138, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~139, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~142, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[2], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[2], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~15, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[18], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_mem_byte_en[2]~2 , nios2_gen2_0|cpu|E_mem_byte_en[2]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_byteenable[2] , nios2_gen2_0|cpu|d_byteenable[2], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[34] , mm_interconnect_0|cmd_mux_005|src_data[34], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~31 , mm_interconnect_0|cmd_mux_005|src_payload~31, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~22 , mm_interconnect_0|rsp_mux|src_payload~22, finalproject, 1
instance = comp, \sdram_wire_dq[3]~input , sdram_wire_dq[3]~input, finalproject, 1
instance = comp, \sdram|za_data[3] , sdram|za_data[3], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~83, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~115, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~99, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~67, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~143, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~144, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~35, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~19, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~3, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~145, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~51, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~146, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~147, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[3], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[3], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~14, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19]~feeder , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[19], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]~feeder , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[19], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~21 , mm_interconnect_0|rsp_mux|src_payload~21, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~23 , mm_interconnect_0|rsp_mux|src_payload~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[3]~4 , nios2_gen2_0|cpu|av_ld_byte2_data[3]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~0, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]~15, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~29 , mm_interconnect_0|cmd_mux_005|src_payload~29, finalproject, 1
instance = comp, \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17 , onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~30 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[20] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[20], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~19 , mm_interconnect_0|rsp_mux|src_payload~19, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~20 , mm_interconnect_0|rsp_mux|src_payload~20, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~13, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[20], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[20], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~34 , mm_interconnect_0|rsp_mux|src_payload~34, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[4]~3 , nios2_gen2_0|cpu|av_ld_byte2_data[4]~3, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]~17, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]~19, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~14 , mm_interconnect_0|rsp_mux|src_payload~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[21]~11 , nios2_gen2_0|cpu|E_st_data[21]~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[21] , nios2_gen2_0|cpu|d_writedata[21], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~22 , mm_interconnect_0|cmd_mux_005|src_payload~22, finalproject, 1
instance = comp, \sdram_wire_dq[7]~input , sdram_wire_dq[7]~input, finalproject, 1
instance = comp, \sdram|za_data[7] , sdram|za_data[7], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~39, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~55, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~7, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~23, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~160, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~161, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~87, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~119, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~71, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~103, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~158, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~159, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~162, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[7], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[7], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[23], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[23], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[23]~9 , nios2_gen2_0|cpu|E_st_data[23]~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[23] , nios2_gen2_0|cpu|d_writedata[23], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~6 , mm_interconnect_0|cmd_mux_005|src_payload~6, finalproject, 1
instance = comp, \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16 , onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a16, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~12 , mm_interconnect_0|rsp_mux|src_payload~12, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~13 , mm_interconnect_0|rsp_mux|src_payload~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[7]~0 , nios2_gen2_0|cpu|av_ld_byte2_data[7]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~12, finalproject, 1
instance = comp, \sdram_wire_dq[15]~input , sdram_wire_dq[15]~input, finalproject, 1
instance = comp, \sdram|za_data[15] , sdram|za_data[15], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~111, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~79, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~188, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~95, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~127, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~189, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~47, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~63, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~31, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~15, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~190, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~191, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~192, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[15], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[15], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~8, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[31], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[31], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~7 , mm_interconnect_0|cmd_mux_005|src_payload~7, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~8 , mm_interconnect_0|cmd_mux_005|src_payload~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~9, finalproject, 1
instance = comp, \sdram_wire_dq[8]~input , sdram_wire_dq[8]~input, finalproject, 1
instance = comp, \sdram|za_data[8] , sdram|za_data[8], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~40, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~56, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~8, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~24, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~165, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~166, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~88, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~120, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~72, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~104, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~163, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~164, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~167, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[8], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[8], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~2, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[24], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[24], finalproject, 1
instance = comp, \sdram_wire_dq[9]~input , sdram_wire_dq[9]~input, finalproject, 1
instance = comp, \sdram|za_data[9] , sdram|za_data[9], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~89, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~121, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~73, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~105, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~168, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~169, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~41, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~57, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~9, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~25, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~170, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~171, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~172, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[9], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[9], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~3, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[25], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[25], finalproject, 1
instance = comp, \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24 , onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0 , nios2_gen2_0|cpu|av_ld_align_cycle_nxt[0]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_align_cycle[0] , nios2_gen2_0|cpu|av_ld_align_cycle[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[26], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[26], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~10 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[26] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[26], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data[2] , nios2_gen2_0|cpu|av_ld_byte3_data[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[26]~23 , nios2_gen2_0|cpu|W_rf_wr_data[26]~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[29]~13 , nios2_gen2_0|cpu|E_src2[29]~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~10 , nios2_gen2_0|cpu|Equal0~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_logic~0 , nios2_gen2_0|cpu|D_ctrl_logic~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_op_opx_rsv63~0 , nios2_gen2_0|cpu|D_op_opx_rsv63~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2 , nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5 , nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3 , nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4 , nios2_gen2_0|cpu|D_ctrl_unsigned_lo_imm16~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16 , nios2_gen2_0|cpu|R_ctrl_unsigned_lo_imm16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_hi~0 , nios2_gen2_0|cpu|R_src2_hi~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[29] , nios2_gen2_0|cpu|E_src2[29], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|finalproject_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 , nios2_gen2_0|cpu|finalproject_nios2_gen2_0_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_jmp_direct~1 , nios2_gen2_0|cpu|D_ctrl_jmp_direct~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_jmp_direct , nios2_gen2_0|cpu|R_ctrl_jmp_direct, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src1[31]~16 , nios2_gen2_0|cpu|R_src1[31]~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[31] , nios2_gen2_0|cpu|E_src1[31], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~4 , nios2_gen2_0|cpu|Equal0~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_alu_subtract~2 , nios2_gen2_0|cpu|D_ctrl_alu_subtract~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_invert_arith_src_msb~0 , nios2_gen2_0|cpu|E_invert_arith_src_msb~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_invert_arith_src_msb~1 , nios2_gen2_0|cpu|E_invert_arith_src_msb~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_invert_arith_src_msb , nios2_gen2_0|cpu|E_invert_arith_src_msb, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_arith_src1[31] , nios2_gen2_0|cpu|E_arith_src1[31], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_hi[15]~1 , nios2_gen2_0|cpu|R_src2_hi[15]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_hi[15]~2 , nios2_gen2_0|cpu|R_src2_hi[15]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[31] , nios2_gen2_0|cpu|E_src2[31], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~86 , nios2_gen2_0|cpu|Add1~86, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[30]~12 , nios2_gen2_0|cpu|E_src2[30]~12, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[20], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[20], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[20]~89 , nios2_gen2_0|cpu|F_iw[20]~89, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[20]~88 , nios2_gen2_0|cpu|F_iw[20]~88, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[20]~90 , nios2_gen2_0|cpu|F_iw[20]~90, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[20] , nios2_gen2_0|cpu|D_iw[20], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[30] , nios2_gen2_0|cpu|E_src2[30], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~87 , nios2_gen2_0|cpu|Add1~87, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~88 , nios2_gen2_0|cpu|Add1~88, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[28]~14 , nios2_gen2_0|cpu|E_src2[28]~14, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~32 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~32, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[18] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[18], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[18]~94 , nios2_gen2_0|cpu|F_iw[18]~94, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[18], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[18]~95 , nios2_gen2_0|cpu|F_iw[18]~95, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|hbreak_req~1 , nios2_gen2_0|cpu|hbreak_req~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[18]~96 , nios2_gen2_0|cpu|F_iw[18]~96, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[18] , nios2_gen2_0|cpu|D_iw[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[28] , nios2_gen2_0|cpu|E_src2[28], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~89 , nios2_gen2_0|cpu|Add1~89, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[27]~0 , nios2_gen2_0|cpu|E_src1[27]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[24]~48 , nios2_gen2_0|cpu|F_pc_plus_one[24]~48, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[25]~50 , nios2_gen2_0|cpu|F_pc_plus_one[25]~50, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[27] , nios2_gen2_0|cpu|E_src1[27], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~17 , nios2_gen2_0|cpu|Add1~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~18 , nios2_gen2_0|cpu|Add1~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[26]~1 , nios2_gen2_0|cpu|E_src1[26]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[26] , nios2_gen2_0|cpu|E_src1[26], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[25]~2 , nios2_gen2_0|cpu|E_src2[25]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[25] , nios2_gen2_0|cpu|E_src2[25], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~19 , nios2_gen2_0|cpu|Add1~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[25]~2 , nios2_gen2_0|cpu|E_src1[25]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[25] , nios2_gen2_0|cpu|E_src1[25], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[24]~3 , nios2_gen2_0|cpu|E_src2[24]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[24] , nios2_gen2_0|cpu|E_src2[24], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~20 , nios2_gen2_0|cpu|Add1~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[24]~3 , nios2_gen2_0|cpu|E_src1[24]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[24] , nios2_gen2_0|cpu|E_src1[24], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[23]~4 , nios2_gen2_0|cpu|E_src1[23]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[22]~5 , nios2_gen2_0|cpu|E_src1[22]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[20]~7 , nios2_gen2_0|cpu|E_src2[20]~7, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~8 , mm_interconnect_0|rsp_mux_001|src_payload~8, finalproject, 1
instance = comp, \hex_digits_pio|data_out[10] , hex_digits_pio|data_out[10], finalproject, 1
instance = comp, \hex_digits_pio|readdata[10] , hex_digits_pio|readdata[10], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[10] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[10], finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[10]~feeder , spi_0|spi_slave_select_holding_reg[10]~feeder, finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[10] , spi_0|spi_slave_select_holding_reg[10], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[10] , spi_0|spi_slave_select_reg[10], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[10]~14 , spi_0|p1_data_to_cpu[10]~14, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[10] , spi_0|endofpacketvalue_reg[10], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[10]~15 , spi_0|p1_data_to_cpu[10]~15, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[10]~16 , spi_0|p1_data_to_cpu[10]~16, finalproject, 1
instance = comp, \spi_0|data_to_cpu[10] , spi_0|data_to_cpu[10], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[10], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_013|src1_valid~0 , mm_interconnect_0|rsp_demux_013|src1_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[10]~28 , mm_interconnect_0|rsp_mux_001|src_data[10]~28, finalproject, 1
instance = comp, \timer_0|counter_snapshot[58] , timer_0|counter_snapshot[58], finalproject, 1
instance = comp, \timer_0|counter_snapshot[42] , timer_0|counter_snapshot[42], finalproject, 1
instance = comp, \timer_0|read_mux_out[10]~30 , timer_0|read_mux_out[10]~30, finalproject, 1
instance = comp, \timer_0|counter_snapshot[10] , timer_0|counter_snapshot[10], finalproject, 1
instance = comp, \timer_0|counter_snapshot[26]~feeder , timer_0|counter_snapshot[26]~feeder, finalproject, 1
instance = comp, \timer_0|counter_snapshot[26] , timer_0|counter_snapshot[26], finalproject, 1
instance = comp, \timer_0|read_mux_out[10]~29 , timer_0|read_mux_out[10]~29, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~5 , mm_interconnect_0|cmd_mux_012|src_payload~5, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[10] , timer_0|period_halfword_3_register[10], finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[10] , timer_0|period_halfword_2_register[10], finalproject, 1
instance = comp, \timer_0|read_mux_out[10]~28 , timer_0|read_mux_out[10]~28, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[10] , timer_0|period_halfword_1_register[10], finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[10] , timer_0|period_halfword_0_register[10], finalproject, 1
instance = comp, \timer_0|read_mux_out[10]~27 , timer_0|read_mux_out[10]~27, finalproject, 1
instance = comp, \timer_0|read_mux_out[10]~31 , timer_0|read_mux_out[10]~31, finalproject, 1
instance = comp, \timer_0|readdata[10] , timer_0|readdata[10], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[10], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[10]~29 , mm_interconnect_0|rsp_mux_001|src_data[10]~29, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~5, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[10], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~5 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[10]~5, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[10], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[10], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder , mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped , mm_interconnect_0|crosser_003|clock_xer|out_data_toggle_flopped, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[10]~62 , mm_interconnect_0|rsp_mux_001|src_data[10]~62, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|always2~0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|always2~0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|t_pause~0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|t_pause~0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|jupdate~0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|jupdate~0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|jupdate~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|jupdate , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|jupdate, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|jupdate1 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|jupdate1, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|jupdate2 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|jupdate2, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|t_pause~1 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|t_pause~1, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0, finalproject, 1
instance = comp, \jtag_uart_0|ac~0 , jtag_uart_0|ac~0, finalproject, 1
instance = comp, \jtag_uart_0|ac~1 , jtag_uart_0|ac~1, finalproject, 1
instance = comp, \jtag_uart_0|ac , jtag_uart_0|ac, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~11 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[10] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[10], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[10]~26 , mm_interconnect_0|rsp_mux_001|src_data[10]~26, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[10]~27 , mm_interconnect_0|rsp_mux_001|src_data[10]~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[10]~37 , nios2_gen2_0|cpu|F_iw[10]~37, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[10] , nios2_gen2_0|cpu|D_iw[10], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[20] , nios2_gen2_0|cpu|E_src2[20], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~24 , nios2_gen2_0|cpu|Add1~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[20]~7 , nios2_gen2_0|cpu|E_src1[20]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[18]~9 , nios2_gen2_0|cpu|E_src2[18]~9, finalproject, 1
instance = comp, \jtag_uart_0|ien_AF , jtag_uart_0|ien_AF, finalproject, 1
instance = comp, \jtag_uart_0|pause_irq~0 , jtag_uart_0|pause_irq~0, finalproject, 1
instance = comp, \jtag_uart_0|pause_irq , jtag_uart_0|pause_irq, finalproject, 1
instance = comp, \jtag_uart_0|Add0~0 , jtag_uart_0|Add0~0, finalproject, 1
instance = comp, \jtag_uart_0|Add0~2 , jtag_uart_0|Add0~2, finalproject, 1
instance = comp, \jtag_uart_0|Add0~4 , jtag_uart_0|Add0~4, finalproject, 1
instance = comp, \jtag_uart_0|Add0~6 , jtag_uart_0|Add0~6, finalproject, 1
instance = comp, \jtag_uart_0|Add0~8 , jtag_uart_0|Add0~8, finalproject, 1
instance = comp, \jtag_uart_0|Add0~10 , jtag_uart_0|Add0~10, finalproject, 1
instance = comp, \jtag_uart_0|Add0~12 , jtag_uart_0|Add0~12, finalproject, 1
instance = comp, \jtag_uart_0|LessThan1~1 , jtag_uart_0|LessThan1~1, finalproject, 1
instance = comp, \jtag_uart_0|LessThan1~0 , jtag_uart_0|LessThan1~0, finalproject, 1
instance = comp, \jtag_uart_0|LessThan1~2 , jtag_uart_0|LessThan1~2, finalproject, 1
instance = comp, \jtag_uart_0|fifo_AF , jtag_uart_0|fifo_AF, finalproject, 1
instance = comp, \jtag_uart_0|av_readdata[8]~0 , jtag_uart_0|av_readdata[8]~0, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~10 , mm_interconnect_0|cmd_mux_003|src_payload~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[26] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[26], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~7 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~29 , mm_interconnect_0|cmd_mux_003|src_payload~29, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[27] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[27], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~28 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~28 , mm_interconnect_0|cmd_mux_003|src_payload~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[28] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[28], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~27 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~27, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~27 , mm_interconnect_0|cmd_mux_003|src_payload~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[29] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[29], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~26 , mm_interconnect_0|cmd_mux_003|src_payload~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[30] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[30], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~25 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~25 , mm_interconnect_0|cmd_mux_003|src_payload~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[31] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[31], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~24 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~24, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[35] , mm_interconnect_0|cmd_mux_003|src_data[35], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|byteenable[3] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|byteenable[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|finalproject_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|finalproject_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|Equal0~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~26 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~19 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[8] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[8], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[8]~40 , mm_interconnect_0|rsp_mux_001|src_data[8]~40, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[8]~41 , mm_interconnect_0|rsp_mux_001|src_data[8]~41, finalproject, 1
instance = comp, \hex_digits_pio|data_out[8] , hex_digits_pio|data_out[8], finalproject, 1
instance = comp, \hex_digits_pio|readdata[8] , hex_digits_pio|readdata[8], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[8] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[8], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[8]~43 , mm_interconnect_0|rsp_mux_001|src_data[8]~43, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~12, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[8], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~12 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[8]~12, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[8], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[8], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~18 , mm_interconnect_0|cmd_mux_005|src_payload~18, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~19 , mm_interconnect_0|cmd_mux_005|src_payload~19, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~17 , mm_interconnect_0|cmd_mux_005|src_payload~17, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~15 , mm_interconnect_0|cmd_mux_005|src_payload~15, finalproject, 1
instance = comp, \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8 , onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a8, finalproject, 1
instance = comp, \timer_0|counter_snapshot[8]~6 , timer_0|counter_snapshot[8]~6, finalproject, 1
instance = comp, \timer_0|counter_snapshot[8] , timer_0|counter_snapshot[8], finalproject, 1
instance = comp, \timer_0|counter_snapshot[24] , timer_0|counter_snapshot[24], finalproject, 1
instance = comp, \timer_0|read_mux_out[8]~64 , timer_0|read_mux_out[8]~64, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~12 , mm_interconnect_0|cmd_mux_012|src_payload~12, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[8] , timer_0|period_halfword_2_register[8], finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[8] , timer_0|period_halfword_3_register[8], finalproject, 1
instance = comp, \timer_0|read_mux_out[8]~63 , timer_0|read_mux_out[8]~63, finalproject, 1
instance = comp, \timer_0|counter_snapshot[56] , timer_0|counter_snapshot[56], finalproject, 1
instance = comp, \timer_0|counter_snapshot[40] , timer_0|counter_snapshot[40], finalproject, 1
instance = comp, \timer_0|read_mux_out[8]~65 , timer_0|read_mux_out[8]~65, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[8] , timer_0|period_halfword_1_register[8], finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[8]~6 , timer_0|period_halfword_0_register[8]~6, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[8] , timer_0|period_halfword_0_register[8], finalproject, 1
instance = comp, \timer_0|read_mux_out[8]~62 , timer_0|read_mux_out[8]~62, finalproject, 1
instance = comp, \timer_0|read_mux_out[8]~66 , timer_0|read_mux_out[8]~66, finalproject, 1
instance = comp, \timer_0|readdata[8] , timer_0|readdata[8], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[8], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[8]~42 , mm_interconnect_0|rsp_mux_001|src_data[8]~42, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[8]~44 , mm_interconnect_0|rsp_mux_001|src_data[8]~44, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[8]~66 , nios2_gen2_0|cpu|F_iw[8]~66, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[8] , nios2_gen2_0|cpu|D_iw[8], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[18] , nios2_gen2_0|cpu|E_src2[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~26 , nios2_gen2_0|cpu|Add1~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[18]~9 , nios2_gen2_0|cpu|E_src1[18]~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[17]~10 , nios2_gen2_0|cpu|E_src2[17]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[17] , nios2_gen2_0|cpu|E_src2[17], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~27 , nios2_gen2_0|cpu|Add1~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[16]~11 , nios2_gen2_0|cpu|E_src1[16]~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~18 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[14]~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[14] , nios2_gen2_0|cpu|F_pc[14], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[11]~22 , nios2_gen2_0|cpu|F_pc_plus_one[11]~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[12]~24 , nios2_gen2_0|cpu|F_pc_plus_one[12]~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[14]~13 , nios2_gen2_0|cpu|E_src1[14]~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[14] , nios2_gen2_0|cpu|E_src1[14], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[14]~8 , nios2_gen2_0|cpu|R_src2_lo[14]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[14] , nios2_gen2_0|cpu|E_src2[14], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~30 , nios2_gen2_0|cpu|Add1~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[13]~14 , nios2_gen2_0|cpu|E_src1[13]~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[13] , nios2_gen2_0|cpu|E_src1[13], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[12]~10 , nios2_gen2_0|cpu|R_src2_lo[12]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[12] , nios2_gen2_0|cpu|E_src2[12], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~32 , nios2_gen2_0|cpu|Add1~32, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~33 , nios2_gen2_0|cpu|Add1~33, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[10]~12 , nios2_gen2_0|cpu|R_src2_lo[10]~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[10] , nios2_gen2_0|cpu|E_src2[10], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~34 , nios2_gen2_0|cpu|Add1~34, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~35 , nios2_gen2_0|cpu|Add1~35, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[9]~18 , nios2_gen2_0|cpu|E_src1[9]~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[9] , nios2_gen2_0|cpu|E_src1[9], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~36 , nios2_gen2_0|cpu|Add1~36, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~37 , nios2_gen2_0|cpu|Add1~37, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[6]~21 , nios2_gen2_0|cpu|E_src1[6]~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[6] , nios2_gen2_0|cpu|E_src1[6], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~13 , mm_interconnect_0|cmd_mux_012|src_payload~13, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[9] , timer_0|period_halfword_1_register[9], finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[9]~7 , timer_0|period_halfword_0_register[9]~7, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[9] , timer_0|period_halfword_0_register[9], finalproject, 1
instance = comp, \timer_0|read_mux_out[9]~67 , timer_0|read_mux_out[9]~67, finalproject, 1
instance = comp, \timer_0|counter_snapshot[9]~7 , timer_0|counter_snapshot[9]~7, finalproject, 1
instance = comp, \timer_0|counter_snapshot[9] , timer_0|counter_snapshot[9], finalproject, 1
instance = comp, \timer_0|counter_snapshot[25] , timer_0|counter_snapshot[25], finalproject, 1
instance = comp, \timer_0|read_mux_out[9]~69 , timer_0|read_mux_out[9]~69, finalproject, 1
instance = comp, \timer_0|counter_snapshot[41] , timer_0|counter_snapshot[41], finalproject, 1
instance = comp, \timer_0|counter_snapshot[57]~feeder , timer_0|counter_snapshot[57]~feeder, finalproject, 1
instance = comp, \timer_0|counter_snapshot[57] , timer_0|counter_snapshot[57], finalproject, 1
instance = comp, \timer_0|read_mux_out[9]~70 , timer_0|read_mux_out[9]~70, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[9] , timer_0|period_halfword_3_register[9], finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[9] , timer_0|period_halfword_2_register[9], finalproject, 1
instance = comp, \timer_0|read_mux_out[9]~68 , timer_0|read_mux_out[9]~68, finalproject, 1
instance = comp, \timer_0|read_mux_out[9]~71 , timer_0|read_mux_out[9]~71, finalproject, 1
instance = comp, \timer_0|readdata[9] , timer_0|readdata[9], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[9], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[9]~47 , mm_interconnect_0|rsp_mux_001|src_data[9]~47, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~13, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[9], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~13 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[9]~13, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[9], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[9], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[9]~48 , mm_interconnect_0|rsp_mux_001|src_data[9]~48, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[9]~49 , mm_interconnect_0|rsp_mux_001|src_data[9]~49, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[9]~45 , mm_interconnect_0|rsp_mux_001|src_data[9]~45, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[9]~46 , mm_interconnect_0|rsp_mux_001|src_data[9]~46, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[9]~67 , nios2_gen2_0|cpu|F_iw[9]~67, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[9] , nios2_gen2_0|cpu|D_iw[9], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[5]~22 , nios2_gen2_0|cpu|E_src1[5]~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[5] , nios2_gen2_0|cpu|E_src1[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[4]~2 , nios2_gen2_0|cpu|R_src2_lo[4]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[4] , nios2_gen2_0|cpu|E_src2[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~0 , nios2_gen2_0|cpu|Add1~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[3]~3 , nios2_gen2_0|cpu|R_src2_lo[3]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[3] , nios2_gen2_0|cpu|E_src2[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~1 , nios2_gen2_0|cpu|Add1~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[2]~4 , nios2_gen2_0|cpu|R_src2_lo[2]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[2] , nios2_gen2_0|cpu|E_src2[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~2 , nios2_gen2_0|cpu|Add1~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~6 , nios2_gen2_0|cpu|Add1~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~7 , nios2_gen2_0|cpu|Add1~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~9 , nios2_gen2_0|cpu|Add1~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~11 , nios2_gen2_0|cpu|Add1~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~13 , nios2_gen2_0|cpu|Add1~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~15 , nios2_gen2_0|cpu|Add1~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~40 , nios2_gen2_0|cpu|Add1~40, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~42 , nios2_gen2_0|cpu|Add1~42, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~44 , nios2_gen2_0|cpu|Add1~44, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~46 , nios2_gen2_0|cpu|Add1~46, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~48 , nios2_gen2_0|cpu|Add1~48, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~50 , nios2_gen2_0|cpu|Add1~50, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~52 , nios2_gen2_0|cpu|Add1~52, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~54 , nios2_gen2_0|cpu|Add1~54, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~56 , nios2_gen2_0|cpu|Add1~56, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~58 , nios2_gen2_0|cpu|Add1~58, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~20 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[12]~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[12] , nios2_gen2_0|cpu|F_pc[12], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[13]~26 , nios2_gen2_0|cpu|F_pc_plus_one[13]~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~19 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[13]~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[13] , nios2_gen2_0|cpu|F_pc[13], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[14]~28 , nios2_gen2_0|cpu|F_pc_plus_one[14]~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[16] , nios2_gen2_0|cpu|E_src1[16], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[15]~7 , nios2_gen2_0|cpu|R_src2_lo[15]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[15] , nios2_gen2_0|cpu|E_src2[15], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~29 , nios2_gen2_0|cpu|Add1~29, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~60 , nios2_gen2_0|cpu|Add1~60, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~62 , nios2_gen2_0|cpu|Add1~62, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~64 , nios2_gen2_0|cpu|Add1~64, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[15]~30 , nios2_gen2_0|cpu|F_pc_plus_one[15]~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~17 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[15]~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[15] , nios2_gen2_0|cpu|F_pc[15], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[16]~32 , nios2_gen2_0|cpu|F_pc_plus_one[16]~32, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[18] , nios2_gen2_0|cpu|E_src1[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~66 , nios2_gen2_0|cpu|Add1~66, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~16 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[16]~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[16] , nios2_gen2_0|cpu|F_pc[16], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[17]~34 , nios2_gen2_0|cpu|F_pc_plus_one[17]~34, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~15 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[17]~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[17] , nios2_gen2_0|cpu|F_pc[17], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[18]~36 , nios2_gen2_0|cpu|F_pc_plus_one[18]~36, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[20] , nios2_gen2_0|cpu|E_src1[20], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[19]~8 , nios2_gen2_0|cpu|E_src1[19]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[19] , nios2_gen2_0|cpu|E_src1[19], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~68 , nios2_gen2_0|cpu|Add1~68, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~70 , nios2_gen2_0|cpu|Add1~70, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~14 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[18]~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[18] , nios2_gen2_0|cpu|F_pc[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[19]~38 , nios2_gen2_0|cpu|F_pc_plus_one[19]~38, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[20]~40 , nios2_gen2_0|cpu|F_pc_plus_one[20]~40, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[22] , nios2_gen2_0|cpu|E_src1[22], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[22]~5 , nios2_gen2_0|cpu|E_src2[22]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[22] , nios2_gen2_0|cpu|E_src2[22], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~22 , nios2_gen2_0|cpu|Add1~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[21]~6 , nios2_gen2_0|cpu|E_src1[21]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[21] , nios2_gen2_0|cpu|E_src1[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~23 , nios2_gen2_0|cpu|Add1~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~72 , nios2_gen2_0|cpu|Add1~72, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~74 , nios2_gen2_0|cpu|Add1~74, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~12 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[20]~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[20] , nios2_gen2_0|cpu|F_pc[20], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[21]~42 , nios2_gen2_0|cpu|F_pc_plus_one[21]~42, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[23] , nios2_gen2_0|cpu|E_src1[23], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~76 , nios2_gen2_0|cpu|Add1~76, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~78 , nios2_gen2_0|cpu|Add1~78, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~80 , nios2_gen2_0|cpu|Add1~80, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~82 , nios2_gen2_0|cpu|Add1~82, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~84 , nios2_gen2_0|cpu|Add1~84, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~90 , nios2_gen2_0|cpu|Add1~90, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~92 , nios2_gen2_0|cpu|Add1~92, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~94 , nios2_gen2_0|cpu|Add1~94, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~96 , nios2_gen2_0|cpu|Add1~96, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[31]~26 , nios2_gen2_0|cpu|E_logic_result[31]~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[31]~28 , nios2_gen2_0|cpu|W_alu_result[31]~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0 , nios2_gen2_0|cpu|D_ctrl_shift_rot_right~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1 , nios2_gen2_0|cpu|D_ctrl_shift_rot_right~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_shift_rot_right , nios2_gen2_0|cpu|R_ctrl_shift_rot_right, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_shift_logical~0 , nios2_gen2_0|cpu|D_ctrl_shift_logical~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~7 , nios2_gen2_0|cpu|Equal62~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_shift_logical~1 , nios2_gen2_0|cpu|D_ctrl_shift_logical~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_shift_logical~2 , nios2_gen2_0|cpu|D_ctrl_shift_logical~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_shift_logical , nios2_gen2_0|cpu|R_ctrl_shift_logical, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0 , nios2_gen2_0|cpu|R_ctrl_rot_right_nxt~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_rot_right , nios2_gen2_0|cpu|R_ctrl_rot_right, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_fill_bit~0 , nios2_gen2_0|cpu|E_shift_rot_fill_bit~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[0]~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_new_inst , nios2_gen2_0|cpu|E_new_inst, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[0] , nios2_gen2_0|cpu|E_shift_rot_result[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[1]~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[1] , nios2_gen2_0|cpu|E_shift_rot_result[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[2]~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[2] , nios2_gen2_0|cpu|E_shift_rot_result[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[3]~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[3] , nios2_gen2_0|cpu|E_shift_rot_result[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[4]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[4] , nios2_gen2_0|cpu|E_shift_rot_result[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~23 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[5]~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[5] , nios2_gen2_0|cpu|E_shift_rot_result[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~21 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[6]~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[6] , nios2_gen2_0|cpu|E_shift_rot_result[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~20 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[7]~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[7] , nios2_gen2_0|cpu|E_shift_rot_result[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~18 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[8]~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[8] , nios2_gen2_0|cpu|E_shift_rot_result[8], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~19 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[9]~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[9] , nios2_gen2_0|cpu|E_shift_rot_result[9], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~17 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[10]~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[10] , nios2_gen2_0|cpu|E_shift_rot_result[10], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~16 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[11]~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[11] , nios2_gen2_0|cpu|E_shift_rot_result[11], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~15 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[12]~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[12] , nios2_gen2_0|cpu|E_shift_rot_result[12], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~22 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[13]~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[13] , nios2_gen2_0|cpu|E_shift_rot_result[13], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~14 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[14]~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[14] , nios2_gen2_0|cpu|E_shift_rot_result[14], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~13 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[15]~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[15] , nios2_gen2_0|cpu|E_shift_rot_result[15], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[16]~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[16] , nios2_gen2_0|cpu|E_shift_rot_result[16], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~11 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[17]~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[17] , nios2_gen2_0|cpu|E_shift_rot_result[17], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~10 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[18]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[18] , nios2_gen2_0|cpu|E_shift_rot_result[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~9 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[19]~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[19] , nios2_gen2_0|cpu|E_shift_rot_result[19], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~8 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[20]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[20] , nios2_gen2_0|cpu|E_shift_rot_result[20], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~7 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[21]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[21] , nios2_gen2_0|cpu|E_shift_rot_result[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~6 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[22]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[22] , nios2_gen2_0|cpu|E_shift_rot_result[22], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~5 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[23]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[23] , nios2_gen2_0|cpu|E_shift_rot_result[23], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~4 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[24]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[24] , nios2_gen2_0|cpu|E_shift_rot_result[24], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~3 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[25]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[25] , nios2_gen2_0|cpu|E_shift_rot_result[25], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~2 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[26]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[26] , nios2_gen2_0|cpu|E_shift_rot_result[26], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~1 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[27]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[27] , nios2_gen2_0|cpu|E_shift_rot_result[27], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[28]~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[28] , nios2_gen2_0|cpu|E_shift_rot_result[28], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[29]~29, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[29] , nios2_gen2_0|cpu|E_shift_rot_result[29], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[30]~31, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[30] , nios2_gen2_0|cpu|E_shift_rot_result[30], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30 , nios2_gen2_0|cpu|E_shift_rot_result_nxt[31]~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_result[31] , nios2_gen2_0|cpu|E_shift_rot_result[31], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_shift_rot~2 , nios2_gen2_0|cpu|D_ctrl_shift_rot~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_shift_rot~0 , nios2_gen2_0|cpu|D_ctrl_shift_rot~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_shift_rot~1 , nios2_gen2_0|cpu|D_ctrl_shift_rot~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_shift_rot~3 , nios2_gen2_0|cpu|D_ctrl_shift_rot~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_shift_rot , nios2_gen2_0|cpu|R_ctrl_shift_rot, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[31] , nios2_gen2_0|cpu|W_alu_result[31], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[31]~34 , nios2_gen2_0|cpu|W_rf_wr_data[31]~34, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src1[30]~17 , nios2_gen2_0|cpu|R_src1[30]~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[30] , nios2_gen2_0|cpu|E_src1[30], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[30]~27 , nios2_gen2_0|cpu|E_logic_result[30]~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[30]~29 , nios2_gen2_0|cpu|W_alu_result[30]~29, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[30] , nios2_gen2_0|cpu|W_alu_result[30], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[30], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[30], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data[6] , nios2_gen2_0|cpu|av_ld_byte3_data[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[30]~35 , nios2_gen2_0|cpu|W_rf_wr_data[30]~35, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src1[29]~18 , nios2_gen2_0|cpu|R_src1[29]~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[29] , nios2_gen2_0|cpu|E_src1[29], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[29]~28 , nios2_gen2_0|cpu|E_logic_result[29]~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[29]~30 , nios2_gen2_0|cpu|W_alu_result[29]~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[29] , nios2_gen2_0|cpu|W_alu_result[29], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~27 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[29] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[29], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~18, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~10, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[29], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[29], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data[5] , nios2_gen2_0|cpu|av_ld_byte3_data[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[29]~36 , nios2_gen2_0|cpu|W_rf_wr_data[29]~36, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src1[28]~19 , nios2_gen2_0|cpu|R_src1[28]~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[28] , nios2_gen2_0|cpu|E_src1[28], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[28]~29 , nios2_gen2_0|cpu|E_logic_result[28]~29, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[28]~31 , nios2_gen2_0|cpu|W_alu_result[28]~31, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[28] , nios2_gen2_0|cpu|W_alu_result[28], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[28]~37 , nios2_gen2_0|cpu|W_rf_wr_data[28]~37, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|finalproject_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 , nios2_gen2_0|cpu|finalproject_nios2_gen2_0_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[27]~0 , nios2_gen2_0|cpu|E_src2[27]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[27] , nios2_gen2_0|cpu|E_src2[27], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[27]~1 , nios2_gen2_0|cpu|E_logic_result[27]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[27]~0 , nios2_gen2_0|cpu|W_alu_result[27]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[27] , nios2_gen2_0|cpu|W_alu_result[27], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[27]~22 , nios2_gen2_0|cpu|W_rf_wr_data[27]~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src1[1]~14 , nios2_gen2_0|cpu|R_src1[1]~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[1] , nios2_gen2_0|cpu|E_src1[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[1]~30 , nios2_gen2_0|cpu|E_logic_result[1]~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[1]~27 , nios2_gen2_0|cpu|W_alu_result[1]~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[1] , nios2_gen2_0|cpu|W_alu_result[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[0]~31 , nios2_gen2_0|cpu|E_logic_result[0]~31, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[0]~26 , nios2_gen2_0|cpu|W_alu_result[0]~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[0] , nios2_gen2_0|cpu|W_alu_result[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1 , nios2_gen2_0|cpu|av_ld_align_cycle_nxt[1]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_align_cycle[1] , nios2_gen2_0|cpu|av_ld_align_cycle[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_rshift8~0 , nios2_gen2_0|cpu|av_ld_rshift8~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_rshift8~1 , nios2_gen2_0|cpu|av_ld_rshift8~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data[1] , nios2_gen2_0|cpu|av_ld_byte3_data[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[25]~3 , nios2_gen2_0|cpu|E_logic_result[25]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[25]~2 , nios2_gen2_0|cpu|W_alu_result[25]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[25] , nios2_gen2_0|cpu|W_alu_result[25], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[25]~24 , nios2_gen2_0|cpu|W_rf_wr_data[25]~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[31]~3 , nios2_gen2_0|cpu|d_writedata[31]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[31] , nios2_gen2_0|cpu|d_writedata[31], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~24 , mm_interconnect_0|cmd_mux_005|src_payload~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data[0] , nios2_gen2_0|cpu|av_ld_byte3_data[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[24]~4 , nios2_gen2_0|cpu|E_logic_result[24]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[24]~3 , nios2_gen2_0|cpu|W_alu_result[24]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[24] , nios2_gen2_0|cpu|W_alu_result[24], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[24]~25 , nios2_gen2_0|cpu|W_rf_wr_data[24]~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[26]~2 , nios2_gen2_0|cpu|d_writedata[26]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[26] , nios2_gen2_0|cpu|d_writedata[26], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~9 , mm_interconnect_0|cmd_mux_005|src_payload~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data[7] , nios2_gen2_0|cpu|av_ld_byte3_data[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[7] , nios2_gen2_0|cpu|av_ld_byte2_data[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[23]~5 , nios2_gen2_0|cpu|E_logic_result[23]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[23]~4 , nios2_gen2_0|cpu|W_alu_result[23]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[23] , nios2_gen2_0|cpu|W_alu_result[23], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[23]~26 , nios2_gen2_0|cpu|W_rf_wr_data[23]~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[22]~8 , nios2_gen2_0|cpu|E_st_data[22]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[22] , nios2_gen2_0|cpu|d_writedata[22], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~5 , mm_interconnect_0|cmd_mux_005|src_payload~5, finalproject, 1
instance = comp, \sdram_wire_dq[6]~input , sdram_wire_dq[6]~input, finalproject, 1
instance = comp, \sdram|za_data[6] , sdram|za_data[6], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~38, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~54, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~6, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~22, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~155, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~156, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~86, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~118, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~70, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~102, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~153, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~154, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~157, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[6], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[6], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[22], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[22], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~15 , mm_interconnect_0|rsp_mux|src_payload~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~6 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[22] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[22], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~16 , mm_interconnect_0|rsp_mux|src_payload~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[6]~1 , nios2_gen2_0|cpu|av_ld_byte2_data[6]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[6] , nios2_gen2_0|cpu|av_ld_byte2_data[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[22]~6 , nios2_gen2_0|cpu|E_logic_result[22]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[22]~5 , nios2_gen2_0|cpu|W_alu_result[22]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[22] , nios2_gen2_0|cpu|W_alu_result[22], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[22]~27 , nios2_gen2_0|cpu|W_rf_wr_data[22]~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[21]~6 , nios2_gen2_0|cpu|E_src2[21]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[21] , nios2_gen2_0|cpu|E_src2[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[21]~7 , nios2_gen2_0|cpu|E_logic_result[21]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[21]~6 , nios2_gen2_0|cpu|W_alu_result[21]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[21] , nios2_gen2_0|cpu|W_alu_result[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[21]~28 , nios2_gen2_0|cpu|W_rf_wr_data[21]~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[30]~4 , nios2_gen2_0|cpu|d_writedata[30]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[30] , nios2_gen2_0|cpu|d_writedata[30], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~25 , mm_interconnect_0|cmd_mux_005|src_payload~25, finalproject, 1
instance = comp, \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27 , onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a27, finalproject, 1
instance = comp, \sdram_wire_dq[12]~input , sdram_wire_dq[12]~input, finalproject, 1
instance = comp, \sdram|za_data[12] , sdram|za_data[12], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~44, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~12, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~28, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~205, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~60, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~206, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~92, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~124, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~76, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~108, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~203, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~204, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~207, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[12], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[12], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~11, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[28], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[28], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data[4] , nios2_gen2_0|cpu|av_ld_byte3_data[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[4] , nios2_gen2_0|cpu|av_ld_byte2_data[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[20]~8 , nios2_gen2_0|cpu|E_logic_result[20]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[20]~7 , nios2_gen2_0|cpu|W_alu_result[20]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[20] , nios2_gen2_0|cpu|W_alu_result[20], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[20]~29 , nios2_gen2_0|cpu|W_rf_wr_data[20]~29, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[29]~5 , nios2_gen2_0|cpu|d_writedata[29]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[29] , nios2_gen2_0|cpu|d_writedata[29], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~26 , mm_interconnect_0|cmd_mux_005|src_payload~26, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~12, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[27], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[27], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2 , nios2_gen2_0|cpu|av_ld_byte3_data_nxt~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte3_data[3] , nios2_gen2_0|cpu|av_ld_byte3_data[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[3] , nios2_gen2_0|cpu|av_ld_byte2_data[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[19]~30 , nios2_gen2_0|cpu|W_rf_wr_data[19]~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[19]~14 , nios2_gen2_0|cpu|E_st_data[19]~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[19] , nios2_gen2_0|cpu|d_writedata[19], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~30 , mm_interconnect_0|cmd_mux_005|src_payload~30, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~25 , mm_interconnect_0|rsp_mux|src_payload~25, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~24 , mm_interconnect_0|rsp_mux|src_payload~24, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~26 , mm_interconnect_0|rsp_mux|src_payload~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[2]~5 , nios2_gen2_0|cpu|av_ld_byte2_data[2]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[2] , nios2_gen2_0|cpu|av_ld_byte2_data[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[18]~10 , nios2_gen2_0|cpu|E_logic_result[18]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[18]~9 , nios2_gen2_0|cpu|W_alu_result[18]~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[18] , nios2_gen2_0|cpu|W_alu_result[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[18]~31 , nios2_gen2_0|cpu|W_rf_wr_data[18]~31, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[25]~1 , nios2_gen2_0|cpu|d_writedata[25]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[25] , nios2_gen2_0|cpu|d_writedata[25], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~9 , mm_interconnect_0|cmd_mux_003|src_payload~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[25] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[25], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~25 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[31] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[31], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[31], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[31], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[31]~76 , nios2_gen2_0|cpu|F_iw[31]~76, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[31]~77 , nios2_gen2_0|cpu|F_iw[31]~77, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[31] , nios2_gen2_0|cpu|D_iw[31], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[17]~10 , nios2_gen2_0|cpu|E_src1[17]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[17] , nios2_gen2_0|cpu|E_src1[17], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[17]~11 , nios2_gen2_0|cpu|E_logic_result[17]~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[17]~10 , nios2_gen2_0|cpu|W_alu_result[17]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[17] , nios2_gen2_0|cpu|W_alu_result[17], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~27 , mm_interconnect_0|rsp_mux|src_payload~27, finalproject, 1
instance = comp, \sdram_wire_dq[1]~input , sdram_wire_dq[1]~input, finalproject, 1
instance = comp, \sdram|za_data[1] , sdram|za_data[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~33, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~49, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~17, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~135, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~136, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~65, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~97, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~133, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~113, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~81, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~134, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~137, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~7, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[17], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[17], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~28 , mm_interconnect_0|rsp_mux|src_payload~28, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~29 , mm_interconnect_0|rsp_mux|src_payload~29, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[1]~6 , nios2_gen2_0|cpu|av_ld_byte2_data[1]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[1] , nios2_gen2_0|cpu|av_ld_byte2_data[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[17]~32 , nios2_gen2_0|cpu|W_rf_wr_data[17]~32, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[16]~10 , nios2_gen2_0|cpu|E_st_data[16]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[16] , nios2_gen2_0|cpu|d_writedata[16], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~16 , mm_interconnect_0|cmd_mux_005|src_payload~16, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~5, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[16], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[16], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~31 , mm_interconnect_0|rsp_mux|src_payload~31, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~32 , mm_interconnect_0|rsp_mux|src_payload~32, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[0]~7 , nios2_gen2_0|cpu|av_ld_byte2_data[0]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[0] , nios2_gen2_0|cpu|av_ld_byte2_data[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[16]~33 , nios2_gen2_0|cpu|W_rf_wr_data[16]~33, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[17]~12 , nios2_gen2_0|cpu|E_st_data[17]~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[17] , nios2_gen2_0|cpu|d_writedata[17], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~23 , mm_interconnect_0|cmd_mux_005|src_payload~23, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[19], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[19], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[19]~92 , nios2_gen2_0|cpu|F_iw[19]~92, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[19]~93 , nios2_gen2_0|cpu|F_iw[19]~93, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[19] , nios2_gen2_0|cpu|D_iw[19], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[15]~12 , nios2_gen2_0|cpu|E_src1[15]~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[15] , nios2_gen2_0|cpu|E_src1[15], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[15]~13 , nios2_gen2_0|cpu|E_logic_result[15]~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[15]~12 , nios2_gen2_0|cpu|W_alu_result[15]~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[15] , nios2_gen2_0|cpu|W_alu_result[15], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[15]~21 , nios2_gen2_0|cpu|W_rf_wr_data[15]~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[24]~0 , nios2_gen2_0|cpu|d_writedata[24]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[24] , nios2_gen2_0|cpu|d_writedata[24], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~8 , mm_interconnect_0|cmd_mux_003|src_payload~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[24] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[24], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~43 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~43, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~44 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~44, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~21 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[30]~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[18] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~13 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~18 , mm_interconnect_0|cmd_mux_003|src_payload~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[12] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[12], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~17 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~4 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~15 , mm_interconnect_0|cmd_mux_003|src_payload~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[11] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[11], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~14 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~8 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~29, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~75 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~75, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~76 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~76, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~13 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[8]~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[11] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[11], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~77 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~77, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~78 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~78, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[12] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[12], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~69 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~69, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~70 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~70, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[13] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[13], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~11 , mm_interconnect_0|cmd_mux_003|src_payload~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[10] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[10], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~10 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~13 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[14] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[14], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[14]~89 , mm_interconnect_0|rsp_mux|src_data[14]~89, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[14]~93 , mm_interconnect_0|rsp_mux|src_data[14]~93, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[6]~6 , nios2_gen2_0|cpu|av_ld_byte1_data[6]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data_en~0 , nios2_gen2_0|cpu|av_ld_byte1_data_en~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[6] , nios2_gen2_0|cpu|av_ld_byte1_data[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[14]~14 , nios2_gen2_0|cpu|E_logic_result[14]~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[14]~13 , nios2_gen2_0|cpu|W_alu_result[14]~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[14] , nios2_gen2_0|cpu|W_alu_result[14], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[14]~20 , nios2_gen2_0|cpu|W_rf_wr_data[14]~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[20]~13 , nios2_gen2_0|cpu|E_st_data[20]~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[20] , nios2_gen2_0|cpu|d_writedata[20], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~30 , mm_interconnect_0|cmd_mux_003|src_payload~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[20] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[20], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~29, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~23 , mm_interconnect_0|cmd_mux_003|src_payload~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[21] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~22, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~6 , mm_interconnect_0|cmd_mux_003|src_payload~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[22] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[22], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~5, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~7 , mm_interconnect_0|cmd_mux_003|src_payload~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[23] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[23], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~6, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[34] , mm_interconnect_0|cmd_mux_003|src_data[34], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|byteenable[2] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|byteenable[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|finalproject_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|finalproject_nios2_gen2_0_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~31 , mm_interconnect_0|cmd_mux_003|src_payload~31, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[19] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[19], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~23 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[21] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[21], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~17 , mm_interconnect_0|rsp_mux|src_payload~17, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~18 , mm_interconnect_0|rsp_mux|src_payload~18, finalproject, 1
instance = comp, \sdram_wire_dq[5]~input , sdram_wire_dq[5]~input, finalproject, 1
instance = comp, \sdram|za_data[5] , sdram|za_data[5], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~69, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101feeder , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~101, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~178, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~117, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~85, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~179, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~37, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~53, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~5, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~21, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~180, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~181, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|mem~182, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_payload[5], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_payload[5], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6 , mm_interconnect_0|sdram_s1_rsp_width_adapter|ShiftLeft2~6, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[21], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[21], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~33 , mm_interconnect_0|rsp_mux|src_payload~33, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[5]~2 , nios2_gen2_0|cpu|av_ld_byte2_data[5]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte2_data[5] , nios2_gen2_0|cpu|av_ld_byte2_data[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[5] , nios2_gen2_0|cpu|av_ld_byte1_data[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[13]~19 , nios2_gen2_0|cpu|W_rf_wr_data[13]~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[28]~6 , nios2_gen2_0|cpu|d_writedata[28]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[28] , nios2_gen2_0|cpu|d_writedata[28], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~27 , mm_interconnect_0|cmd_mux_005|src_payload~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[30]~79 , nios2_gen2_0|cpu|F_iw[30]~79, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[30]~80 , nios2_gen2_0|cpu|F_iw[30]~80, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[30] , nios2_gen2_0|cpu|D_iw[30], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[12]~15 , nios2_gen2_0|cpu|E_src1[12]~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[12] , nios2_gen2_0|cpu|E_src1[12], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[12]~15 , nios2_gen2_0|cpu|E_logic_result[12]~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[12]~15 , nios2_gen2_0|cpu|W_alu_result[12]~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[12] , nios2_gen2_0|cpu|W_alu_result[12], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~18 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[12] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[12], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12], finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[12]~79 , mm_interconnect_0|rsp_mux|src_data[12]~79, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~3 , mm_interconnect_0|cmd_mux_002|src_payload~3, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[12] , i2c_0|u_csr|scl_high[12], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[12] , i2c_0|u_csr|scl_low[12], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[12]~30 , i2c_0|u_csr|readdata_nxt[12]~30, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[12] , i2c_0|u_csr|sda_hold[12], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[12] , i2c_0|u_csr|readdata_nxt[12], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[12] , i2c_0|u_csr|readdata_dly2[12], finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[12] , timer_0|period_halfword_2_register[12], finalproject, 1
instance = comp, \timer_0|read_mux_out[12]~58 , timer_0|read_mux_out[12]~58, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[12] , timer_0|period_halfword_1_register[12], finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[12] , timer_0|period_halfword_0_register[12], finalproject, 1
instance = comp, \timer_0|read_mux_out[12]~57 , timer_0|read_mux_out[12]~57, finalproject, 1
instance = comp, \timer_0|counter_snapshot[60] , timer_0|counter_snapshot[60], finalproject, 1
instance = comp, \timer_0|counter_snapshot[44] , timer_0|counter_snapshot[44], finalproject, 1
instance = comp, \timer_0|read_mux_out[12]~60 , timer_0|read_mux_out[12]~60, finalproject, 1
instance = comp, \timer_0|counter_snapshot[28] , timer_0|counter_snapshot[28], finalproject, 1
instance = comp, \timer_0|counter_snapshot[12] , timer_0|counter_snapshot[12], finalproject, 1
instance = comp, \timer_0|read_mux_out[12]~59 , timer_0|read_mux_out[12]~59, finalproject, 1
instance = comp, \timer_0|read_mux_out[12]~61 , timer_0|read_mux_out[12]~61, finalproject, 1
instance = comp, \timer_0|readdata[12] , timer_0|readdata[12], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[12], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[12]~80 , mm_interconnect_0|rsp_mux|src_data[12]~80, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~11, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[12], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~11 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[12]~11, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[12], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[12], finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[12] , spi_0|spi_slave_select_holding_reg[12], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[12]~feeder , spi_0|spi_slave_select_reg[12]~feeder, finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[12] , spi_0|spi_slave_select_reg[12], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[12]~24 , spi_0|p1_data_to_cpu[12]~24, finalproject, 1
instance = comp, \spi_0|data_to_cpu[12] , spi_0|data_to_cpu[12], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[12], finalproject, 1
instance = comp, \hex_digits_pio|data_out[12] , hex_digits_pio|data_out[12], finalproject, 1
instance = comp, \hex_digits_pio|readdata[12] , hex_digits_pio|readdata[12], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[12] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[12], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[12]~81 , mm_interconnect_0|rsp_mux|src_data[12]~81, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[12]~82 , mm_interconnect_0|rsp_mux|src_data[12]~82, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[12]~83 , mm_interconnect_0|rsp_mux|src_data[12]~83, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[4]~4 , nios2_gen2_0|cpu|av_ld_byte1_data[4]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[4] , nios2_gen2_0|cpu|av_ld_byte1_data[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[12]~18 , nios2_gen2_0|cpu|W_rf_wr_data[12]~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[14]~6 , nios2_gen2_0|cpu|E_st_data[14]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[14] , nios2_gen2_0|cpu|d_writedata[14], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~7 , mm_interconnect_0|cmd_mux_012|src_payload~7, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[14] , timer_0|period_halfword_3_register[14], finalproject, 1
instance = comp, \timer_0|internal_counter[62] , timer_0|internal_counter[62], finalproject, 1
instance = comp, \timer_0|internal_counter[63]~190 , timer_0|internal_counter[63]~190, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~8 , mm_interconnect_0|cmd_mux_012|src_payload~8, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[15] , timer_0|period_halfword_3_register[15], finalproject, 1
instance = comp, \timer_0|internal_counter[63] , timer_0|internal_counter[63], finalproject, 1
instance = comp, \timer_0|Equal0~18 , timer_0|Equal0~18, finalproject, 1
instance = comp, \timer_0|Equal0~15 , timer_0|Equal0~15, finalproject, 1
instance = comp, \timer_0|Equal0~16 , timer_0|Equal0~16, finalproject, 1
instance = comp, \timer_0|Equal0~19 , timer_0|Equal0~19, finalproject, 1
instance = comp, \timer_0|Equal0~2 , timer_0|Equal0~2, finalproject, 1
instance = comp, \timer_0|Equal0~1 , timer_0|Equal0~1, finalproject, 1
instance = comp, \timer_0|Equal0~3 , timer_0|Equal0~3, finalproject, 1
instance = comp, \timer_0|Equal0~0 , timer_0|Equal0~0, finalproject, 1
instance = comp, \timer_0|Equal0~4 , timer_0|Equal0~4, finalproject, 1
instance = comp, \timer_0|Equal0~5 , timer_0|Equal0~5, finalproject, 1
instance = comp, \timer_0|Equal0~7 , timer_0|Equal0~7, finalproject, 1
instance = comp, \timer_0|Equal0~8 , timer_0|Equal0~8, finalproject, 1
instance = comp, \timer_0|Equal0~6 , timer_0|Equal0~6, finalproject, 1
instance = comp, \timer_0|Equal0~9 , timer_0|Equal0~9, finalproject, 1
instance = comp, \timer_0|Equal0~20 , timer_0|Equal0~20, finalproject, 1
instance = comp, \timer_0|always0~0 , timer_0|always0~0, finalproject, 1
instance = comp, \timer_0|internal_counter[0] , timer_0|internal_counter[0], finalproject, 1
instance = comp, \timer_0|internal_counter[1]~66 , timer_0|internal_counter[1]~66, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[1]~1 , timer_0|period_halfword_0_register[1]~1, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[1] , timer_0|period_halfword_0_register[1], finalproject, 1
instance = comp, \timer_0|internal_counter[1] , timer_0|internal_counter[1], finalproject, 1
instance = comp, \timer_0|internal_counter[2]~68 , timer_0|internal_counter[2]~68, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~2 , mm_interconnect_0|cmd_mux_012|src_payload~2, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[2]~2 , timer_0|period_halfword_0_register[2]~2, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[2] , timer_0|period_halfword_0_register[2], finalproject, 1
instance = comp, \timer_0|internal_counter[2] , timer_0|internal_counter[2], finalproject, 1
instance = comp, \timer_0|internal_counter[3]~70 , timer_0|internal_counter[3]~70, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~3 , mm_interconnect_0|cmd_mux_012|src_payload~3, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[3]~3 , timer_0|period_halfword_0_register[3]~3, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[3] , timer_0|period_halfword_0_register[3], finalproject, 1
instance = comp, \timer_0|internal_counter[3] , timer_0|internal_counter[3], finalproject, 1
instance = comp, \timer_0|internal_counter[4]~72 , timer_0|internal_counter[4]~72, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~4 , mm_interconnect_0|cmd_mux_012|src_payload~4, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[4] , timer_0|period_halfword_0_register[4], finalproject, 1
instance = comp, \timer_0|internal_counter[4] , timer_0|internal_counter[4], finalproject, 1
instance = comp, \timer_0|internal_counter[5]~74 , timer_0|internal_counter[5]~74, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~6 , mm_interconnect_0|cmd_mux_012|src_payload~6, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[5] , timer_0|period_halfword_0_register[5], finalproject, 1
instance = comp, \timer_0|internal_counter[5] , timer_0|internal_counter[5], finalproject, 1
instance = comp, \timer_0|internal_counter[6]~76 , timer_0|internal_counter[6]~76, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~15 , mm_interconnect_0|cmd_mux_012|src_payload~15, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[6]~8 , timer_0|period_halfword_0_register[6]~8, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[6] , timer_0|period_halfword_0_register[6], finalproject, 1
instance = comp, \timer_0|internal_counter[6] , timer_0|internal_counter[6], finalproject, 1
instance = comp, \timer_0|internal_counter[7]~78 , timer_0|internal_counter[7]~78, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~14 , mm_interconnect_0|cmd_mux_012|src_payload~14, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[7] , timer_0|period_halfword_0_register[7], finalproject, 1
instance = comp, \timer_0|internal_counter[7] , timer_0|internal_counter[7], finalproject, 1
instance = comp, \timer_0|internal_counter[8]~80 , timer_0|internal_counter[8]~80, finalproject, 1
instance = comp, \timer_0|internal_counter[8] , timer_0|internal_counter[8], finalproject, 1
instance = comp, \timer_0|internal_counter[9]~82 , timer_0|internal_counter[9]~82, finalproject, 1
instance = comp, \timer_0|internal_counter[9] , timer_0|internal_counter[9], finalproject, 1
instance = comp, \timer_0|internal_counter[10]~84 , timer_0|internal_counter[10]~84, finalproject, 1
instance = comp, \timer_0|internal_counter[10] , timer_0|internal_counter[10], finalproject, 1
instance = comp, \timer_0|internal_counter[11]~86 , timer_0|internal_counter[11]~86, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|src_payload~9 , mm_interconnect_0|cmd_mux_012|src_payload~9, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[11] , timer_0|period_halfword_0_register[11], finalproject, 1
instance = comp, \timer_0|internal_counter[11] , timer_0|internal_counter[11], finalproject, 1
instance = comp, \timer_0|internal_counter[12]~88 , timer_0|internal_counter[12]~88, finalproject, 1
instance = comp, \timer_0|internal_counter[12] , timer_0|internal_counter[12], finalproject, 1
instance = comp, \timer_0|internal_counter[13]~90 , timer_0|internal_counter[13]~90, finalproject, 1
instance = comp, \timer_0|internal_counter[13] , timer_0|internal_counter[13], finalproject, 1
instance = comp, \timer_0|internal_counter[14]~92 , timer_0|internal_counter[14]~92, finalproject, 1
instance = comp, \timer_0|internal_counter[14] , timer_0|internal_counter[14], finalproject, 1
instance = comp, \timer_0|internal_counter[15]~94 , timer_0|internal_counter[15]~94, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[15]~5 , timer_0|period_halfword_0_register[15]~5, finalproject, 1
instance = comp, \timer_0|period_halfword_0_register[15] , timer_0|period_halfword_0_register[15], finalproject, 1
instance = comp, \timer_0|internal_counter[15] , timer_0|internal_counter[15], finalproject, 1
instance = comp, \timer_0|internal_counter[16]~96 , timer_0|internal_counter[16]~96, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[0] , timer_0|period_halfword_1_register[0], finalproject, 1
instance = comp, \timer_0|internal_counter[16] , timer_0|internal_counter[16], finalproject, 1
instance = comp, \timer_0|internal_counter[17]~98 , timer_0|internal_counter[17]~98, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[1] , timer_0|period_halfword_1_register[1], finalproject, 1
instance = comp, \timer_0|internal_counter[17] , timer_0|internal_counter[17], finalproject, 1
instance = comp, \timer_0|internal_counter[18]~100 , timer_0|internal_counter[18]~100, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[2] , timer_0|period_halfword_1_register[2], finalproject, 1
instance = comp, \timer_0|internal_counter[18] , timer_0|internal_counter[18], finalproject, 1
instance = comp, \timer_0|internal_counter[19]~102 , timer_0|internal_counter[19]~102, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[3] , timer_0|period_halfword_1_register[3], finalproject, 1
instance = comp, \timer_0|internal_counter[19] , timer_0|internal_counter[19], finalproject, 1
instance = comp, \timer_0|internal_counter[20]~104 , timer_0|internal_counter[20]~104, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[4] , timer_0|period_halfword_1_register[4], finalproject, 1
instance = comp, \timer_0|internal_counter[20] , timer_0|internal_counter[20], finalproject, 1
instance = comp, \timer_0|internal_counter[21]~106 , timer_0|internal_counter[21]~106, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[5] , timer_0|period_halfword_1_register[5], finalproject, 1
instance = comp, \timer_0|internal_counter[21] , timer_0|internal_counter[21], finalproject, 1
instance = comp, \timer_0|internal_counter[22]~108 , timer_0|internal_counter[22]~108, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[6] , timer_0|period_halfword_1_register[6], finalproject, 1
instance = comp, \timer_0|internal_counter[22] , timer_0|internal_counter[22], finalproject, 1
instance = comp, \timer_0|internal_counter[23]~110 , timer_0|internal_counter[23]~110, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[7] , timer_0|period_halfword_1_register[7], finalproject, 1
instance = comp, \timer_0|internal_counter[23] , timer_0|internal_counter[23], finalproject, 1
instance = comp, \timer_0|internal_counter[24]~112 , timer_0|internal_counter[24]~112, finalproject, 1
instance = comp, \timer_0|internal_counter[24] , timer_0|internal_counter[24], finalproject, 1
instance = comp, \timer_0|internal_counter[25]~114 , timer_0|internal_counter[25]~114, finalproject, 1
instance = comp, \timer_0|internal_counter[25] , timer_0|internal_counter[25], finalproject, 1
instance = comp, \timer_0|internal_counter[26]~116 , timer_0|internal_counter[26]~116, finalproject, 1
instance = comp, \timer_0|internal_counter[26] , timer_0|internal_counter[26], finalproject, 1
instance = comp, \timer_0|internal_counter[27]~118 , timer_0|internal_counter[27]~118, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[11] , timer_0|period_halfword_1_register[11], finalproject, 1
instance = comp, \timer_0|internal_counter[27] , timer_0|internal_counter[27], finalproject, 1
instance = comp, \timer_0|internal_counter[28]~120 , timer_0|internal_counter[28]~120, finalproject, 1
instance = comp, \timer_0|internal_counter[28] , timer_0|internal_counter[28], finalproject, 1
instance = comp, \timer_0|internal_counter[29]~122 , timer_0|internal_counter[29]~122, finalproject, 1
instance = comp, \timer_0|internal_counter[29] , timer_0|internal_counter[29], finalproject, 1
instance = comp, \timer_0|internal_counter[30]~124 , timer_0|internal_counter[30]~124, finalproject, 1
instance = comp, \timer_0|internal_counter[30] , timer_0|internal_counter[30], finalproject, 1
instance = comp, \timer_0|internal_counter[31]~126 , timer_0|internal_counter[31]~126, finalproject, 1
instance = comp, \timer_0|period_halfword_1_register[15] , timer_0|period_halfword_1_register[15], finalproject, 1
instance = comp, \timer_0|internal_counter[31] , timer_0|internal_counter[31], finalproject, 1
instance = comp, \timer_0|internal_counter[32]~128 , timer_0|internal_counter[32]~128, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[0] , timer_0|period_halfword_2_register[0], finalproject, 1
instance = comp, \timer_0|internal_counter[32] , timer_0|internal_counter[32], finalproject, 1
instance = comp, \timer_0|internal_counter[33]~130 , timer_0|internal_counter[33]~130, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[1] , timer_0|period_halfword_2_register[1], finalproject, 1
instance = comp, \timer_0|internal_counter[33] , timer_0|internal_counter[33], finalproject, 1
instance = comp, \timer_0|internal_counter[34]~132 , timer_0|internal_counter[34]~132, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[2] , timer_0|period_halfword_2_register[2], finalproject, 1
instance = comp, \timer_0|internal_counter[34] , timer_0|internal_counter[34], finalproject, 1
instance = comp, \timer_0|internal_counter[35]~134 , timer_0|internal_counter[35]~134, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[3] , timer_0|period_halfword_2_register[3], finalproject, 1
instance = comp, \timer_0|internal_counter[35] , timer_0|internal_counter[35], finalproject, 1
instance = comp, \timer_0|internal_counter[36]~136 , timer_0|internal_counter[36]~136, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[4] , timer_0|period_halfword_2_register[4], finalproject, 1
instance = comp, \timer_0|internal_counter[36] , timer_0|internal_counter[36], finalproject, 1
instance = comp, \timer_0|internal_counter[37]~138 , timer_0|internal_counter[37]~138, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[5] , timer_0|period_halfword_2_register[5], finalproject, 1
instance = comp, \timer_0|internal_counter[37] , timer_0|internal_counter[37], finalproject, 1
instance = comp, \timer_0|internal_counter[38]~140 , timer_0|internal_counter[38]~140, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[6]~feeder , timer_0|period_halfword_2_register[6]~feeder, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[6] , timer_0|period_halfword_2_register[6], finalproject, 1
instance = comp, \timer_0|internal_counter[38] , timer_0|internal_counter[38], finalproject, 1
instance = comp, \timer_0|internal_counter[39]~142 , timer_0|internal_counter[39]~142, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[7] , timer_0|period_halfword_2_register[7], finalproject, 1
instance = comp, \timer_0|internal_counter[39] , timer_0|internal_counter[39], finalproject, 1
instance = comp, \timer_0|internal_counter[40]~144 , timer_0|internal_counter[40]~144, finalproject, 1
instance = comp, \timer_0|internal_counter[40] , timer_0|internal_counter[40], finalproject, 1
instance = comp, \timer_0|internal_counter[41]~146 , timer_0|internal_counter[41]~146, finalproject, 1
instance = comp, \timer_0|internal_counter[41] , timer_0|internal_counter[41], finalproject, 1
instance = comp, \timer_0|internal_counter[42]~148 , timer_0|internal_counter[42]~148, finalproject, 1
instance = comp, \timer_0|internal_counter[42] , timer_0|internal_counter[42], finalproject, 1
instance = comp, \timer_0|internal_counter[43]~150 , timer_0|internal_counter[43]~150, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[11] , timer_0|period_halfword_2_register[11], finalproject, 1
instance = comp, \timer_0|internal_counter[43] , timer_0|internal_counter[43], finalproject, 1
instance = comp, \timer_0|internal_counter[44]~152 , timer_0|internal_counter[44]~152, finalproject, 1
instance = comp, \timer_0|internal_counter[44] , timer_0|internal_counter[44], finalproject, 1
instance = comp, \timer_0|internal_counter[45]~154 , timer_0|internal_counter[45]~154, finalproject, 1
instance = comp, \timer_0|internal_counter[45] , timer_0|internal_counter[45], finalproject, 1
instance = comp, \timer_0|internal_counter[46]~156 , timer_0|internal_counter[46]~156, finalproject, 1
instance = comp, \timer_0|internal_counter[46] , timer_0|internal_counter[46], finalproject, 1
instance = comp, \timer_0|internal_counter[47]~158 , timer_0|internal_counter[47]~158, finalproject, 1
instance = comp, \timer_0|period_halfword_2_register[15] , timer_0|period_halfword_2_register[15], finalproject, 1
instance = comp, \timer_0|internal_counter[47] , timer_0|internal_counter[47], finalproject, 1
instance = comp, \timer_0|internal_counter[48]~160 , timer_0|internal_counter[48]~160, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[0] , timer_0|period_halfword_3_register[0], finalproject, 1
instance = comp, \timer_0|internal_counter[48] , timer_0|internal_counter[48], finalproject, 1
instance = comp, \timer_0|internal_counter[49]~162 , timer_0|internal_counter[49]~162, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[1] , timer_0|period_halfword_3_register[1], finalproject, 1
instance = comp, \timer_0|internal_counter[49] , timer_0|internal_counter[49], finalproject, 1
instance = comp, \timer_0|internal_counter[50]~164 , timer_0|internal_counter[50]~164, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[2]~feeder , timer_0|period_halfword_3_register[2]~feeder, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[2] , timer_0|period_halfword_3_register[2], finalproject, 1
instance = comp, \timer_0|internal_counter[50] , timer_0|internal_counter[50], finalproject, 1
instance = comp, \timer_0|internal_counter[51]~166 , timer_0|internal_counter[51]~166, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[3] , timer_0|period_halfword_3_register[3], finalproject, 1
instance = comp, \timer_0|internal_counter[51] , timer_0|internal_counter[51], finalproject, 1
instance = comp, \timer_0|internal_counter[52]~168 , timer_0|internal_counter[52]~168, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[4] , timer_0|period_halfword_3_register[4], finalproject, 1
instance = comp, \timer_0|internal_counter[52] , timer_0|internal_counter[52], finalproject, 1
instance = comp, \timer_0|internal_counter[53]~170 , timer_0|internal_counter[53]~170, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[5] , timer_0|period_halfword_3_register[5], finalproject, 1
instance = comp, \timer_0|internal_counter[53] , timer_0|internal_counter[53], finalproject, 1
instance = comp, \timer_0|internal_counter[54]~172 , timer_0|internal_counter[54]~172, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[6] , timer_0|period_halfword_3_register[6], finalproject, 1
instance = comp, \timer_0|internal_counter[54] , timer_0|internal_counter[54], finalproject, 1
instance = comp, \timer_0|internal_counter[55]~174 , timer_0|internal_counter[55]~174, finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[7] , timer_0|period_halfword_3_register[7], finalproject, 1
instance = comp, \timer_0|internal_counter[55] , timer_0|internal_counter[55], finalproject, 1
instance = comp, \timer_0|internal_counter[56]~176 , timer_0|internal_counter[56]~176, finalproject, 1
instance = comp, \timer_0|internal_counter[56] , timer_0|internal_counter[56], finalproject, 1
instance = comp, \timer_0|internal_counter[57]~178 , timer_0|internal_counter[57]~178, finalproject, 1
instance = comp, \timer_0|internal_counter[57] , timer_0|internal_counter[57], finalproject, 1
instance = comp, \timer_0|internal_counter[58]~180 , timer_0|internal_counter[58]~180, finalproject, 1
instance = comp, \timer_0|internal_counter[58] , timer_0|internal_counter[58], finalproject, 1
instance = comp, \timer_0|period_halfword_3_register[11] , timer_0|period_halfword_3_register[11], finalproject, 1
instance = comp, \timer_0|internal_counter[59] , timer_0|internal_counter[59], finalproject, 1
instance = comp, \timer_0|counter_snapshot[59] , timer_0|counter_snapshot[59], finalproject, 1
instance = comp, \timer_0|counter_snapshot[43] , timer_0|counter_snapshot[43], finalproject, 1
instance = comp, \timer_0|read_mux_out[11]~50 , timer_0|read_mux_out[11]~50, finalproject, 1
instance = comp, \timer_0|read_mux_out[11]~48 , timer_0|read_mux_out[11]~48, finalproject, 1
instance = comp, \timer_0|read_mux_out[11]~47 , timer_0|read_mux_out[11]~47, finalproject, 1
instance = comp, \timer_0|counter_snapshot[11] , timer_0|counter_snapshot[11], finalproject, 1
instance = comp, \timer_0|counter_snapshot[27] , timer_0|counter_snapshot[27], finalproject, 1
instance = comp, \timer_0|read_mux_out[11]~49 , timer_0|read_mux_out[11]~49, finalproject, 1
instance = comp, \timer_0|read_mux_out[11]~51 , timer_0|read_mux_out[11]~51, finalproject, 1
instance = comp, \timer_0|readdata[11] , timer_0|readdata[11], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[11], finalproject, 1
instance = comp, \hex_digits_pio|data_out[11]~feeder , hex_digits_pio|data_out[11]~feeder, finalproject, 1
instance = comp, \hex_digits_pio|data_out[11] , hex_digits_pio|data_out[11], finalproject, 1
instance = comp, \hex_digits_pio|readdata[11] , hex_digits_pio|readdata[11], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[11] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[11], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[11]~77 , mm_interconnect_0|rsp_mux|src_data[11]~77, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[11]~78 , mm_interconnect_0|rsp_mux|src_data[11]~78, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~4 , mm_interconnect_0|cmd_mux_002|src_payload~4, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[11] , i2c_0|u_csr|sda_hold[11], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[11] , i2c_0|u_csr|scl_high[11], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[11] , i2c_0|u_csr|scl_low[11], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[11]~28 , i2c_0|u_csr|readdata_nxt[11]~28, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[11] , i2c_0|u_csr|readdata_nxt[11], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[11] , i2c_0|u_csr|readdata_dly2[11], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~15 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[11] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[11], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[11]~76 , mm_interconnect_0|rsp_mux|src_data[11]~76, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[11] , mm_interconnect_0|rsp_mux|src_data[11], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[3]~3 , nios2_gen2_0|cpu|av_ld_byte1_data[3]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[3] , nios2_gen2_0|cpu|av_ld_byte1_data[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[11]~17 , nios2_gen2_0|cpu|W_rf_wr_data[11]~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[10]~2 , nios2_gen2_0|cpu|E_st_data[10]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[10] , nios2_gen2_0|cpu|d_writedata[10], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~5 , mm_interconnect_0|cmd_mux_002|src_payload~5, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[10] , i2c_0|u_csr|sda_hold[10], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[10] , i2c_0|u_csr|scl_high[10], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[10] , i2c_0|u_csr|scl_low[10], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[10]~23 , i2c_0|u_csr|readdata_nxt[10]~23, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[10] , i2c_0|u_csr|readdata_nxt[10], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[10] , i2c_0|u_csr|readdata_dly2[10], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~9 , mm_interconnect_0|rsp_mux|src_payload~9, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[10]~71 , mm_interconnect_0|rsp_mux|src_data[10]~71, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[10]~73 , mm_interconnect_0|rsp_mux|src_data[10]~73, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[10]~72 , mm_interconnect_0|rsp_mux|src_data[10]~72, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[10], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[10], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[10]~74 , mm_interconnect_0|rsp_mux|src_data[10]~74, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[10]~75 , mm_interconnect_0|rsp_mux|src_data[10]~75, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[2]~2 , nios2_gen2_0|cpu|av_ld_byte1_data[2]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[2] , nios2_gen2_0|cpu|av_ld_byte1_data[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[10]~16 , nios2_gen2_0|cpu|W_rf_wr_data[10]~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[12]~4 , nios2_gen2_0|cpu|E_st_data[12]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[12] , nios2_gen2_0|cpu|d_writedata[12], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~15 , mm_interconnect_0|cmd_mux_015|src_payload~15, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[12] , spi_0|endofpacketvalue_reg[12], finalproject, 1
instance = comp, \spi_0|EOP~11 , spi_0|EOP~11, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~6 , mm_interconnect_0|cmd_mux_015|src_payload~6, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[8] , spi_0|endofpacketvalue_reg[8], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~7 , mm_interconnect_0|cmd_mux_015|src_payload~7, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[9] , spi_0|endofpacketvalue_reg[9], finalproject, 1
instance = comp, \spi_0|EOP~12 , spi_0|EOP~12, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_payload~12 , mm_interconnect_0|cmd_mux_015|src_payload~12, finalproject, 1
instance = comp, \spi_0|endofpacketvalue_reg[15] , spi_0|endofpacketvalue_reg[15], finalproject, 1
instance = comp, \spi_0|EOP~13 , spi_0|EOP~13, finalproject, 1
instance = comp, \spi_0|EOP~14 , spi_0|EOP~14, finalproject, 1
instance = comp, \spi_0|EOP , spi_0|EOP, finalproject, 1
instance = comp, \spi_0|iEOP_reg , spi_0|iEOP_reg, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[9]~30 , spi_0|p1_data_to_cpu[9]~30, finalproject, 1
instance = comp, \spi_0|data_to_cpu[8]~3 , spi_0|data_to_cpu[8]~3, finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[9] , spi_0|spi_slave_select_holding_reg[9], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[9] , spi_0|spi_slave_select_reg[9], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[9]~29 , spi_0|p1_data_to_cpu[9]~29, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[9]~31 , spi_0|p1_data_to_cpu[9]~31, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[9]~32 , spi_0|p1_data_to_cpu[9]~32, finalproject, 1
instance = comp, \spi_0|data_to_cpu[9] , spi_0|data_to_cpu[9], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[9], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[9]~68 , mm_interconnect_0|rsp_mux|src_data[9]~68, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[9], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[9], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[9]~67 , mm_interconnect_0|rsp_mux|src_data[9]~67, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[9]~69 , mm_interconnect_0|rsp_mux|src_data[9]~69, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[9]~70 , mm_interconnect_0|rsp_mux|src_data[9]~70, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[1]~1 , nios2_gen2_0|cpu|av_ld_byte1_data[1]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[1] , nios2_gen2_0|cpu|av_ld_byte1_data[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[9]~15 , nios2_gen2_0|cpu|W_rf_wr_data[9]~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[18]~15 , nios2_gen2_0|cpu|E_st_data[18]~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[18] , nios2_gen2_0|cpu|d_writedata[18], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~32 , mm_interconnect_0|cmd_mux_003|src_payload~32, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[18] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~31, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~33 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~33, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~34 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~34, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[21] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~35 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~35, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~36 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~36, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[20] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[20], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~24 , mm_interconnect_0|cmd_mux_003|src_payload~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[17] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[17], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~10 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~59 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~59, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~60 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~60, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[19] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[19], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~17 , mm_interconnect_0|cmd_mux_003|src_payload~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[16] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[16], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~32, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|Equal0~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~81 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~81, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~82 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~82, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[9] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[9], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~34, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~22 , mm_interconnect_0|cmd_mux_003|src_payload~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[6] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~24 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[17] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[17], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[17]~73 , nios2_gen2_0|cpu|F_iw[17]~73, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[17], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[17], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[17]~74 , nios2_gen2_0|cpu|F_iw[17]~74, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[17]~75 , nios2_gen2_0|cpu|F_iw[17]~75, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[17] , nios2_gen2_0|cpu|D_iw[17], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[11]~11 , nios2_gen2_0|cpu|R_src2_lo[11]~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[11] , nios2_gen2_0|cpu|E_src2[11], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[11]~16 , nios2_gen2_0|cpu|E_logic_result[11]~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[11]~16 , nios2_gen2_0|cpu|W_alu_result[11]~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[11] , nios2_gen2_0|cpu|W_alu_result[11], finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal2~2 , mm_interconnect_0|router|Equal2~2, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal4~1 , mm_interconnect_0|router|Equal4~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_valid~0 , mm_interconnect_0|cmd_mux_015|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|update_grant~0 , mm_interconnect_0|cmd_mux_015|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|packet_in_progress~0 , mm_interconnect_0|cmd_mux_015|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|packet_in_progress , mm_interconnect_0|cmd_mux_015|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0 , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|WideOr1 , mm_interconnect_0|cmd_mux_015|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|update_grant~1 , mm_interconnect_0|cmd_mux_015|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_015|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|arb|grant[1]~0 , mm_interconnect_0|cmd_mux_015|arb|grant[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|saved_grant[1] , mm_interconnect_0|cmd_mux_015|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_data[40] , mm_interconnect_0|cmd_mux_015|src_data[40], finalproject, 1
instance = comp, \spi_0|iE_reg , spi_0|iE_reg, finalproject, 1
instance = comp, \spi_0|data_rd_strobe , spi_0|data_rd_strobe, finalproject, 1
instance = comp, \spi_0|RRDY~0 , spi_0|RRDY~0, finalproject, 1
instance = comp, \spi_0|RRDY , spi_0|RRDY, finalproject, 1
instance = comp, \spi_0|ROE~0 , spi_0|ROE~0, finalproject, 1
instance = comp, \spi_0|ROE , spi_0|ROE, finalproject, 1
instance = comp, \spi_0|TRDY~0 , spi_0|TRDY~0, finalproject, 1
instance = comp, \spi_0|TOE~0 , spi_0|TOE~0, finalproject, 1
instance = comp, \spi_0|TOE , spi_0|TOE, finalproject, 1
instance = comp, \spi_0|E , spi_0|E, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[8]~26 , spi_0|p1_data_to_cpu[8]~26, finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[8] , spi_0|spi_slave_select_holding_reg[8], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[8] , spi_0|spi_slave_select_reg[8], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[8]~25 , spi_0|p1_data_to_cpu[8]~25, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[8]~27 , spi_0|p1_data_to_cpu[8]~27, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[8]~28 , spi_0|p1_data_to_cpu[8]~28, finalproject, 1
instance = comp, \spi_0|data_to_cpu[8] , spi_0|data_to_cpu[8], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[8], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[8]~63 , mm_interconnect_0|rsp_mux|src_data[8]~63, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[8], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[8], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[8]~62 , mm_interconnect_0|rsp_mux|src_data[8]~62, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[8]~64 , mm_interconnect_0|rsp_mux|src_data[8]~64, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[8]~61 , mm_interconnect_0|rsp_mux|src_data[8]~61, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[8]~65 , mm_interconnect_0|rsp_mux|src_data[8]~65, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[0]~0 , nios2_gen2_0|cpu|av_ld_byte1_data[0]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[0] , nios2_gen2_0|cpu|av_ld_byte1_data[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[8]~14 , nios2_gen2_0|cpu|W_rf_wr_data[8]~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[15]~7 , nios2_gen2_0|cpu|E_st_data[15]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[15] , nios2_gen2_0|cpu|d_writedata[15], finalproject, 1
instance = comp, \hex_digits_pio|data_out[15] , hex_digits_pio|data_out[15], finalproject, 1
instance = comp, \hex_digits_pio|readdata[15] , hex_digits_pio|readdata[15], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[15] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[15], finalproject, 1
instance = comp, \timer_0|counter_snapshot[63] , timer_0|counter_snapshot[63], finalproject, 1
instance = comp, \timer_0|counter_snapshot[47] , timer_0|counter_snapshot[47], finalproject, 1
instance = comp, \timer_0|read_mux_out[15]~45 , timer_0|read_mux_out[15]~45, finalproject, 1
instance = comp, \timer_0|read_mux_out[15]~42 , timer_0|read_mux_out[15]~42, finalproject, 1
instance = comp, \timer_0|counter_snapshot[31] , timer_0|counter_snapshot[31], finalproject, 1
instance = comp, \timer_0|counter_snapshot[15]~5 , timer_0|counter_snapshot[15]~5, finalproject, 1
instance = comp, \timer_0|counter_snapshot[15] , timer_0|counter_snapshot[15], finalproject, 1
instance = comp, \timer_0|read_mux_out[15]~44 , timer_0|read_mux_out[15]~44, finalproject, 1
instance = comp, \timer_0|read_mux_out[15]~43 , timer_0|read_mux_out[15]~43, finalproject, 1
instance = comp, \timer_0|read_mux_out[15]~46 , timer_0|read_mux_out[15]~46, finalproject, 1
instance = comp, \timer_0|readdata[15] , timer_0|readdata[15], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[15], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[15]~96 , mm_interconnect_0|rsp_mux|src_data[15]~96, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~14 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[15] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[15], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[15]~95 , mm_interconnect_0|rsp_mux|src_data[15]~95, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[15], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[15], finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[15] , spi_0|spi_slave_select_holding_reg[15], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[15]~feeder , spi_0|spi_slave_select_reg[15]~feeder, finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[15] , spi_0|spi_slave_select_reg[15], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[15]~21 , spi_0|p1_data_to_cpu[15]~21, finalproject, 1
instance = comp, \spi_0|data_to_cpu[15] , spi_0|data_to_cpu[15], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[15], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[15]~97 , mm_interconnect_0|rsp_mux|src_data[15]~97, finalproject, 1
instance = comp, \jtag_uart_0|rvalid~0 , jtag_uart_0|rvalid~0, finalproject, 1
instance = comp, \jtag_uart_0|rvalid , jtag_uart_0|rvalid, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~11 , mm_interconnect_0|rsp_mux|src_payload~11, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~0 , mm_interconnect_0|cmd_mux_002|src_payload~0, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[15] , i2c_0|u_csr|sda_hold[15], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[15] , i2c_0|u_csr|scl_high[15], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[15] , i2c_0|u_csr|scl_low[15], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[15]~27 , i2c_0|u_csr|readdata_nxt[15]~27, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[15] , i2c_0|u_csr|readdata_nxt[15], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[15] , i2c_0|u_csr|readdata_dly2[15], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[15]~94 , mm_interconnect_0|rsp_mux|src_data[15]~94, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[15]~98 , mm_interconnect_0|rsp_mux|src_data[15]~98, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[7]~7 , nios2_gen2_0|cpu|av_ld_byte1_data[7]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte1_data[7] , nios2_gen2_0|cpu|av_ld_byte1_data[7], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~14, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[7], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[7]~14, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[7], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[7], finalproject, 1
instance = comp, \spi_0|iRRDY_reg , spi_0|iRRDY_reg, finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[7]~feeder , spi_0|spi_slave_select_holding_reg[7]~feeder, finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[7] , spi_0|spi_slave_select_holding_reg[7], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[7] , spi_0|spi_slave_select_reg[7], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[7]~33 , spi_0|p1_data_to_cpu[7]~33, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[7]~34 , spi_0|p1_data_to_cpu[7]~34, finalproject, 1
instance = comp, \spi_0|data_to_cpu[2]~1 , spi_0|data_to_cpu[2]~1, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[7]~35 , spi_0|p1_data_to_cpu[7]~35, finalproject, 1
instance = comp, \spi_0|data_to_cpu[7] , spi_0|data_to_cpu[7], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[7], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[7]~59 , mm_interconnect_0|rsp_mux|src_data[7]~59, finalproject, 1
instance = comp, \hex_digits_pio|data_out[7]~feeder , hex_digits_pio|data_out[7]~feeder, finalproject, 1
instance = comp, \hex_digits_pio|data_out[7] , hex_digits_pio|data_out[7], finalproject, 1
instance = comp, \hex_digits_pio|readdata[7] , hex_digits_pio|readdata[7], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[7] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[7], finalproject, 1
instance = comp, \timer_0|read_mux_out[7]~72 , timer_0|read_mux_out[7]~72, finalproject, 1
instance = comp, \timer_0|counter_snapshot[55] , timer_0|counter_snapshot[55], finalproject, 1
instance = comp, \timer_0|counter_snapshot[39] , timer_0|counter_snapshot[39], finalproject, 1
instance = comp, \timer_0|read_mux_out[7]~75 , timer_0|read_mux_out[7]~75, finalproject, 1
instance = comp, \timer_0|read_mux_out[7]~73 , timer_0|read_mux_out[7]~73, finalproject, 1
instance = comp, \timer_0|counter_snapshot[7] , timer_0|counter_snapshot[7], finalproject, 1
instance = comp, \timer_0|counter_snapshot[23] , timer_0|counter_snapshot[23], finalproject, 1
instance = comp, \timer_0|read_mux_out[7]~74 , timer_0|read_mux_out[7]~74, finalproject, 1
instance = comp, \timer_0|read_mux_out[7]~76 , timer_0|read_mux_out[7]~76, finalproject, 1
instance = comp, \timer_0|readdata[7] , timer_0|readdata[7], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[7], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[7]~58 , mm_interconnect_0|rsp_mux|src_data[7]~58, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|packet_in_progress~0 , mm_interconnect_0|cmd_mux_014|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|packet_in_progress , mm_interconnect_0|cmd_mux_014|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src14_valid~0 , mm_interconnect_0|cmd_demux_001|src14_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|WideOr1 , mm_interconnect_0|cmd_mux_014|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|src_payload~0 , mm_interconnect_0|cmd_mux_014|src_payload~0, finalproject, 1
instance = comp, \led|always0~0 , led|always0~0, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent|cp_ready~1 , mm_interconnect_0|led_s1_agent|cp_ready~1, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 , mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] , mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~4 , mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~4, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~2 , mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~2, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0 , mm_interconnect_0|led_s1_translator|av_waitrequest_generated~0, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0 , mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~1 , mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~2 , mm_interconnect_0|led_s1_translator|wait_latency_counter[0]~2, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|wait_latency_counter~4 , mm_interconnect_0|led_s1_translator|wait_latency_counter~4, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|wait_latency_counter[0] , mm_interconnect_0|led_s1_translator|wait_latency_counter[0], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|wait_latency_counter~3 , mm_interconnect_0|led_s1_translator|wait_latency_counter~3, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|wait_latency_counter[1] , mm_interconnect_0|led_s1_translator|wait_latency_counter[1], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent|cp_ready~0 , mm_interconnect_0|led_s1_agent|cp_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|update_grant~0 , mm_interconnect_0|cmd_mux_014|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|update_grant~1 , mm_interconnect_0|cmd_mux_014|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|saved_grant[1] , mm_interconnect_0|cmd_mux_014|saved_grant[1], finalproject, 1
instance = comp, \led|Equal0~0 , led|Equal0~0, finalproject, 1
instance = comp, \led|always0~1 , led|always0~1, finalproject, 1
instance = comp, \led|data_out[7] , led|data_out[7], finalproject, 1
instance = comp, \led|readdata[7] , led|readdata[7], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|av_readdata_pre[7] , mm_interconnect_0|led_s1_translator|av_readdata_pre[7], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|led_s1_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem~0 , mm_interconnect_0|led_s1_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][85]~feeder , mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][85]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~7 , mm_interconnect_0|rsp_mux|src_payload~7, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~4 , mm_interconnect_0|cmd_mux_005|src_payload~4, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_data[32] , mm_interconnect_0|cmd_mux_005|src_data[32], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~11 , mm_interconnect_0|cmd_mux_005|src_payload~11, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~21 , mm_interconnect_0|cmd_mux_005|src_payload~21, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~20 , mm_interconnect_0|cmd_mux_005|src_payload~20, finalproject, 1
instance = comp, \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4 , onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a4, finalproject, 1
instance = comp, \keycode|data_out[7]~feeder , keycode|data_out[7]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|src_valid~1 , mm_interconnect_0|cmd_mux_007|src_valid~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|WideOr1 , mm_interconnect_0|cmd_mux_007|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0 , mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0] , mm_interconnect_0|keycode_s1_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal11~0 , mm_interconnect_0|router_001|Equal11~0, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal11~1 , mm_interconnect_0|router_001|Equal11~1, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal11~2 , mm_interconnect_0|router_001|Equal11~2, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|src_valid~0 , mm_interconnect_0|cmd_mux_007|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|write~0 , mm_interconnect_0|keycode_s1_agent_rsp_fifo|write~0, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~4 , mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0]~4, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~2 , mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1]~2, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|src_payload~0 , mm_interconnect_0|cmd_mux_007|src_payload~0, finalproject, 1
instance = comp, \keycode|always0~0 , keycode|always0~0, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|Add0~0 , mm_interconnect_0|keycode_s1_translator|Add0~0, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~2 , mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~2, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~0 , mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3 , mm_interconnect_0|keycode_s1_translator|wait_latency_counter~3, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1] , mm_interconnect_0|keycode_s1_translator|wait_latency_counter[1], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent|cp_ready~0 , mm_interconnect_0|keycode_s1_agent|cp_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|update_grant~0 , mm_interconnect_0|cmd_mux_007|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|packet_in_progress~0 , mm_interconnect_0|cmd_mux_007|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|packet_in_progress , mm_interconnect_0|cmd_mux_007|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|update_grant~1 , mm_interconnect_0|cmd_mux_007|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|saved_grant[1] , mm_interconnect_0|cmd_mux_007|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|src_data[67] , mm_interconnect_0|cmd_mux_007|src_data[67], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~1 , mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|wait_latency_counter~4 , mm_interconnect_0|keycode_s1_translator|wait_latency_counter~4, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0] , mm_interconnect_0|keycode_s1_translator|wait_latency_counter[0], finalproject, 1
instance = comp, \keycode|always0~1 , keycode|always0~1, finalproject, 1
instance = comp, \keycode|data_out[7] , keycode|data_out[7], finalproject, 1
instance = comp, \keycode|readdata[7] , keycode|readdata[7], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7] , mm_interconnect_0|keycode_s1_translator|av_readdata_pre[7], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1 , mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0 , mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|keycode_s1_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_007|src0_valid~0 , mm_interconnect_0|rsp_demux_007|src0_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[7]~57 , mm_interconnect_0|rsp_mux|src_data[7]~57, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[7]~60 , mm_interconnect_0|rsp_mux|src_data[7]~60, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~8 , mm_interconnect_0|cmd_mux_002|src_payload~8, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[7] , i2c_0|u_csr|sda_hold[7], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[7] , i2c_0|u_csr|scl_low[7], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[7] , i2c_0|u_csr|scl_high[7], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[7]~33 , i2c_0|u_csr|readdata_nxt[7]~33, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[7] , i2c_0|u_csr|readdata_nxt[7], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[7] , i2c_0|u_csr|readdata_dly2[7], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[7]~12 , mm_interconnect_0|rsp_mux|src_data[7]~12, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[7]~55 , mm_interconnect_0|rsp_mux|src_data[7]~55, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_002|src0_valid~0 , mm_interconnect_0|rsp_demux_002|src0_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[7]~56 , mm_interconnect_0|rsp_mux|src_data[7]~56, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~7 , nios2_gen2_0|cpu|av_ld_byte0_data_nxt[7]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data[6]~0 , nios2_gen2_0|cpu|av_ld_byte0_data[6]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data[7] , nios2_gen2_0|cpu|av_ld_byte0_data[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[7]~13 , nios2_gen2_0|cpu|W_rf_wr_data[7]~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[9]~13 , nios2_gen2_0|cpu|R_src2_lo[9]~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[9] , nios2_gen2_0|cpu|E_src2[9], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[9]~19 , nios2_gen2_0|cpu|E_logic_result[9]~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[9]~18 , nios2_gen2_0|cpu|W_alu_result[9]~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[9] , nios2_gen2_0|cpu|W_alu_result[9], finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal11~1 , mm_interconnect_0|router|Equal11~1, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal11~2 , mm_interconnect_0|router|Equal11~2, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|src_valid~2 , mm_interconnect_0|cmd_mux_007|src_valid~2, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_007|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_007|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_007|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_007|saved_grant[0] , mm_interconnect_0|cmd_mux_007|saved_grant[0], finalproject, 1
instance = comp, \keycode|Equal0~0 , keycode|Equal0~0, finalproject, 1
instance = comp, \keycode|data_out[6] , keycode|data_out[6], finalproject, 1
instance = comp, \keycode|readdata[6] , keycode|readdata[6], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6] , mm_interconnect_0|keycode_s1_translator|av_readdata_pre[6], finalproject, 1
instance = comp, \timer_0|read_mux_out[6]~78 , timer_0|read_mux_out[6]~78, finalproject, 1
instance = comp, \timer_0|read_mux_out[6]~77 , timer_0|read_mux_out[6]~77, finalproject, 1
instance = comp, \timer_0|counter_snapshot[6]~8 , timer_0|counter_snapshot[6]~8, finalproject, 1
instance = comp, \timer_0|counter_snapshot[6] , timer_0|counter_snapshot[6], finalproject, 1
instance = comp, \timer_0|counter_snapshot[22] , timer_0|counter_snapshot[22], finalproject, 1
instance = comp, \timer_0|read_mux_out[6]~79 , timer_0|read_mux_out[6]~79, finalproject, 1
instance = comp, \timer_0|counter_snapshot[38] , timer_0|counter_snapshot[38], finalproject, 1
instance = comp, \timer_0|counter_snapshot[54]~feeder , timer_0|counter_snapshot[54]~feeder, finalproject, 1
instance = comp, \timer_0|counter_snapshot[54] , timer_0|counter_snapshot[54], finalproject, 1
instance = comp, \timer_0|read_mux_out[6]~80 , timer_0|read_mux_out[6]~80, finalproject, 1
instance = comp, \timer_0|read_mux_out[6]~81 , timer_0|read_mux_out[6]~81, finalproject, 1
instance = comp, \timer_0|readdata[6] , timer_0|readdata[6], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[6], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[6]~51 , mm_interconnect_0|rsp_mux|src_data[6]~51, finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[6] , spi_0|spi_slave_select_holding_reg[6], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[6] , spi_0|spi_slave_select_reg[6], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[6]~36 , spi_0|p1_data_to_cpu[6]~36, finalproject, 1
instance = comp, \spi_0|iTRDY_reg , spi_0|iTRDY_reg, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[6]~37 , spi_0|p1_data_to_cpu[6]~37, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[6]~38 , spi_0|p1_data_to_cpu[6]~38, finalproject, 1
instance = comp, \spi_0|data_to_cpu[6] , spi_0|data_to_cpu[6], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[6], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~15, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[6], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[6]~15, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[6], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[6], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[6]~53 , mm_interconnect_0|rsp_mux|src_data[6]~53, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~22 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[6] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[6], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[6]~50 , mm_interconnect_0|rsp_mux|src_data[6]~50, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_014|src0_valid~0 , mm_interconnect_0|rsp_demux_014|src0_valid~0, finalproject, 1
instance = comp, \hex_digits_pio|data_out[6] , hex_digits_pio|data_out[6], finalproject, 1
instance = comp, \hex_digits_pio|readdata[6] , hex_digits_pio|readdata[6], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[6] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[6], finalproject, 1
instance = comp, \led|data_out[6]~feeder , led|data_out[6]~feeder, finalproject, 1
instance = comp, \led|data_out[6] , led|data_out[6], finalproject, 1
instance = comp, \led|readdata[6] , led|readdata[6], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|av_readdata_pre[6] , mm_interconnect_0|led_s1_translator|av_readdata_pre[6], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[6]~52 , mm_interconnect_0|rsp_mux|src_data[6]~52, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[6]~54 , mm_interconnect_0|rsp_mux|src_data[6]~54, finalproject, 1
instance = comp, \jtag_uart_0|av_readdata[6]~8 , jtag_uart_0|av_readdata[6]~8, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~9 , mm_interconnect_0|cmd_mux_002|src_payload~9, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[6] , i2c_0|u_csr|sda_hold[6], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[6] , i2c_0|u_csr|scl_high[6], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[6] , i2c_0|u_csr|scl_low[6], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[6]~34 , i2c_0|u_csr|readdata_nxt[6]~34, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[6] , i2c_0|u_csr|readdata_nxt[6], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[6] , i2c_0|u_csr|readdata_dly2[6], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[6]~48 , mm_interconnect_0|rsp_mux|src_data[6]~48, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[6]~49 , mm_interconnect_0|rsp_mux|src_data[6]~49, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~6 , nios2_gen2_0|cpu|av_ld_byte0_data_nxt[6]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data[6] , nios2_gen2_0|cpu|av_ld_byte0_data[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[6]~12 , nios2_gen2_0|cpu|W_rf_wr_data[6]~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[8]~14 , nios2_gen2_0|cpu|R_src2_lo[8]~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[8] , nios2_gen2_0|cpu|E_src2[8], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[8]~18 , nios2_gen2_0|cpu|E_logic_result[8]~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[8]~19 , nios2_gen2_0|cpu|W_alu_result[8]~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[8] , nios2_gen2_0|cpu|W_alu_result[8], finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal4~0 , mm_interconnect_0|router|Equal4~0, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal5~1 , mm_interconnect_0|router|Equal5~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|src_valid~0 , mm_interconnect_0|cmd_mux_014|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_014|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_014|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_014|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|saved_grant[0] , mm_interconnect_0|cmd_mux_014|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_014|src_data[67] , mm_interconnect_0|cmd_mux_014|src_data[67], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|led_s1_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem~1 , mm_interconnect_0|led_s1_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][67]~feeder , mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][67]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|led_s1_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_014|src1_valid~0 , mm_interconnect_0|rsp_demux_014|src1_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_007|src1_valid~0 , mm_interconnect_0|rsp_demux_007|src1_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|WideOr1~1 , mm_interconnect_0|rsp_mux_001|WideOr1~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|saved_grant[1] , mm_interconnect_0|cmd_mux_008|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|src_valid~0 , mm_interconnect_0|cmd_mux_008|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src8_valid~0 , mm_interconnect_0|cmd_demux_001|src8_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|WideOr1 , mm_interconnect_0|cmd_mux_008|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0 , mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0] , mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0 , mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2 , mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~2, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~3 , mm_interconnect_0|rsp_mux_001|src_payload~3, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|src_valid~0 , mm_interconnect_0|cmd_mux_009|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_009|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|saved_grant[0] , mm_interconnect_0|cmd_mux_009|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|src_data[67] , mm_interconnect_0|cmd_mux_009|src_data[67], finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~0 , mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~1 , mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent|m0_write~0 , mm_interconnect_0|usb_gpx_s1_agent|m0_write~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3 , mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~3, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1] , mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[1], finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~2 , mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter~2, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0] , mm_interconnect_0|usb_gpx_s1_translator|wait_latency_counter[0], finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent|cp_ready~0 , mm_interconnect_0|usb_gpx_s1_agent|cp_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent|cp_ready~1 , mm_interconnect_0|usb_gpx_s1_agent|cp_ready~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|packet_in_progress~0 , mm_interconnect_0|cmd_mux_009|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|packet_in_progress , mm_interconnect_0|cmd_mux_009|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|update_grant~0 , mm_interconnect_0|cmd_mux_009|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|update_grant~1 , mm_interconnect_0|cmd_mux_009|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_009|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_009|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|saved_grant[1] , mm_interconnect_0|cmd_mux_009|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0 , mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0 , mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0] , mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2 , mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~2, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1 , mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~4 , mm_interconnect_0|rsp_mux_001|src_payload~4, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|src_valid~0 , mm_interconnect_0|cmd_mux_010|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src10_valid~0 , mm_interconnect_0|cmd_demux_001|src10_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_010|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|saved_grant[0]~feeder , mm_interconnect_0|cmd_mux_010|saved_grant[0]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|saved_grant[0] , mm_interconnect_0|cmd_mux_010|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|WideOr1 , mm_interconnect_0|cmd_mux_010|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|src_data[67] , mm_interconnect_0|cmd_mux_010|src_data[67], finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0 , mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0] , mm_interconnect_0|usb_rst_s1_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~4 , mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0]~4, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~2 , mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1]~2, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \usb_rst|always0~0 , usb_rst|always0~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0 , mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~1 , mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3 , mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~3, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0] , mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[0], finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~2 , mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter~2, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1] , mm_interconnect_0|usb_rst_s1_translator|wait_latency_counter[1], finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent|cp_ready~0 , mm_interconnect_0|usb_rst_s1_agent|cp_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent|cp_ready~1 , mm_interconnect_0|usb_rst_s1_agent|cp_ready~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|update_grant~0 , mm_interconnect_0|cmd_mux_010|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|packet_in_progress~0 , mm_interconnect_0|cmd_mux_010|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|packet_in_progress , mm_interconnect_0|cmd_mux_010|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|update_grant~1 , mm_interconnect_0|cmd_mux_010|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_010|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_010|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_010|saved_grant[1] , mm_interconnect_0|cmd_mux_010|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0 , mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1 , mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|usb_rst_s1_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~5 , mm_interconnect_0|rsp_mux_001|src_payload~5, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|WideOr1~4 , mm_interconnect_0|rsp_mux_001|WideOr1~4, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~2 , mm_interconnect_0|rsp_mux_001|src_payload~2, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src11_valid~0 , mm_interconnect_0|cmd_demux_001|src11_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|packet_in_progress~0 , mm_interconnect_0|cmd_mux_011|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|packet_in_progress , mm_interconnect_0|cmd_mux_011|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|saved_grant[1] , mm_interconnect_0|cmd_mux_011|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|router|always1~2 , mm_interconnect_0|router|always1~2, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|src_valid~0 , mm_interconnect_0|cmd_mux_011|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|WideOr1 , mm_interconnect_0|cmd_mux_011|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent|m0_write~2 , mm_interconnect_0|key_s1_agent|m0_write~2, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~1 , mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_translator|wait_latency_counter~4 , mm_interconnect_0|key_s1_translator|wait_latency_counter~4, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_translator|wait_latency_counter[0] , mm_interconnect_0|key_s1_translator|wait_latency_counter[0], finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent|m0_write~0 , mm_interconnect_0|key_s1_agent|m0_write~0, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_translator|av_waitrequest_generated~0 , mm_interconnect_0|key_s1_translator|av_waitrequest_generated~0, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~2 , mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~2, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_translator|wait_latency_counter~3 , mm_interconnect_0|key_s1_translator|wait_latency_counter~3, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_translator|wait_latency_counter[1] , mm_interconnect_0|key_s1_translator|wait_latency_counter[1], finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent|cp_ready~0 , mm_interconnect_0|key_s1_agent|cp_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|update_grant~0 , mm_interconnect_0|cmd_mux_011|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|update_grant~1 , mm_interconnect_0|cmd_mux_011|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_011|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_011|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_011|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|saved_grant[0]~feeder , mm_interconnect_0|cmd_mux_011|saved_grant[0]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|saved_grant[0] , mm_interconnect_0|cmd_mux_011|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_011|src_data[67] , mm_interconnect_0|cmd_mux_011|src_data[67], finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent|m0_write~1 , mm_interconnect_0|key_s1_agent|m0_write~1, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~0 , mm_interconnect_0|key_s1_translator|wait_latency_counter[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0 , mm_interconnect_0|key_s1_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1 , mm_interconnect_0|key_s1_translator|read_latency_shift_reg~1, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0] , mm_interconnect_0|key_s1_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~2 , mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~2, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0 , mm_interconnect_0|key_s1_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|key_s1_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|key_s1_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1 , mm_interconnect_0|key_s1_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|key_s1_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~1 , mm_interconnect_0|rsp_mux_001|src_payload~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src4_valid~0 , mm_interconnect_0|cmd_demux_001|src4_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_valid~0 , mm_interconnect_0|cmd_mux_004|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|saved_grant[0] , mm_interconnect_0|cmd_mux_004|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|WideOr1 , mm_interconnect_0|cmd_mux_004|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0 , mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0 , mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0] , mm_interconnect_0|sdram_pll_pll_slave_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2 , mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|update_grant~0 , mm_interconnect_0|cmd_mux_004|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|packet_in_progress~0 , mm_interconnect_0|cmd_mux_004|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|packet_in_progress , mm_interconnect_0|cmd_mux_004|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|update_grant~1 , mm_interconnect_0|cmd_mux_004|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_004|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_004|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_004|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|saved_grant[1] , mm_interconnect_0|cmd_mux_004|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1 , mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2 , mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|sdram_pll_pll_slave_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~0 , mm_interconnect_0|rsp_mux_001|src_payload~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|WideOr1~3 , mm_interconnect_0|rsp_mux_001|WideOr1~3, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|WideOr1~5 , mm_interconnect_0|rsp_mux_001|WideOr1~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_valid~4 , nios2_gen2_0|cpu|F_valid~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_valid~feeder , nios2_gen2_0|cpu|D_valid~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_valid , nios2_gen2_0|cpu|D_valid, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_valid , nios2_gen2_0|cpu|R_valid, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_br_nxt~0 , nios2_gen2_0|cpu|R_ctrl_br_nxt~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_br_nxt~1 , nios2_gen2_0|cpu|R_ctrl_br_nxt~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_br , nios2_gen2_0|cpu|R_ctrl_br, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src1~13 , nios2_gen2_0|cpu|R_src1~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src1[0]~15 , nios2_gen2_0|cpu|R_src1[0]~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[0] , nios2_gen2_0|cpu|E_src1[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_mem_byte_en[1]~1 , nios2_gen2_0|cpu|E_mem_byte_en[1]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_byteenable[1] , nios2_gen2_0|cpu|d_byteenable[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[33] , mm_interconnect_0|cmd_mux_003|src_data[33], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|byteenable[1] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|byteenable[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~32, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~31, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~79 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~79, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~80 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~80, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[10] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[10], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~33, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[0]~5, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~1 , mm_interconnect_0|cmd_mux_003|src_payload~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~10 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~11 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~12 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[1] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~14 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~15 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[2] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~16 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~17 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[3] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~26 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~27 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[4] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~39 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~39, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~40 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~40, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[5] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~63 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~63, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~64 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~64, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[6] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|Mux30~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[7]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[7] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~67 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~67, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~68 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~68, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[8] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[8], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~12 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[5] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[5], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[5]~43 , mm_interconnect_0|rsp_mux|src_data[5]~43, finalproject, 1
instance = comp, \keycode|data_out[5]~feeder , keycode|data_out[5]~feeder, finalproject, 1
instance = comp, \keycode|data_out[5] , keycode|data_out[5], finalproject, 1
instance = comp, \keycode|readdata[5] , keycode|readdata[5], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5] , mm_interconnect_0|keycode_s1_translator|av_readdata_pre[5], finalproject, 1
instance = comp, \timer_0|read_mux_out[5]~33 , timer_0|read_mux_out[5]~33, finalproject, 1
instance = comp, \timer_0|counter_snapshot[5] , timer_0|counter_snapshot[5], finalproject, 1
instance = comp, \timer_0|counter_snapshot[21]~feeder , timer_0|counter_snapshot[21]~feeder, finalproject, 1
instance = comp, \timer_0|counter_snapshot[21] , timer_0|counter_snapshot[21], finalproject, 1
instance = comp, \timer_0|read_mux_out[5]~34 , timer_0|read_mux_out[5]~34, finalproject, 1
instance = comp, \timer_0|counter_snapshot[37] , timer_0|counter_snapshot[37], finalproject, 1
instance = comp, \timer_0|counter_snapshot[53]~feeder , timer_0|counter_snapshot[53]~feeder, finalproject, 1
instance = comp, \timer_0|counter_snapshot[53] , timer_0|counter_snapshot[53], finalproject, 1
instance = comp, \timer_0|read_mux_out[5]~35 , timer_0|read_mux_out[5]~35, finalproject, 1
instance = comp, \timer_0|read_mux_out[5]~32 , timer_0|read_mux_out[5]~32, finalproject, 1
instance = comp, \timer_0|read_mux_out[5]~36 , timer_0|read_mux_out[5]~36, finalproject, 1
instance = comp, \timer_0|readdata[5] , timer_0|readdata[5], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[5], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[5]~44 , mm_interconnect_0|rsp_mux|src_data[5]~44, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[5]~17 , spi_0|p1_data_to_cpu[5]~17, finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[5] , spi_0|spi_slave_select_holding_reg[5], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[5]~feeder , spi_0|spi_slave_select_reg[5]~feeder, finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[5] , spi_0|spi_slave_select_reg[5], finalproject, 1
instance = comp, \spi_0|data_to_cpu[5]~0 , spi_0|data_to_cpu[5]~0, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[5]~18 , spi_0|p1_data_to_cpu[5]~18, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[5]~39 , spi_0|p1_data_to_cpu[5]~39, finalproject, 1
instance = comp, \spi_0|data_to_cpu[5] , spi_0|data_to_cpu[5], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[5], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~6, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[5], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~6 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[5]~6, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[5], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[5], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[5]~46 , mm_interconnect_0|rsp_mux|src_data[5]~46, finalproject, 1
instance = comp, \hex_digits_pio|data_out[5]~feeder , hex_digits_pio|data_out[5]~feeder, finalproject, 1
instance = comp, \hex_digits_pio|data_out[5] , hex_digits_pio|data_out[5], finalproject, 1
instance = comp, \hex_digits_pio|readdata[5] , hex_digits_pio|readdata[5], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[5] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[5], finalproject, 1
instance = comp, \led|data_out[5]~feeder , led|data_out[5]~feeder, finalproject, 1
instance = comp, \led|data_out[5] , led|data_out[5], finalproject, 1
instance = comp, \led|readdata[5] , led|readdata[5], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|av_readdata_pre[5] , mm_interconnect_0|led_s1_translator|av_readdata_pre[5], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[5]~45 , mm_interconnect_0|rsp_mux|src_data[5]~45, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[5]~47 , mm_interconnect_0|rsp_mux|src_data[5]~47, finalproject, 1
instance = comp, \jtag_uart_0|av_readdata[5]~6 , jtag_uart_0|av_readdata[5]~6, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~10 , mm_interconnect_0|cmd_mux_002|src_payload~10, finalproject, 1
instance = comp, \i2c_0|u_csr|ctrl[5] , i2c_0|u_csr|ctrl[5], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[5] , i2c_0|u_csr|scl_low[5], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[5]~24 , i2c_0|u_csr|readdata_nxt[5]~24, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[5] , i2c_0|u_csr|scl_high[5], finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[5] , i2c_0|u_csr|sda_hold[5], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[5]~25 , i2c_0|u_csr|readdata_nxt[5]~25, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[5] , i2c_0|u_csr|readdata_nxt[5], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[5] , i2c_0|u_csr|readdata_dly2[5], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[5]~41 , mm_interconnect_0|rsp_mux|src_data[5]~41, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[5]~42 , mm_interconnect_0|rsp_mux|src_data[5]~42, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~5 , nios2_gen2_0|cpu|av_ld_byte0_data_nxt[5]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data[5] , nios2_gen2_0|cpu|av_ld_byte0_data[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[5]~11 , nios2_gen2_0|cpu|W_rf_wr_data[5]~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[27]~7 , nios2_gen2_0|cpu|d_writedata[27]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[27] , nios2_gen2_0|cpu|d_writedata[27], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~28 , mm_interconnect_0|cmd_mux_005|src_payload~28, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[29], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[29], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[29]~82 , nios2_gen2_0|cpu|F_iw[29]~82, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[29]~81 , nios2_gen2_0|cpu|F_iw[29]~81, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[29]~83 , nios2_gen2_0|cpu|F_iw[29]~83, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[29] , nios2_gen2_0|cpu|D_iw[29], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[11]~16 , nios2_gen2_0|cpu|E_src1[11]~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[9]~18 , nios2_gen2_0|cpu|F_pc_plus_one[9]~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[11] , nios2_gen2_0|cpu|E_src1[11], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_break~0 , nios2_gen2_0|cpu|D_ctrl_break~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_break , nios2_gen2_0|cpu|R_ctrl_break, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~23 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[9]~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[9] , nios2_gen2_0|cpu|F_pc[9], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[10]~20 , nios2_gen2_0|cpu|F_pc_plus_one[10]~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~21 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[10]~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[10] , nios2_gen2_0|cpu|F_pc[10], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~31 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~31, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~27 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[11]~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[11] , nios2_gen2_0|cpu|F_pc[11], finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal4~0 , mm_interconnect_0|router_001|Equal4~0, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal4~3 , mm_interconnect_0|router_001|Equal4~3, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src15_valid~0 , mm_interconnect_0|cmd_demux_001|src15_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|arb|grant[0]~1 , mm_interconnect_0|cmd_mux_015|arb|grant[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|saved_grant[0] , mm_interconnect_0|cmd_mux_015|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_data[67] , mm_interconnect_0|cmd_mux_015|src_data[67], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1 , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0] , mm_interconnect_0|spi_0_spi_control_port_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_015|src0_valid~0 , mm_interconnect_0|rsp_demux_015|src0_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[4], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]~feeder , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[4], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[4]~39 , mm_interconnect_0|rsp_mux|src_data[4]~39, finalproject, 1
instance = comp, \keycode|data_out[4]~feeder , keycode|data_out[4]~feeder, finalproject, 1
instance = comp, \keycode|data_out[4] , keycode|data_out[4], finalproject, 1
instance = comp, \keycode|readdata[4] , keycode|readdata[4], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4] , mm_interconnect_0|keycode_s1_translator|av_readdata_pre[4], finalproject, 1
instance = comp, \timer_0|counter_snapshot[52] , timer_0|counter_snapshot[52], finalproject, 1
instance = comp, \timer_0|counter_snapshot[36]~feeder , timer_0|counter_snapshot[36]~feeder, finalproject, 1
instance = comp, \timer_0|counter_snapshot[36] , timer_0|counter_snapshot[36], finalproject, 1
instance = comp, \timer_0|read_mux_out[4]~25 , timer_0|read_mux_out[4]~25, finalproject, 1
instance = comp, \timer_0|read_mux_out[4]~23 , timer_0|read_mux_out[4]~23, finalproject, 1
instance = comp, \timer_0|read_mux_out[4]~22 , timer_0|read_mux_out[4]~22, finalproject, 1
instance = comp, \timer_0|counter_snapshot[20] , timer_0|counter_snapshot[20], finalproject, 1
instance = comp, \timer_0|counter_snapshot[4]~feeder , timer_0|counter_snapshot[4]~feeder, finalproject, 1
instance = comp, \timer_0|counter_snapshot[4] , timer_0|counter_snapshot[4], finalproject, 1
instance = comp, \timer_0|read_mux_out[4]~24 , timer_0|read_mux_out[4]~24, finalproject, 1
instance = comp, \timer_0|read_mux_out[4]~26 , timer_0|read_mux_out[4]~26, finalproject, 1
instance = comp, \timer_0|readdata[4] , timer_0|readdata[4], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[4], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[4]~37 , mm_interconnect_0|rsp_mux|src_data[4]~37, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[4]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[4] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[4], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[4]~36 , mm_interconnect_0|rsp_mux|src_data[4]~36, finalproject, 1
instance = comp, \led|data_out[4] , led|data_out[4], finalproject, 1
instance = comp, \led|readdata[4] , led|readdata[4], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|av_readdata_pre[4] , mm_interconnect_0|led_s1_translator|av_readdata_pre[4], finalproject, 1
instance = comp, \hex_digits_pio|data_out[4] , hex_digits_pio|data_out[4], finalproject, 1
instance = comp, \hex_digits_pio|readdata[4] , hex_digits_pio|readdata[4], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[4] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[4], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[4]~38 , mm_interconnect_0|rsp_mux|src_data[4]~38, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[4]~40 , mm_interconnect_0|rsp_mux|src_data[4]~40, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~11 , mm_interconnect_0|cmd_mux_002|src_payload~11, finalproject, 1
instance = comp, \i2c_0|u_csr|iser[4] , i2c_0|u_csr|iser[4], finalproject, 1
instance = comp, \i2c_0|u_csr|ctrl[4] , i2c_0|u_csr|ctrl[4], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[4]~19 , i2c_0|u_csr|readdata_nxt[4]~19, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[4] , i2c_0|u_csr|scl_high[4], finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[4] , i2c_0|u_csr|sda_hold[4], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[4]~21 , i2c_0|u_csr|readdata_nxt[4]~21, finalproject, 1
instance = comp, \i2c_0|u_rxfifo|full~0 , i2c_0|u_rxfifo|full~0, finalproject, 1
instance = comp, \i2c_0|u_csr|always2~0 , i2c_0|u_csr|always2~0, finalproject, 1
instance = comp, \i2c_0|u_csr|rx_over~0 , i2c_0|u_csr|rx_over~0, finalproject, 1
instance = comp, \i2c_0|u_csr|rx_over , i2c_0|u_csr|rx_over, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[4] , i2c_0|u_csr|scl_low[4], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[4]~20 , i2c_0|u_csr|readdata_nxt[4]~20, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[4]~22 , i2c_0|u_csr|readdata_nxt[4]~22, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[4] , i2c_0|u_csr|readdata_dly2[4], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[4]~34 , mm_interconnect_0|rsp_mux|src_data[4]~34, finalproject, 1
instance = comp, \jtag_uart_0|av_readdata[4]~5 , jtag_uart_0|av_readdata[4]~5, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[4]~35 , mm_interconnect_0|rsp_mux|src_data[4]~35, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~4 , nios2_gen2_0|cpu|av_ld_byte0_data_nxt[4]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data[4] , nios2_gen2_0|cpu|av_ld_byte0_data[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_control_rd_data[4]~0 , nios2_gen2_0|cpu|W_control_rd_data[4]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_control_rd_data[4]~1 , nios2_gen2_0|cpu|W_control_rd_data[4]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~14 , mm_interconnect_0|cmd_mux_002|src_payload~14, finalproject, 1
instance = comp, \i2c_0|u_csr|iser[1] , i2c_0|u_csr|iser[1], finalproject, 1
instance = comp, \i2c_0|u_csr|LessThan0~0 , i2c_0|u_csr|LessThan0~0, finalproject, 1
instance = comp, \i2c_0|u_csr|LessThan0~1 , i2c_0|u_csr|LessThan0~1, finalproject, 1
instance = comp, \i2c_0|u_txfifo|internal_used~5 , i2c_0|u_txfifo|internal_used~5, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state.BUS_HOLD , i2c_0|u_mstfsm|mst_fsm_state.BUS_HOLD, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~15 , mm_interconnect_0|cmd_mux_002|src_payload~15, finalproject, 1
instance = comp, \i2c_0|u_txfifo|write_address[0]~3 , i2c_0|u_txfifo|write_address[0]~3, finalproject, 1
instance = comp, \i2c_0|u_txfifo|write_address[0] , i2c_0|u_txfifo|write_address[0], finalproject, 1
instance = comp, \i2c_0|u_txfifo|write_address[1]~2 , i2c_0|u_txfifo|write_address[1]~2, finalproject, 1
instance = comp, \i2c_0|u_txfifo|write_address[1] , i2c_0|u_txfifo|write_address[1], finalproject, 1
instance = comp, \i2c_0|u_txfifo|read_address~0 , i2c_0|u_txfifo|read_address~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state_nxt~0 , i2c_0|u_mstfsm|mst_fsm_state_nxt~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|rx_hold_flag~0 , i2c_0|u_mstfsm|rx_hold_flag~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|rx_hold_flag , i2c_0|u_mstfsm|rx_hold_flag, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mstfsm_b2b_rxshift_pre_flp , i2c_0|u_mstfsm|mstfsm_b2b_rxshift_pre_flp, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mstfsm_b2b_rxshift , i2c_0|u_mstfsm|mstfsm_b2b_rxshift, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector5~0 , i2c_0|u_rxshifter|Selector5~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector5~1 , i2c_0|u_rxshifter|Selector5~1, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|mst_rx_shift_done_gen , i2c_0|u_rxshifter|mst_rx_shift_done_gen, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|mst_rx_shift_done_gen_dly , i2c_0|u_rxshifter|mst_rx_shift_done_gen_dly, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftfsm_state.RX_HOLD , i2c_0|u_rxshifter|rx_shiftfsm_state.RX_HOLD, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|always1~0 , i2c_0|u_mstfsm|always1~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector7~0 , i2c_0|u_mstfsm|Selector7~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Selector0~1 , i2c_0|u_txshifter|Selector0~1, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_LOAD , i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_LOAD, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Selector1~0 , i2c_0|u_txshifter|Selector1~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|mst_tx_scl_low_cnt_en , i2c_0|u_txshifter|mst_tx_scl_low_cnt_en, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|mst_tx_scl_low_cnt_complete_nxt , i2c_0|u_clk_cnt|mst_tx_scl_low_cnt_complete_nxt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|mst_tx_scl_low_cnt_complete , i2c_0|u_clk_cnt|mst_tx_scl_low_cnt_complete, finalproject, 1
instance = comp, \i2c_0|u_txshifter|mst_tx_scl_high_cnt_en~0 , i2c_0|u_txshifter|mst_tx_scl_high_cnt_en~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|mst_tx_scl_high_cnt_en , i2c_0|u_txshifter|mst_tx_scl_high_cnt_en, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|mst_tx_scl_high_cnt_complete_nxt , i2c_0|u_clk_cnt|mst_tx_scl_high_cnt_complete_nxt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|mst_tx_scl_high_cnt_complete , i2c_0|u_clk_cnt|mst_tx_scl_high_cnt_complete, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Selector2~0 , i2c_0|u_txshifter|Selector2~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Selector2~1 , i2c_0|u_txshifter|Selector2~1, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_HIGH , i2c_0|u_txshifter|tx_shiftfsm_state.TX_CLK_HIGH, finalproject, 1
instance = comp, \i2c_0|u_txshifter|always3~0 , i2c_0|u_txshifter|always3~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|decr_cnt , i2c_0|u_txshifter|decr_cnt, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftbit_counter_nxt[0]~0 , i2c_0|u_txshifter|tx_shiftbit_counter_nxt[0]~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftbit_counter[0]~feeder , i2c_0|u_txshifter|tx_shiftbit_counter[0]~feeder, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftbit_counter[0] , i2c_0|u_txshifter|tx_shiftbit_counter[0], finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftbit_counter_nxt[1]~1 , i2c_0|u_txshifter|tx_shiftbit_counter_nxt[1]~1, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftbit_counter[1]~feeder , i2c_0|u_txshifter|tx_shiftbit_counter[1]~feeder, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftbit_counter[1] , i2c_0|u_txshifter|tx_shiftbit_counter[1], finalproject, 1
instance = comp, \i2c_0|u_txshifter|Add0~0 , i2c_0|u_txshifter|Add0~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftbit_counter_nxt[2]~2 , i2c_0|u_txshifter|tx_shiftbit_counter_nxt[2]~2, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftbit_counter[2]~feeder , i2c_0|u_txshifter|tx_shiftbit_counter[2]~feeder, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftbit_counter[2] , i2c_0|u_txshifter|tx_shiftbit_counter[2], finalproject, 1
instance = comp, \i2c_0|u_txshifter|Add0~1 , i2c_0|u_txshifter|Add0~1, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftbit_counter_nxt[3]~3 , i2c_0|u_txshifter|tx_shiftbit_counter_nxt[3]~3, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftbit_counter[3] , i2c_0|u_txshifter|tx_shiftbit_counter[3], finalproject, 1
instance = comp, \i2c_0|u_txshifter|WideOr0 , i2c_0|u_txshifter|WideOr0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Selector4~0 , i2c_0|u_txshifter|Selector4~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Selector4~1 , i2c_0|u_txshifter|Selector4~1, finalproject, 1
instance = comp, \i2c_0|u_txshifter|mst_tx_shift_done_gen , i2c_0|u_txshifter|mst_tx_shift_done_gen, finalproject, 1
instance = comp, \i2c_0|u_txshifter|mst_tx_shift_done_gen_dly , i2c_0|u_txshifter|mst_tx_shift_done_gen_dly, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector8~1 , i2c_0|u_mstfsm|Selector8~1, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector3~0 , i2c_0|u_mstfsm|Selector3~0, finalproject, 1
instance = comp, \i2c_0|u_txfifo|internal_empty~2 , i2c_0|u_txfifo|internal_empty~2, finalproject, 1
instance = comp, \i2c_0|u_txfifo|internal_empty~1 , i2c_0|u_txfifo|internal_empty~1, finalproject, 1
instance = comp, \i2c_0|u_txfifo|empty_d1~feeder , i2c_0|u_txfifo|empty_d1~feeder, finalproject, 1
instance = comp, \i2c_0|u_txfifo|empty_d1 , i2c_0|u_txfifo|empty_d1, finalproject, 1
instance = comp, \i2c_0|u_txfifo|empty_d2 , i2c_0|u_txfifo|empty_d2, finalproject, 1
instance = comp, \i2c_0|u_txfifo|empty_dly , i2c_0|u_txfifo|empty_dly, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector3~1 , i2c_0|u_mstfsm|Selector3~1, finalproject, 1
instance = comp, \i2c_0|u_csr|ctrl[0] , i2c_0|u_csr|ctrl[0], finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector10~1 , i2c_0|u_mstfsm|Selector10~1, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector9~1 , i2c_0|u_mstfsm|Selector9~1, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|always6~0 , i2c_0|u_rxshifter|always6~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Selector5~0 , i2c_0|u_txshifter|Selector5~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Equal1~0 , i2c_0|u_txshifter|Equal1~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Selector7~0 , i2c_0|u_txshifter|Selector7~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|mst_tx_chk_ack , i2c_0|u_txshifter|mst_tx_chk_ack, finalproject, 1
instance = comp, \i2c_0|u_condt_det|Mux0~0 , i2c_0|u_condt_det|Mux0~0, finalproject, 1
instance = comp, \i2c_0|u_condt_det|ack_det , i2c_0|u_condt_det|ack_det, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector9~0 , i2c_0|u_mstfsm|Selector9~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector9~2 , i2c_0|u_mstfsm|Selector9~2, finalproject, 1
instance = comp, \i2c_0|u_txshifter|mst_tx_shift_done~0 , i2c_0|u_txshifter|mst_tx_shift_done~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|sent_7bit_addr~0 , i2c_0|u_mstfsm|sent_7bit_addr~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state.POP_TX_FIFO~feeder , i2c_0|u_mstfsm|mst_fsm_state.POP_TX_FIFO~feeder, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state.POP_TX_FIFO , i2c_0|u_mstfsm|mst_fsm_state.POP_TX_FIFO, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT , i2c_0|u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector4~1 , i2c_0|u_condt_gen|Selector4~1, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|restart_state.RESTART_SETUP , i2c_0|u_condt_gen|restart_state.RESTART_SETUP, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|restart_state.RESTART_IDLE , i2c_0|u_condt_gen|restart_state.RESTART_IDLE, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|restart_scl_low_cnt_complete_nxt , i2c_0|u_clk_cnt|restart_scl_low_cnt_complete_nxt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|restart_scl_low_cnt_complete , i2c_0|u_clk_cnt|restart_scl_low_cnt_complete, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector3~0 , i2c_0|u_condt_gen|Selector3~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector3~1 , i2c_0|u_condt_gen|Selector3~1, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|restart_scl_low_cnt_en , i2c_0|u_condt_gen|restart_scl_low_cnt_en, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector2~0 , i2c_0|u_condt_gen|Selector2~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector2~1 , i2c_0|u_condt_gen|Selector2~1, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|restart_state.RESTART_LOAD~feeder , i2c_0|u_condt_gen|restart_state.RESTART_LOAD~feeder, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|restart_state.RESTART_LOAD , i2c_0|u_condt_gen|restart_state.RESTART_LOAD, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector4~0 , i2c_0|u_condt_gen|Selector4~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|restart_setup_cnt_en~0 , i2c_0|u_condt_gen|restart_setup_cnt_en~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|restart_setup_cnt_en , i2c_0|u_condt_gen|restart_setup_cnt_en, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|restart_setup_cnt_complete_nxt , i2c_0|u_clk_cnt|restart_setup_cnt_complete_nxt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|restart_setup_cnt_complete , i2c_0|u_clk_cnt|restart_setup_cnt_complete, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector5~0 , i2c_0|u_condt_gen|Selector5~0, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|restart_hold_cnt_complete_nxt , i2c_0|u_clk_cnt|restart_hold_cnt_complete_nxt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|restart_hold_cnt_complete , i2c_0|u_clk_cnt|restart_hold_cnt_complete, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector5~1 , i2c_0|u_condt_gen|Selector5~1, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector5~2 , i2c_0|u_condt_gen|Selector5~2, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|restart_hold_cnt_en , i2c_0|u_condt_gen|restart_hold_cnt_en, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector6~0 , i2c_0|u_condt_gen|Selector6~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|restart_done , i2c_0|u_condt_gen|restart_done, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector4~0 , i2c_0|u_mstfsm|Selector4~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector7~1 , i2c_0|u_mstfsm|Selector7~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~13 , mm_interconnect_0|cmd_mux_002|src_payload~13, finalproject, 1
instance = comp, \i2c_0|u_txfifo|the_dp_ram|auto_generated|ram_block1a0 , i2c_0|u_txfifo|the_dp_ram|auto_generated|ram_block1a0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shifter[9] , i2c_0|u_txshifter|tx_shifter[9], finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector7~2 , i2c_0|u_mstfsm|Selector7~2, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|sent_7bit_addr~1 , i2c_0|u_mstfsm|sent_7bit_addr~1, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|sent_7bit_addr~2 , i2c_0|u_mstfsm|sent_7bit_addr~2, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|sent_7bit_addr , i2c_0|u_mstfsm|sent_7bit_addr, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector6~0 , i2c_0|u_mstfsm|Selector6~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector6~1 , i2c_0|u_mstfsm|Selector6~1, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|gen_7bit_addr_state~feeder , i2c_0|u_mstfsm|gen_7bit_addr_state~feeder, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|gen_7bit_addr_state , i2c_0|u_mstfsm|gen_7bit_addr_state, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector9~3 , i2c_0|u_mstfsm|Selector9~3, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector9~4 , i2c_0|u_mstfsm|Selector9~4, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state.GEN_STOP , i2c_0|u_mstfsm|mst_fsm_state.GEN_STOP, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector11~1 , i2c_0|u_condt_gen|Selector11~1, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|stop_state.STOP_SETUP , i2c_0|u_condt_gen|stop_state.STOP_SETUP, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector10~0 , i2c_0|u_condt_gen|Selector10~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|stop_scl_low_cnt_en , i2c_0|u_condt_gen|stop_scl_low_cnt_en, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|stop_scl_low_cnt_complete_nxt , i2c_0|u_clk_cnt|stop_scl_low_cnt_complete_nxt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|stop_scl_low_cnt_complete , i2c_0|u_clk_cnt|stop_scl_low_cnt_complete, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|stop_state.STOP_IDLE~feeder , i2c_0|u_condt_gen|stop_state.STOP_IDLE~feeder, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|stop_state.STOP_IDLE , i2c_0|u_condt_gen|stop_state.STOP_IDLE, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector9~0 , i2c_0|u_condt_gen|Selector9~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|stop_state.STOP_LOAD , i2c_0|u_condt_gen|stop_state.STOP_LOAD, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector11~0 , i2c_0|u_condt_gen|Selector11~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|stop_setup_cnt_en~0 , i2c_0|u_condt_gen|stop_setup_cnt_en~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|stop_setup_cnt_en , i2c_0|u_condt_gen|stop_setup_cnt_en, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|stop_setup_cnt_complete_nxt , i2c_0|u_clk_cnt|stop_setup_cnt_complete_nxt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|stop_setup_cnt_complete , i2c_0|u_clk_cnt|stop_setup_cnt_complete, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector12~0 , i2c_0|u_condt_gen|Selector12~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|stop_done , i2c_0|u_condt_gen|stop_done, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector10~0 , i2c_0|u_mstfsm|Selector10~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector10~2 , i2c_0|u_mstfsm|Selector10~2, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector10~3 , i2c_0|u_mstfsm|Selector10~3, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state.PRE_IDLE , i2c_0|u_mstfsm|mst_fsm_state.PRE_IDLE, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector0~0 , i2c_0|u_mstfsm|Selector0~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|ctrl_en_dly , i2c_0|u_mstfsm|ctrl_en_dly, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector0~1 , i2c_0|u_mstfsm|Selector0~1, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state.IDLE , i2c_0|u_mstfsm|mst_fsm_state.IDLE, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector1~0 , i2c_0|u_mstfsm|Selector1~0, finalproject, 1
instance = comp, \i2c_0|u_condt_det|sda_int_edge_reg , i2c_0|u_condt_det|sda_int_edge_reg, finalproject, 1
instance = comp, \i2c_0|u_condt_det|Selector1~0 , i2c_0|u_condt_det|Selector1~0, finalproject, 1
instance = comp, \i2c_0|u_condt_det|bus_state.BUS_BUSY , i2c_0|u_condt_det|bus_state.BUS_BUSY, finalproject, 1
instance = comp, \i2c_0|u_condt_det|bus_nx_state.BUS_LOAD_CNT~0 , i2c_0|u_condt_det|bus_nx_state.BUS_LOAD_CNT~0, finalproject, 1
instance = comp, \i2c_0|u_condt_det|bus_state.BUS_LOAD_CNT , i2c_0|u_condt_det|bus_state.BUS_LOAD_CNT, finalproject, 1
instance = comp, \i2c_0|u_condt_det|start_det~0 , i2c_0|u_condt_det|start_det~0, finalproject, 1
instance = comp, \i2c_0|u_condt_det|Selector2~0 , i2c_0|u_condt_det|Selector2~0, finalproject, 1
instance = comp, \i2c_0|u_condt_det|bus_state.BUS_COUNTING , i2c_0|u_condt_det|bus_state.BUS_COUNTING, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|tbuf_cnt_complete_nxt , i2c_0|u_clk_cnt|tbuf_cnt_complete_nxt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|tbuf_cnt_complete , i2c_0|u_clk_cnt|tbuf_cnt_complete, finalproject, 1
instance = comp, \i2c_0|u_condt_det|Selector0~0 , i2c_0|u_condt_det|Selector0~0, finalproject, 1
instance = comp, \i2c_0|u_condt_det|bus_idle , i2c_0|u_condt_det|bus_idle, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector2~3 , i2c_0|u_mstfsm|Selector2~3, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector1~1 , i2c_0|u_mstfsm|Selector1~1, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector1~2 , i2c_0|u_mstfsm|Selector1~2, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state.PRE_START , i2c_0|u_mstfsm|mst_fsm_state.PRE_START, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector2~2 , i2c_0|u_mstfsm|Selector2~2, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state.GEN_START , i2c_0|u_mstfsm|mst_fsm_state.GEN_START, finalproject, 1
instance = comp, \i2c_0|u_txfifo|read_address[0]~1 , i2c_0|u_txfifo|read_address[0]~1, finalproject, 1
instance = comp, \i2c_0|u_txfifo|read_address[1] , i2c_0|u_txfifo|read_address[1], finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shifter[8] , i2c_0|u_txshifter|tx_shifter[8], finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector8~0 , i2c_0|u_mstfsm|Selector8~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector8~2 , i2c_0|u_mstfsm|Selector8~2, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector8~4 , i2c_0|u_mstfsm|Selector8~4, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector11~0 , i2c_0|u_mstfsm|Selector11~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector11~1 , i2c_0|u_mstfsm|Selector11~1, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_tx_en , i2c_0|u_mstfsm|mst_tx_en, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shiftfsm_state.TX_IDLE , i2c_0|u_txshifter|tx_shiftfsm_state.TX_IDLE, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Selector0~0 , i2c_0|u_txshifter|Selector0~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Selector6~3 , i2c_0|u_txshifter|Selector6~3, finalproject, 1
instance = comp, \i2c_0|u_txshifter|load_mst_tx_scl_high_cnt , i2c_0|u_txshifter|load_mst_tx_scl_high_cnt, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|load_restart_setup_cnt~0 , i2c_0|u_condt_gen|load_restart_setup_cnt~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|load_restart_setup_cnt , i2c_0|u_condt_gen|load_restart_setup_cnt, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|load_restart_hold_cnt~0 , i2c_0|u_condt_gen|load_restart_hold_cnt~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|load_restart_hold_cnt , i2c_0|u_condt_gen|load_restart_hold_cnt, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|start_sda_out , i2c_0|u_condt_gen|start_sda_out, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|start_nx_state.START_LOAD~0 , i2c_0|u_condt_gen|start_nx_state.START_LOAD~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|load_start_hold_cnt , i2c_0|u_condt_gen|load_start_hold_cnt, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector0~0 , i2c_0|u_rxshifter|Selector0~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftfsm_state.IDLE , i2c_0|u_rxshifter|rx_shiftfsm_state.IDLE, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector1~3 , i2c_0|u_rxshifter|Selector1~3, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector1~4 , i2c_0|u_rxshifter|Selector1~4, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector1~2 , i2c_0|u_rxshifter|Selector1~2, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector1~5 , i2c_0|u_rxshifter|Selector1~5, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_LOAD , i2c_0|u_rxshifter|rx_shiftfsm_state.RX_CLK_LOAD, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector2~0 , i2c_0|u_rxshifter|Selector2~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|mst_rx_scl_low_cnt_en , i2c_0|u_rxshifter|mst_rx_scl_low_cnt_en, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|mst_rx_scl_low_cnt_complete_nxt , i2c_0|u_clk_cnt|mst_rx_scl_low_cnt_complete_nxt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|mst_rx_scl_low_cnt_complete , i2c_0|u_clk_cnt|mst_rx_scl_low_cnt_complete, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector6~0 , i2c_0|u_rxshifter|Selector6~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|load_mst_rx_scl_high_cnt , i2c_0|u_rxshifter|load_mst_rx_scl_high_cnt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|load_high~0 , i2c_0|u_clk_cnt|load_high~0, finalproject, 1
instance = comp, \i2c_0|u_csr|ctrl[1]~feeder , i2c_0|u_csr|ctrl[1]~feeder, finalproject, 1
instance = comp, \i2c_0|u_csr|ctrl[1] , i2c_0|u_csr|ctrl[1], finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector13~0 , i2c_0|u_condt_gen|Selector13~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|load_stop_setup_cnt , i2c_0|u_condt_gen|load_stop_setup_cnt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|load_high~1 , i2c_0|u_clk_cnt|load_high~1, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~9 , i2c_0|u_clk_cnt|Add1~9, finalproject, 1
instance = comp, \i2c_0|u_txshifter|load_mst_tx_scl_low_cnt~2 , i2c_0|u_txshifter|load_mst_tx_scl_low_cnt~2, finalproject, 1
instance = comp, \i2c_0|u_txshifter|load_mst_tx_scl_low_cnt , i2c_0|u_txshifter|load_mst_tx_scl_low_cnt, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|load_mst_rx_scl_low_cnt~0 , i2c_0|u_rxshifter|load_mst_rx_scl_low_cnt~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|load_mst_rx_scl_low_cnt , i2c_0|u_rxshifter|load_mst_rx_scl_low_cnt, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|load_stop_scl_low_cnt~0 , i2c_0|u_condt_gen|load_stop_scl_low_cnt~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|load_stop_scl_low_cnt , i2c_0|u_condt_gen|load_stop_scl_low_cnt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|load_cnt~0 , i2c_0|u_clk_cnt|load_cnt~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|load_restart_scl_low_cnt~0 , i2c_0|u_condt_gen|load_restart_scl_low_cnt~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|load_restart_scl_low_cnt , i2c_0|u_condt_gen|load_restart_scl_low_cnt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|load_cnt~1 , i2c_0|u_clk_cnt|load_cnt~1, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|load_cnt~2 , i2c_0|u_clk_cnt|load_cnt~2, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~20 , i2c_0|u_clk_cnt|Add1~20, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~21 , i2c_0|u_clk_cnt|Add1~21, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[0]~16 , i2c_0|u_clk_cnt|clk_cnt[0]~16, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[0]~feeder , i2c_0|u_clk_cnt|clk_cnt[0]~feeder, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[0]~0 , i2c_0|u_csr|scl_high[0]~0, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[0] , i2c_0|u_csr|scl_high[0], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[0]~0 , i2c_0|u_csr|scl_low[0]~0, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[0] , i2c_0|u_csr|scl_low[0], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~0 , i2c_0|u_clk_cnt|Add1~0, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~1 , i2c_0|u_clk_cnt|Add1~1, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|load_cnt~3 , i2c_0|u_clk_cnt|load_cnt~3, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[14]~18 , i2c_0|u_clk_cnt|clk_cnt[14]~18, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[14]~19 , i2c_0|u_clk_cnt|clk_cnt[14]~19, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector0~1 , i2c_0|u_condt_gen|Selector0~1, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|start_hold_cnt_en , i2c_0|u_condt_gen|start_hold_cnt_en, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[14]~20 , i2c_0|u_clk_cnt|clk_cnt[14]~20, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[14]~21 , i2c_0|u_clk_cnt|clk_cnt[14]~21, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[14]~22 , i2c_0|u_clk_cnt|clk_cnt[14]~22, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[0] , i2c_0|u_clk_cnt|clk_cnt[0], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~2 , i2c_0|u_clk_cnt|Add1~2, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[1]~23 , i2c_0|u_clk_cnt|clk_cnt[1]~23, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[1]~feeder , i2c_0|u_clk_cnt|clk_cnt[1]~feeder, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[1] , i2c_0|u_csr|scl_high[1], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[1] , i2c_0|u_csr|scl_low[1], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~3 , i2c_0|u_clk_cnt|Add1~3, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[1] , i2c_0|u_clk_cnt|clk_cnt[1], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~4 , i2c_0|u_clk_cnt|Add1~4, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[2]~25 , i2c_0|u_clk_cnt|clk_cnt[2]~25, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[2]~feeder , i2c_0|u_clk_cnt|clk_cnt[2]~feeder, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[2] , i2c_0|u_csr|scl_low[2], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[2]~feeder , i2c_0|u_csr|scl_high[2]~feeder, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[2] , i2c_0|u_csr|scl_high[2], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~5 , i2c_0|u_clk_cnt|Add1~5, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[2] , i2c_0|u_clk_cnt|clk_cnt[2], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~6 , i2c_0|u_clk_cnt|Add1~6, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[3]~27 , i2c_0|u_clk_cnt|clk_cnt[3]~27, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[3]~feeder , i2c_0|u_clk_cnt|clk_cnt[3]~feeder, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~7 , i2c_0|u_clk_cnt|Add1~7, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[3] , i2c_0|u_clk_cnt|clk_cnt[3], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~8 , i2c_0|u_clk_cnt|Add1~8, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[4]~29 , i2c_0|u_clk_cnt|clk_cnt[4]~29, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~10 , i2c_0|u_clk_cnt|Add1~10, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[4] , i2c_0|u_clk_cnt|clk_cnt[4], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~11 , i2c_0|u_clk_cnt|Add1~11, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[5]~31 , i2c_0|u_clk_cnt|clk_cnt[5]~31, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[5]~feeder , i2c_0|u_clk_cnt|clk_cnt[5]~feeder, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~12 , i2c_0|u_clk_cnt|Add1~12, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[5] , i2c_0|u_clk_cnt|clk_cnt[5], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~13 , i2c_0|u_clk_cnt|Add1~13, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[6]~33 , i2c_0|u_clk_cnt|clk_cnt[6]~33, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[6]~feeder , i2c_0|u_clk_cnt|clk_cnt[6]~feeder, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~14 , i2c_0|u_clk_cnt|Add1~14, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[6] , i2c_0|u_clk_cnt|clk_cnt[6], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~15 , i2c_0|u_clk_cnt|Add1~15, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[7]~35 , i2c_0|u_clk_cnt|clk_cnt[7]~35, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[7]~feeder , i2c_0|u_clk_cnt|clk_cnt[7]~feeder, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~16 , i2c_0|u_clk_cnt|Add1~16, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[7] , i2c_0|u_clk_cnt|clk_cnt[7], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~17 , i2c_0|u_clk_cnt|Add1~17, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[8]~37 , i2c_0|u_clk_cnt|clk_cnt[8]~37, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[8]~feeder , i2c_0|u_clk_cnt|clk_cnt[8]~feeder, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~18 , i2c_0|u_clk_cnt|Add1~18, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[8] , i2c_0|u_clk_cnt|clk_cnt[8], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~19 , i2c_0|u_clk_cnt|Add1~19, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[9]~39 , i2c_0|u_clk_cnt|clk_cnt[9]~39, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[9]~feeder , i2c_0|u_clk_cnt|clk_cnt[9]~feeder, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[9] , i2c_0|u_clk_cnt|clk_cnt[9], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~24 , i2c_0|u_clk_cnt|Add1~24, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~25 , i2c_0|u_clk_cnt|Add1~25, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[10]~41 , i2c_0|u_clk_cnt|clk_cnt[10]~41, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[10]~feeder , i2c_0|u_clk_cnt|clk_cnt[10]~feeder, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~22 , i2c_0|u_clk_cnt|Add1~22, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[10] , i2c_0|u_clk_cnt|clk_cnt[10], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~23 , i2c_0|u_clk_cnt|Add1~23, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[11]~43 , i2c_0|u_clk_cnt|clk_cnt[11]~43, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[11]~feeder , i2c_0|u_clk_cnt|clk_cnt[11]~feeder, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[11] , i2c_0|u_clk_cnt|clk_cnt[11], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|WideOr0~2 , i2c_0|u_clk_cnt|WideOr0~2, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|WideOr0~1 , i2c_0|u_clk_cnt|WideOr0~1, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|WideOr0~0 , i2c_0|u_clk_cnt|WideOr0~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~1 , mm_interconnect_0|cmd_mux_002|src_payload~1, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high[14] , i2c_0|u_csr|scl_high[14], finalproject, 1
instance = comp, \i2c_0|u_csr|scl_low[14] , i2c_0|u_csr|scl_low[14], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~30 , i2c_0|u_clk_cnt|Add1~30, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~31 , i2c_0|u_clk_cnt|Add1~31, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~26 , i2c_0|u_clk_cnt|Add1~26, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[12]~45 , i2c_0|u_clk_cnt|clk_cnt[12]~45, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[12]~feeder , i2c_0|u_clk_cnt|clk_cnt[12]~feeder, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[12] , i2c_0|u_clk_cnt|clk_cnt[12], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~27 , i2c_0|u_clk_cnt|Add1~27, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[13]~47 , i2c_0|u_clk_cnt|clk_cnt[13]~47, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[13]~feeder , i2c_0|u_clk_cnt|clk_cnt[13]~feeder, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~28 , i2c_0|u_clk_cnt|Add1~28, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[13] , i2c_0|u_clk_cnt|clk_cnt[13], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~29 , i2c_0|u_clk_cnt|Add1~29, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[14]~49 , i2c_0|u_clk_cnt|clk_cnt[14]~49, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[14]~feeder , i2c_0|u_clk_cnt|clk_cnt[14]~feeder, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[14] , i2c_0|u_clk_cnt|clk_cnt[14], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt_nxt[15]~0 , i2c_0|u_clk_cnt|clk_cnt_nxt[15]~0, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|Add1~32 , i2c_0|u_clk_cnt|Add1~32, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[15]~51 , i2c_0|u_clk_cnt|clk_cnt[15]~51, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[15]~feeder , i2c_0|u_clk_cnt|clk_cnt[15]~feeder, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|clk_cnt[15] , i2c_0|u_clk_cnt|clk_cnt[15], finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|WideOr0~3 , i2c_0|u_clk_cnt|WideOr0~3, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|WideOr0~4 , i2c_0|u_clk_cnt|WideOr0~4, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|start_hold_cnt_complete_nxt , i2c_0|u_clk_cnt|start_hold_cnt_complete_nxt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|start_hold_cnt_complete , i2c_0|u_clk_cnt|start_hold_cnt_complete, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector0~0 , i2c_0|u_condt_gen|Selector0~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector1~0 , i2c_0|u_condt_gen|Selector1~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|start_done , i2c_0|u_condt_gen|start_done, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector3~2 , i2c_0|u_mstfsm|Selector3~2, finalproject, 1
instance = comp, \i2c_0|u_txfifo|internal_used[0]~7 , i2c_0|u_txfifo|internal_used[0]~7, finalproject, 1
instance = comp, \i2c_0|u_txfifo|internal_used[0] , i2c_0|u_txfifo|internal_used[0], finalproject, 1
instance = comp, \i2c_0|u_txfifo|internal_used~4 , i2c_0|u_txfifo|internal_used~4, finalproject, 1
instance = comp, \i2c_0|u_txfifo|internal_used[1] , i2c_0|u_txfifo|internal_used[1], finalproject, 1
instance = comp, \i2c_0|put_txfifo~3 , i2c_0|put_txfifo~3, finalproject, 1
instance = comp, \i2c_0|u_txfifo|Equal0~0 , i2c_0|u_txfifo|Equal0~0, finalproject, 1
instance = comp, \i2c_0|u_txfifo|Add3~0 , i2c_0|u_txfifo|Add3~0, finalproject, 1
instance = comp, \i2c_0|u_txfifo|internal_used~6 , i2c_0|u_txfifo|internal_used~6, finalproject, 1
instance = comp, \i2c_0|u_txfifo|internal_used[2] , i2c_0|u_txfifo|internal_used[2], finalproject, 1
instance = comp, \i2c_0|u_csr|ctrl[2] , i2c_0|u_csr|ctrl[2], finalproject, 1
instance = comp, \i2c_0|u_csr|isr_internal[0]~0 , i2c_0|u_csr|isr_internal[0]~0, finalproject, 1
instance = comp, \i2c_0|u_csr|isr_internal[0]~1 , i2c_0|u_csr|isr_internal[0]~1, finalproject, 1
instance = comp, \i2c_0|u_csr|iser[2] , i2c_0|u_csr|iser[2], finalproject, 1
instance = comp, \i2c_0|u_csr|iser[0] , i2c_0|u_csr|iser[0], finalproject, 1
instance = comp, \i2c_0|u_csr|intr_nxt~1 , i2c_0|u_csr|intr_nxt~1, finalproject, 1
instance = comp, \i2c_0|u_csr|intr_nxt~0 , i2c_0|u_csr|intr_nxt~0, finalproject, 1
instance = comp, \i2c_0|u_csr|intr_nxt , i2c_0|u_csr|intr_nxt, finalproject, 1
instance = comp, \i2c_0|u_csr|intr , i2c_0|u_csr|intr, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ienable_reg[4]~feeder , nios2_gen2_0|cpu|W_ienable_reg[4]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal135~0 , nios2_gen2_0|cpu|Equal135~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~3 , nios2_gen2_0|cpu|Equal62~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_op_wrctl , nios2_gen2_0|cpu|D_op_wrctl, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_wrctl_inst , nios2_gen2_0|cpu|R_ctrl_wrctl_inst, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ienable_reg_nxt~0 , nios2_gen2_0|cpu|W_ienable_reg_nxt~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ienable_reg[4] , nios2_gen2_0|cpu|W_ienable_reg[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ipending_reg_nxt[4]~0 , nios2_gen2_0|cpu|W_ipending_reg_nxt[4]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ipending_reg[4] , nios2_gen2_0|cpu|W_ipending_reg[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_control_rd_data[4]~5 , nios2_gen2_0|cpu|E_control_rd_data[4]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_control_rd_data[4] , nios2_gen2_0|cpu|W_control_rd_data[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[4]~9 , nios2_gen2_0|cpu|W_rf_wr_data[4]~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[4]~10 , nios2_gen2_0|cpu|W_rf_wr_data[4]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[4]~feeder , nios2_gen2_0|cpu|d_writedata[4]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[4] , nios2_gen2_0|cpu|d_writedata[4], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~2 , mm_interconnect_0|cmd_mux_003|src_payload~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[4] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~4 , mm_interconnect_0|cmd_mux_003|src_payload~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[2] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~21 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[7] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[7], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[7]~50 , mm_interconnect_0|rsp_mux_001|src_data[7]~50, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[7], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[7], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[7]~53 , mm_interconnect_0|rsp_mux_001|src_data[7]~53, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~11 , mm_interconnect_0|rsp_mux_001|src_payload~11, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[7]~51 , mm_interconnect_0|rsp_mux_001|src_data[7]~51, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[7]~52 , mm_interconnect_0|rsp_mux_001|src_data[7]~52, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[7]~54 , mm_interconnect_0|rsp_mux_001|src_data[7]~54, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[7]~63 , mm_interconnect_0|rsp_mux_001|src_data[7]~63, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[7]~68 , nios2_gen2_0|cpu|F_iw[7]~68, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[7] , nios2_gen2_0|cpu|D_iw[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[1]~5 , nios2_gen2_0|cpu|R_src2_lo[1]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[1] , nios2_gen2_0|cpu|E_src2[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~3 , nios2_gen2_0|cpu|Add1~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_mem_byte_en[0]~0 , nios2_gen2_0|cpu|E_mem_byte_en[0]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_byteenable[0] , nios2_gen2_0|cpu|d_byteenable[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[32] , mm_interconnect_0|cmd_mux_003|src_data[32], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|byteenable[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|byteenable[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~37 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~37, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~38 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~38, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[23] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[23], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~61 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~61, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~62 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~62, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[24] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[24], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~45 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~45, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[33] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[33], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~46 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~46, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~47 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~47, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[32] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[32], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[44] , mm_interconnect_0|cmd_mux_003|src_data[44], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[6] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~28 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[28] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[28], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[28], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[28], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[28]~84 , nios2_gen2_0|cpu|F_iw[28]~84, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[28]~85 , nios2_gen2_0|cpu|F_iw[28]~85, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[28] , nios2_gen2_0|cpu|D_iw[28], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[8]~19 , nios2_gen2_0|cpu|E_src1[8]~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[6]~12 , nios2_gen2_0|cpu|F_pc_plus_one[6]~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[8] , nios2_gen2_0|cpu|E_src1[8], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~4 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[6]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[6] , nios2_gen2_0|cpu|F_pc[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~5 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[7]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[7] , nios2_gen2_0|cpu|F_pc[7], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[45] , mm_interconnect_0|cmd_mux_003|src_data[45], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[7] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~3 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[3]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[3] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[3], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3], finalproject, 1
instance = comp, \jtag_uart_0|av_readdata[3]~4 , jtag_uart_0|av_readdata[3]~4, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[3]~28 , mm_interconnect_0|rsp_mux|src_data[3]~28, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[3]~29 , mm_interconnect_0|rsp_mux|src_data[3]~29, finalproject, 1
instance = comp, \timer_0|control_register[3] , timer_0|control_register[3], finalproject, 1
instance = comp, \timer_0|read_mux_out[3]~17 , timer_0|read_mux_out[3]~17, finalproject, 1
instance = comp, \timer_0|read_mux_out[3]~18 , timer_0|read_mux_out[3]~18, finalproject, 1
instance = comp, \timer_0|counter_snapshot[3]~3 , timer_0|counter_snapshot[3]~3, finalproject, 1
instance = comp, \timer_0|counter_snapshot[3] , timer_0|counter_snapshot[3], finalproject, 1
instance = comp, \timer_0|counter_snapshot[19] , timer_0|counter_snapshot[19], finalproject, 1
instance = comp, \timer_0|read_mux_out[3]~19 , timer_0|read_mux_out[3]~19, finalproject, 1
instance = comp, \timer_0|counter_snapshot[35] , timer_0|counter_snapshot[35], finalproject, 1
instance = comp, \timer_0|counter_snapshot[51] , timer_0|counter_snapshot[51], finalproject, 1
instance = comp, \timer_0|read_mux_out[3]~20 , timer_0|read_mux_out[3]~20, finalproject, 1
instance = comp, \timer_0|read_mux_out[3]~21 , timer_0|read_mux_out[3]~21, finalproject, 1
instance = comp, \timer_0|read_mux_out[3] , timer_0|read_mux_out[3], finalproject, 1
instance = comp, \timer_0|readdata[3] , timer_0|readdata[3], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[3], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[3]~31 , mm_interconnect_0|rsp_mux|src_data[3]~31, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~3, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[3], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[3]~3, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]~feeder , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[3], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[3], finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[3] , spi_0|spi_slave_select_holding_reg[3], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[3] , spi_0|spi_slave_select_reg[3], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[3]~8 , spi_0|p1_data_to_cpu[3]~8, finalproject, 1
instance = comp, \spi_0|iROE_reg , spi_0|iROE_reg, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[3]~9 , spi_0|p1_data_to_cpu[3]~9, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[3]~10 , spi_0|p1_data_to_cpu[3]~10, finalproject, 1
instance = comp, \spi_0|data_to_cpu[3] , spi_0|data_to_cpu[3], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3]~feeder , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[3], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[3]~32 , mm_interconnect_0|rsp_mux|src_data[3]~32, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~0 , mm_interconnect_0|cmd_mux_005|src_payload~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~1 , mm_interconnect_0|cmd_mux_005|src_payload~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~2 , mm_interconnect_0|cmd_mux_005|src_payload~2, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_payload~3 , mm_interconnect_0|cmd_mux_005|src_payload~3, finalproject, 1
instance = comp, \onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0 , onchip_memory2_0|the_altsyncram|auto_generated|ram_block1a0, finalproject, 1
instance = comp, \keycode|data_out[3] , keycode|data_out[3], finalproject, 1
instance = comp, \keycode|readdata[3] , keycode|readdata[3], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3] , mm_interconnect_0|keycode_s1_translator|av_readdata_pre[3], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[3]~30 , mm_interconnect_0|rsp_mux|src_data[3]~30, finalproject, 1
instance = comp, \led|data_out[3] , led|data_out[3], finalproject, 1
instance = comp, \led|readdata[3] , led|readdata[3], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|av_readdata_pre[3] , mm_interconnect_0|led_s1_translator|av_readdata_pre[3], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~6 , mm_interconnect_0|rsp_mux|src_payload~6, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[3]~33 , mm_interconnect_0|rsp_mux|src_data[3]~33, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~3 , nios2_gen2_0|cpu|av_ld_byte0_data_nxt[3]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data[3] , nios2_gen2_0|cpu|av_ld_byte0_data[3], finalproject, 1
instance = comp, \spi_0|iTOE_reg , spi_0|iTOE_reg, finalproject, 1
instance = comp, \spi_0|irq_reg~0 , spi_0|irq_reg~0, finalproject, 1
instance = comp, \spi_0|irq_reg~1 , spi_0|irq_reg~1, finalproject, 1
instance = comp, \spi_0|irq_reg~2 , spi_0|irq_reg~2, finalproject, 1
instance = comp, \spi_0|irq_reg~3 , spi_0|irq_reg~3, finalproject, 1
instance = comp, \spi_0|irq_reg , spi_0|irq_reg, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ienable_reg[3]~feeder , nios2_gen2_0|cpu|W_ienable_reg[3]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ienable_reg[3] , nios2_gen2_0|cpu|W_ienable_reg[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~1 , nios2_gen2_0|cpu|W_ipending_reg_nxt[3]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ipending_reg[3] , nios2_gen2_0|cpu|W_ipending_reg[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_control_rd_data[3]~4 , nios2_gen2_0|cpu|E_control_rd_data[3]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_control_rd_data[3] , nios2_gen2_0|cpu|W_control_rd_data[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[3]~7 , nios2_gen2_0|cpu|W_rf_wr_data[3]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[3]~8 , nios2_gen2_0|cpu|W_rf_wr_data[3]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[7]~15 , nios2_gen2_0|cpu|R_src2_lo[7]~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[7] , nios2_gen2_0|cpu|E_src2[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[7]~20 , nios2_gen2_0|cpu|E_logic_result[7]~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[7]~20 , nios2_gen2_0|cpu|W_alu_result[7]~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[7] , nios2_gen2_0|cpu|W_alu_result[7], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[43] , mm_interconnect_0|cmd_mux_003|src_data[43], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[5] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~29 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~29, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[27] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[27], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[27], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[27], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[27]~86 , nios2_gen2_0|cpu|F_iw[27]~86, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[27]~87 , nios2_gen2_0|cpu|F_iw[27]~87, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[27] , nios2_gen2_0|cpu|D_iw[27], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[7]~20 , nios2_gen2_0|cpu|E_src1[7]~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[7] , nios2_gen2_0|cpu|E_src1[7], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~25 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[5]~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[5] , nios2_gen2_0|cpu|F_pc[5], finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal2~1 , mm_interconnect_0|router_001|Equal2~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src2_valid~0 , mm_interconnect_0|cmd_demux_001|src2_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|WideOr1 , mm_interconnect_0|cmd_mux_002|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg~0 , mm_interconnect_0|i2c_0_csr_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[1]~3 , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[1]~3, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|read~0 , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|read~0, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[2]~2 , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[2]~2, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[2] , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem_used[2], finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent|m0_read~0 , mm_interconnect_0|i2c_0_csr_agent|m0_read~0, finalproject, 1
instance = comp, \i2c_0|u_csr|read_rxfifo , i2c_0|u_csr|read_rxfifo, finalproject, 1
instance = comp, \i2c_0|u_csr|rx_data_rden_dly , i2c_0|u_csr|rx_data_rden_dly, finalproject, 1
instance = comp, \i2c_0|u_csr|rx_data_rden_dly2 , i2c_0|u_csr|rx_data_rden_dly2, finalproject, 1
instance = comp, \i2c_0|u_csr|tfr_cmd_fifo_lvl_rden , i2c_0|u_csr|tfr_cmd_fifo_lvl_rden, finalproject, 1
instance = comp, \i2c_0|u_csr|tfr_cmd_fifo_lvl_rden_dly , i2c_0|u_csr|tfr_cmd_fifo_lvl_rden_dly, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[2]~11 , i2c_0|u_csr|readdata_nxt[2]~11, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[2]~10 , i2c_0|u_csr|readdata_nxt[2]~10, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[2] , i2c_0|u_csr|sda_hold[2], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[2]~13 , i2c_0|u_csr|readdata_nxt[2]~13, finalproject, 1
instance = comp, \i2c_0|u_csr|rx_data_fifo_lvl_rden , i2c_0|u_csr|rx_data_fifo_lvl_rden, finalproject, 1
instance = comp, \i2c_0|u_csr|rx_data_fifo_lvl_rden_dly , i2c_0|u_csr|rx_data_fifo_lvl_rden_dly, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[2]~12 , i2c_0|u_csr|readdata_nxt[2]~12, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[2]~14 , i2c_0|u_csr|readdata_nxt[2]~14, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[2] , i2c_0|u_csr|readdata_dly2[2], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[2]~21 , mm_interconnect_0|rsp_mux|src_data[2]~21, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[2]~22 , mm_interconnect_0|rsp_mux|src_data[2]~22, finalproject, 1
instance = comp, \led|data_out[2]~feeder , led|data_out[2]~feeder, finalproject, 1
instance = comp, \led|data_out[2] , led|data_out[2], finalproject, 1
instance = comp, \led|readdata[2] , led|readdata[2], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|av_readdata_pre[2] , mm_interconnect_0|led_s1_translator|av_readdata_pre[2], finalproject, 1
instance = comp, \hex_digits_pio|data_out[2] , hex_digits_pio|data_out[2], finalproject, 1
instance = comp, \hex_digits_pio|readdata[2] , hex_digits_pio|readdata[2], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[2] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[2], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[2]~25 , mm_interconnect_0|rsp_mux|src_data[2]~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~2 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~2 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[2]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[2] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[2], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[2]~23 , mm_interconnect_0|rsp_mux|src_data[2]~23, finalproject, 1
instance = comp, \timer_0|read_mux_out[2]~13 , timer_0|read_mux_out[2]~13, finalproject, 1
instance = comp, \timer_0|read_mux_out[2]~12 , timer_0|read_mux_out[2]~12, finalproject, 1
instance = comp, \timer_0|counter_snapshot[50] , timer_0|counter_snapshot[50], finalproject, 1
instance = comp, \timer_0|counter_snapshot[34] , timer_0|counter_snapshot[34], finalproject, 1
instance = comp, \timer_0|read_mux_out[2]~15 , timer_0|read_mux_out[2]~15, finalproject, 1
instance = comp, \timer_0|counter_snapshot[18] , timer_0|counter_snapshot[18], finalproject, 1
instance = comp, \timer_0|counter_snapshot[2]~2 , timer_0|counter_snapshot[2]~2, finalproject, 1
instance = comp, \timer_0|counter_snapshot[2] , timer_0|counter_snapshot[2], finalproject, 1
instance = comp, \timer_0|read_mux_out[2]~14 , timer_0|read_mux_out[2]~14, finalproject, 1
instance = comp, \timer_0|read_mux_out[2]~16 , timer_0|read_mux_out[2]~16, finalproject, 1
instance = comp, \timer_0|control_register[2] , timer_0|control_register[2], finalproject, 1
instance = comp, \timer_0|read_mux_out[2] , timer_0|read_mux_out[2], finalproject, 1
instance = comp, \timer_0|readdata[2] , timer_0|readdata[2], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[2], finalproject, 1
instance = comp, \keycode|data_out[2] , keycode|data_out[2], finalproject, 1
instance = comp, \keycode|readdata[2] , keycode|readdata[2], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2] , mm_interconnect_0|keycode_s1_translator|av_readdata_pre[2], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[2]~24 , mm_interconnect_0|rsp_mux|src_data[2]~24, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[2], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[2]~2, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[2], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[2], finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[2] , spi_0|spi_slave_select_holding_reg[2], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[2] , spi_0|spi_slave_select_reg[2], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[2]~6 , spi_0|p1_data_to_cpu[2]~6, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[2]~7 , spi_0|p1_data_to_cpu[2]~7, finalproject, 1
instance = comp, \spi_0|data_to_cpu[2] , spi_0|data_to_cpu[2], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[2], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[2]~26 , mm_interconnect_0|rsp_mux|src_data[2]~26, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[2]~27 , mm_interconnect_0|rsp_mux|src_data[2]~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~2 , nios2_gen2_0|cpu|av_ld_byte0_data_nxt[2]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data[2] , nios2_gen2_0|cpu|av_ld_byte0_data[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ienable_reg[2]~feeder , nios2_gen2_0|cpu|W_ienable_reg[2]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ienable_reg[2] , nios2_gen2_0|cpu|W_ienable_reg[2], finalproject, 1
instance = comp, \timer_0|control_register[0] , timer_0|control_register[0], finalproject, 1
instance = comp, \timer_0|period_halfword_0_wr_strobe~0 , timer_0|period_halfword_0_wr_strobe~0, finalproject, 1
instance = comp, \timer_0|Equal9~0 , timer_0|Equal9~0, finalproject, 1
instance = comp, \timer_0|delayed_unxcounter_is_zeroxx0 , timer_0|delayed_unxcounter_is_zeroxx0, finalproject, 1
instance = comp, \timer_0|timeout_occurred~0 , timer_0|timeout_occurred~0, finalproject, 1
instance = comp, \timer_0|timeout_occurred~1 , timer_0|timeout_occurred~1, finalproject, 1
instance = comp, \timer_0|timeout_occurred , timer_0|timeout_occurred, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~2 , nios2_gen2_0|cpu|W_ipending_reg_nxt[2]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ipending_reg[2] , nios2_gen2_0|cpu|W_ipending_reg[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_control_rd_data[2]~3 , nios2_gen2_0|cpu|E_control_rd_data[2]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_control_rd_data[2] , nios2_gen2_0|cpu|W_control_rd_data[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[2]~5 , nios2_gen2_0|cpu|W_rf_wr_data[2]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[2]~6 , nios2_gen2_0|cpu|W_rf_wr_data[2]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[6]~16 , nios2_gen2_0|cpu|R_src2_lo[6]~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[6] , nios2_gen2_0|cpu|E_src2[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~38 , nios2_gen2_0|cpu|Add1~38, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~26 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[4]~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[4] , nios2_gen2_0|cpu|F_pc[4], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[42] , mm_interconnect_0|cmd_mux_003|src_data[42], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[4] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~17 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[16] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[16], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[16]~62 , nios2_gen2_0|cpu|F_iw[16]~62, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[16], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[16], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[16]~63 , nios2_gen2_0|cpu|F_iw[16]~63, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[16]~64 , nios2_gen2_0|cpu|F_iw[16]~64, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[16] , nios2_gen2_0|cpu|D_iw[16], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~0 , nios2_gen2_0|cpu|Equal62~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_br_cmp~5 , nios2_gen2_0|cpu|D_ctrl_br_cmp~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_br_cmp~3 , nios2_gen2_0|cpu|D_ctrl_br_cmp~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_br_cmp~4 , nios2_gen2_0|cpu|D_ctrl_br_cmp~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_br_cmp , nios2_gen2_0|cpu|R_ctrl_br_cmp, finalproject, 1
instance = comp, \timer_0|counter_snapshot[49]~feeder , timer_0|counter_snapshot[49]~feeder, finalproject, 1
instance = comp, \timer_0|counter_snapshot[49] , timer_0|counter_snapshot[49], finalproject, 1
instance = comp, \timer_0|counter_snapshot[33] , timer_0|counter_snapshot[33], finalproject, 1
instance = comp, \timer_0|read_mux_out[1]~11 , timer_0|read_mux_out[1]~11, finalproject, 1
instance = comp, \timer_0|counter_snapshot[17] , timer_0|counter_snapshot[17], finalproject, 1
instance = comp, \timer_0|counter_snapshot[1]~1 , timer_0|counter_snapshot[1]~1, finalproject, 1
instance = comp, \timer_0|counter_snapshot[1] , timer_0|counter_snapshot[1], finalproject, 1
instance = comp, \timer_0|read_mux_out[1]~10 , timer_0|read_mux_out[1]~10, finalproject, 1
instance = comp, \timer_0|read_mux_out~8 , timer_0|read_mux_out~8, finalproject, 1
instance = comp, \timer_0|read_mux_out[1]~7 , timer_0|read_mux_out[1]~7, finalproject, 1
instance = comp, \timer_0|read_mux_out[1]~9 , timer_0|read_mux_out[1]~9, finalproject, 1
instance = comp, \timer_0|read_mux_out[1]~6 , timer_0|read_mux_out[1]~6, finalproject, 1
instance = comp, \timer_0|read_mux_out[1] , timer_0|read_mux_out[1], finalproject, 1
instance = comp, \timer_0|readdata[1] , timer_0|readdata[1], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[1], finalproject, 1
instance = comp, \hex_digits_pio|data_out[1] , hex_digits_pio|data_out[1], finalproject, 1
instance = comp, \hex_digits_pio|readdata[1] , hex_digits_pio|readdata[1], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[1] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[1], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~18 , mm_interconnect_0|rsp_mux|src_data[1]~18, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[1], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[1], finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[1] , spi_0|spi_slave_select_holding_reg[1], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[1] , spi_0|spi_slave_select_reg[1], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[1]~4 , spi_0|p1_data_to_cpu[1]~4, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[1]~5 , spi_0|p1_data_to_cpu[1]~5, finalproject, 1
instance = comp, \spi_0|data_to_cpu[1] , spi_0|data_to_cpu[1], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[1], finalproject, 1
instance = comp, \led|data_out[1] , led|data_out[1], finalproject, 1
instance = comp, \led|readdata[1] , led|readdata[1], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|av_readdata_pre[1] , mm_interconnect_0|led_s1_translator|av_readdata_pre[1], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~19 , mm_interconnect_0|rsp_mux|src_data[1]~19, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~20 , mm_interconnect_0|rsp_mux|src_data[1]~20, finalproject, 1
instance = comp, \keycode|data_out[1]~feeder , keycode|data_out[1]~feeder, finalproject, 1
instance = comp, \keycode|data_out[1] , keycode|data_out[1], finalproject, 1
instance = comp, \keycode|readdata[1] , keycode|readdata[1], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1] , mm_interconnect_0|keycode_s1_translator|av_readdata_pre[1], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_011|src0_valid~0 , mm_interconnect_0|rsp_demux_011|src0_valid~0, finalproject, 1
instance = comp, \key|Equal0~0 , key|Equal0~0, finalproject, 1
instance = comp, \key_external_connection_export[1]~input , key_external_connection_export[1]~input, finalproject, 1
instance = comp, \key|read_mux_out[1] , key|read_mux_out[1], finalproject, 1
instance = comp, \key|readdata[1] , key|readdata[1], finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_translator|av_readdata_pre[1] , mm_interconnect_0|key_s1_translator|av_readdata_pre[1], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~16 , mm_interconnect_0|rsp_mux|src_data[1]~16, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[1]~6 , i2c_0|u_csr|readdata_nxt[1]~6, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[1]~8 , i2c_0|u_csr|readdata_nxt[1]~8, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[1] , i2c_0|u_csr|sda_hold[1], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[1]~7 , i2c_0|u_csr|readdata_nxt[1]~7, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[1]~9 , i2c_0|u_csr|readdata_nxt[1]~9, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[1] , i2c_0|u_csr|readdata_nxt[1], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[1] , i2c_0|u_csr|readdata_dly2[1], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~13 , mm_interconnect_0|rsp_mux|src_data[1]~13, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[39] , mm_interconnect_0|cmd_mux_004|src_data[39], finalproject, 1
instance = comp, \sdram_pll|w_reset~0 , sdram_pll|w_reset~0, finalproject, 1
instance = comp, \sdram_pll|w_reset~2 , sdram_pll|w_reset~2, finalproject, 1
instance = comp, \sdram_pll|pfdena_reg~0 , sdram_pll|pfdena_reg~0, finalproject, 1
instance = comp, \sdram_pll|pfdena_reg , sdram_pll|pfdena_reg, finalproject, 1
instance = comp, \sdram_pll|readdata[0]~0 , sdram_pll|readdata[0]~0, finalproject, 1
instance = comp, \sdram_pll|readdata[1]~2 , sdram_pll|readdata[1]~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1] , mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[1], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_004|src0_valid~0 , mm_interconnect_0|rsp_demux_004|src0_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~15 , mm_interconnect_0|rsp_mux|src_data[1]~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~3 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[1]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[1] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[1], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1], finalproject, 1
instance = comp, \jtag_uart_0|av_readdata[1]~2 , jtag_uart_0|av_readdata[1]~2, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~14 , mm_interconnect_0|rsp_mux|src_data[1]~14, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~17 , mm_interconnect_0|rsp_mux|src_data[1]~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~1 , nios2_gen2_0|cpu|av_ld_byte0_data_nxt[1]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data[1] , nios2_gen2_0|cpu|av_ld_byte0_data[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ienable_reg[1]~feeder , nios2_gen2_0|cpu|W_ienable_reg[1]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ienable_reg[1] , nios2_gen2_0|cpu|W_ienable_reg[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~3 , nios2_gen2_0|cpu|W_ipending_reg_nxt[1]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_ipending_reg[1] , nios2_gen2_0|cpu|W_ipending_reg[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_control_rd_data[1]~2 , nios2_gen2_0|cpu|E_control_rd_data[1]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_control_rd_data[1] , nios2_gen2_0|cpu|W_control_rd_data[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[1]~3 , nios2_gen2_0|cpu|W_rf_wr_data[1]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[1]~4 , nios2_gen2_0|cpu|W_rf_wr_data[1]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[5]~17 , nios2_gen2_0|cpu|R_src2_lo[5]~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[5] , nios2_gen2_0|cpu|E_src2[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~39 , nios2_gen2_0|cpu|Add1~39, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[5]~23 , nios2_gen2_0|cpu|E_logic_result[5]~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[5]~22 , nios2_gen2_0|cpu|W_alu_result[5]~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[5] , nios2_gen2_0|cpu|W_alu_result[5], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[41] , mm_interconnect_0|cmd_mux_003|src_data[41], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[3] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~55 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~55, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~56 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~56, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[27] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[27], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~48 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~48, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[31]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[31] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[31], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~49 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~49, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~50 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~50, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[30] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[30], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~51 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~51, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~52 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~52, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[29] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[29], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~53 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~53, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~54 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~54, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[28] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[28], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~57 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~57, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~58 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~58, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[26] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[26], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~41 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~41, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~42 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~42, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[25] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[25], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|always1~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|always1~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~25 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[34] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[34], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~8 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[24] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[24], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[24], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[24], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[24]~30 , nios2_gen2_0|cpu|F_iw[24]~30, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[24]~31 , nios2_gen2_0|cpu|F_iw[24]~31, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[24] , nios2_gen2_0|cpu|D_iw[24], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_data[8]~0 , nios2_gen2_0|cpu|E_st_data[8]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[8] , nios2_gen2_0|cpu|d_writedata[8], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~19 , mm_interconnect_0|cmd_mux_003|src_payload~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[8] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|writedata[8], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~31, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~71 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~71, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~72 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~72, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[14] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[14], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~73 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~73, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~74 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~74, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[15] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[15], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~65 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~65, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~66 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~66, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[16] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[16], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~31 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~31, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~32 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~32, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[17] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[17], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|MonARegAddrInc[8]~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~7 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[23] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[23], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[23], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[23], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[23]~28 , nios2_gen2_0|cpu|F_iw[23]~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[23]~29 , nios2_gen2_0|cpu|F_iw[23]~29, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[23] , nios2_gen2_0|cpu|D_iw[23], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[1] , nios2_gen2_0|cpu|d_writedata[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~0 , mm_interconnect_0|cmd_mux|src_payload~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~3 , mm_interconnect_0|cmd_mux|src_payload~3, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~4 , mm_interconnect_0|cmd_mux|src_payload~4, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~5 , mm_interconnect_0|cmd_mux|src_payload~5, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~6 , mm_interconnect_0|cmd_mux|src_payload~6, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~7 , mm_interconnect_0|cmd_mux|src_payload~7, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~2 , mm_interconnect_0|cmd_mux|src_payload~2, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~21 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~21, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[8] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[8], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~19 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~19, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~20 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~20, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[7] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[7], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~17 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~17, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~18 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~18, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[6] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[6], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~15 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~15, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~16 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~16, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[5] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[5], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[1]~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[1] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|wdata[1], finalproject, 1
instance = comp, \jtag_uart_0|av_readdata[2]~3 , jtag_uart_0|av_readdata[2]~3, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[2]~21 , mm_interconnect_0|rsp_mux_001|src_data[2]~21, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[2]~20 , mm_interconnect_0|rsp_mux_001|src_data[2]~20, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[2]~22 , mm_interconnect_0|rsp_mux_001|src_data[2]~22, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[2], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[2], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[2]~61 , mm_interconnect_0|rsp_mux_001|src_data[2]~61, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[2]~23 , mm_interconnect_0|rsp_mux_001|src_data[2]~23, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[2]~24 , mm_interconnect_0|rsp_mux_001|src_data[2]~24, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[2]~25 , mm_interconnect_0|rsp_mux_001|src_data[2]~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[2]~9 , nios2_gen2_0|cpu|F_iw[2]~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[2] , nios2_gen2_0|cpu|D_iw[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~5 , nios2_gen2_0|cpu|Equal0~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11 , nios2_gen2_0|cpu|D_ctrl_alu_force_xor~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10 , nios2_gen2_0|cpu|D_ctrl_alu_force_xor~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13 , nios2_gen2_0|cpu|D_ctrl_alu_force_xor~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12 , nios2_gen2_0|cpu|D_ctrl_alu_force_xor~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_logic_op_raw[1]~0 , nios2_gen2_0|cpu|D_logic_op_raw[1]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_logic_op[1]~0 , nios2_gen2_0|cpu|D_logic_op[1]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_logic_op[1] , nios2_gen2_0|cpu|R_logic_op[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[3]~25 , nios2_gen2_0|cpu|E_logic_result[3]~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[3]~25 , nios2_gen2_0|cpu|W_alu_result[3]~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[3] , nios2_gen2_0|cpu|W_alu_result[3], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_015|src_data[39] , mm_interconnect_0|cmd_mux_015|src_data[39], finalproject, 1
instance = comp, \spi_0|data_to_cpu[4]~2 , spi_0|data_to_cpu[4]~2, finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[4] , spi_0|spi_slave_select_holding_reg[4], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[4] , spi_0|spi_slave_select_reg[4], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[4]~11 , spi_0|p1_data_to_cpu[4]~11, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[4]~12 , spi_0|p1_data_to_cpu[4]~12, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[4]~13 , spi_0|p1_data_to_cpu[4]~13, finalproject, 1
instance = comp, \spi_0|data_to_cpu[4] , spi_0|data_to_cpu[4], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[4]~17 , nios2_gen2_0|cpu|F_iw[4]~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[4]~19 , nios2_gen2_0|cpu|F_iw[4]~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[4]~21 , nios2_gen2_0|cpu|F_iw[4]~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[4]~20 , nios2_gen2_0|cpu|F_iw[4]~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[4]~18 , nios2_gen2_0|cpu|F_iw[4]~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[4]~22 , nios2_gen2_0|cpu|F_iw[4]~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[19]~23 , nios2_gen2_0|cpu|F_iw[19]~23, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~7 , mm_interconnect_0|rsp_mux_001|src_payload~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[4]~24 , nios2_gen2_0|cpu|F_iw[4]~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[4] , nios2_gen2_0|cpu|D_iw[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~19 , nios2_gen2_0|cpu|Equal0~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_br_uncond , nios2_gen2_0|cpu|R_ctrl_br_uncond, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[16]~11 , nios2_gen2_0|cpu|E_src2[16]~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[16] , nios2_gen2_0|cpu|E_src2[16], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[16]~12 , nios2_gen2_0|cpu|E_logic_result[16]~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[19]~9 , nios2_gen2_0|cpu|E_logic_result[19]~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal127~2 , nios2_gen2_0|cpu|Equal127~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal127~1 , nios2_gen2_0|cpu|Equal127~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal127~0 , nios2_gen2_0|cpu|Equal127~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[13]~22 , nios2_gen2_0|cpu|E_logic_result[13]~22, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal127~3 , nios2_gen2_0|cpu|Equal127~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal127~4 , nios2_gen2_0|cpu|Equal127~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_logic_op_raw[0]~1 , nios2_gen2_0|cpu|D_logic_op_raw[0]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_compare_op[0] , nios2_gen2_0|cpu|R_compare_op[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[4]~0 , nios2_gen2_0|cpu|E_logic_result[4]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[6]~21 , nios2_gen2_0|cpu|E_logic_result[6]~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal127~6 , nios2_gen2_0|cpu|Equal127~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[10]~17 , nios2_gen2_0|cpu|E_logic_result[10]~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal127~5 , nios2_gen2_0|cpu|Equal127~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal127~8 , nios2_gen2_0|cpu|Equal127~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[2]~24 , nios2_gen2_0|cpu|E_logic_result[2]~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal127~7 , nios2_gen2_0|cpu|Equal127~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal127~9 , nios2_gen2_0|cpu|Equal127~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_compare_op[1] , nios2_gen2_0|cpu|R_compare_op[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_cmp_result~0 , nios2_gen2_0|cpu|E_cmp_result~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~98 , nios2_gen2_0|cpu|Add1~98, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_cmp_result~1 , nios2_gen2_0|cpu|E_cmp_result~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_cmp_result , nios2_gen2_0|cpu|W_cmp_result, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0 , nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2 , nios2_gen2_0|cpu|D_ctrl_uncond_cti_non_br~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br , nios2_gen2_0|cpu|R_ctrl_uncond_cti_non_br, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_sel_nxt~0 , nios2_gen2_0|cpu|F_pc_sel_nxt~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_sel_nxt.10~0 , nios2_gen2_0|cpu|F_pc_sel_nxt.10~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~6 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~7 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[25]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[25] , nios2_gen2_0|cpu|F_pc[25], finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal15~0 , mm_interconnect_0|router_001|Equal15~0, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal1~0 , mm_interconnect_0|router_001|Equal1~0, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal1~5 , mm_interconnect_0|router_001|Equal1~5, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal1~2 , mm_interconnect_0|router_001|Equal1~2, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal1~3 , mm_interconnect_0|router_001|Equal1~3, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal0~0 , mm_interconnect_0|router_001|Equal0~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src5_valid~0 , mm_interconnect_0|cmd_demux_001|src5_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_005|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|saved_grant[1] , mm_interconnect_0|cmd_mux_005|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1 , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0 , mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0] , mm_interconnect_0|onchip_memory2_0_s1_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_005|src1_valid~0 , mm_interconnect_0|rsp_demux_005|src1_valid~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[26]~35 , nios2_gen2_0|cpu|F_iw[26]~35, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[26]~34 , nios2_gen2_0|cpu|F_iw[26]~34, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[26]~36 , nios2_gen2_0|cpu|F_iw[26]~36, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[26] , nios2_gen2_0|cpu|D_iw[26], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_dst_regnum[4]~2 , nios2_gen2_0|cpu|D_dst_regnum[4]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_dst_regnum[4]~3 , nios2_gen2_0|cpu|D_dst_regnum[4]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_dst_regnum[4] , nios2_gen2_0|cpu|R_dst_regnum[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[10]~17 , nios2_gen2_0|cpu|E_src1[10]~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[10] , nios2_gen2_0|cpu|E_src1[10], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[10]~17 , nios2_gen2_0|cpu|W_alu_result[10]~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[10] , nios2_gen2_0|cpu|W_alu_result[10], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_data[46] , mm_interconnect_0|cmd_mux_003|src_data[46], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[8] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|address[8], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~4 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~5 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~9 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[25] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[25], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[25], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[25], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[25]~32 , nios2_gen2_0|cpu|F_iw[25]~32, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[25]~33 , nios2_gen2_0|cpu|F_iw[25]~33, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[25] , nios2_gen2_0|cpu|D_iw[25], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_dst_regnum[3]~6 , nios2_gen2_0|cpu|D_dst_regnum[3]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_dst_regnum[3] , nios2_gen2_0|cpu|R_dst_regnum[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[23]~4 , nios2_gen2_0|cpu|E_src2[23]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[23] , nios2_gen2_0|cpu|E_src2[23], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~21 , nios2_gen2_0|cpu|Add1~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~11 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[21]~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[21] , nios2_gen2_0|cpu|F_pc[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[22]~44 , nios2_gen2_0|cpu|F_pc_plus_one[22]~44, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~10 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[22]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[22] , nios2_gen2_0|cpu|F_pc[22], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[23]~46 , nios2_gen2_0|cpu|F_pc_plus_one[23]~46, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~9 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[23]~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[23] , nios2_gen2_0|cpu|F_pc[23], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~8 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[24] , nios2_gen2_0|cpu|F_pc[24], finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal1~6 , mm_interconnect_0|router_001|Equal1~6, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src3_valid~2 , mm_interconnect_0|cmd_demux_001|src3_valid~2, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|WideOr1 , mm_interconnect_0|cmd_mux_003|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0 , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent|rf_source_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0 , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|read~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|read~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|read , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|read, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|waitrequest , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|waitrequest, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|write~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|write~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|write~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|write~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|write , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|write, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_payload~0 , mm_interconnect_0|cmd_mux_003|src_payload~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|debugaccess , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|debugaccess, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0 , nios2_gen2_0|cpu|wait_for_one_post_bret_inst~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|wait_for_one_post_bret_inst , nios2_gen2_0|cpu|wait_for_one_post_bret_inst, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|hbreak_req~0 , nios2_gen2_0|cpu|hbreak_req~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[22]~0 , nios2_gen2_0|cpu|D_iw[22]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_wrctl_bstatus~0 , nios2_gen2_0|cpu|E_wrctl_bstatus~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0 , nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1 , nios2_gen2_0|cpu|W_bstatus_reg_inst_nxt~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_bstatus_reg , nios2_gen2_0|cpu|W_bstatus_reg, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal132~0 , nios2_gen2_0|cpu|Equal132~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0 , nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1 , nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_op_eret , nios2_gen2_0|cpu|D_op_eret, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal133~0 , nios2_gen2_0|cpu|Equal133~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0 , nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1 , nios2_gen2_0|cpu|W_estatus_reg_inst_nxt~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_estatus_reg , nios2_gen2_0|cpu|W_estatus_reg, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2 , nios2_gen2_0|cpu|W_status_reg_pie_inst_nxt~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_status_reg_pie , nios2_gen2_0|cpu|W_status_reg_pie, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[22]~1 , nios2_gen2_0|cpu|D_iw[22]~1, finalproject, 1
instance = comp, \sdram_pll|sd1|pll7 , sdram_pll|sd1|pll7, finalproject, 1
instance = comp, \sdram_pll|sd1|pll_lock_sync~feeder , sdram_pll|sd1|pll_lock_sync~feeder, finalproject, 1
instance = comp, \sdram_pll|sd1|pll_lock_sync , sdram_pll|sd1|pll_lock_sync, finalproject, 1
instance = comp, \sdram_pll|sd1|locked , sdram_pll|sd1|locked, finalproject, 1
instance = comp, \sdram_pll|stdsync2|dffpipe3|dffe4a[0] , sdram_pll|stdsync2|dffpipe3|dffe4a[0], finalproject, 1
instance = comp, \sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder , sdram_pll|stdsync2|dffpipe3|dffe5a[0]~feeder, finalproject, 1
instance = comp, \sdram_pll|stdsync2|dffpipe3|dffe5a[0] , sdram_pll|stdsync2|dffpipe3|dffe5a[0], finalproject, 1
instance = comp, \sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder , sdram_pll|stdsync2|dffpipe3|dffe6a[0]~feeder, finalproject, 1
instance = comp, \sdram_pll|stdsync2|dffpipe3|dffe6a[0] , sdram_pll|stdsync2|dffpipe3|dffe6a[0], finalproject, 1
instance = comp, \sdram_pll|readdata[0]~1 , sdram_pll|readdata[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0] , mm_interconnect_0|sdram_pll_pll_slave_translator|av_readdata_pre[0], finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[0]~0 , spi_0|spi_slave_select_holding_reg[0]~0, finalproject, 1
instance = comp, \spi_0|spi_slave_select_holding_reg[0] , spi_0|spi_slave_select_holding_reg[0], finalproject, 1
instance = comp, \spi_0|spi_slave_select_reg[0] , spi_0|spi_slave_select_reg[0], finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[0]~2 , spi_0|p1_data_to_cpu[0]~2, finalproject, 1
instance = comp, \spi_0|p1_data_to_cpu[0]~3 , spi_0|p1_data_to_cpu[0]~3, finalproject, 1
instance = comp, \spi_0|data_to_cpu[0] , spi_0|data_to_cpu[0], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0] , mm_interconnect_0|spi_0_spi_control_port_translator|av_readdata_pre[0], finalproject, 1
instance = comp, \led|data_out[0] , led|data_out[0], finalproject, 1
instance = comp, \led|readdata[0] , led|readdata[0], finalproject, 1
instance = comp, \mm_interconnect_0|led_s1_translator|av_readdata_pre[0] , mm_interconnect_0|led_s1_translator|av_readdata_pre[0], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~15 , mm_interconnect_0|rsp_mux_001|src_data[0]~15, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~16 , mm_interconnect_0|rsp_mux_001|src_data[0]~16, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[0]~3 , i2c_0|u_csr|readdata_nxt[0]~3, finalproject, 1
instance = comp, \i2c_0|u_csr|status_rden , i2c_0|u_csr|status_rden, finalproject, 1
instance = comp, \i2c_0|u_csr|status_rden_dly , i2c_0|u_csr|status_rden_dly, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[0]~4 , i2c_0|u_csr|readdata_nxt[0]~4, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[0]~0 , i2c_0|u_csr|readdata_nxt[0]~0, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[0]~1 , i2c_0|u_csr|readdata_nxt[0]~1, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[0]~0 , i2c_0|u_csr|sda_hold[0]~0, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[0] , i2c_0|u_csr|sda_hold[0], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[0]~2 , i2c_0|u_csr|readdata_nxt[0]~2, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[0]~5 , i2c_0|u_csr|readdata_nxt[0]~5, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[0] , i2c_0|u_csr|readdata_dly2[0], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~10 , mm_interconnect_0|rsp_mux_001|src_data[0]~10, finalproject, 1
instance = comp, \timer_0|read_mux_out[0]~2 , timer_0|read_mux_out[0]~2, finalproject, 1
instance = comp, \timer_0|counter_snapshot[0]~0 , timer_0|counter_snapshot[0]~0, finalproject, 1
instance = comp, \timer_0|counter_snapshot[0] , timer_0|counter_snapshot[0], finalproject, 1
instance = comp, \timer_0|counter_snapshot[16] , timer_0|counter_snapshot[16], finalproject, 1
instance = comp, \timer_0|read_mux_out[0]~3 , timer_0|read_mux_out[0]~3, finalproject, 1
instance = comp, \timer_0|counter_snapshot[32] , timer_0|counter_snapshot[32], finalproject, 1
instance = comp, \timer_0|counter_snapshot[48] , timer_0|counter_snapshot[48], finalproject, 1
instance = comp, \timer_0|read_mux_out[0]~4 , timer_0|read_mux_out[0]~4, finalproject, 1
instance = comp, \timer_0|read_mux_out[0]~1 , timer_0|read_mux_out[0]~1, finalproject, 1
instance = comp, \timer_0|read_mux_out[0]~5 , timer_0|read_mux_out[0]~5, finalproject, 1
instance = comp, \timer_0|read_mux_out[0]~0 , timer_0|read_mux_out[0]~0, finalproject, 1
instance = comp, \timer_0|read_mux_out[0] , timer_0|read_mux_out[0], finalproject, 1
instance = comp, \timer_0|readdata[0] , timer_0|readdata[0], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0] , mm_interconnect_0|timer_0_s1_translator|av_readdata_pre[0], finalproject, 1
instance = comp, \hex_digits_pio|data_out[0]~feeder , hex_digits_pio|data_out[0]~feeder, finalproject, 1
instance = comp, \hex_digits_pio|data_out[0] , hex_digits_pio|data_out[0], finalproject, 1
instance = comp, \hex_digits_pio|readdata[0] , hex_digits_pio|readdata[0], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[0] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[0], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~13 , mm_interconnect_0|rsp_mux_001|src_data[0]~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[0]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|readdata[0], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0], finalproject, 1
instance = comp, \jtag_uart_0|av_readdata[0]~1 , jtag_uart_0|av_readdata[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~11 , mm_interconnect_0|rsp_mux_001|src_data[0]~11, finalproject, 1
instance = comp, \keycode|data_out[0]~feeder , keycode|data_out[0]~feeder, finalproject, 1
instance = comp, \keycode|data_out[0] , keycode|data_out[0], finalproject, 1
instance = comp, \keycode|readdata[0] , keycode|readdata[0], finalproject, 1
instance = comp, \mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0] , mm_interconnect_0|keycode_s1_translator|av_readdata_pre[0], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~12 , mm_interconnect_0|rsp_mux_001|src_data[0]~12, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~14 , mm_interconnect_0|rsp_mux_001|src_data[0]~14, finalproject, 1
instance = comp, \usb_irq|read_mux_out~2 , usb_irq|read_mux_out~2, finalproject, 1
instance = comp, \usb_irq_export~input , usb_irq_export~input, finalproject, 1
instance = comp, \usb_irq|read_mux_out~3 , usb_irq|read_mux_out~3, finalproject, 1
instance = comp, \usb_irq|readdata[0] , usb_irq|readdata[0], finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0] , mm_interconnect_0|usb_irq_s1_translator|av_readdata_pre[0], finalproject, 1
instance = comp, \usb_gpx_export~input , usb_gpx_export~input, finalproject, 1
instance = comp, \usb_gpx|read_mux_out~0 , usb_gpx|read_mux_out~0, finalproject, 1
instance = comp, \usb_gpx|read_mux_out~1 , usb_gpx|read_mux_out~1, finalproject, 1
instance = comp, \usb_gpx|readdata[0] , usb_gpx|readdata[0], finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_translator|av_readdata_pre[0] , mm_interconnect_0|usb_gpx_s1_translator|av_readdata_pre[0], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~17 , mm_interconnect_0|rsp_mux_001|src_data[0]~17, finalproject, 1
instance = comp, \key_external_connection_export[0]~input , key_external_connection_export[0]~input, finalproject, 1
instance = comp, \key|read_mux_out[0] , key|read_mux_out[0], finalproject, 1
instance = comp, \key|readdata[0] , key|readdata[0], finalproject, 1
instance = comp, \mm_interconnect_0|key_s1_translator|av_readdata_pre[0] , mm_interconnect_0|key_s1_translator|av_readdata_pre[0], finalproject, 1
instance = comp, \usb_rst|Equal0~0 , usb_rst|Equal0~0, finalproject, 1
instance = comp, \usb_rst|always0~1 , usb_rst|always0~1, finalproject, 1
instance = comp, \usb_rst|data_out~0 , usb_rst|data_out~0, finalproject, 1
instance = comp, \usb_rst|data_out , usb_rst|data_out, finalproject, 1
instance = comp, \usb_rst|readdata[0] , usb_rst|readdata[0], finalproject, 1
instance = comp, \mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0] , mm_interconnect_0|usb_rst_s1_translator|av_readdata_pre[0], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~18 , mm_interconnect_0|rsp_mux_001|src_data[0]~18, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[0]~19 , mm_interconnect_0|rsp_mux_001|src_data[0]~19, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[0]~0 , nios2_gen2_0|cpu|F_iw[0]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[0] , nios2_gen2_0|cpu|D_iw[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_b_is_dst~0 , nios2_gen2_0|cpu|D_ctrl_b_is_dst~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_b_is_dst~1 , nios2_gen2_0|cpu|D_ctrl_b_is_dst~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_b_is_dst~2 , nios2_gen2_0|cpu|D_ctrl_b_is_dst~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_dst_regnum[2]~5 , nios2_gen2_0|cpu|D_dst_regnum[2]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_dst_regnum[2] , nios2_gen2_0|cpu|R_dst_regnum[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_lo[13]~9 , nios2_gen2_0|cpu|R_src2_lo[13]~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[13] , nios2_gen2_0|cpu|E_src2[13], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~31 , nios2_gen2_0|cpu|Add1~31, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[13]~14 , nios2_gen2_0|cpu|W_alu_result[13]~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[13] , nios2_gen2_0|cpu|W_alu_result[13], finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal11~0 , mm_interconnect_0|router|Equal11~0, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal14~0 , mm_interconnect_0|router|Equal14~0, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal14~1 , mm_interconnect_0|router|Equal14~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_valid~0 , mm_interconnect_0|cmd_mux|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|update_grant~0 , mm_interconnect_0|cmd_mux|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|packet_in_progress~0 , mm_interconnect_0|cmd_mux|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|packet_in_progress , mm_interconnect_0|cmd_mux|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|update_grant~1 , mm_interconnect_0|cmd_mux|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|grant[0]~0 , mm_interconnect_0|cmd_mux|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|saved_grant[0] , mm_interconnect_0|cmd_mux|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|src_payload~1 , mm_interconnect_0|cmd_mux|src_payload~1, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~7 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~7, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[9] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[9], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~1 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~1, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~2 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~2, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rvalid , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rvalid, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~13 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~13, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~14 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~14, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[4] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[4], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~11 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~11, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~12 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~12, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[3] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[3], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~8 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~8, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~9 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~9, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[2] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[2], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~5 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~5, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~6 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~6, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[1] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[1], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~3 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift~3, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[0] , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|td_shift[0], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read~0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read~0, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read1~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read1~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read1 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read1, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read2 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read2, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read_req~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read_req~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read_req , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|read_req, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rvalid0~1 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rvalid0~1, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rvalid0~2 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rvalid0~2, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rvalid0 , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|rvalid0, finalproject, 1
instance = comp, \jtag_uart_0|r_val~0 , jtag_uart_0|r_val~0, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full, finalproject, 1
instance = comp, \jtag_uart_0|fifo_wr~0 , jtag_uart_0|fifo_wr~0, finalproject, 1
instance = comp, \jtag_uart_0|fifo_wr , jtag_uart_0|fifo_wr, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5, finalproject, 1
instance = comp, \jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] , jtag_uart_0|the_finalproject_jtag_uart_0_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5], finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[21]~70 , nios2_gen2_0|cpu|F_iw[21]~70, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[21], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[21]~71 , nios2_gen2_0|cpu|F_iw[21]~71, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[21]~72 , nios2_gen2_0|cpu|F_iw[21]~72, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[21] , nios2_gen2_0|cpu|D_iw[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[19]~8 , nios2_gen2_0|cpu|E_src2[19]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[19] , nios2_gen2_0|cpu|E_src2[19], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~25 , nios2_gen2_0|cpu|Add1~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[19]~8 , nios2_gen2_0|cpu|W_alu_result[19]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[19] , nios2_gen2_0|cpu|W_alu_result[19], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[55]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[55] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[55], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[55]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[55] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[55], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[55], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[55], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[55] , mm_interconnect_0|cmd_mux_006|src_data[55], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5]~0 , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5]~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[19], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~12 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[37]~12, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|always2~0 , sdram|the_finalproject_sdram_input_efifo_module|always2~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[66]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[66] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[66], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[66] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[66], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|m0_write~0 , mm_interconnect_0|sdram_s1_agent|m0_write~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|m0_write~1 , mm_interconnect_0|sdram_s1_agent|m0_write~1, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|always2~1 , sdram|the_finalproject_sdram_input_efifo_module|always2~1, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|wr_address~0 , sdram|the_finalproject_sdram_input_efifo_module|wr_address~0, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|wr_address , sdram|the_finalproject_sdram_input_efifo_module|wr_address, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[43]~0 , sdram|the_finalproject_sdram_input_efifo_module|entry_1[43]~0, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[36] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[36], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_address~0 , sdram|the_finalproject_sdram_input_efifo_module|rd_address~0, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_address , sdram|the_finalproject_sdram_input_efifo_module|rd_address, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[43]~0 , sdram|the_finalproject_sdram_input_efifo_module|entry_0[43]~0, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[36] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[36], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[36]~11 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[36]~11, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[56]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[56] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[56], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[56]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[56] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[56], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[56], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[56], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[56] , mm_interconnect_0|cmd_mux_006|src_data[56], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[20], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~11 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[38]~11, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[37]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[37]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[37] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[37], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[37] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[37], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[37]~10 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[37]~10, finalproject, 1
instance = comp, \sdram|init_done~0 , sdram|init_done~0, finalproject, 1
instance = comp, \sdram|init_done , sdram|init_done, finalproject, 1
instance = comp, \sdram|Selector25~4 , sdram|Selector25~4, finalproject, 1
instance = comp, \sdram|Selector25~5 , sdram|Selector25~5, finalproject, 1
instance = comp, \sdram|m_state.000000010 , sdram|m_state.000000010, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[43] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[43], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[43]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_0[43]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[43] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[43], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[43]~1 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[43]~1, finalproject, 1
instance = comp, \sdram|active_rnw~feeder , sdram|active_rnw~feeder, finalproject, 1
instance = comp, \sdram|active_rnw , sdram|active_rnw, finalproject, 1
instance = comp, \sdram|active_cs_n~0 , sdram|active_cs_n~0, finalproject, 1
instance = comp, \sdram|active_cs_n~1 , sdram|active_cs_n~1, finalproject, 1
instance = comp, \sdram|active_cs_n , sdram|active_cs_n, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[61], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[61], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[61]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[61] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[61], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[61]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[61] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[61], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[61] , mm_interconnect_0|cmd_mux_006|src_data[61], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[25], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~3 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[43]~3, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[42] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[42], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[42] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[42], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[42]~2 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[42]~2, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[48]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[48]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[48] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[48], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[48]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[48] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[48], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[48], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[48], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[48] , mm_interconnect_0|cmd_mux_006|src_data[48], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[12], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~4 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[30]~4, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[29] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[29], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[29]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[29]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[29] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[29], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[29]~3 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[29]~3, finalproject, 1
instance = comp, \sdram|active_addr[24] , sdram|active_addr[24], finalproject, 1
instance = comp, \sdram|active_addr[11] , sdram|active_addr[11], finalproject, 1
instance = comp, \sdram|pending~1 , sdram|pending~1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[49]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[49] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[49], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[49]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[49] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[49], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[49], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[49], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[49] , mm_interconnect_0|cmd_mux_006|src_data[49], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[13], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~6 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[31]~6, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[30] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[30], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[30]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[30]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[30] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[30], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[30]~5 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[30]~5, finalproject, 1
instance = comp, \sdram|active_addr[12] , sdram|active_addr[12], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[50], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[50], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[50] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[50], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[50]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[50] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[50], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[50] , mm_interconnect_0|cmd_mux_006|src_data[50], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[14], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~5 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[32]~5, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[31] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[31], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[31] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[31], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[31]~4 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[31]~4, finalproject, 1
instance = comp, \sdram|active_addr[13] , sdram|active_addr[13], finalproject, 1
instance = comp, \sdram|pending~2 , sdram|pending~2, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[52] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[52], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[52]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[52] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[52], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[52], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[52], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[52] , mm_interconnect_0|cmd_mux_006|src_data[52], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[16], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~7 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[34]~7, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[33] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[33], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[33] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[33], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[33]~6 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[33]~6, finalproject, 1
instance = comp, \sdram|active_addr[15] , sdram|active_addr[15], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[51]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[51] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[51], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[51]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[51] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[51], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[51], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[51], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[51] , mm_interconnect_0|cmd_mux_006|src_data[51], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[15], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~8 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[33]~8, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[32] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[32], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[32] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[32], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[32]~7 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[32]~7, finalproject, 1
instance = comp, \sdram|active_addr[14] , sdram|active_addr[14], finalproject, 1
instance = comp, \sdram|pending~3 , sdram|pending~3, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[47]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[47]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[47] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[47], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[47]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[47] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[47], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[47], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[47], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[47] , mm_interconnect_0|cmd_mux_006|src_data[47], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[11], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~2 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[29]~2, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[28] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[28], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[28] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[28], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[28]~0 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[28]~0, finalproject, 1
instance = comp, \sdram|active_addr[10] , sdram|active_addr[10], finalproject, 1
instance = comp, \sdram|pending~0 , sdram|pending~0, finalproject, 1
instance = comp, \sdram|pending~4 , sdram|pending~4, finalproject, 1
instance = comp, \sdram|m_next~19 , sdram|m_next~19, finalproject, 1
instance = comp, \sdram|Selector34~2 , sdram|Selector34~2, finalproject, 1
instance = comp, \sdram|Selector35~0 , sdram|Selector35~0, finalproject, 1
instance = comp, \sdram|Selector34~3 , sdram|Selector34~3, finalproject, 1
instance = comp, \sdram|m_next.000001000 , sdram|m_next.000001000, finalproject, 1
instance = comp, \sdram|Selector26~0 , sdram|Selector26~0, finalproject, 1
instance = comp, \sdram|WideOr8~0 , sdram|WideOr8~0, finalproject, 1
instance = comp, \sdram|Selector26~1 , sdram|Selector26~1, finalproject, 1
instance = comp, \sdram|Selector26~2 , sdram|Selector26~2, finalproject, 1
instance = comp, \sdram|m_state.000000100 , sdram|m_state.000000100, finalproject, 1
instance = comp, \sdram|Selector24~0 , sdram|Selector24~0, finalproject, 1
instance = comp, \sdram|Selector27~0 , sdram|Selector27~0, finalproject, 1
instance = comp, \sdram|pending~10 , sdram|pending~10, finalproject, 1
instance = comp, \sdram|Selector27~1 , sdram|Selector27~1, finalproject, 1
instance = comp, \sdram|Selector27~2 , sdram|Selector27~2, finalproject, 1
instance = comp, \sdram|Selector27~5 , sdram|Selector27~5, finalproject, 1
instance = comp, \sdram|Selector27~4 , sdram|Selector27~4, finalproject, 1
instance = comp, \sdram|Selector27~3 , sdram|Selector27~3, finalproject, 1
instance = comp, \sdram|Selector27~6 , sdram|Selector27~6, finalproject, 1
instance = comp, \sdram|m_state.000001000 , sdram|m_state.000001000, finalproject, 1
instance = comp, \sdram|Selector34~7 , sdram|Selector34~7, finalproject, 1
instance = comp, \sdram|Selector34~5 , sdram|Selector34~5, finalproject, 1
instance = comp, \sdram|Selector34~4 , sdram|Selector34~4, finalproject, 1
instance = comp, \sdram|Selector34~6 , sdram|Selector34~6, finalproject, 1
instance = comp, \sdram|m_next.000010000 , sdram|m_next.000010000, finalproject, 1
instance = comp, \sdram|Selector28~0 , sdram|Selector28~0, finalproject, 1
instance = comp, \sdram|m_state.000010000 , sdram|m_state.000010000, finalproject, 1
instance = comp, \sdram|WideOr9~0 , sdram|WideOr9~0, finalproject, 1
instance = comp, \sdram|Selector32~1 , sdram|Selector32~1, finalproject, 1
instance = comp, \sdram|m_state.100000000 , sdram|m_state.100000000, finalproject, 1
instance = comp, \sdram|Selector32~0 , sdram|Selector32~0, finalproject, 1
instance = comp, \sdram|Selector29~0 , sdram|Selector29~0, finalproject, 1
instance = comp, \sdram|m_state.000100000 , sdram|m_state.000100000, finalproject, 1
instance = comp, \sdram|Selector30~0 , sdram|Selector30~0, finalproject, 1
instance = comp, \sdram|Selector30~1 , sdram|Selector30~1, finalproject, 1
instance = comp, \sdram|m_state.001000000 , sdram|m_state.001000000, finalproject, 1
instance = comp, \sdram|Selector38~3 , sdram|Selector38~3, finalproject, 1
instance = comp, \sdram|Selector39~3 , sdram|Selector39~3, finalproject, 1
instance = comp, \sdram|Selector39~4 , sdram|Selector39~4, finalproject, 1
instance = comp, \sdram|m_next~20 , sdram|m_next~20, finalproject, 1
instance = comp, \sdram|Selector39~1 , sdram|Selector39~1, finalproject, 1
instance = comp, \sdram|Selector38~0 , sdram|Selector38~0, finalproject, 1
instance = comp, \sdram|Selector39~0 , sdram|Selector39~0, finalproject, 1
instance = comp, \sdram|Selector39~2 , sdram|Selector39~2, finalproject, 1
instance = comp, \sdram|Selector39~5 , sdram|Selector39~5, finalproject, 1
instance = comp, \sdram|m_count[0] , sdram|m_count[0], finalproject, 1
instance = comp, \sdram|Selector38~1 , sdram|Selector38~1, finalproject, 1
instance = comp, \sdram|Selector38~2 , sdram|Selector38~2, finalproject, 1
instance = comp, \sdram|Selector38~4 , sdram|Selector38~4, finalproject, 1
instance = comp, \sdram|m_count[1] , sdram|m_count[1], finalproject, 1
instance = comp, \sdram|Selector33~0 , sdram|Selector33~0, finalproject, 1
instance = comp, \sdram|Selector36~0 , sdram|Selector36~0, finalproject, 1
instance = comp, \sdram|Selector36~1 , sdram|Selector36~1, finalproject, 1
instance = comp, \sdram|m_next.010000000 , sdram|m_next.010000000, finalproject, 1
instance = comp, \sdram|Selector31~0 , sdram|Selector31~0, finalproject, 1
instance = comp, \sdram|m_state.010000000 , sdram|m_state.010000000, finalproject, 1
instance = comp, \sdram|Selector23~0 , sdram|Selector23~0, finalproject, 1
instance = comp, \sdram|ack_refresh_request , sdram|ack_refresh_request, finalproject, 1
instance = comp, \sdram|refresh_request~0 , sdram|refresh_request~0, finalproject, 1
instance = comp, \sdram|refresh_request , sdram|refresh_request, finalproject, 1
instance = comp, \sdram|active_rnw~4 , sdram|active_rnw~4, finalproject, 1
instance = comp, \sdram|active_rnw~7 , sdram|active_rnw~7, finalproject, 1
instance = comp, \sdram|active_rnw~5 , sdram|active_rnw~5, finalproject, 1
instance = comp, \sdram|active_rnw~2 , sdram|active_rnw~2, finalproject, 1
instance = comp, \sdram|active_rnw~3 , sdram|active_rnw~3, finalproject, 1
instance = comp, \sdram|active_rnw~6 , sdram|active_rnw~6, finalproject, 1
instance = comp, \sdram|active_addr[19] , sdram|active_addr[19], finalproject, 1
instance = comp, \sdram|active_addr[18] , sdram|active_addr[18], finalproject, 1
instance = comp, \sdram|pending~6 , sdram|pending~6, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[59], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[59], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[59]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[59] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[59], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[59]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[59] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[59], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[59] , mm_interconnect_0|cmd_mux_006|src_data[59], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[23], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~16 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[41]~16, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[40] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[40], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[40] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[40], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[40]~15 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[40]~15, finalproject, 1
instance = comp, \sdram|active_addr[22] , sdram|active_addr[22], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[60], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[60], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[60]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[60] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[60], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[60]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[60] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[60], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[60] , mm_interconnect_0|cmd_mux_006|src_data[60], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[24], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~15 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[42]~15, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[41]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[41]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[41] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[41], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[41] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[41], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[41]~14 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[41]~14, finalproject, 1
instance = comp, \sdram|active_addr[23] , sdram|active_addr[23], finalproject, 1
instance = comp, \sdram|pending~8 , sdram|pending~8, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[54], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[54], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[54]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[54] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[54], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[54]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[54] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[54], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[54] , mm_interconnect_0|cmd_mux_006|src_data[54], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[18], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~9 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[36]~9, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[35] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[35], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[35]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[35]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[35] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[35], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[35]~8 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[35]~8, finalproject, 1
instance = comp, \sdram|active_addr[17] , sdram|active_addr[17], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[53] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[53], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[53]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[53] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[53], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[53], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[53], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[53] , mm_interconnect_0|cmd_mux_006|src_data[53], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[17], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~10 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[35]~10, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[34] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[34], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[34]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[34]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[34] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[34], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[34]~9 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[34]~9, finalproject, 1
instance = comp, \sdram|active_addr[16] , sdram|active_addr[16], finalproject, 1
instance = comp, \sdram|pending~5 , sdram|pending~5, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[58]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[58] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[58], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[58]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[58] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[58], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[58], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[58], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[58] , mm_interconnect_0|cmd_mux_006|src_data[58], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[22], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~13 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[40]~13, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[39] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[39], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[39] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[39], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[39]~12 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[39]~12, finalproject, 1
instance = comp, \sdram|active_addr[21] , sdram|active_addr[21], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[57], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[57], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[57]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[57]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[57] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[57], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[57]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[57] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[57], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[57] , mm_interconnect_0|cmd_mux_006|src_data[57], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[21], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~14 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[39]~14, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[38]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[38]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[38] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[38], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[38] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[38], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[38]~13 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[38]~13, finalproject, 1
instance = comp, \sdram|active_addr[20] , sdram|active_addr[20], finalproject, 1
instance = comp, \sdram|pending~7 , sdram|pending~7, finalproject, 1
instance = comp, \sdram|pending~9 , sdram|pending~9, finalproject, 1
instance = comp, \sdram|Selector41~0 , sdram|Selector41~0, finalproject, 1
instance = comp, \sdram|f_select , sdram|f_select, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entries[1]~2 , sdram|the_finalproject_sdram_input_efifo_module|entries[1]~2, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entries[1] , sdram|the_finalproject_sdram_input_efifo_module|entries[1], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|Equal1~0 , sdram|the_finalproject_sdram_input_efifo_module|Equal1~0, finalproject, 1
instance = comp, \sdram|Selector41~1 , sdram|Selector41~1, finalproject, 1
instance = comp, \sdram|Selector41~2 , sdram|Selector41~2, finalproject, 1
instance = comp, \sdram|f_pop , sdram|f_pop, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entries[0]~3 , sdram|the_finalproject_sdram_input_efifo_module|entries[0]~3, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entries[0] , sdram|the_finalproject_sdram_input_efifo_module|entries[0], finalproject, 1
instance = comp, \sdram|Selector24~1 , sdram|Selector24~1, finalproject, 1
instance = comp, \sdram|Selector33~1 , sdram|Selector33~1, finalproject, 1
instance = comp, \sdram|Selector33~2 , sdram|Selector33~2, finalproject, 1
instance = comp, \sdram|Selector33~3 , sdram|Selector33~3, finalproject, 1
instance = comp, \sdram|m_next.000000001 , sdram|m_next.000000001, finalproject, 1
instance = comp, \sdram|Selector24~2 , sdram|Selector24~2, finalproject, 1
instance = comp, \sdram|m_state.000000001 , sdram|m_state.000000001, finalproject, 1
instance = comp, \sdram|Selector22~0 , sdram|Selector22~0, finalproject, 1
instance = comp, \sdram|always5~0 , sdram|always5~0, finalproject, 1
instance = comp, \sdram|Selector22~1 , sdram|Selector22~1, finalproject, 1
instance = comp, \sdram|m_cmd[0]~_Duplicate_1 , sdram|m_cmd[0]~_Duplicate_1, finalproject, 1
instance = comp, \sdram|Selector1~0 , sdram|Selector1~0, finalproject, 1
instance = comp, \sdram|i_cmd[2] , sdram|i_cmd[2], finalproject, 1
instance = comp, \sdram|Selector20~0 , sdram|Selector20~0, finalproject, 1
instance = comp, \sdram|m_cmd[2]~_Duplicate_1 , sdram|m_cmd[2]~_Duplicate_1, finalproject, 1
instance = comp, \sdram|Selector2~0 , sdram|Selector2~0, finalproject, 1
instance = comp, \sdram|i_cmd[1] , sdram|i_cmd[1], finalproject, 1
instance = comp, \sdram|Selector21~0 , sdram|Selector21~0, finalproject, 1
instance = comp, \sdram|Selector21~1 , sdram|Selector21~1, finalproject, 1
instance = comp, \sdram|m_cmd[1]~_Duplicate_1 , sdram|m_cmd[1]~_Duplicate_1, finalproject, 1
instance = comp, \sdram|Equal4~0 , sdram|Equal4~0, finalproject, 1
instance = comp, \sdram|rd_valid[0] , sdram|rd_valid[0], finalproject, 1
instance = comp, \sdram|rd_valid[1]~feeder , sdram|rd_valid[1]~feeder, finalproject, 1
instance = comp, \sdram|rd_valid[1] , sdram|rd_valid[1], finalproject, 1
instance = comp, \sdram|rd_valid[2] , sdram|rd_valid[2], finalproject, 1
instance = comp, \sdram|za_valid , sdram|za_valid, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~3, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_full~4, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|full , mm_interconnect_0|sdram_s1_agent_rdata_fifo|full, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|write , mm_interconnect_0|sdram_s1_agent_rdata_fifo|write, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0] , mm_interconnect_0|sdram_s1_agent_rdata_fifo|wr_ptr[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|Equal0~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|next_empty~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty , mm_interconnect_0|sdram_s1_agent_rdata_fifo|empty, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2 , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid , mm_interconnect_0|sdram_s1_agent_rdata_fifo|internal_out_valid, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid , mm_interconnect_0|sdram_s1_agent_rdata_fifo|out_valid, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2 , mm_interconnect_0|sdram_s1_agent|uncompressor|sink_ready~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7]~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[7], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6]~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[6], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~5, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[5], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~7, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[4], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~9, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[3], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[85], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[85], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][67], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~51, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][67], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~42, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][67], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~33, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][67], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~24, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][67], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~15, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][67], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~7, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder , mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1 , mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|din_s1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0] , mm_interconnect_0|crosser_003|clock_xer|out_to_in_synchronizer|dreg[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|take_in_data~0 , mm_interconnect_0|crosser_003|clock_xer|take_in_data~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0 , mm_interconnect_0|crosser_003|clock_xer|in_data_toggle~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_toggle , mm_interconnect_0|crosser_003|clock_xer|in_data_toggle, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder , mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1 , mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|din_s1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0] , mm_interconnect_0|crosser_003|clock_xer|in_to_out_synchronizer|dreg[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_valid , mm_interconnect_0|crosser_003|clock_xer|out_valid, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[1]~3 , nios2_gen2_0|cpu|F_iw[1]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[1]~5 , nios2_gen2_0|cpu|F_iw[1]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[1]~6 , nios2_gen2_0|cpu|F_iw[1]~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[1]~4 , nios2_gen2_0|cpu|F_iw[1]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[1]~7 , nios2_gen2_0|cpu|F_iw[1]~7, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[1]~0 , mm_interconnect_0|rsp_mux|src_data[1]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[1]~1 , nios2_gen2_0|cpu|F_iw[1]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[1]~2 , nios2_gen2_0|cpu|F_iw[1]~2, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[1], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[1]~8 , nios2_gen2_0|cpu|F_iw[1]~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[1] , nios2_gen2_0|cpu|D_iw[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~15 , nios2_gen2_0|cpu|Equal0~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~16 , nios2_gen2_0|cpu|Equal0~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_use_imm~0 , nios2_gen2_0|cpu|R_src2_use_imm~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_use_imm~1 , nios2_gen2_0|cpu|R_src2_use_imm~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src2_use_imm , nios2_gen2_0|cpu|R_src2_use_imm, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[26]~1 , nios2_gen2_0|cpu|E_src2[26]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src2[26] , nios2_gen2_0|cpu|E_src2[26], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_logic_result[26]~2 , nios2_gen2_0|cpu|E_logic_result[26]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[26]~1 , nios2_gen2_0|cpu|W_alu_result[26]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[26] , nios2_gen2_0|cpu|W_alu_result[26], finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal15~0 , mm_interconnect_0|router|Equal15~0, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal0~0 , mm_interconnect_0|router|Equal0~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|src_valid~0 , mm_interconnect_0|cmd_mux_005|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_005|WideOr1 , mm_interconnect_0|cmd_mux_005|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2 , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~2, finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \onchip_memory2_0|wren~0 , onchip_memory2_0|wren~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[13]~58 , nios2_gen2_0|cpu|F_iw[13]~58, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[13], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[13], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[13]~59 , nios2_gen2_0|cpu|F_iw[13]~59, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[13]~60 , nios2_gen2_0|cpu|F_iw[13]~60, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[13]~56 , nios2_gen2_0|cpu|F_iw[13]~56, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[13]~57 , nios2_gen2_0|cpu|F_iw[13]~57, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[13]~61 , nios2_gen2_0|cpu|F_iw[13]~61, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[13] , nios2_gen2_0|cpu|D_iw[13], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~5 , nios2_gen2_0|cpu|Equal62~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~9 , nios2_gen2_0|cpu|D_ctrl_exception~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~10 , nios2_gen2_0|cpu|D_ctrl_exception~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~13 , nios2_gen2_0|cpu|D_ctrl_exception~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~11 , nios2_gen2_0|cpu|Equal0~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~14 , nios2_gen2_0|cpu|D_ctrl_exception~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~11 , nios2_gen2_0|cpu|D_ctrl_exception~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~12 , nios2_gen2_0|cpu|D_ctrl_exception~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~15 , nios2_gen2_0|cpu|D_ctrl_exception~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~2 , nios2_gen2_0|cpu|D_ctrl_exception~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~0 , nios2_gen2_0|cpu|D_ctrl_exception~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~1 , nios2_gen2_0|cpu|D_ctrl_exception~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~3 , nios2_gen2_0|cpu|D_ctrl_exception~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0 , nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1 , nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3 , nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_exception~16 , nios2_gen2_0|cpu|D_ctrl_exception~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_exception , nios2_gen2_0|cpu|R_ctrl_exception, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~2 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[24]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~13 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[19]~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[19] , nios2_gen2_0|cpu|F_pc[19], finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal1~1 , mm_interconnect_0|router_001|Equal1~1, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal1~4 , mm_interconnect_0|router_001|Equal1~4, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal5~0 , mm_interconnect_0|router_001|Equal5~0, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal5~1 , mm_interconnect_0|router_001|Equal5~1, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|src_channel[6]~2 , mm_interconnect_0|router_001|src_channel[6]~2, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|src_channel[6]~1 , mm_interconnect_0|router_001|src_channel[6]~1, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal4~2 , mm_interconnect_0|router_001|Equal4~2, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal2~3 , mm_interconnect_0|router_001|Equal2~3, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|src_channel[6]~3 , mm_interconnect_0|router_001|src_channel[6]~3, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|src_channel[6]~0 , mm_interconnect_0|router_001|src_channel[6]~0, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|src_channel[6]~4 , mm_interconnect_0|router_001|src_channel[6]~4, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0 , mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_toggle~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_toggle , mm_interconnect_0|crosser_001|clock_xer|in_data_toggle, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder , mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1 , mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|din_s1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0] , mm_interconnect_0|crosser_001|clock_xer|in_to_out_synchronizer|dreg[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0 , mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped , mm_interconnect_0|crosser_001|clock_xer|out_data_toggle_flopped, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder , mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1 , mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|din_s1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0] , mm_interconnect_0|crosser_001|clock_xer|out_to_in_synchronizer|dreg[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_ready~0 , mm_interconnect_0|crosser_001|clock_xer|in_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|take_in_data~2 , mm_interconnect_0|crosser_001|clock_xer|take_in_data~2, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|take_in_data , mm_interconnect_0|crosser_001|clock_xer|take_in_data, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[67], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[67], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[67] , mm_interconnect_0|cmd_mux_006|src_data[67], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[65]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[65] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[65], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[65] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[65], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0 , mm_interconnect_0|sdram_s1_agent|nonposted_write_endofpacket~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|write~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~8, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[2], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][49], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~52, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][49], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~43, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][49], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~34, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][49], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~25, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][49], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~16, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][49], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~8, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][49], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][49], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder , mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1 , mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|din_s1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0] , mm_interconnect_0|crosser_002|clock_xer|out_to_in_synchronizer|dreg[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0 , mm_interconnect_0|sdram_s1_rsp_width_adapter|p1_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0 , mm_interconnect_0|crosser_002|clock_xer|in_data_toggle~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_toggle , mm_interconnect_0|crosser_002|clock_xer|in_data_toggle, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder , mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1 , mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|din_s1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0] , mm_interconnect_0|crosser_002|clock_xer|in_to_out_synchronizer|dreg[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_valid , mm_interconnect_0|crosser_002|clock_xer|out_valid, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|WideOr1~3 , mm_interconnect_0|rsp_mux|WideOr1~3, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_001|src0_valid~0 , mm_interconnect_0|rsp_demux_001|src0_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|WideOr1~0 , mm_interconnect_0|rsp_mux|WideOr1~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|WideOr1~5 , mm_interconnect_0|rsp_mux|WideOr1~5, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_009|src0_valid~0 , mm_interconnect_0|rsp_demux_009|src0_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_010|src0_valid~0 , mm_interconnect_0|rsp_demux_010|src0_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|WideOr1~2 , mm_interconnect_0|rsp_mux|WideOr1~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0 , nios2_gen2_0|cpu|av_ld_aligning_data_nxt~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1 , nios2_gen2_0|cpu|av_ld_aligning_data_nxt~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_mem32~0 , nios2_gen2_0|cpu|D_ctrl_mem32~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2 , nios2_gen2_0|cpu|av_ld_aligning_data_nxt~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_waiting_for_data , nios2_gen2_0|cpu|av_ld_waiting_for_data, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0 , nios2_gen2_0|cpu|av_ld_waiting_for_data_nxt~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_stall~3 , nios2_gen2_0|cpu|E_stall~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_st~0 , nios2_gen2_0|cpu|D_ctrl_st~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_st , nios2_gen2_0|cpu|R_ctrl_st, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_stall~4 , nios2_gen2_0|cpu|E_stall~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5 , nios2_gen2_0|cpu|E_shift_rot_cnt[0]~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_cnt[0] , nios2_gen2_0|cpu|E_shift_rot_cnt[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7 , nios2_gen2_0|cpu|E_shift_rot_cnt[1]~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_cnt[1] , nios2_gen2_0|cpu|E_shift_rot_cnt[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9 , nios2_gen2_0|cpu|E_shift_rot_cnt[2]~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_cnt[2] , nios2_gen2_0|cpu|E_shift_rot_cnt[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11 , nios2_gen2_0|cpu|E_shift_rot_cnt[3]~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_cnt[3] , nios2_gen2_0|cpu|E_shift_rot_cnt[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13 , nios2_gen2_0|cpu|E_shift_rot_cnt[4]~13, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_shift_rot_cnt[4] , nios2_gen2_0|cpu|E_shift_rot_cnt[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_stall~1 , nios2_gen2_0|cpu|E_stall~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_stall~0 , nios2_gen2_0|cpu|E_stall~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_stall~2 , nios2_gen2_0|cpu|E_stall~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_stall~5 , nios2_gen2_0|cpu|E_stall~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_valid_from_R~0 , nios2_gen2_0|cpu|E_valid_from_R~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_valid_from_R , nios2_gen2_0|cpu|E_valid_from_R, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_src1~12 , nios2_gen2_0|cpu|R_src1~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[3]~25 , nios2_gen2_0|cpu|E_src1[3]~25, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[1]~2 , nios2_gen2_0|cpu|F_pc_plus_one[1]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[3] , nios2_gen2_0|cpu|E_src1[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~29 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[1]~29, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[1] , nios2_gen2_0|cpu|F_pc[1], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_plus_one[2]~4 , nios2_gen2_0|cpu|F_pc_plus_one[2]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~3 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[2]~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[2] , nios2_gen2_0|cpu|F_pc[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~28 , nios2_gen2_0|cpu|F_pc_no_crst_nxt[3]~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_pc[3] , nios2_gen2_0|cpu|F_pc[3], finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal14~1 , mm_interconnect_0|router_001|Equal14~1, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal14~2 , mm_interconnect_0|router_001|Equal14~2, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src0_valid~2 , mm_interconnect_0|cmd_demux_001|src0_valid~2, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|arb|grant[1]~1 , mm_interconnect_0|cmd_mux|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux|saved_grant[1] , mm_interconnect_0|cmd_mux|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0 , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux|src1_valid~0 , mm_interconnect_0|rsp_demux|src1_valid~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[22]~25 , nios2_gen2_0|cpu|F_iw[22]~25, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[22], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[22], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[22]~26 , nios2_gen2_0|cpu|F_iw[22]~26, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[22]~27 , nios2_gen2_0|cpu|F_iw[22]~27, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[22] , nios2_gen2_0|cpu|D_iw[22], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_dst_regnum[0]~4 , nios2_gen2_0|cpu|D_dst_regnum[0]~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_dst_regnum[0] , nios2_gen2_0|cpu|R_dst_regnum[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[4]~23 , nios2_gen2_0|cpu|E_src1[4]~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[4] , nios2_gen2_0|cpu|E_src1[4], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[4]~23 , nios2_gen2_0|cpu|W_alu_result[4]~23, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[4] , nios2_gen2_0|cpu|W_alu_result[4], finalproject, 1
instance = comp, \mm_interconnect_0|router|src_channel[6]~1 , mm_interconnect_0|router|src_channel[6]~1, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal1~5 , mm_interconnect_0|router|Equal1~5, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal4~2 , mm_interconnect_0|router|Equal4~2, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal2~3 , mm_interconnect_0|router|Equal2~3, finalproject, 1
instance = comp, \mm_interconnect_0|router|src_channel[6]~3 , mm_interconnect_0|router|src_channel[6]~3, finalproject, 1
instance = comp, \mm_interconnect_0|router|src_channel[6]~0 , mm_interconnect_0|router|src_channel[6]~0, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal5~2 , mm_interconnect_0|router|Equal5~2, finalproject, 1
instance = comp, \mm_interconnect_0|router|always1~3 , mm_interconnect_0|router|always1~3, finalproject, 1
instance = comp, \mm_interconnect_0|router|src_channel[6]~2 , mm_interconnect_0|router|src_channel[6]~2, finalproject, 1
instance = comp, \mm_interconnect_0|router|src_channel[6]~4 , mm_interconnect_0|router|src_channel[6]~4, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder , mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1 , mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|din_s1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0] , mm_interconnect_0|crosser|clock_xer|out_to_in_synchronizer|dreg[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_ready~0 , mm_interconnect_0|crosser|clock_xer|in_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~6 , mm_interconnect_0|cmd_demux|sink_ready~6, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_toggle~0 , mm_interconnect_0|crosser|clock_xer|in_data_toggle~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder , mm_interconnect_0|crosser|clock_xer|in_data_toggle~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_toggle , mm_interconnect_0|crosser|clock_xer|in_data_toggle, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder , mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1 , mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|din_s1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder , mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0] , mm_interconnect_0|crosser|clock_xer|in_to_out_synchronizer|dreg[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0 , mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped , mm_interconnect_0|crosser|clock_xer|out_data_toggle_flopped, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_valid , mm_interconnect_0|crosser|clock_xer|out_valid, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_valid , mm_interconnect_0|crosser_001|clock_xer|out_valid, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_006|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|saved_grant[0] , mm_interconnect_0|cmd_mux_006|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[32]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[32] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[32], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[32] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[32], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[32], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[32], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[16]~1 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[16]~1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[33], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[33], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[33] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[33], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[33] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[33], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~0 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[17]~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[35], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[35], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[35]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[35] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[35], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[35]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[35] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[35], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[35] , mm_interconnect_0|cmd_mux_006|src_data[35], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1] , mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[34] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[34], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[34]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[34] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[34], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[34], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[34], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[34] , mm_interconnect_0|cmd_mux_006|src_data[34], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0] , mm_interconnect_0|sdram_s1_cmd_width_adapter|byteen_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|WideOr0~0 , mm_interconnect_0|sdram_s1_agent|WideOr0~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|WideOr0 , mm_interconnect_0|sdram_s1_agent|WideOr0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|cp_ready~0 , mm_interconnect_0|sdram_s1_agent|cp_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|last_cycle~0 , mm_interconnect_0|cmd_mux_006|last_cycle~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|packet_in_progress~0 , mm_interconnect_0|cmd_mux_006|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|packet_in_progress , mm_interconnect_0|cmd_mux_006|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|update_grant~0 , mm_interconnect_0|cmd_mux_006|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~4 , mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0]~4, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_006|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_006|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|saved_grant[1] , mm_interconnect_0|cmd_mux_006|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|WideOr1 , mm_interconnect_0|cmd_mux_006|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|rf_source_data[88] , mm_interconnect_0|sdram_s1_agent|rf_source_data[88], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][88], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~50, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][88], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~41, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][88], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~32, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][88], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~23, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][88], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~14, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][88], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~6, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][88], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][88], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0]~4, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used~6, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0 , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][19], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~53, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][19], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~44, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][19], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~35, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][19], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~26, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][19], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~17, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][19], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~9, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][19], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~3, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][19], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[74]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[74]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[74] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[74], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[74] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[74], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[74], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[74], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[74] , mm_interconnect_0|cmd_mux_006|src_data[74], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][56], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~59, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][56], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~54, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][56], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~45, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][56], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~36, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][56], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~27, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][56], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~18, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][56], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~10, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][56], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0 , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_base[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][58], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~60, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][58], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~55, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][58], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~46, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][58], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~37, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][58], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~28, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][58], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~19, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][58], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~11, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][58], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0 , mm_interconnect_0|sdram_s1_agent|uncompressor|comb~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~0, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[73]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[73]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[73] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[73], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[73]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[73]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[73] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[73], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[73], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[73], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[73] , mm_interconnect_0|cmd_mux_006|src_data[73], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[7][55], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~62, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[6][55], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~61, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[5][55], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~56, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[4][55], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~47, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[3][55], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~38, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[2][55], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~29, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[1][55], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20 , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem~20, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55] , mm_interconnect_0|sdram_s1_agent_rsp_fifo|mem[0][55], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0] , mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1 , mm_interconnect_0|sdram_s1_agent|uncompressor|comb~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2 , mm_interconnect_0|sdram_s1_agent|uncompressor|Add2~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1] , mm_interconnect_0|sdram_s1_agent|uncompressor|p1_burst_uncompress_address_offset[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1] , mm_interconnect_0|sdram_s1_agent|uncompressor|burst_uncompress_address_offset[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0 , mm_interconnect_0|sdram_s1_agent|uncompressor|source_addr[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8 , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg~8, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15] , mm_interconnect_0|sdram_s1_rsp_width_adapter|data_reg[15], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~8 , mm_interconnect_0|sdram_s1_rsp_width_adapter|out_data[15]~8, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[15], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]~feeder , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[15], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[15]~47 , nios2_gen2_0|cpu|F_iw[15]~47, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[15]~48 , nios2_gen2_0|cpu|F_iw[15]~48, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[15]~46 , nios2_gen2_0|cpu|F_iw[15]~46, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~10 , mm_interconnect_0|rsp_mux_001|src_payload~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[15]~49 , nios2_gen2_0|cpu|F_iw[15]~49, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[15]~50 , nios2_gen2_0|cpu|F_iw[15]~50, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[15] , nios2_gen2_0|cpu|D_iw[15], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_op_rdctl , nios2_gen2_0|cpu|D_op_rdctl, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg , nios2_gen2_0|cpu|R_ctrl_rd_ctl_reg, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_control_rd_data[0]~0 , nios2_gen2_0|cpu|E_control_rd_data[0]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_control_rd_data[0]~1 , nios2_gen2_0|cpu|E_control_rd_data[0]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_control_rd_data[0] , nios2_gen2_0|cpu|W_control_rd_data[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[0]~1 , nios2_gen2_0|cpu|W_rf_wr_data[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~4 , mm_interconnect_0|rsp_mux|src_data[0]~4, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~2 , mm_interconnect_0|rsp_mux|src_data[0]~2, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~3 , mm_interconnect_0|rsp_mux|src_data[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~8 , mm_interconnect_0|rsp_mux|src_data[0]~8, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~7 , mm_interconnect_0|rsp_mux|src_data[0]~7, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~9 , mm_interconnect_0|rsp_mux|src_data[0]~9, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~6 , mm_interconnect_0|rsp_mux|src_data[0]~6, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~10 , mm_interconnect_0|rsp_mux|src_data[0]~10, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~5 , mm_interconnect_0|rsp_mux|src_data[0]~5, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_data[0]~11 , mm_interconnect_0|rsp_mux|src_data[0]~11, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0] , mm_interconnect_0|crosser_002|clock_xer|in_data_buffer[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0] , mm_interconnect_0|crosser_002|clock_xer|out_data_buffer[0], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|src_payload~4 , mm_interconnect_0|rsp_mux|src_payload~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~0 , nios2_gen2_0|cpu|av_ld_byte0_data_nxt[0]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|av_ld_byte0_data[0] , nios2_gen2_0|cpu|av_ld_byte0_data[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[0]~0 , nios2_gen2_0|cpu|W_rf_wr_data[0]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wr_data[0]~2 , nios2_gen2_0|cpu|W_rf_wr_data[0]~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[2] , nios2_gen2_0|cpu|d_writedata[2], finalproject, 1
instance = comp, \i2c_0|u_csr|nack_det~0 , i2c_0|u_csr|nack_det~0, finalproject, 1
instance = comp, \i2c_0|u_csr|nack_det~1 , i2c_0|u_csr|nack_det~1, finalproject, 1
instance = comp, \i2c_0|u_csr|nack_det , i2c_0|u_csr|nack_det, finalproject, 1
instance = comp, \i2c_0|u_txfifo|read_address~2 , i2c_0|u_txfifo|read_address~2, finalproject, 1
instance = comp, \i2c_0|u_txfifo|read_address[0] , i2c_0|u_txfifo|read_address[0], finalproject, 1
instance = comp, \i2c_0|u_txfifo|internal_empty~0 , i2c_0|u_txfifo|internal_empty~0, finalproject, 1
instance = comp, \i2c_0|put_txfifo~2 , i2c_0|put_txfifo~2, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shifter[0] , i2c_0|u_txshifter|tx_shifter[0], finalproject, 1
instance = comp, \i2c_0|u_mstfsm|rw_cmd~0 , i2c_0|u_mstfsm|rw_cmd~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|rw_cmd , i2c_0|u_mstfsm|rw_cmd, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector4~1 , i2c_0|u_mstfsm|Selector4~1, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector4~2 , i2c_0|u_mstfsm|Selector4~2, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state.TX_BYTE , i2c_0|u_mstfsm|mst_fsm_state.TX_BYTE, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mstfsm_emptyfifo_hold_en~0 , i2c_0|u_mstfsm|mstfsm_emptyfifo_hold_en~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mstfsm_emptyfifo_hold_en~1 , i2c_0|u_mstfsm|mstfsm_emptyfifo_hold_en~1, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector1~1 , i2c_0|u_rxshifter|Selector1~1, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector3~0 , i2c_0|u_rxshifter|Selector3~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector3~1 , i2c_0|u_rxshifter|Selector3~1, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|mst_rx_scl_high_cnt_en~0 , i2c_0|u_rxshifter|mst_rx_scl_high_cnt_en~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|mst_rx_scl_high_cnt_en , i2c_0|u_rxshifter|mst_rx_scl_high_cnt_en, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|mst_rx_scl_high_cnt_complete_nxt , i2c_0|u_clk_cnt|mst_rx_scl_high_cnt_complete_nxt, finalproject, 1
instance = comp, \i2c_0|u_clk_cnt|mst_rx_scl_high_cnt_complete , i2c_0|u_clk_cnt|mst_rx_scl_high_cnt_complete, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|always4~0 , i2c_0|u_rxshifter|always4~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|always4~1 , i2c_0|u_rxshifter|always4~1, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector4~0 , i2c_0|u_rxshifter|Selector4~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|decr_cnt~0 , i2c_0|u_rxshifter|decr_cnt~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[2]~1 , i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[2]~1, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftbit_counter[2] , i2c_0|u_rxshifter|rx_shiftbit_counter[2], finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Add0~0 , i2c_0|u_rxshifter|Add0~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[3]~2 , i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[3]~2, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftbit_counter[3] , i2c_0|u_rxshifter|rx_shiftbit_counter[3], finalproject, 1
instance = comp, \i2c_0|u_rxshifter|mst_rxack_phase~0 , i2c_0|u_rxshifter|mst_rxack_phase~0, finalproject, 1
instance = comp, \i2c_0|u_condt_det|mst_arb_lost_comb~0 , i2c_0|u_condt_det|mst_arb_lost_comb~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector7~0 , i2c_0|u_condt_gen|Selector7~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector7~1 , i2c_0|u_condt_gen|Selector7~1, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|restart_sda_out , i2c_0|u_condt_gen|restart_sda_out, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Mux0~0 , i2c_0|u_txshifter|Mux0~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shifter[2] , i2c_0|u_txshifter|tx_shifter[2], finalproject, 1
instance = comp, \i2c_0|u_txshifter|Mux0~5 , i2c_0|u_txshifter|Mux0~5, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shifter[3] , i2c_0|u_txshifter|tx_shifter[3], finalproject, 1
instance = comp, \i2c_0|u_txshifter|Mux0~6 , i2c_0|u_txshifter|Mux0~6, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Mux0~7 , i2c_0|u_txshifter|Mux0~7, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shifter[1] , i2c_0|u_txshifter|tx_shifter[1], finalproject, 1
instance = comp, \i2c_0|u_txshifter|Mux0~8 , i2c_0|u_txshifter|Mux0~8, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Add1~0 , i2c_0|u_txshifter|Add1~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shifter[7] , i2c_0|u_txshifter|tx_shifter[7], finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shifter[6] , i2c_0|u_txshifter|tx_shifter[6], finalproject, 1
instance = comp, \i2c_0|u_txshifter|Mux0~1 , i2c_0|u_txshifter|Mux0~1, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Mux0~2 , i2c_0|u_txshifter|Mux0~2, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shifter[4] , i2c_0|u_txshifter|tx_shifter[4], finalproject, 1
instance = comp, \i2c_0|u_txshifter|Mux0~3 , i2c_0|u_txshifter|Mux0~3, finalproject, 1
instance = comp, \i2c_0|u_txshifter|tx_shifter[5] , i2c_0|u_txshifter|tx_shifter[5], finalproject, 1
instance = comp, \i2c_0|u_txshifter|Mux0~4 , i2c_0|u_txshifter|Mux0~4, finalproject, 1
instance = comp, \i2c_0|u_txshifter|mst_tx_sda_out~0 , i2c_0|u_txshifter|mst_tx_sda_out~0, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Selector5~1 , i2c_0|u_txshifter|Selector5~1, finalproject, 1
instance = comp, \i2c_0|u_txshifter|mst_tx_sda_out , i2c_0|u_txshifter|mst_tx_sda_out, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector7~2 , i2c_0|u_rxshifter|Selector7~2, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector7~0 , i2c_0|u_rxshifter|Selector7~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector7~1 , i2c_0|u_rxshifter|Selector7~1, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector7~3 , i2c_0|u_rxshifter|Selector7~3, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|mst_rx_sda_out , i2c_0|u_rxshifter|mst_rx_sda_out, finalproject, 1
instance = comp, \i2c_0|u_txout|data_oe~0 , i2c_0|u_txout|data_oe~0, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[12] , i2c_0|u_txout|sda_hold_cnt[12], finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~0 , i2c_0|u_txout|Add0~0, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~2 , i2c_0|u_txout|Add0~2, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~4 , i2c_0|u_txout|Add0~4, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~6 , i2c_0|u_txout|Add0~6, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~8 , i2c_0|u_txout|Add0~8, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~10 , i2c_0|u_txout|Add0~10, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~12 , i2c_0|u_txout|Add0~12, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~14 , i2c_0|u_txout|Add0~14, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~16 , i2c_0|u_txout|Add0~16, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~18 , i2c_0|u_txout|Add0~18, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~20 , i2c_0|u_txout|Add0~20, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~22 , i2c_0|u_txout|Add0~22, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|stop_sda_out~0 , i2c_0|u_condt_gen|stop_sda_out~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector13~1 , i2c_0|u_condt_gen|Selector13~1, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|stop_scl_out , i2c_0|u_condt_gen|stop_scl_out, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector8~0 , i2c_0|u_condt_gen|Selector8~0, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|Selector8~1 , i2c_0|u_condt_gen|Selector8~1, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|restart_scl_out , i2c_0|u_condt_gen|restart_scl_out, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|Selector6~1 , i2c_0|u_rxshifter|Selector6~1, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|mst_rx_scl_out , i2c_0|u_rxshifter|mst_rx_scl_out, finalproject, 1
instance = comp, \i2c_0|u_txshifter|Selector6~2 , i2c_0|u_txshifter|Selector6~2, finalproject, 1
instance = comp, \i2c_0|u_txshifter|mst_tx_scl_out , i2c_0|u_txshifter|mst_tx_scl_out, finalproject, 1
instance = comp, \i2c_0|u_txout|clk_oe_nxt~0 , i2c_0|u_txout|clk_oe_nxt~0, finalproject, 1
instance = comp, \i2c_0|u_txout|clk_oe_nxt_dly , i2c_0|u_txout|clk_oe_nxt_dly, finalproject, 1
instance = comp, \i2c_0|u_txout|clk_oe_nxt_hl , i2c_0|u_txout|clk_oe_nxt_hl, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~1 , i2c_0|u_txout|Add1~1, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~36 , i2c_0|u_txout|Add1~36, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[0] , i2c_0|u_txout|sda_hold_cnt[0], finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~3 , i2c_0|u_txout|Add1~3, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~37 , i2c_0|u_txout|Add1~37, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[1] , i2c_0|u_txout|sda_hold_cnt[1], finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~5 , i2c_0|u_txout|Add1~5, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~38 , i2c_0|u_txout|Add1~38, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[2] , i2c_0|u_txout|sda_hold_cnt[2], finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~7 , i2c_0|u_txout|Add1~7, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~39 , i2c_0|u_txout|Add1~39, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[3] , i2c_0|u_txout|sda_hold_cnt[3], finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~9 , i2c_0|u_txout|Add1~9, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~42 , i2c_0|u_txout|Add1~42, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[4] , i2c_0|u_txout|sda_hold_cnt[4], finalproject, 1
instance = comp, \i2c_0|u_txout|Equal1~4 , i2c_0|u_txout|Equal1~4, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~11 , i2c_0|u_txout|Add1~11, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~43 , i2c_0|u_txout|Add1~43, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[5] , i2c_0|u_txout|sda_hold_cnt[5], finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~13 , i2c_0|u_txout|Add1~13, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~44 , i2c_0|u_txout|Add1~44, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[6] , i2c_0|u_txout|sda_hold_cnt[6], finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~15 , i2c_0|u_txout|Add1~15, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~45 , i2c_0|u_txout|Add1~45, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[7] , i2c_0|u_txout|sda_hold_cnt[7], finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~17 , i2c_0|u_txout|Add1~17, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~34 , i2c_0|u_txout|Add1~34, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[8] , i2c_0|u_txout|sda_hold_cnt[8], finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~19 , i2c_0|u_txout|Add1~19, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~40 , i2c_0|u_txout|Add1~40, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[9] , i2c_0|u_txout|sda_hold_cnt[9], finalproject, 1
instance = comp, \i2c_0|u_txout|Equal1~1 , i2c_0|u_txout|Equal1~1, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~25 , i2c_0|u_txout|Add1~25, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~27 , i2c_0|u_txout|Add1~27, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~24 , i2c_0|u_txout|Add0~24, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~26 , i2c_0|u_txout|Add0~26, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~47 , i2c_0|u_txout|Add1~47, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[13] , i2c_0|u_txout|sda_hold_cnt[13], finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~29 , i2c_0|u_txout|Add1~29, finalproject, 1
instance = comp, \i2c_0|u_csr|sda_hold[14] , i2c_0|u_csr|sda_hold[14], finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~28 , i2c_0|u_txout|Add0~28, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~48 , i2c_0|u_txout|Add1~48, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[14] , i2c_0|u_txout|sda_hold_cnt[14], finalproject, 1
instance = comp, \i2c_0|u_txout|Equal1~0 , i2c_0|u_txout|Equal1~0, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~31 , i2c_0|u_txout|Add1~31, finalproject, 1
instance = comp, \i2c_0|u_txout|Add0~30 , i2c_0|u_txout|Add0~30, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~33 , i2c_0|u_txout|Add1~33, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[15] , i2c_0|u_txout|sda_hold_cnt[15], finalproject, 1
instance = comp, \i2c_0|u_txout|Equal1~2 , i2c_0|u_txout|Equal1~2, finalproject, 1
instance = comp, \i2c_0|u_txout|Equal1~3 , i2c_0|u_txout|Equal1~3, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~0 , i2c_0|u_txout|Add1~0, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~21 , i2c_0|u_txout|Add1~21, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~35 , i2c_0|u_txout|Add1~35, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[10] , i2c_0|u_txout|sda_hold_cnt[10], finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~23 , i2c_0|u_txout|Add1~23, finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~41 , i2c_0|u_txout|Add1~41, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_cnt[11] , i2c_0|u_txout|sda_hold_cnt[11], finalproject, 1
instance = comp, \i2c_0|u_txout|Add1~46 , i2c_0|u_txout|Add1~46, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_en~4 , i2c_0|u_txout|sda_hold_en~4, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_en~1 , i2c_0|u_txout|sda_hold_en~1, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_en~2 , i2c_0|u_txout|sda_hold_en~2, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_en~3 , i2c_0|u_txout|sda_hold_en~3, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|pop_tx_fifo_state_dly , i2c_0|u_mstfsm|pop_tx_fifo_state_dly, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_en~0 , i2c_0|u_txout|sda_hold_en~0, finalproject, 1
instance = comp, \i2c_0|u_txout|sda_hold_en , i2c_0|u_txout|sda_hold_en, finalproject, 1
instance = comp, \i2c_0|u_condt_gen|stop_sda_out , i2c_0|u_condt_gen|stop_sda_out, finalproject, 1
instance = comp, \i2c_0|u_txout|data_oe~1 , i2c_0|u_txout|data_oe~1, finalproject, 1
instance = comp, \i2c_0|u_txout|data_oe , i2c_0|u_txout|data_oe, finalproject, 1
instance = comp, \i2c_0|u_condt_det|mst_arb_lost_comb~1 , i2c_0|u_condt_det|mst_arb_lost_comb~1, finalproject, 1
instance = comp, \i2c_0|u_condt_det|mst_arb_lost_reg , i2c_0|u_condt_det|mst_arb_lost_reg, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector8~3 , i2c_0|u_mstfsm|Selector8~3, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state_nxt~1 , i2c_0|u_mstfsm|mst_fsm_state_nxt~1, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state_nxt~2 , i2c_0|u_mstfsm|mst_fsm_state_nxt~2, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector5~0 , i2c_0|u_mstfsm|Selector5~0, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector5~1 , i2c_0|u_mstfsm|Selector5~1, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_fsm_state.RX_BYTE , i2c_0|u_mstfsm|mst_fsm_state.RX_BYTE, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|Selector12~2 , i2c_0|u_mstfsm|Selector12~2, finalproject, 1
instance = comp, \i2c_0|u_mstfsm|mst_rx_en , i2c_0|u_mstfsm|mst_rx_en, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[0]~0 , i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[0]~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[0]~4 , i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[0]~4, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftbit_counter[0] , i2c_0|u_rxshifter|rx_shiftbit_counter[0], finalproject, 1
instance = comp, \i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[1]~3 , i2c_0|u_rxshifter|rx_shiftbit_counter_nxt[1]~3, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|push_rx_fifo_en~0 , i2c_0|u_rxshifter|push_rx_fifo_en~0, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|push_rx_fifo_en~1 , i2c_0|u_rxshifter|push_rx_fifo_en~1, finalproject, 1
instance = comp, \i2c_0|u_rxshifter|push_rx_fifo_en_flp , i2c_0|u_rxshifter|push_rx_fifo_en_flp, finalproject, 1
instance = comp, \i2c_0|put_rxfifo , i2c_0|put_rxfifo, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[5]~39 , nios2_gen2_0|cpu|F_iw[5]~39, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[5]~42 , nios2_gen2_0|cpu|F_iw[5]~42, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[5]~40 , nios2_gen2_0|cpu|F_iw[5]~40, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[5]~41 , nios2_gen2_0|cpu|F_iw[5]~41, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[5]~43 , nios2_gen2_0|cpu|F_iw[5]~43, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[5], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[5]~38 , nios2_gen2_0|cpu|F_iw[5]~38, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_payload~9 , mm_interconnect_0|rsp_mux_001|src_payload~9, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[5]~44 , nios2_gen2_0|cpu|F_iw[5]~44, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[5] , nios2_gen2_0|cpu|D_iw[5], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~7 , nios2_gen2_0|cpu|Equal0~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4 , nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5 , nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6 , nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7 , nios2_gen2_0|cpu|D_ctrl_implicit_dst_eretaddr~7, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_dst_regnum[1]~0 , nios2_gen2_0|cpu|D_dst_regnum[1]~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_dst_regnum[1]~1 , nios2_gen2_0|cpu|D_dst_regnum[1]~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~17 , nios2_gen2_0|cpu|Equal0~17, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_wr_dst_reg~1 , nios2_gen2_0|cpu|D_wr_dst_reg~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_wr_dst_reg~0 , nios2_gen2_0|cpu|D_wr_dst_reg~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_wr_dst_reg~2 , nios2_gen2_0|cpu|D_wr_dst_reg~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_wr_dst_reg , nios2_gen2_0|cpu|R_wr_dst_reg, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_rf_wren , nios2_gen2_0|cpu|W_rf_wren, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_writedata[3] , nios2_gen2_0|cpu|d_writedata[3], finalproject, 1
instance = comp, \hex_digits_pio|data_out[3]~feeder , hex_digits_pio|data_out[3]~feeder, finalproject, 1
instance = comp, \hex_digits_pio|data_out[3] , hex_digits_pio|data_out[3], finalproject, 1
instance = comp, \hex_digits_pio|readdata[3] , hex_digits_pio|readdata[3], finalproject, 1
instance = comp, \mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[3] , mm_interconnect_0|hex_digits_pio_s1_translator|av_readdata_pre[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[3]~13 , nios2_gen2_0|cpu|F_iw[3]~13, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[3], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[3]~14 , nios2_gen2_0|cpu|F_iw[3]~14, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[3]~15 , nios2_gen2_0|cpu|F_iw[3]~15, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[3]~10 , nios2_gen2_0|cpu|F_iw[3]~10, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[3]~11 , nios2_gen2_0|cpu|F_iw[3]~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[3]~12 , nios2_gen2_0|cpu|F_iw[3]~12, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[3]~16 , nios2_gen2_0|cpu|F_iw[3]~16, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[3] , nios2_gen2_0|cpu|D_iw[3], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_ld_signed~0 , nios2_gen2_0|cpu|D_ctrl_ld_signed~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_ld~2 , nios2_gen2_0|cpu|D_ctrl_ld~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_ld~3 , nios2_gen2_0|cpu|D_ctrl_ld~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_ld , nios2_gen2_0|cpu|R_ctrl_ld, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_read_nxt , nios2_gen2_0|cpu|d_read_nxt, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_read , nios2_gen2_0|cpu|d_read, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~1 , mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~1, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0 , mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer~0, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer , mm_interconnect_0|nios2_gen2_0_data_master_translator|end_begintransfer, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0 , mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~0, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1 , mm_interconnect_0|nios2_gen2_0_data_master_translator|av_waitrequest~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_st_stall , nios2_gen2_0|cpu|E_st_stall, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|d_write , nios2_gen2_0|cpu|d_write, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0 , mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_write~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~0 , mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~1 , mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent|m0_write~0 , mm_interconnect_0|usb_irq_s1_agent|m0_write~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2 , mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~2, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0] , mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[0], finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3 , mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter~3, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1] , mm_interconnect_0|usb_irq_s1_translator|wait_latency_counter[1], finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent|cp_ready~0 , mm_interconnect_0|usb_irq_s1_agent|cp_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent|cp_ready~1 , mm_interconnect_0|usb_irq_s1_agent|cp_ready~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|update_grant~0 , mm_interconnect_0|cmd_mux_008|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|update_grant~1 , mm_interconnect_0|cmd_mux_008|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_008|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1 , mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_008|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_008|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|saved_grant[0] , mm_interconnect_0|cmd_mux_008|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_008|src_data[67] , mm_interconnect_0|cmd_mux_008|src_data[67], finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1 , mm_interconnect_0|usb_irq_s1_translator|read_latency_shift_reg~1, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1 , mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|usb_irq_s1_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_008|src0_valid~0 , mm_interconnect_0|rsp_demux_008|src0_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|WideOr1~1 , mm_interconnect_0|rsp_mux|WideOr1~1, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux|WideOr1~4 , mm_interconnect_0|rsp_mux|WideOr1~4, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1 , mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~1, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted , mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read , mm_interconnect_0|nios2_gen2_0_data_master_translator|uav_read, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0 , mm_interconnect_0|nios2_gen2_0_data_master_agent|cp_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|src_valid~2 , mm_interconnect_0|cmd_mux_003|src_valid~2, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_003|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_003|saved_grant[0] , mm_interconnect_0|cmd_mux_003|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0 , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2 , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_003|src1_valid~0 , mm_interconnect_0|rsp_demux_003|src1_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|WideOr1~0 , mm_interconnect_0|rsp_mux_001|WideOr1~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|WideOr1~2 , mm_interconnect_0|rsp_mux_001|WideOr1~2, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|i_read_nxt~0 , nios2_gen2_0|cpu|i_read_nxt~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|i_read , nios2_gen2_0|cpu|i_read, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid , mm_interconnect_0|nios2_gen2_0_instruction_master_agent|cp_valid, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src12_valid~0 , mm_interconnect_0|cmd_demux_001|src12_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_012|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_012|saved_grant[1] , mm_interconnect_0|cmd_mux_012|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0 , mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|timer_0_s1_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_012|src1_valid~0 , mm_interconnect_0|rsp_demux_012|src1_valid~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[11]~53 , nios2_gen2_0|cpu|F_iw[11]~53, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[11]~51 , nios2_gen2_0|cpu|F_iw[11]~51, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[11]~52 , nios2_gen2_0|cpu|F_iw[11]~52, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[11], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[11], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[11]~54 , nios2_gen2_0|cpu|F_iw[11]~54, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[11]~55 , nios2_gen2_0|cpu|F_iw[11]~55, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[11] , nios2_gen2_0|cpu|D_iw[11], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal62~1 , nios2_gen2_0|cpu|Equal62~1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_alu_subtract~5 , nios2_gen2_0|cpu|D_ctrl_alu_subtract~5, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_alu_subtract~6 , nios2_gen2_0|cpu|D_ctrl_alu_subtract~6, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_alu_subtract~3 , nios2_gen2_0|cpu|D_ctrl_alu_subtract~3, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_alu_sub~0 , nios2_gen2_0|cpu|E_alu_sub~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_alu_sub , nios2_gen2_0|cpu|E_alu_sub, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Add1~28 , nios2_gen2_0|cpu|Add1~28, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[16]~11 , nios2_gen2_0|cpu|W_alu_result[16]~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[16] , nios2_gen2_0|cpu|W_alu_result[16], finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal1~2 , mm_interconnect_0|router|Equal1~2, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal1~3 , mm_interconnect_0|router|Equal1~3, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal1~0 , mm_interconnect_0|router|Equal1~0, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal1~1 , mm_interconnect_0|router|Equal1~1, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal1~4 , mm_interconnect_0|router|Equal1~4, finalproject, 1
instance = comp, \mm_interconnect_0|router|always1~0 , mm_interconnect_0|router|always1~0, finalproject, 1
instance = comp, \mm_interconnect_0|router|always1~1 , mm_interconnect_0|router|always1~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|src_valid~0 , mm_interconnect_0|cmd_mux_001|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_001|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|saved_grant[1] , mm_interconnect_0|cmd_mux_001|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_001|WideOr1 , mm_interconnect_0|cmd_mux_001|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2 , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~2, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0 , mm_interconnect_0|sysid_qsys_0_control_slave_translator|av_waitrequest_generated~0, finalproject, 1
instance = comp, \mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0 , mm_interconnect_0|sysid_qsys_0_control_slave_agent|cp_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|always1~3 , mm_interconnect_0|router_001|always1~3, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~5, finalproject, 1
instance = comp, \mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0 , mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal11~3 , mm_interconnect_0|router_001|Equal11~3, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~14, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|src_channel[5]~5 , mm_interconnect_0|router_001|src_channel[5]~5, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~15, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~10, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~11, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~6, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~7, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~8, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~12, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~9, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~13, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~16, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~17, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~18, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~19, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal5~2 , mm_interconnect_0|router_001|Equal5~2, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|Equal6~0 , mm_interconnect_0|router_001|Equal6~0, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~20, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~22, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~21, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~23 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~23, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~24 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~24, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~1, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~2, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~3, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~4, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~0, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~25 , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted~25, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|read_accepted, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read , mm_interconnect_0|nios2_gen2_0_instruction_master_translator|uav_read, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|always1~0 , mm_interconnect_0|router_001|always1~0, finalproject, 1
instance = comp, \mm_interconnect_0|router_001|always1~1 , mm_interconnect_0|router_001|always1~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux_001|src9_valid~0 , mm_interconnect_0|cmd_demux_001|src9_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_009|WideOr1 , mm_interconnect_0|cmd_mux_009|WideOr1, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1 , mm_interconnect_0|usb_gpx_s1_translator|read_latency_shift_reg~1, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|usb_gpx_s1_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~2 , mm_interconnect_0|cmd_demux|sink_ready~2, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~0 , mm_interconnect_0|cmd_demux|sink_ready~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~1 , mm_interconnect_0|cmd_demux|sink_ready~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~0 , mm_interconnect_0|cmd_demux|WideOr0~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~12 , mm_interconnect_0|cmd_demux|sink_ready~12, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~13 , mm_interconnect_0|cmd_demux|sink_ready~13, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~8 , mm_interconnect_0|cmd_demux|WideOr0~8, finalproject, 1
instance = comp, \mm_interconnect_0|router|Equal2~5 , mm_interconnect_0|router|Equal2~5, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~14 , mm_interconnect_0|cmd_demux|sink_ready~14, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~9 , mm_interconnect_0|cmd_demux|WideOr0~9, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~10 , mm_interconnect_0|cmd_demux|WideOr0~10, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~11 , mm_interconnect_0|cmd_demux|WideOr0~11, finalproject, 1
instance = comp, \mm_interconnect_0|router|always1~4 , mm_interconnect_0|router|always1~4, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~3 , mm_interconnect_0|cmd_demux|sink_ready~3, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~4 , mm_interconnect_0|cmd_demux|sink_ready~4, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~5 , mm_interconnect_0|cmd_demux|sink_ready~5, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~11 , mm_interconnect_0|cmd_demux|sink_ready~11, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~7 , mm_interconnect_0|cmd_demux|sink_ready~7, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~8 , mm_interconnect_0|cmd_demux|sink_ready~8, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~9 , mm_interconnect_0|cmd_demux|sink_ready~9, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|sink_ready~10 , mm_interconnect_0|cmd_demux|sink_ready~10, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~6 , mm_interconnect_0|cmd_demux|WideOr0~6, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~4 , mm_interconnect_0|cmd_demux|WideOr0~4, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~3 , mm_interconnect_0|cmd_demux|WideOr0~3, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~1 , mm_interconnect_0|cmd_demux|WideOr0~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~2 , mm_interconnect_0|cmd_demux|WideOr0~2, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~5 , mm_interconnect_0|cmd_demux|WideOr0~5, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~7 , mm_interconnect_0|cmd_demux|WideOr0~7, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_demux|WideOr0~12 , mm_interconnect_0|cmd_demux|WideOr0~12, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0 , mm_interconnect_0|nios2_gen2_0_data_master_translator|read_accepted~0, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0 , mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted~0, finalproject, 1
instance = comp, \mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted , mm_interconnect_0|nios2_gen2_0_data_master_translator|write_accepted, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1]~5 , mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1]~5, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1]~2 , mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[1]~2, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~4 , mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter~4, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0] , mm_interconnect_0|spi_0_spi_control_port_translator|wait_latency_counter[0], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0 , mm_interconnect_0|spi_0_spi_control_port_translator|uav_waitrequest~0, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~1 , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|write~1, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3 , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0]~3, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0] , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[0], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0 , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~0, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1 , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2 , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1]~2, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1] , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem_used[1], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][85] , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[1][85], finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0 , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem~0, finalproject, 1
instance = comp, \mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][85] , mm_interconnect_0|spi_0_spi_control_port_agent_rsp_fifo|mem[0][85], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_015|src1_valid~0 , mm_interconnect_0|rsp_demux_015|src1_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[12]~38 , mm_interconnect_0|rsp_mux_001|src_data[12]~38, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[12], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[12], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[12]~37 , mm_interconnect_0|rsp_mux_001|src_data[12]~37, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[12]~39 , mm_interconnect_0|rsp_mux_001|src_data[12]~39, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[12]~35 , mm_interconnect_0|rsp_mux_001|src_data[12]~35, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[12]~36 , mm_interconnect_0|rsp_mux_001|src_data[12]~36, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[12]~65 , nios2_gen2_0|cpu|F_iw[12]~65, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[12] , nios2_gen2_0|cpu|D_iw[12], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|Equal0~8 , nios2_gen2_0|cpu|Equal0~8, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_ctrl_logic , nios2_gen2_0|cpu|D_ctrl_logic, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|R_ctrl_logic , nios2_gen2_0|cpu|R_ctrl_logic, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[6]~21 , nios2_gen2_0|cpu|W_alu_result[6]~21, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[6] , nios2_gen2_0|cpu|W_alu_result[6], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_valid~0 , mm_interconnect_0|cmd_mux_002|src_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|update_grant~0 , mm_interconnect_0|cmd_mux_002|update_grant~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|packet_in_progress~0 , mm_interconnect_0|cmd_mux_002|packet_in_progress~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|packet_in_progress , mm_interconnect_0|cmd_mux_002|packet_in_progress, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|update_grant~1 , mm_interconnect_0|cmd_mux_002|update_grant~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 , mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] , mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 , mm_interconnect_0|cmd_mux_002|arb|grant[0]~0, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|saved_grant[0] , mm_interconnect_0|cmd_mux_002|saved_grant[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[40] , mm_interconnect_0|cmd_mux_002|src_data[40], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_payload~16 , mm_interconnect_0|cmd_mux_002|src_payload~16, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high_rden~0 , i2c_0|u_csr|scl_high_rden~0, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high_rden~1 , i2c_0|u_csr|scl_high_rden~1, finalproject, 1
instance = comp, \i2c_0|u_csr|scl_high_rden_dly , i2c_0|u_csr|scl_high_rden_dly, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[14]~26 , i2c_0|u_csr|readdata_nxt[14]~26, finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_nxt[14] , i2c_0|u_csr|readdata_nxt[14], finalproject, 1
instance = comp, \i2c_0|u_csr|readdata_dly2[14] , i2c_0|u_csr|readdata_dly2[14], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[14]~30 , mm_interconnect_0|rsp_mux_001|src_data[14]~30, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[14]~31 , mm_interconnect_0|rsp_mux_001|src_data[14]~31, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[14]~33 , mm_interconnect_0|rsp_mux_001|src_data[14]~33, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[14], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[14], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[14]~32 , mm_interconnect_0|rsp_mux_001|src_data[14]~32, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[14]~34 , mm_interconnect_0|rsp_mux_001|src_data[14]~34, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[14]~45 , nios2_gen2_0|cpu|F_iw[14]~45, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[14] , nios2_gen2_0|cpu|D_iw[14], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_op_cmpge~0 , nios2_gen2_0|cpu|D_op_cmpge~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|hbreak_enabled~0 , nios2_gen2_0|cpu|hbreak_enabled~0, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|hbreak_enabled~feeder , nios2_gen2_0|cpu|hbreak_enabled~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|hbreak_enabled , nios2_gen2_0|cpu|hbreak_enabled, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|Equal3~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~8, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~5, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]~feeder, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0], finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|adapted_tdo~feeder, finalproject, 1
instance = comp, \jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|adapted_tdo , jtag_uart_0|finalproject_jtag_uart_0_alt_jtag_atlantic|adapted_tdo, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~1, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~19, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~28 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~28, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~29 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~29, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~20, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~21 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~21, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~26, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~27 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~27, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~24, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~25, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~22, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~23, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~23, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~22, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0], finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo, finalproject, 1
instance = comp, \altera_internal_jtag~TCKUTAPclkctrl , altera_internal_jtag~TCKUTAPclkctrl, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg~4, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~18 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~18, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~20 , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr~20, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[22] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_tck|sr[22], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22] , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_debug_slave_wrapper|the_finalproject_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest , nios2_gen2_0|cpu|the_finalproject_nios2_gen2_0_cpu_nios2_oci|the_finalproject_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest, finalproject, 1
instance = comp, \reset_reset_n~input , reset_reset_n~input, finalproject, 1
instance = comp, \rst_controller_001|merged_reset~0 , rst_controller_001|merged_reset~0, finalproject, 1
instance = comp, \rst_controller_001|merged_reset~0clkctrl , rst_controller_001|merged_reset~0clkctrl, finalproject, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] , rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], finalproject, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] , rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], finalproject, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder , rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, finalproject, 1
instance = comp, \rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out , rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, finalproject, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[0] , rst_controller|altera_reset_synchronizer_int_chain[0], finalproject, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[1] , rst_controller|altera_reset_synchronizer_int_chain[1], finalproject, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[2]~feeder , rst_controller|altera_reset_synchronizer_int_chain[2]~feeder, finalproject, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[2] , rst_controller|altera_reset_synchronizer_int_chain[2], finalproject, 1
instance = comp, \rst_controller|r_sync_rst_chain[3]~feeder , rst_controller|r_sync_rst_chain[3]~feeder, finalproject, 1
instance = comp, \rst_controller|r_sync_rst_chain[3] , rst_controller|r_sync_rst_chain[3], finalproject, 1
instance = comp, \rst_controller|r_sync_rst_chain~1 , rst_controller|r_sync_rst_chain~1, finalproject, 1
instance = comp, \rst_controller|r_sync_rst_chain[2] , rst_controller|r_sync_rst_chain[2], finalproject, 1
instance = comp, \rst_controller|r_sync_rst_chain~0 , rst_controller|r_sync_rst_chain~0, finalproject, 1
instance = comp, \rst_controller|r_sync_rst_chain[1] , rst_controller|r_sync_rst_chain[1], finalproject, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[3]~feeder , rst_controller|altera_reset_synchronizer_int_chain[3]~feeder, finalproject, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[3] , rst_controller|altera_reset_synchronizer_int_chain[3], finalproject, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[4]~0 , rst_controller|altera_reset_synchronizer_int_chain[4]~0, finalproject, 1
instance = comp, \rst_controller|altera_reset_synchronizer_int_chain[4] , rst_controller|altera_reset_synchronizer_int_chain[4], finalproject, 1
instance = comp, \rst_controller|WideOr0~0 , rst_controller|WideOr0~0, finalproject, 1
instance = comp, \rst_controller|r_sync_rst , rst_controller|r_sync_rst, finalproject, 1
instance = comp, \rst_controller|r_sync_rst~clkctrl , rst_controller|r_sync_rst~clkctrl, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] , mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 , mm_interconnect_0|cmd_mux_002|arb|grant[1]~1, finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|saved_grant[1] , mm_interconnect_0|cmd_mux_002|saved_grant[1], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_002|src_data[67] , mm_interconnect_0|cmd_mux_002|src_data[67], finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[2][67] , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[2][67], finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~3 , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~3, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][67]~feeder , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][67]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][67] , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[1][67], finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~1 , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem~1, finalproject, 1
instance = comp, \mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][67] , mm_interconnect_0|i2c_0_csr_agent_rsp_fifo|mem[0][67], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_demux_002|src1_valid~0 , mm_interconnect_0|rsp_demux_002|src1_valid~0, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[6]~55 , mm_interconnect_0|rsp_mux_001|src_data[6]~55, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[6]~58 , mm_interconnect_0|rsp_mux_001|src_data[6]~58, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[6]~57 , mm_interconnect_0|rsp_mux_001|src_data[6]~57, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6] , mm_interconnect_0|crosser_003|clock_xer|in_data_buffer[6], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6] , mm_interconnect_0|crosser_003|clock_xer|out_data_buffer[6], finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[6]~64 , mm_interconnect_0|rsp_mux_001|src_data[6]~64, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[6]~59 , mm_interconnect_0|rsp_mux_001|src_data[6]~59, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[6]~60 , mm_interconnect_0|rsp_mux_001|src_data[6]~60, finalproject, 1
instance = comp, \mm_interconnect_0|rsp_mux_001|src_data[6]~56 , mm_interconnect_0|rsp_mux_001|src_data[6]~56, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|F_iw[6]~69 , nios2_gen2_0|cpu|F_iw[6]~69, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|D_iw[6] , nios2_gen2_0|cpu|D_iw[6], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[2]~24 , nios2_gen2_0|cpu|E_src1[2]~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|E_src1[2] , nios2_gen2_0|cpu|E_src1[2], finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[2]~24 , nios2_gen2_0|cpu|W_alu_result[2]~24, finalproject, 1
instance = comp, \nios2_gen2_0|cpu|W_alu_result[2] , nios2_gen2_0|cpu|W_alu_result[2], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_004|src_data[38] , mm_interconnect_0|cmd_mux_004|src_data[38], finalproject, 1
instance = comp, \sdram_pll|w_reset~1 , sdram_pll|w_reset~1, finalproject, 1
instance = comp, \sdram_pll|prev_reset , sdram_pll|prev_reset, finalproject, 1
instance = comp, \sdram_pll|prev_reset~clkctrl , sdram_pll|prev_reset~clkctrl, finalproject, 1
instance = comp, \sdram_pll|sd1|wire_pll7_clk[0]~clkctrl , sdram_pll|sd1|wire_pll7_clk[0]~clkctrl, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[0]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[0] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[0]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[0] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[16]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[16]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[16] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[16], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[16]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[16] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[16], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~0 , mm_interconnect_0|cmd_mux_006|src_payload~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[0], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~27 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[0]~27, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[0] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[0], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[0]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[0]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[0] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[0], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[0]~28 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[0]~28, finalproject, 1
instance = comp, \sdram|active_data[0] , sdram|active_data[0], finalproject, 1
instance = comp, \sdram|m_data[0]~_Duplicate_1 , sdram|m_data[0]~_Duplicate_1, finalproject, 1
instance = comp, \sdram|Selector116~0 , sdram|Selector116~0, finalproject, 1
instance = comp, \sdram|m_data[14]~0 , sdram|m_data[14]~0, finalproject, 1
instance = comp, \sdram|Selector116~1 , sdram|Selector116~1, finalproject, 1
instance = comp, \sdram|m_data[0] , sdram|m_data[0], finalproject, 1
instance = comp, \sdram|oe , sdram|oe, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[17]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[17]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[17] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[17], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[17]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[17] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[17], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~1 , mm_interconnect_0|cmd_mux_006|src_payload~1, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[1], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[1] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[1], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[1]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[1] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[1], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~28 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[1]~28, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[1] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[1], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[1] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[1], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[1]~29 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[1]~29, finalproject, 1
instance = comp, \sdram|m_data[1]~_Duplicate_1 , sdram|m_data[1]~_Duplicate_1, finalproject, 1
instance = comp, \sdram|active_data[1] , sdram|active_data[1], finalproject, 1
instance = comp, \sdram|Selector115~0 , sdram|Selector115~0, finalproject, 1
instance = comp, \sdram|Selector115~1 , sdram|Selector115~1, finalproject, 1
instance = comp, \sdram|m_data[1] , sdram|m_data[1], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_1 , sdram|oe~_Duplicate_1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[2] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[2], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[2] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[2], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[18] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[18], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[18]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[18] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[18], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~2 , mm_interconnect_0|cmd_mux_006|src_payload~2, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[2], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~29 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[2]~29, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[2]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[2]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[2] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[2], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[2] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[2], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[2]~30 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[2]~30, finalproject, 1
instance = comp, \sdram|m_data[2]~_Duplicate_1 , sdram|m_data[2]~_Duplicate_1, finalproject, 1
instance = comp, \sdram|active_data[2] , sdram|active_data[2], finalproject, 1
instance = comp, \sdram|Selector114~0 , sdram|Selector114~0, finalproject, 1
instance = comp, \sdram|Selector114~1 , sdram|Selector114~1, finalproject, 1
instance = comp, \sdram|m_data[2] , sdram|m_data[2], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_2 , sdram|oe~_Duplicate_2, finalproject, 1
instance = comp, \sdram|m_data[3]~_Duplicate_1 , sdram|m_data[3]~_Duplicate_1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[19]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[19] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[19], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[19]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[19] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[19], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~3 , mm_interconnect_0|cmd_mux_006|src_payload~3, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[3], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[3] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[3], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[3]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[3] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[3], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~30 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[3]~30, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[3] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[3], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[3]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[3]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[3] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[3], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[3]~31 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[3]~31, finalproject, 1
instance = comp, \sdram|active_data[3] , sdram|active_data[3], finalproject, 1
instance = comp, \sdram|Selector113~0 , sdram|Selector113~0, finalproject, 1
instance = comp, \sdram|Selector113~1 , sdram|Selector113~1, finalproject, 1
instance = comp, \sdram|m_data[3] , sdram|m_data[3], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_3 , sdram|oe~_Duplicate_3, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[4]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[4] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[4], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[4]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[4] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[4], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[20]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[20]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[20] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[20], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[20]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[20] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[20], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~4 , mm_interconnect_0|cmd_mux_006|src_payload~4, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[4], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~31 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[4]~31, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[4] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[4], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[4] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[4], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[4]~32 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[4]~32, finalproject, 1
instance = comp, \sdram|active_data[4] , sdram|active_data[4], finalproject, 1
instance = comp, \sdram|m_data[4]~_Duplicate_1 , sdram|m_data[4]~_Duplicate_1, finalproject, 1
instance = comp, \sdram|Selector112~0 , sdram|Selector112~0, finalproject, 1
instance = comp, \sdram|Selector112~1 , sdram|Selector112~1, finalproject, 1
instance = comp, \sdram|m_data[4] , sdram|m_data[4], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_4 , sdram|oe~_Duplicate_4, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[21] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[21], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[21]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[21] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[21], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~5 , mm_interconnect_0|cmd_mux_006|src_payload~5, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[5], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[5]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[5] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[5], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[5]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[5] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[5], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~32 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[5]~32, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[5] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[5], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[5] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[5], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[5]~33 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[5]~33, finalproject, 1
instance = comp, \sdram|m_data[5]~_Duplicate_1 , sdram|m_data[5]~_Duplicate_1, finalproject, 1
instance = comp, \sdram|active_data[5] , sdram|active_data[5], finalproject, 1
instance = comp, \sdram|Selector111~0 , sdram|Selector111~0, finalproject, 1
instance = comp, \sdram|Selector111~1 , sdram|Selector111~1, finalproject, 1
instance = comp, \sdram|m_data[5] , sdram|m_data[5], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_5 , sdram|oe~_Duplicate_5, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[6]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[6] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[6], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[6]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[6] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[6], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[22]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[22] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[22], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[22]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[22] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[22], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~6 , mm_interconnect_0|cmd_mux_006|src_payload~6, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[6], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~33 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[6]~33, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[6] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[6], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[6] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[6], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[6]~34 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[6]~34, finalproject, 1
instance = comp, \sdram|m_data[6]~_Duplicate_1 , sdram|m_data[6]~_Duplicate_1, finalproject, 1
instance = comp, \sdram|active_data[6] , sdram|active_data[6], finalproject, 1
instance = comp, \sdram|Selector110~0 , sdram|Selector110~0, finalproject, 1
instance = comp, \sdram|Selector110~1 , sdram|Selector110~1, finalproject, 1
instance = comp, \sdram|m_data[6] , sdram|m_data[6], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_6 , sdram|oe~_Duplicate_6, finalproject, 1
instance = comp, \sdram|m_data[7]~_Duplicate_1 , sdram|m_data[7]~_Duplicate_1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[7] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[7], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[7]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[7] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[7], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[23]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[23] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[23], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[23]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[23] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[23], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~7 , mm_interconnect_0|cmd_mux_006|src_payload~7, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[7], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~34 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[7]~34, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[7] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[7], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[7] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[7], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[7]~35 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[7]~35, finalproject, 1
instance = comp, \sdram|active_data[7] , sdram|active_data[7], finalproject, 1
instance = comp, \sdram|Selector109~0 , sdram|Selector109~0, finalproject, 1
instance = comp, \sdram|Selector109~1 , sdram|Selector109~1, finalproject, 1
instance = comp, \sdram|m_data[7] , sdram|m_data[7], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_7 , sdram|oe~_Duplicate_7, finalproject, 1
instance = comp, \sdram|m_data[8]~_Duplicate_1 , sdram|m_data[8]~_Duplicate_1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[24]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[24]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[24] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[24], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[24]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[24] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[24], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~8 , mm_interconnect_0|cmd_mux_006|src_payload~8, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[8], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[8] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[8], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[8]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[8] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[8], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~35 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[8]~35, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[8] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[8], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[8]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[8]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[8] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[8], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[8]~36 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[8]~36, finalproject, 1
instance = comp, \sdram|active_data[8] , sdram|active_data[8], finalproject, 1
instance = comp, \sdram|Selector108~0 , sdram|Selector108~0, finalproject, 1
instance = comp, \sdram|Selector108~1 , sdram|Selector108~1, finalproject, 1
instance = comp, \sdram|m_data[8] , sdram|m_data[8], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_8 , sdram|oe~_Duplicate_8, finalproject, 1
instance = comp, \sdram|m_data[9]~_Duplicate_1 , sdram|m_data[9]~_Duplicate_1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[9]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[9]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[9] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[9], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[9]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[9] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[9], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[25] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[25], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[25]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[25] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[25], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~9 , mm_interconnect_0|cmd_mux_006|src_payload~9, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[9], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~36 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[9]~36, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[9]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[9]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[9] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[9], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[9] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[9], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[9]~37 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[9]~37, finalproject, 1
instance = comp, \sdram|active_data[9] , sdram|active_data[9], finalproject, 1
instance = comp, \sdram|Selector107~0 , sdram|Selector107~0, finalproject, 1
instance = comp, \sdram|Selector107~1 , sdram|Selector107~1, finalproject, 1
instance = comp, \sdram|m_data[9] , sdram|m_data[9], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_9 , sdram|oe~_Duplicate_9, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[10] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[10], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[10]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[10] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[10], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[26] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[26], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[26]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[26] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[26], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~10 , mm_interconnect_0|cmd_mux_006|src_payload~10, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[10], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~37 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[10]~37, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[10] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[10], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[10]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[10]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[10] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[10], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[10]~38 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[10]~38, finalproject, 1
instance = comp, \sdram|m_data[10]~_Duplicate_1 , sdram|m_data[10]~_Duplicate_1, finalproject, 1
instance = comp, \sdram|active_data[10] , sdram|active_data[10], finalproject, 1
instance = comp, \sdram|Selector106~0 , sdram|Selector106~0, finalproject, 1
instance = comp, \sdram|Selector106~1 , sdram|Selector106~1, finalproject, 1
instance = comp, \sdram|m_data[10] , sdram|m_data[10], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_10 , sdram|oe~_Duplicate_10, finalproject, 1
instance = comp, \sdram|m_data[11]~_Duplicate_1 , sdram|m_data[11]~_Duplicate_1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[27]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[27] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[27], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[27]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[27] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[27], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~11 , mm_interconnect_0|cmd_mux_006|src_payload~11, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[11], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[11] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[11], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[11]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[11] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[11], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~38 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[11]~38, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[11] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[11], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[11] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[11], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[11]~39 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[11]~39, finalproject, 1
instance = comp, \sdram|active_data[11] , sdram|active_data[11], finalproject, 1
instance = comp, \sdram|Selector105~0 , sdram|Selector105~0, finalproject, 1
instance = comp, \sdram|Selector105~1 , sdram|Selector105~1, finalproject, 1
instance = comp, \sdram|m_data[11] , sdram|m_data[11], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_11 , sdram|oe~_Duplicate_11, finalproject, 1
instance = comp, \sdram|m_data[12]~_Duplicate_1 , sdram|m_data[12]~_Duplicate_1, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[12] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[12], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[12]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[12] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[12], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[28]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[28] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[28], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[28]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[28] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[28], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~12 , mm_interconnect_0|cmd_mux_006|src_payload~12, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[12], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~39 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[12]~39, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[12] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[12], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[12] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[12], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[12]~40 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[12]~40, finalproject, 1
instance = comp, \sdram|active_data[12] , sdram|active_data[12], finalproject, 1
instance = comp, \sdram|Selector104~0 , sdram|Selector104~0, finalproject, 1
instance = comp, \sdram|Selector104~1 , sdram|Selector104~1, finalproject, 1
instance = comp, \sdram|m_data[12] , sdram|m_data[12], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_12 , sdram|oe~_Duplicate_12, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[13] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[13], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[13]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[13] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[13], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[29]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[29] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[29], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[29]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[29] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[29], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~13 , mm_interconnect_0|cmd_mux_006|src_payload~13, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[13], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~40 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[13]~40, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[13] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[13], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[13] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[13], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[13]~41 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[13]~41, finalproject, 1
instance = comp, \sdram|m_data[13]~_Duplicate_1 , sdram|m_data[13]~_Duplicate_1, finalproject, 1
instance = comp, \sdram|active_data[13] , sdram|active_data[13], finalproject, 1
instance = comp, \sdram|Selector103~0 , sdram|Selector103~0, finalproject, 1
instance = comp, \sdram|Selector103~1 , sdram|Selector103~1, finalproject, 1
instance = comp, \sdram|m_data[13] , sdram|m_data[13], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_13 , sdram|oe~_Duplicate_13, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[30]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[30] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[30], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[30]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[30] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[30], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~14 , mm_interconnect_0|cmd_mux_006|src_payload~14, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[14], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[14]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[14] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[14], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[14]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[14] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[14], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~41 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[14]~41, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[14] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[14], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[14]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[14]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[14] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[14], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[14]~42 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[14]~42, finalproject, 1
instance = comp, \sdram|m_data[14]~_Duplicate_1 , sdram|m_data[14]~_Duplicate_1, finalproject, 1
instance = comp, \sdram|active_data[14] , sdram|active_data[14], finalproject, 1
instance = comp, \sdram|Selector102~0 , sdram|Selector102~0, finalproject, 1
instance = comp, \sdram|Selector102~1 , sdram|Selector102~1, finalproject, 1
instance = comp, \sdram|m_data[14] , sdram|m_data[14], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_14 , sdram|oe~_Duplicate_14, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[15] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[15], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[15]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[15] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[15], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[31] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[31], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[31]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[31] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[31], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_payload~15 , mm_interconnect_0|cmd_mux_006|src_payload~15, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15] , mm_interconnect_0|sdram_s1_cmd_width_adapter|data_reg[15], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~42 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[15]~42, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[15] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[15], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[15]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[15]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[15] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[15], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[15]~43 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[15]~43, finalproject, 1
instance = comp, \sdram|m_data[15]~_Duplicate_1 , sdram|m_data[15]~_Duplicate_1, finalproject, 1
instance = comp, \sdram|active_data[15] , sdram|active_data[15], finalproject, 1
instance = comp, \sdram|Selector101~0 , sdram|Selector101~0, finalproject, 1
instance = comp, \sdram|Selector101~1 , sdram|Selector101~1, finalproject, 1
instance = comp, \sdram|m_data[15] , sdram|m_data[15], finalproject, 1
instance = comp, \sdram|oe~_Duplicate_15 , sdram|oe~_Duplicate_15, finalproject, 1
instance = comp, \i2c_0|u_txout|clk_oe~0 , i2c_0|u_txout|clk_oe~0, finalproject, 1
instance = comp, \i2c_0|u_txout|clk_oe , i2c_0|u_txout|clk_oe, finalproject, 1
instance = comp, \sdram_pll|sd1|wire_pll7_clk[1]~clkctrl_e_sdram_clk_clk , sdram_pll|sd1|wire_pll7_clk[1]~clkctrl_e_sdram_clk_clk, finalproject, 1
instance = comp, \sdram|m_addr[9]~0 , sdram|m_addr[9]~0, finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~17 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[19]~17, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[18] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[18], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[18]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[18]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[18] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[18], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[18]~16 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[18]~16, finalproject, 1
instance = comp, \sdram|i_addr[12]~feeder , sdram|i_addr[12]~feeder, finalproject, 1
instance = comp, \sdram|i_addr[12] , sdram|i_addr[12], finalproject, 1
instance = comp, \sdram|active_addr[0] , sdram|active_addr[0], finalproject, 1
instance = comp, \sdram|Selector98~0 , sdram|Selector98~0, finalproject, 1
instance = comp, \sdram|Selector98~1 , sdram|Selector98~1, finalproject, 1
instance = comp, \sdram|m_addr[9]~1 , sdram|m_addr[9]~1, finalproject, 1
instance = comp, \sdram|m_addr[9]~2 , sdram|m_addr[9]~2, finalproject, 1
instance = comp, \sdram|m_addr[0] , sdram|m_addr[0], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[38] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[38], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[38]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[38] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[38], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[38], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[38], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[38] , mm_interconnect_0|cmd_mux_006|src_data[38], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[2], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~18 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[20]~18, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[19] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[19], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[19]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[19]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[19] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[19], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[19]~17 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[19]~17, finalproject, 1
instance = comp, \sdram|active_addr[1] , sdram|active_addr[1], finalproject, 1
instance = comp, \sdram|Selector97~0 , sdram|Selector97~0, finalproject, 1
instance = comp, \sdram|Selector97~1 , sdram|Selector97~1, finalproject, 1
instance = comp, \sdram|m_addr[1] , sdram|m_addr[1], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[39]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[39] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[39], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[39]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[39] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[39], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[39], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[39], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[39] , mm_interconnect_0|cmd_mux_006|src_data[39], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[3], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~19 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[21]~19, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[20] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[20], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[20]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[20]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[20] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[20], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[20]~18 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[20]~18, finalproject, 1
instance = comp, \sdram|active_addr[2] , sdram|active_addr[2], finalproject, 1
instance = comp, \sdram|Selector96~0 , sdram|Selector96~0, finalproject, 1
instance = comp, \sdram|Selector96~1 , sdram|Selector96~1, finalproject, 1
instance = comp, \sdram|m_addr[2] , sdram|m_addr[2], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[40]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[40] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[40], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[40]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[40] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[40], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[40], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[40], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[40] , mm_interconnect_0|cmd_mux_006|src_data[40], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[4], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~20 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[22]~20, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[21] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[21], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[21] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[21], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[21]~19 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[21]~19, finalproject, 1
instance = comp, \sdram|active_addr[3] , sdram|active_addr[3], finalproject, 1
instance = comp, \sdram|Selector95~0 , sdram|Selector95~0, finalproject, 1
instance = comp, \sdram|Selector95~1 , sdram|Selector95~1, finalproject, 1
instance = comp, \sdram|m_addr[3] , sdram|m_addr[3], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[41] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[41], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[41]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[41] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[41], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[41], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[41], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[41] , mm_interconnect_0|cmd_mux_006|src_data[41], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[5], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~21 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[23]~21, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[22] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[22], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[22]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[22]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[22] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[22], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[22]~20 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[22]~20, finalproject, 1
instance = comp, \sdram|active_addr[4] , sdram|active_addr[4], finalproject, 1
instance = comp, \sdram|Selector94~0 , sdram|Selector94~0, finalproject, 1
instance = comp, \sdram|Selector94~1 , sdram|Selector94~1, finalproject, 1
instance = comp, \sdram|m_addr[4] , sdram|m_addr[4], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[42] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[42], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[42]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[42] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[42], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[42], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[42], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[42] , mm_interconnect_0|cmd_mux_006|src_data[42], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[6], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~22 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[24]~22, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[23] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[23], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[23] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[23], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[23]~21 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[23]~21, finalproject, 1
instance = comp, \sdram|active_addr[5] , sdram|active_addr[5], finalproject, 1
instance = comp, \sdram|Selector93~0 , sdram|Selector93~0, finalproject, 1
instance = comp, \sdram|Selector93~1 , sdram|Selector93~1, finalproject, 1
instance = comp, \sdram|m_addr[5] , sdram|m_addr[5], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[43], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[43], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[43] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[43], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[43]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[43] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[43], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[43] , mm_interconnect_0|cmd_mux_006|src_data[43], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[7], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~23 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[25]~23, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[24] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[24], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[24] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[24], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[24]~22 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[24]~22, finalproject, 1
instance = comp, \sdram|active_addr[6] , sdram|active_addr[6], finalproject, 1
instance = comp, \sdram|Selector92~0 , sdram|Selector92~0, finalproject, 1
instance = comp, \sdram|Selector92~1 , sdram|Selector92~1, finalproject, 1
instance = comp, \sdram|m_addr[6] , sdram|m_addr[6], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[44], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[44], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[44]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[44] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[44], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[44]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[44] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[44], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[44] , mm_interconnect_0|cmd_mux_006|src_data[44], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[8], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~24 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[26]~24, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[25] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[25], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[25] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[25], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[25]~23 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[25]~23, finalproject, 1
instance = comp, \sdram|active_addr[7] , sdram|active_addr[7], finalproject, 1
instance = comp, \sdram|Selector91~0 , sdram|Selector91~0, finalproject, 1
instance = comp, \sdram|Selector91~1 , sdram|Selector91~1, finalproject, 1
instance = comp, \sdram|m_addr[7] , sdram|m_addr[7], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[45], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[45], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[45]~feeder , mm_interconnect_0|crosser|clock_xer|in_data_buffer[45]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[45] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[45], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[45]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[45] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[45], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[45] , mm_interconnect_0|cmd_mux_006|src_data[45], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[9], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~25 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[27]~25, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[26] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[26], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[26]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[26]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[26] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[26], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[26]~24 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[26]~24, finalproject, 1
instance = comp, \sdram|active_addr[8] , sdram|active_addr[8], finalproject, 1
instance = comp, \sdram|Selector90~0 , sdram|Selector90~0, finalproject, 1
instance = comp, \sdram|Selector90~1 , sdram|Selector90~1, finalproject, 1
instance = comp, \sdram|m_addr[8] , sdram|m_addr[8], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]~feeder , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46] , mm_interconnect_0|crosser_001|clock_xer|in_data_buffer[46], finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46] , mm_interconnect_0|crosser_001|clock_xer|out_data_buffer[46], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|in_data_buffer[46] , mm_interconnect_0|crosser|clock_xer|in_data_buffer[46], finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder , mm_interconnect_0|crosser|clock_xer|out_data_buffer[46]~feeder, finalproject, 1
instance = comp, \mm_interconnect_0|crosser|clock_xer|out_data_buffer[46] , mm_interconnect_0|crosser|clock_xer|out_data_buffer[46], finalproject, 1
instance = comp, \mm_interconnect_0|cmd_mux_006|src_data[46] , mm_interconnect_0|cmd_mux_006|src_data[46], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10] , mm_interconnect_0|sdram_s1_cmd_width_adapter|address_reg[10], finalproject, 1
instance = comp, \mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~26 , mm_interconnect_0|sdram_s1_cmd_width_adapter|out_data[28]~26, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[27]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[27]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[27] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[27], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[27] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[27], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[27]~25 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[27]~25, finalproject, 1
instance = comp, \sdram|active_addr[9] , sdram|active_addr[9], finalproject, 1
instance = comp, \sdram|Selector89~0 , sdram|Selector89~0, finalproject, 1
instance = comp, \sdram|Selector89~1 , sdram|Selector89~1, finalproject, 1
instance = comp, \sdram|m_addr[9] , sdram|m_addr[9], finalproject, 1
instance = comp, \sdram|Selector88~2 , sdram|Selector88~2, finalproject, 1
instance = comp, \sdram|Selector88~3 , sdram|Selector88~3, finalproject, 1
instance = comp, \sdram|m_addr[10] , sdram|m_addr[10], finalproject, 1
instance = comp, \sdram|Selector87~2 , sdram|Selector87~2, finalproject, 1
instance = comp, \sdram|Selector87~3 , sdram|Selector87~3, finalproject, 1
instance = comp, \sdram|m_addr[11] , sdram|m_addr[11], finalproject, 1
instance = comp, \sdram|Selector86~2 , sdram|Selector86~2, finalproject, 1
instance = comp, \sdram|Selector86~3 , sdram|Selector86~3, finalproject, 1
instance = comp, \sdram|m_addr[12] , sdram|m_addr[12], finalproject, 1
instance = comp, \sdram|Selector100~0 , sdram|Selector100~0, finalproject, 1
instance = comp, \sdram|WideOr16~0 , sdram|WideOr16~0, finalproject, 1
instance = comp, \sdram|m_bank[0] , sdram|m_bank[0], finalproject, 1
instance = comp, \sdram|Selector99~0 , sdram|Selector99~0, finalproject, 1
instance = comp, \sdram|m_bank[1] , sdram|m_bank[1], finalproject, 1
instance = comp, \sdram|m_cmd[1] , sdram|m_cmd[1], finalproject, 1
instance = comp, \sdram|Selector19~2 , sdram|Selector19~2, finalproject, 1
instance = comp, \sdram|Selector19~1 , sdram|Selector19~1, finalproject, 1
instance = comp, \sdram|Selector0~0 , sdram|Selector0~0, finalproject, 1
instance = comp, \sdram|i_cmd[3] , sdram|i_cmd[3], finalproject, 1
instance = comp, \sdram|Selector19~0 , sdram|Selector19~0, finalproject, 1
instance = comp, \sdram|Selector19~3 , sdram|Selector19~3, finalproject, 1
instance = comp, \sdram|m_cmd[3] , sdram|m_cmd[3], finalproject, 1
instance = comp, \sdram|comb~0 , sdram|comb~0, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[16] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[16], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[16]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[16]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[16] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[16], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[16]~26 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[16]~26, finalproject, 1
instance = comp, \sdram|active_dqm[0] , sdram|active_dqm[0], finalproject, 1
instance = comp, \sdram|Selector118~0 , sdram|Selector118~0, finalproject, 1
instance = comp, \sdram|m_dqm[0] , sdram|m_dqm[0], finalproject, 1
instance = comp, \sdram|comb~1 , sdram|comb~1, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_0[17] , sdram|the_finalproject_sdram_input_efifo_module|entry_0[17], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[17]~feeder , sdram|the_finalproject_sdram_input_efifo_module|entry_1[17]~feeder, finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|entry_1[17] , sdram|the_finalproject_sdram_input_efifo_module|entry_1[17], finalproject, 1
instance = comp, \sdram|the_finalproject_sdram_input_efifo_module|rd_data[17]~27 , sdram|the_finalproject_sdram_input_efifo_module|rd_data[17]~27, finalproject, 1
instance = comp, \sdram|active_dqm[1] , sdram|active_dqm[1], finalproject, 1
instance = comp, \sdram|Selector117~0 , sdram|Selector117~0, finalproject, 1
instance = comp, \sdram|m_dqm[1] , sdram|m_dqm[1], finalproject, 1
instance = comp, \sdram|m_cmd[2] , sdram|m_cmd[2], finalproject, 1
instance = comp, \sdram|m_cmd[0] , sdram|m_cmd[0], finalproject, 1
instance = comp, \spi_0|stateZero , spi_0|stateZero, finalproject, 1
instance = comp, \spi_0|SS_n~0 , spi_0|SS_n~0, finalproject, 1
instance = comp, \auto_hub|~GND , auto_hub|~GND, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell, finalproject, 1
instance = comp, \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell , auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell, finalproject, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, finalproject, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, finalproject, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, finalproject, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, finalproject, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, finalproject, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, finalproject, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, finalproject, 1
