Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 52c8d5e09da14a8ba183dd2511faf482 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.InsParser
Compiling module xil_defaultlib.ImmGen
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.registerFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.Forward_Unit
Compiling module xil_defaultlib.MUX_3x1
Compiling module xil_defaultlib.ALU_Control
Compiling module xil_defaultlib.ALU_64_bit
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
