{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688307970191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688307970191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul  2 22:26:10 2023 " "Processing started: Sun Jul  2 22:26:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688307970191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307970191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off usb_capture -c usb_capture " "Command: quartus_map --read_settings_files=on --write_settings_files=off usb_capture -c usb_capture" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307970191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1688307970725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688307970725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctl " "Found entity 1: sdram_ctl" {  } { { "sdram_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_ctl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/sdr_ctrl/rtl/lib/async_fifo_1.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/lib/async_fifo_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo_1 " "Found entity 1: async_fifo_1" {  } { { "3rd_parties/sdr_ctrl/rtl/lib/async_fifo_1.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/lib/async_fifo_1.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977422 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_controller.v(166) " "Verilog HDL warning at sdram_controller.v(166): extended using \"x\" or \"z\"" {  } { { "3rd_parties/sdram-controller/rtl/sdram_controller.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdram-controller/rtl/sdram_controller.v" 166 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/sdram-controller/rtl/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/sdram-controller/rtl/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "3rd_parties/sdram-controller/rtl/sdram_controller.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdram-controller/rtl/sdram_controller.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/sdr_ctrl/rtl/lib/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/lib/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "3rd_parties/sdr_ctrl/rtl/lib/sync_fifo.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/lib/sync_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977431 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(739) " "Verilog HDL warning at sdrc_xfr_ctl.v(739): extended using \"x\" or \"z\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" 739 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977440 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(740) " "Verilog HDL warning at sdrc_xfr_ctl.v(740): extended using \"x\" or \"z\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" 740 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977440 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(754) " "Verilog HDL warning at sdrc_xfr_ctl.v(754): extended using \"x\" or \"z\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" 754 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977440 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_xfr_ctl.v(755) " "Verilog HDL warning at sdrc_xfr_ctl.v(755): extended using \"x\" or \"z\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" 755 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_xfr_ctl " "Found entity 1: sdrc_xfr_ctl" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_req_gen " "Found entity 1: sdrc_req_gen" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/sdr_ctrl/rtl/core/sdrc_define.v 0 0 " "Found 0 design units, including 0 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/sdr_ctrl/rtl/core/sdrc_bs_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_bs_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bs_convert " "Found entity 1: sdrc_bs_convert" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bs_convert.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bs_convert.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977451 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(269) " "Verilog HDL warning at sdrc_bank_fsm.v(269): extended using \"x\" or \"z\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" 269 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977455 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(271) " "Verilog HDL warning at sdrc_bank_fsm.v(271): extended using \"x\" or \"z\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" 271 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(295) " "Verilog HDL warning at sdrc_bank_fsm.v(295): extended using \"x\" or \"z\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" 295 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977456 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdrc_bank_fsm.v(297) " "Verilog HDL warning at sdrc_bank_fsm.v(297): extended using \"x\" or \"z\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_fsm " "Found entity 1: sdrc_bank_fsm" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_bank_ctl " "Found entity 1: sdrc_bank_ctl" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdrc_core " "Found entity 1: sdrc_core" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_interleave_3ports.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_interleave_3ports.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_interleave_3ports " "Found entity 1: bus_interleave_3ports" {  } { { "bus_interleave_3ports.v" "" { Text "D:/Projects/usb_capture/fpga/bus_interleave_3ports.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rr_3req.v 1 1 " "Found 1 design units, including 1 entities, in source file rr_3req.v" { { "Info" "ISGN_ENTITY_NAME" "1 rr_3req " "Found entity 1: rr_3req" {  } { { "rr_3req.v" "" { Text "D:/Projects/usb_capture/fpga/rr_3req.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "syncft245.v 1 1 " "Found 1 design units, including 1 entities, in source file syncft245.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncFT245 " "Found entity 1: syncFT245" {  } { { "syncFT245.v" "" { Text "D:/Projects/usb_capture/fpga/syncFT245.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file test_async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_async_fifo " "Found entity 1: test_async_fifo" {  } { { "test_async_fifo.v" "" { Text "D:/Projects/usb_capture/fpga/test_async_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/async_fifo/rtl/wptr_full.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/wptr_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 wptr_full " "Found entity 1: wptr_full" {  } { { "3rd_parties/async_fifo/rtl/wptr_full.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/wptr_full.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/async_fifo/rtl/sync_w2r.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/sync_w2r.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_w2r " "Found entity 1: sync_w2r" {  } { { "3rd_parties/async_fifo/rtl/sync_w2r.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/sync_w2r.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/async_fifo/rtl/sync_r2w.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/sync_r2w.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_r2w " "Found entity 1: sync_r2w" {  } { { "3rd_parties/async_fifo/rtl/sync_r2w.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/sync_r2w.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/async_fifo/rtl/sync_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/sync_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_ptr " "Found entity 1: sync_ptr" {  } { { "3rd_parties/async_fifo/rtl/sync_ptr.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/sync_ptr.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/async_fifo/rtl/rptr_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/rptr_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 rptr_empty " "Found entity 1: rptr_empty" {  } { { "3rd_parties/async_fifo/rtl/rptr_empty.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/rptr_empty.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/async_fifo/rtl/fifomem_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/fifomem_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifomem_dp " "Found entity 1: fifomem_dp" {  } { { "3rd_parties/async_fifo/rtl/fifomem_dp.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/fifomem_dp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/async_fifo/rtl/fifomem.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/fifomem.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifomem " "Found entity 1: fifomem" {  } { { "3rd_parties/async_fifo/rtl/fifomem.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/fifomem.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/async_fifo/rtl/async_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "3rd_parties/async_fifo/rtl/async_fifo.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3rd_parties/async_fifo/rtl/async_bidir_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/async_bidir_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_bidir_fifo " "Found entity 1: async_bidir_fifo" {  } { { "3rd_parties/async_fifo/rtl/async_bidir_fifo.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_bidir_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano " "Found entity 1: DE0_Nano" {  } { { "../DE0_Nano.v" "" { Text "D:/Projects/usb_capture/fpga/DE0_Nano.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Projects/usb_capture/fpga/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file test_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_pll " "Found entity 1: test_pll" {  } { { "test_pll.v" "" { Text "D:/Projects/usb_capture/fpga/test_pll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ft245_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file test_ft245_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_ft245_sync " "Found entity 1: test_ft245_sync" {  } { { "test_ft245_sync.v" "" { Text "D:/Projects/usb_capture/fpga/test_ft245_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_decode " "Found entity 1: bus_decode" {  } { { "bus_decode.v" "" { Text "D:/Projects/usb_capture/fpga/bus_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bus_master.v(52) " "Verilog HDL information at bus_master.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "bus_master.v" "" { Text "D:/Projects/usb_capture/fpga/bus_master.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688307977532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_master.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_master " "Found entity 1: bus_master" {  } { { "bus_master.v" "" { Text "D:/Projects/usb_capture/fpga/bus_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977532 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bus_encode.v(50) " "Verilog HDL information at bus_encode.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "bus_encode.v" "" { Text "D:/Projects/usb_capture/fpga/bus_encode.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1688307977535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_encode " "Found entity 1: bus_encode" {  } { { "bus_encode.v" "" { Text "D:/Projects/usb_capture/fpga/bus_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_top.v 1 1 " "Found 1 design units, including 1 entities, in source file test_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_top " "Found entity 1: test_top" {  } { { "test_top.v" "" { Text "D:/Projects/usb_capture/fpga/test_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file led_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_slave " "Found entity 1: led_slave" {  } { { "led_slave.v" "" { Text "D:/Projects/usb_capture/fpga/led_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "D:/Projects/usb_capture/fpga/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977548 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 test_sdram.v(122) " "Verilog HDL Expression warning at test_sdram.v(122): truncated literal to match 3 bits" {  } { { "test_sdram.v" "" { Text "D:/Projects/usb_capture/fpga/test_sdram.v" 122 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1688307977552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_sdram.v(189) " "Verilog HDL warning at test_sdram.v(189): extended using \"x\" or \"z\"" {  } { { "test_sdram.v" "" { Text "D:/Projects/usb_capture/fpga/test_sdram.v" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_sdram.v(190) " "Verilog HDL warning at test_sdram.v(190): extended using \"x\" or \"z\"" {  } { { "test_sdram.v" "" { Text "D:/Projects/usb_capture/fpga/test_sdram.v" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_sdram.v(191) " "Verilog HDL warning at test_sdram.v(191): extended using \"x\" or \"z\"" {  } { { "test_sdram.v" "" { Text "D:/Projects/usb_capture/fpga/test_sdram.v" 191 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_sdram.v(192) " "Verilog HDL warning at test_sdram.v(192): extended using \"x\" or \"z\"" {  } { { "test_sdram.v" "" { Text "D:/Projects/usb_capture/fpga/test_sdram.v" 192 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file test_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_sdram " "Found entity 1: test_sdram" {  } { { "test_sdram.v" "" { Text "D:/Projects/usb_capture/fpga/test_sdram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977552 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sdram.v(128) " "Unrecognized synthesis attribute \"attribute\" at sdram.v(128)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB sdram.v(128) " "Unrecognized synthesis attribute \"IOB\" at sdram.v(128)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sdram.v(128) " "Unrecognized synthesis attribute \"of\" at sdram.v(128)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "command_q sdram.v(128) " "Unrecognized synthesis attribute \"command_q\" at sdram.v(128)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sdram.v(128) " "Unrecognized synthesis attribute \"is\" at sdram.v(128)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sdram.v(129) " "Unrecognized synthesis attribute \"attribute\" at sdram.v(129)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 129 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB sdram.v(129) " "Unrecognized synthesis attribute \"IOB\" at sdram.v(129)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 129 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sdram.v(129) " "Unrecognized synthesis attribute \"of\" at sdram.v(129)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 129 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "addr_q sdram.v(129) " "Unrecognized synthesis attribute \"addr_q\" at sdram.v(129)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 129 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sdram.v(129) " "Unrecognized synthesis attribute \"is\" at sdram.v(129)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 129 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sdram.v(130) " "Unrecognized synthesis attribute \"attribute\" at sdram.v(130)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 130 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB sdram.v(130) " "Unrecognized synthesis attribute \"IOB\" at sdram.v(130)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 130 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sdram.v(130) " "Unrecognized synthesis attribute \"of\" at sdram.v(130)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 130 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "dqm_q sdram.v(130) " "Unrecognized synthesis attribute \"dqm_q\" at sdram.v(130)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 130 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sdram.v(130) " "Unrecognized synthesis attribute \"is\" at sdram.v(130)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 130 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sdram.v(131) " "Unrecognized synthesis attribute \"attribute\" at sdram.v(131)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB sdram.v(131) " "Unrecognized synthesis attribute \"IOB\" at sdram.v(131)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sdram.v(131) " "Unrecognized synthesis attribute \"of\" at sdram.v(131)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "cke_q sdram.v(131) " "Unrecognized synthesis attribute \"cke_q\" at sdram.v(131)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sdram.v(131) " "Unrecognized synthesis attribute \"is\" at sdram.v(131)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sdram.v(132) " "Unrecognized synthesis attribute \"attribute\" at sdram.v(132)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 132 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB sdram.v(132) " "Unrecognized synthesis attribute \"IOB\" at sdram.v(132)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 132 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sdram.v(132) " "Unrecognized synthesis attribute \"of\" at sdram.v(132)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 132 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "bank_q sdram.v(132) " "Unrecognized synthesis attribute \"bank_q\" at sdram.v(132)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 132 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sdram.v(132) " "Unrecognized synthesis attribute \"is\" at sdram.v(132)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 132 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "attribute sdram.v(133) " "Unrecognized synthesis attribute \"attribute\" at sdram.v(133)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB sdram.v(133) " "Unrecognized synthesis attribute \"IOB\" at sdram.v(133)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "of sdram.v(133) " "Unrecognized synthesis attribute \"of\" at sdram.v(133)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "data_q sdram.v(133) " "Unrecognized synthesis attribute \"data_q\" at sdram.v(133)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "is sdram.v(133) " "Unrecognized synthesis attribute \"is\" at sdram.v(133)" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram.v(728) " "Verilog HDL warning at sdram.v(728): extended using \"x\" or \"z\"" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 728 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1688307977557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram.v" "" { Text "D:/Projects/usb_capture/fpga/sdram.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_peri.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_peri.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_peri " "Found entity 1: sdram_peri" {  } { { "sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977562 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 test_sdram_peri.v(305) " "Verilog HDL Expression warning at test_sdram_peri.v(305): truncated literal to match 8 bits" {  } { { "test_sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/test_sdram_peri.v" 305 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1688307977566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sdram_peri.v 1 1 " "Found 1 design units, including 1 entities, in source file test_sdram_peri.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_sdram_peri " "Found entity 1: test_sdram_peri" {  } { { "test_sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/test_sdram_peri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2x_idle sdrc_core.v(278) " "Verilog HDL Implicit Net warning at sdrc_core.v(278): created implicit net for \"r2x_idle\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 278 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_req sdrc_core.v(290) " "Verilog HDL Implicit Net warning at sdrc_core.v(290): created implicit net for \"r2b_req\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 290 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_start sdrc_core.v(292) " "Verilog HDL Implicit Net warning at sdrc_core.v(292): created implicit net for \"r2b_start\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_last sdrc_core.v(293) " "Verilog HDL Implicit Net warning at sdrc_core.v(293): created implicit net for \"r2b_last\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977566 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_wrap sdrc_core.v(294) " "Verilog HDL Implicit Net warning at sdrc_core.v(294): created implicit net for \"r2b_wrap\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 294 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r2b_write sdrc_core.v(299) " "Verilog HDL Implicit Net warning at sdrc_core.v(299): created implicit net for \"r2b_write\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_ack sdrc_core.v(300) " "Verilog HDL Implicit Net warning at sdrc_core.v(300): created implicit net for \"b2r_ack\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2r_arb_ok sdrc_core.v(301) " "Verilog HDL Implicit Net warning at sdrc_core.v(301): created implicit net for \"b2r_arb_ok\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_idle sdrc_core.v(330) " "Verilog HDL Implicit Net warning at sdrc_core.v(330): created implicit net for \"b2x_idle\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 330 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_req sdrc_core.v(331) " "Verilog HDL Implicit Net warning at sdrc_core.v(331): created implicit net for \"b2x_req\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_start sdrc_core.v(332) " "Verilog HDL Implicit Net warning at sdrc_core.v(332): created implicit net for \"b2x_start\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 332 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_last sdrc_core.v(333) " "Verilog HDL Implicit Net warning at sdrc_core.v(333): created implicit net for \"b2x_last\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_wrap sdrc_core.v(334) " "Verilog HDL Implicit Net warning at sdrc_core.v(334): created implicit net for \"b2x_wrap\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 334 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_ack sdrc_core.v(340) " "Verilog HDL Implicit Net warning at sdrc_core.v(340): created implicit net for \"x2b_ack\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 340 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b2x_tras_ok sdrc_core.v(343) " "Verilog HDL Implicit Net warning at sdrc_core.v(343): created implicit net for \"b2x_tras_ok\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 343 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_refresh sdrc_core.v(344) " "Verilog HDL Implicit Net warning at sdrc_core.v(344): created implicit net for \"x2b_refresh\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 344 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_act_ok sdrc_core.v(346) " "Verilog HDL Implicit Net warning at sdrc_core.v(346): created implicit net for \"x2b_act_ok\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_rdok sdrc_core.v(347) " "Verilog HDL Implicit Net warning at sdrc_core.v(347): created implicit net for \"x2b_rdok\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2b_wrok sdrc_core.v(348) " "Verilog HDL Implicit Net warning at sdrc_core.v(348): created implicit net for \"x2b_wrok\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 348 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdstart sdrc_core.v(406) " "Verilog HDL Implicit Net warning at sdrc_core.v(406): created implicit net for \"x2a_rdstart\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrstart sdrc_core.v(407) " "Verilog HDL Implicit Net warning at sdrc_core.v(407): created implicit net for \"x2a_wrstart\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdlast sdrc_core.v(409) " "Verilog HDL Implicit Net warning at sdrc_core.v(409): created implicit net for \"x2a_rdlast\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 409 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrlast sdrc_core.v(410) " "Verilog HDL Implicit Net warning at sdrc_core.v(410): created implicit net for \"x2a_wrlast\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 410 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_wrnext sdrc_core.v(413) " "Verilog HDL Implicit Net warning at sdrc_core.v(413): created implicit net for \"x2a_wrnext\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 413 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2a_rdok sdrc_core.v(415) " "Verilog HDL Implicit Net warning at sdrc_core.v(415): created implicit net for \"x2a_rdok\"" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 415 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n test_sdram.v(65) " "Verilog HDL Implicit Net warning at test_sdram.v(65): created implicit net for \"rst_n\"" {  } { { "test_sdram.v" "" { Text "D:/Projects/usb_capture/fpga/test_sdram.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977567 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(144) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(144): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" 144 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977569 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(199) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(199): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" 199 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977569 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(200) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(200): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" 200 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977569 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(287) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(287): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" 287 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977569 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_xfr_ctl.v(291) " "Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(291): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v" 291 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977570 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(167) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(167): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v" 167 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977570 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(145) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(145): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v" 145 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977571 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_req_gen.v(163) " "Verilog HDL or VHDL warning at sdrc_req_gen.v(163): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v" 163 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977571 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(105) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(105): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" 105 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977571 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(143) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(143): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" 143 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977571 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(114) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(114): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" 114 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977571 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(142) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(142): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" 142 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977571 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_fsm.v(277) " "Verilog HDL or VHDL warning at sdrc_bank_fsm.v(277): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v" 277 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(110) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(110): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" 110 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(147) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(147): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" 147 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(120) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(120): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" 120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(139) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(139): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" 139 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(232) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(232): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" 232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_bank_ctl.v(356) " "Verilog HDL or VHDL warning at sdrc_bank_ctl.v(356): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v" 356 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977572 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(207) " "Verilog HDL or VHDL warning at sdrc_core.v(207): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 207 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977573 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdrc_core.v(213) " "Verilog HDL or VHDL warning at sdrc_core.v(213): conditional expression evaluates to a constant" {  } { { "3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v" 213 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688307977701 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED top.v(3) " "Output port \"LED\" at top.v(3) has no driver" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688307977705 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll_0\"" {  } { { "top.v" "pll_0" { Text "D:/Projects/usb_capture/fpga/top.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/Projects/usb_capture/fpga/pll.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/Projects/usb_capture/fpga/pll.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307977740 ""}  } { { "pll.v" "" { Text "D:/Projects/usb_capture/fpga/pll.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688307977740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Projects/usb_capture/fpga/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307977772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307977772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncFT245 syncFT245:ft245_bus " "Elaborating entity \"syncFT245\" for hierarchy \"syncFT245:ft245_bus\"" {  } { { "top.v" "ft245_bus" { Text "D:/Projects/usb_capture/fpga/top.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977777 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "next_WR syncFT245.v(42) " "Verilog HDL or VHDL warning at syncFT245.v(42): object \"next_WR\" assigned a value but never read" {  } { { "syncFT245.v" "" { Text "D:/Projects/usb_capture/fpga/syncFT245.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1688307977781 "|top|syncFT245:ft245_bus"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo syncFT245:ft245_bus\|async_fifo:incoming_fifo " "Elaborating entity \"async_fifo\" for hierarchy \"syncFT245:ft245_bus\|async_fifo:incoming_fifo\"" {  } { { "syncFT245.v" "incoming_fifo" { Text "D:/Projects/usb_capture/fpga/syncFT245.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_r2w syncFT245:ft245_bus\|async_fifo:incoming_fifo\|sync_r2w:sync_r2w " "Elaborating entity \"sync_r2w\" for hierarchy \"syncFT245:ft245_bus\|async_fifo:incoming_fifo\|sync_r2w:sync_r2w\"" {  } { { "3rd_parties/async_fifo/rtl/async_fifo.v" "sync_r2w" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_fifo.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_w2r syncFT245:ft245_bus\|async_fifo:incoming_fifo\|sync_w2r:sync_w2r " "Elaborating entity \"sync_w2r\" for hierarchy \"syncFT245:ft245_bus\|async_fifo:incoming_fifo\|sync_w2r:sync_w2r\"" {  } { { "3rd_parties/async_fifo/rtl/async_fifo.v" "sync_w2r" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_fifo.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wptr_full syncFT245:ft245_bus\|async_fifo:incoming_fifo\|wptr_full:wptr_full " "Elaborating entity \"wptr_full\" for hierarchy \"syncFT245:ft245_bus\|async_fifo:incoming_fifo\|wptr_full:wptr_full\"" {  } { { "3rd_parties/async_fifo/rtl/async_fifo.v" "wptr_full" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_fifo.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifomem syncFT245:ft245_bus\|async_fifo:incoming_fifo\|fifomem:fifomem " "Elaborating entity \"fifomem\" for hierarchy \"syncFT245:ft245_bus\|async_fifo:incoming_fifo\|fifomem:fifomem\"" {  } { { "3rd_parties/async_fifo/rtl/async_fifo.v" "fifomem" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_fifo.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rptr_empty syncFT245:ft245_bus\|async_fifo:incoming_fifo\|rptr_empty:rptr_empty " "Elaborating entity \"rptr_empty\" for hierarchy \"syncFT245:ft245_bus\|async_fifo:incoming_fifo\|rptr_empty:rptr_empty\"" {  } { { "3rd_parties/async_fifo/rtl/async_fifo.v" "rptr_empty" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_decode bus_decode:bdec " "Elaborating entity \"bus_decode\" for hierarchy \"bus_decode:bdec\"" {  } { { "top.v" "bdec" { Text "D:/Projects/usb_capture/fpga/top.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_master bus_master:bm " "Elaborating entity \"bus_master\" for hierarchy \"bus_master:bm\"" {  } { { "top.v" "bm" { Text "D:/Projects/usb_capture/fpga/top.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_encode bus_encode:benc " "Elaborating entity \"bus_encode\" for hierarchy \"bus_encode:benc\"" {  } { { "top.v" "benc" { Text "D:/Projects/usb_capture/fpga/top.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_slave led_slave:led_peri " "Elaborating entity \"led_slave\" for hierarchy \"led_slave:led_peri\"" {  } { { "top.v" "led_peri" { Text "D:/Projects/usb_capture/fpga/top.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977823 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "internal_reg led_slave.v(40) " "Verilog HDL warning at led_slave.v(40): initial value for variable internal_reg should be constant" {  } { { "led_slave.v" "" { Text "D:/Projects/usb_capture/fpga/led_slave.v" 40 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977827 "|top|led_slave:led_peri"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j led_slave.v(47) " "Verilog HDL Always Construct warning at led_slave.v(47): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "led_slave.v" "" { Text "D:/Projects/usb_capture/fpga/led_slave.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1688307977827 "|top|led_slave:led_peri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer0 " "Elaborating entity \"timer\" for hierarchy \"timer:timer0\"" {  } { { "top.v" "timer0" { Text "D:/Projects/usb_capture/fpga/top.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer.v(27) " "Verilog HDL assignment warning at timer.v(27): truncated value with size 32 to match size of target (1)" {  } { { "timer.v" "" { Text "D:/Projects/usb_capture/fpga/timer.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688307977831 "|top|timer:timer0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_peri sdram_peri:ram_peri " "Elaborating entity \"sdram_peri\" for hierarchy \"sdram_peri:ram_peri\"" {  } { { "top.v" "ram_peri" { Text "D:/Projects/usb_capture/fpga/top.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "app_wr_en_n sdram_peri.v(38) " "Verilog HDL or VHDL warning at sdram_peri.v(38): object \"app_wr_en_n\" assigned a value but never read" {  } { { "sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1688307977843 "|top|sdram_peri:ram_peri"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "data sdram_peri.v(110) " "Verilog HDL warning at sdram_peri.v(110): initial value for variable data should be constant" {  } { { "sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 110 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1688307977843 "|top|sdram_peri:ram_peri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_peri.v(181) " "Verilog HDL assignment warning at sdram_peri.v(181): truncated value with size 32 to match size of target (16)" {  } { { "sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688307977844 "|top|sdram_peri:ram_peri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_peri.v(243) " "Verilog HDL assignment warning at sdram_peri.v(243): truncated value with size 32 to match size of target (16)" {  } { { "sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688307977844 "|top|sdram_peri:ram_peri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_peri.v(251) " "Verilog HDL assignment warning at sdram_peri.v(251): truncated value with size 32 to match size of target (8)" {  } { { "sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688307977844 "|top|sdram_peri:ram_peri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sdram_peri.v(252) " "Verilog HDL assignment warning at sdram_peri.v(252): truncated value with size 32 to match size of target (16)" {  } { { "sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688307977844 "|top|sdram_peri:ram_peri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_peri.v(272) " "Verilog HDL assignment warning at sdram_peri.v(272): truncated value with size 32 to match size of target (8)" {  } { { "sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688307977844 "|top|sdram_peri:ram_peri"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_peri.v(280) " "Verilog HDL assignment warning at sdram_peri.v(280): truncated value with size 32 to match size of target (8)" {  } { { "sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688307977844 "|top|sdram_peri:ram_peri"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p_app_req_len sdram_peri.v(30) " "Output port \"p_app_req_len\" at sdram_peri.v(30) has no driver" {  } { { "sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688307977844 "|top|sdram_peri:ram_peri"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p_cmd_winc sdram_peri.v(23) " "Output port \"p_cmd_winc\" at sdram_peri.v(23) has no driver" {  } { { "sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688307977844 "|top|sdram_peri:ram_peri"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p_read_fifo_rempty sdram_peri.v(27) " "Output port \"p_read_fifo_rempty\" at sdram_peri.v(27) has no driver" {  } { { "sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688307977844 "|top|sdram_peri:ram_peri"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "p_app_rd_valid sdram_peri.v(28) " "Output port \"p_app_rd_valid\" at sdram_peri.v(28) has no driver" {  } { { "sdram_peri.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1688307977844 "|top|sdram_peri:ram_peri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctl sdram_peri:ram_peri\|sdram_ctl:ram " "Elaborating entity \"sdram_ctl\" for hierarchy \"sdram_peri:ram_peri\|sdram_ctl:ram\"" {  } { { "sdram_peri.v" "ram" { Text "D:/Projects/usb_capture/fpga/sdram_peri.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307977844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_ctl.v(172) " "Verilog HDL assignment warning at sdram_ctl.v(172): truncated value with size 32 to match size of target (8)" {  } { { "sdram_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_ctl.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688307977845 "|top|sdram_peri:ram_peri|sdram_ctl:ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_ctl.v(263) " "Verilog HDL assignment warning at sdram_ctl.v(263): truncated value with size 32 to match size of target (8)" {  } { { "sdram_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_ctl.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688307977846 "|top|sdram_peri:ram_peri|sdram_ctl:ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_ctl.v(309) " "Verilog HDL assignment warning at sdram_ctl.v(309): truncated value with size 32 to match size of target (8)" {  } { { "sdram_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_ctl.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688307977846 "|top|sdram_peri:ram_peri|sdram_ctl:ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sdram_ctl.v(346) " "Verilog HDL assignment warning at sdram_ctl.v(346): truncated value with size 32 to match size of target (8)" {  } { { "sdram_ctl.v" "" { Text "D:/Projects/usb_capture/fpga/sdram_ctl.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688307977846 "|top|sdram_peri:ram_peri|sdram_ctl:ram"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bm_dat_r\[7\]\" " "Converted tri-state node \"bm_dat_r\[7\]\" into a selector" {  } { { "bus_master.v" "" { Text "D:/Projects/usb_capture/fpga/bus_master.v" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1688307978097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bm_dat_r\[6\]\" " "Converted tri-state node \"bm_dat_r\[6\]\" into a selector" {  } { { "bus_master.v" "" { Text "D:/Projects/usb_capture/fpga/bus_master.v" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1688307978097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bm_dat_r\[5\]\" " "Converted tri-state node \"bm_dat_r\[5\]\" into a selector" {  } { { "bus_master.v" "" { Text "D:/Projects/usb_capture/fpga/bus_master.v" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1688307978097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bm_dat_r\[4\]\" " "Converted tri-state node \"bm_dat_r\[4\]\" into a selector" {  } { { "bus_master.v" "" { Text "D:/Projects/usb_capture/fpga/bus_master.v" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1688307978097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bm_dat_r\[3\]\" " "Converted tri-state node \"bm_dat_r\[3\]\" into a selector" {  } { { "bus_master.v" "" { Text "D:/Projects/usb_capture/fpga/bus_master.v" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1688307978097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bm_dat_r\[2\]\" " "Converted tri-state node \"bm_dat_r\[2\]\" into a selector" {  } { { "bus_master.v" "" { Text "D:/Projects/usb_capture/fpga/bus_master.v" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1688307978097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bm_dat_r\[1\]\" " "Converted tri-state node \"bm_dat_r\[1\]\" into a selector" {  } { { "bus_master.v" "" { Text "D:/Projects/usb_capture/fpga/bus_master.v" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1688307978097 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"bm_dat_r\[0\]\" " "Converted tri-state node \"bm_dat_r\[0\]\" into a selector" {  } { { "bus_master.v" "" { Text "D:/Projects/usb_capture/fpga/bus_master.v" 13 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1688307978097 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1688307978097 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "syncFT245:ft245_bus\|async_fifo:incoming_fifo\|fifomem:fifomem\|mem_rtl_0 " "Inferred dual-clock RAM node \"syncFT245:ft245_bus\|async_fifo:incoming_fifo\|fifomem:fifomem\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1688307979164 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "syncFT245:ft245_bus\|async_fifo:output_fifo\|fifomem:fifomem\|mem_rtl_0 " "Inferred dual-clock RAM node \"syncFT245:ft245_bus\|async_fifo:output_fifo\|fifomem:fifomem\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1688307979164 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "syncFT245:ft245_bus\|async_fifo:incoming_fifo\|fifomem:fifomem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"syncFT245:ft245_bus\|async_fifo:incoming_fifo\|fifomem:fifomem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "syncFT245:ft245_bus\|async_fifo:output_fifo\|fifomem:fifomem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"syncFT245:ft245_bus\|async_fifo:output_fifo\|fifomem:fifomem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1688307984093 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1688307984093 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1688307984093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "syncFT245:ft245_bus\|async_fifo:incoming_fifo\|fifomem:fifomem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"syncFT245:ft245_bus\|async_fifo:incoming_fifo\|fifomem:fifomem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307984119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "syncFT245:ft245_bus\|async_fifo:incoming_fifo\|fifomem:fifomem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"syncFT245:ft245_bus\|async_fifo:incoming_fifo\|fifomem:fifomem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688307984119 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688307984119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mmd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mmd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mmd1 " "Found entity 1: altsyncram_mmd1" {  } { { "db/altsyncram_mmd1.tdf" "" { Text "D:/Projects/usb_capture/fpga/db/altsyncram_mmd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688307984144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307984144 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1688307984294 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ftdi_siwua_n VCC pin " "The pin \"ftdi_siwua_n\" is fed by VCC" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 11 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1688307984313 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1688307984313 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "syncFT245.v" "" { Text "D:/Projects/usb_capture/fpga/syncFT245.v" 6 -1 0 } } { "syncFT245.v" "" { Text "D:/Projects/usb_capture/fpga/syncFT245.v" 7 -1 0 } } { "syncFT245.v" "" { Text "D:/Projects/usb_capture/fpga/syncFT245.v" 9 -1 0 } } { "3rd_parties/async_fifo/rtl/rptr_empty.v" "" { Text "D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/rptr_empty.v" 16 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1688307984339 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1688307984339 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ftdi_siwua_n~synth " "Node \"ftdi_siwua_n~synth\"" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1688307985097 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1688307985097 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688307985097 "|top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688307985097 "|top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688307985097 "|top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688307985097 "|top|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688307985097 "|top|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688307985097 "|top|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688307985097 "|top|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688307985097 "|top|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688307985097 "|top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "top.v" "" { Text "D:/Projects/usb_capture/fpga/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1688307985097 "|top|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1688307985097 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688307985174 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1688307987040 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/usb_capture/fpga/usb_capture.map.smsg " "Generated suppressed messages file D:/Projects/usb_capture/fpga/usb_capture.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307987108 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688307987241 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688307987241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3910 " "Implemented 3910 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688307987363 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688307987363 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1688307987363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3827 " "Implemented 3827 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688307987363 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1688307987363 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1688307987363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688307987363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4967 " "Peak virtual memory: 4967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688307987379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul  2 22:26:27 2023 " "Processing ended: Sun Jul  2 22:26:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688307987379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688307987379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688307987379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688307987379 ""}
