module demux_24 (input [23:0] in,
					  input [1:0] sel,
					  output logic [23:0] out_a, out_b, out_c, out_d);

endmodule 