// Seed: 351851114
`define pp_12 (  pp_13  )  0
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    output id_3,
    input reg id_4,
    input logic id_5,
    input id_6,
    output id_7,
    input logic id_8,
    input logic id_9,
    input id_10,
    output id_11
);
  logic id_12 = 1;
  type_21(
      id_9, 1 - id_2, 1, 1'd0
  );
  assign id_3 = 1;
  always @(1 or posedge id_9) id_7 <= id_4;
  logic id_13 = id_9, id_14 = "" + 1;
  initial begin
    if (id_13) id_14 = id_14;
  end
  assign id_1 = id_14;
  assign id_0 = id_8;
endmodule
