Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Apr 29 12:07:07 2024
| Host         : archbook running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_ascon_wrapper_timing_summary_routed.rpt -pb design_ascon_wrapper_timing_summary_routed.pb -rpx design_ascon_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_ascon_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.141        0.000                      0                 5848        0.028        0.000                      0                 5848        4.020        0.000                       0                  2636  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.141        0.000                      0                 4635        0.028        0.000                      0                 4635        4.020        0.000                       0                  2636  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.183        0.000                      0                 1213        0.424        0.000                      0                 1213  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg8_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 1.550ns (20.594%)  route 5.976ns (79.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.765     3.073    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=144, routed)         5.976    10.475    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X24Y40         LUT6 (Prop_lut6_I1_O)        0.124    10.599 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg8[2]_i_1/O
                         net (fo=1, routed)           0.000    10.599    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg8[2]_i_1_n_0
    SLICE_X24Y40         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg8_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.493    12.685    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y40         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg8_reg[2]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X24Y40         FDRE (Setup_fdre_C_D)        0.079    12.740    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg8_reg[2]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.160ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.507ns  (logic 1.550ns (20.646%)  route 5.957ns (79.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.765     3.073    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=144, routed)         5.957    10.456    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X24Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.580 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg10[2]_i_1/O
                         net (fo=1, routed)           0.000    10.580    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg10[2]_i_1_n_0
    SLICE_X24Y40         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.493    12.685    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y40         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg10_reg[2]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X24Y40         FDRE (Setup_fdre_C_D)        0.079    12.740    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg10_reg[2]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 2.480ns (33.727%)  route 4.873ns (66.273%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.765     3.073    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.719     6.126    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.146     6.272 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.018     7.290    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.354     7.644 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5/O
                         net (fo=4, routed)           0.917     8.561    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5_n_0
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.320     8.881 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12[23]_i_2/O
                         net (fo=24, routed)          1.219    10.100    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg12_reg[23]
    SLICE_X22Y38         LUT4 (Prop_lut4_I1_O)        0.326    10.426 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg12[6]_i_1/O
                         net (fo=1, routed)           0.000    10.426    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top_n_120
    SLICE_X22Y38         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.492    12.684    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y38         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[6]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X22Y38         FDRE (Setup_fdre_C_D)        0.031    12.691    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[6]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -10.426    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 2.480ns (33.761%)  route 4.866ns (66.239%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.765     3.073    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.719     6.126    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.146     6.272 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.018     7.290    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.354     7.644 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5/O
                         net (fo=4, routed)           0.917     8.561    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5_n_0
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.320     8.881 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12[23]_i_2/O
                         net (fo=24, routed)          1.211    10.092    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg12_reg[23]
    SLICE_X23Y38         LUT4 (Prop_lut4_I2_O)        0.326    10.418 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg12[4]_i_1/O
                         net (fo=1, routed)           0.000    10.418    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top_n_122
    SLICE_X23Y38         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.492    12.684    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y38         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[4]/C
                         clock pessimism              0.130    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X23Y38         FDRE (Setup_fdre_C_D)        0.031    12.691    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[4]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -10.418    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.340ns  (logic 2.480ns (33.789%)  route 4.860ns (66.211%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.765     3.073    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.719     6.126    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.146     6.272 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.018     7.290    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.354     7.644 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5/O
                         net (fo=4, routed)           0.917     8.561    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5_n_0
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.320     8.881 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12[23]_i_2/O
                         net (fo=24, routed)          1.205    10.086    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg12_reg[23]
    SLICE_X23Y40         LUT4 (Prop_lut4_I2_O)        0.326    10.412 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg12[2]_i_1/O
                         net (fo=1, routed)           0.000    10.412    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top_n_124
    SLICE_X23Y40         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.493    12.685    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y40         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[2]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)        0.029    12.690    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[2]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  2.278    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg11_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 1.550ns (21.145%)  route 5.780ns (78.855%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.765     3.073    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.499 r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=144, routed)         5.780    10.279    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X25Y40         LUT6 (Prop_lut6_I3_O)        0.124    10.403 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg11[2]_i_1/O
                         net (fo=1, routed)           0.000    10.403    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg11[2]_i_1_n_0
    SLICE_X25Y40         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.493    12.685    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y40         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X25Y40         FDRE (Setup_fdre_C_D)        0.029    12.690    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg11_reg[2]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 2.480ns (33.246%)  route 4.979ns (66.754%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.765     3.073    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.719     6.126    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.146     6.272 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.018     7.290    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.354     7.644 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5/O
                         net (fo=4, routed)           0.917     8.561    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5_n_0
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.320     8.881 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12[23]_i_2/O
                         net (fo=24, routed)          1.325    10.206    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg12_reg[23]
    SLICE_X20Y37         LUT4 (Prop_lut4_I2_O)        0.326    10.532 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg12[8]_i_1/O
                         net (fo=1, routed)           0.000    10.532    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top_n_118
    SLICE_X20Y37         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.495    12.688    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y37         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[8]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X20Y37         FDRE (Setup_fdre_C_D)        0.079    12.843    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[8]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg14_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 2.284ns (31.318%)  route 5.009ns (68.682%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.685ns = ( 12.686 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.765     3.073    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.719     6.126    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.146     6.272 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.018     7.290    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.354     7.644 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5/O
                         net (fo=4, routed)           0.917     8.561    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5_n_0
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.326     8.887 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg14[31]_i_2/O
                         net (fo=31, routed)          1.354    10.242    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg14_reg[31]
    SLICE_X22Y39         LUT4 (Prop_lut4_I2_O)        0.124    10.366 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg14[6]_i_1/O
                         net (fo=1, routed)           0.000    10.366    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top_n_89
    SLICE_X22Y39         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg14_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.493    12.685    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y39         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg14_reg[6]/C
                         clock pessimism              0.130    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X22Y39         FDRE (Setup_fdre_C_D)        0.031    12.692    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg14_reg[6]
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                         -10.366    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg14_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 2.284ns (31.334%)  route 5.005ns (68.666%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.683ns = ( 12.684 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.765     3.073    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.719     6.126    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.146     6.272 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.018     7.290    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.354     7.644 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5/O
                         net (fo=4, routed)           0.917     8.561    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5_n_0
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.326     8.887 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg14[31]_i_2/O
                         net (fo=31, routed)          1.351    10.238    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg14_reg[31]
    SLICE_X22Y37         LUT4 (Prop_lut4_I1_O)        0.124    10.362 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg14[4]_i_1/O
                         net (fo=1, routed)           0.000    10.362    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top_n_91
    SLICE_X22Y37         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg14_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.491    12.683    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y37         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg14_reg[4]/C
                         clock pessimism              0.130    12.813    
                         clock uncertainty           -0.154    12.659    
    SLICE_X22Y37         FDRE (Setup_fdre_C_D)        0.032    12.691    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg14_reg[4]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  2.329    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.265ns  (logic 2.480ns (34.137%)  route 4.785ns (65.863%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 12.682 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.765     3.073    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 f  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.719     6.126    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y38          LUT5 (Prop_lut5_I4_O)        0.146     6.272 f  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=10, routed)          1.018     7.290    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X11Y36         LUT5 (Prop_lut5_I4_O)        0.354     7.644 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5/O
                         net (fo=4, routed)           0.917     8.561    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg0[31]_i_5_n_0
    SLICE_X11Y47         LUT5 (Prop_lut5_I0_O)        0.320     8.881 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12[23]_i_2/O
                         net (fo=24, routed)          1.130    10.012    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg12_reg[23]
    SLICE_X14Y57         LUT4 (Prop_lut4_I2_O)        0.326    10.338 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/slv_reg12[20]_i_1/O
                         net (fo=1, routed)           0.000    10.338    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top_n_106
    SLICE_X14Y57         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.490    12.682    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y57         FDRE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[20]/C
                         clock pessimism              0.116    12.798    
                         clock uncertainty           -0.154    12.644    
    SLICE_X14Y57         FDRE (Setup_fdre_C_D)        0.029    12.673    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/slv_reg12_reg[20]
  -------------------------------------------------------------------
                         required time                         12.673    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  2.335    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/state_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.637%)  route 0.231ns (55.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.557     0.898    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/s00_axi_aclk
    SLICE_X25Y58         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDCE (Prop_fdce_C_Q)         0.141     1.039 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[121]/Q
                         net (fo=3, routed)           0.231     1.269    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/sbox_inst/state_out_reg[28][52]
    SLICE_X20Y56         LUT3 (Prop_lut3_I1_O)        0.045     1.314 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/sbox_inst/state_out[25]_i_1__2/O
                         net (fo=1, routed)           0.000     1.314    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/sbox_state[25]
    SLICE_X20Y56         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/state_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.829     1.199    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/s00_axi_aclk
    SLICE_X20Y56         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/state_out_reg[25]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y56         FDCE (Hold_fdce_C_D)         0.121     1.286    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/state_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[3].round_inst/state_out_reg[121]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[4].round_inst/state_out_reg[109]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.138%)  route 0.217ns (53.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.564     0.905    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[3].round_inst/s00_axi_aclk
    SLICE_X29Y48         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[3].round_inst/state_out_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.141     1.046 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[3].round_inst/state_out_reg[121]/Q
                         net (fo=32, routed)          0.217     1.263    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[3].round_inst/sbox_inst/Q[33]
    SLICE_X31Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.308 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[3].round_inst/sbox_inst/state_out[109]_i_1/O
                         net (fo=1, routed)           0.000     1.308    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[4].round_inst/state_out_reg[127]_1[100]
    SLICE_X31Y50         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[4].round_inst/state_out_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.831     1.201    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[4].round_inst/s00_axi_aclk
    SLICE_X31Y50         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[4].round_inst/state_out_reg[109]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X31Y50         FDCE (Hold_fdce_C_D)         0.091     1.263    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[4].round_inst/state_out_reg[109]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.546%)  route 0.245ns (63.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.562     0.903    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/s00_axi_aclk
    SLICE_X15Y50         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDCE (Prop_fdce_C_Q)         0.141     1.044 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[18]/Q
                         net (fo=1, routed)           0.245     1.288    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[127]_0[18]
    SLICE_X15Y49         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.832     1.202    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aclk
    SLICE_X15Y49         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[18]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDCE (Hold_fdce_C_D)         0.070     1.243    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[58]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.148ns (44.891%)  route 0.182ns (55.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.562     0.903    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/s00_axi_aclk
    SLICE_X16Y50         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDCE (Prop_fdce_C_Q)         0.148     1.051 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[58]/Q
                         net (fo=1, routed)           0.182     1.232    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[127]_0[58]
    SLICE_X15Y49         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.832     1.202    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aclk
    SLICE_X15Y49         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[58]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X15Y49         FDCE (Hold_fdce_C_D)         0.013     1.186    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.162%)  route 0.219ns (60.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.584     0.925    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.219     1.285    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.893     1.263    design_ascon_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_ascon_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    design_ascon_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.780%)  route 0.229ns (55.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.584     0.925    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.229     1.295    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[31]
    SLICE_X3Y49          LUT4 (Prop_lut4_I3_O)        0.045     1.340 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[32]_i_2/O
                         net (fo=1, routed)           0.000     1.340    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[32]
    SLICE_X3Y49          FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.854     1.224    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y49          FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/state_out_reg[102]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/state_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.189ns (41.875%)  route 0.262ns (58.125%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.560     0.901    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/s00_axi_aclk
    SLICE_X23Y43         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/state_out_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDCE (Prop_fdce_C_Q)         0.141     1.042 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/state_out_reg[102]/Q
                         net (fo=3, routed)           0.262     1.304    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/sbox_inst/Q[33]
    SLICE_X16Y42         LUT3 (Prop_lut3_I1_O)        0.048     1.352 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/sbox_inst/state_out[6]_i_1__5/O
                         net (fo=1, routed)           0.000     1.352    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/sbox_state[6]
    SLICE_X16Y42         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/state_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.830     1.200    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/s00_axi_aclk
    SLICE_X16Y42         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/state_out_reg[6]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X16Y42         FDCE (Hold_fdce_C_D)         0.131     1.297    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/state_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.586     0.927    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y47          FDRE                                         r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.115     1.183    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y45          SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.853     1.223    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.567     0.908    design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y47          FDRE                                         r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_ascon_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.116     1.165    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y46          SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.834     1.204    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y46          SRLC32E                                      r  design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X8Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/state_out_reg[109]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/state_out_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.595%)  route 0.241ns (56.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.559     0.900    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/s00_axi_aclk
    SLICE_X23Y51         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/state_out_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y51         FDCE (Prop_fdce_C_Q)         0.141     1.041 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[8].round_inst/state_out_reg[109]/Q
                         net (fo=3, routed)           0.241     1.281    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/sbox_inst/Q[40]
    SLICE_X19Y48         LUT3 (Prop_lut3_I1_O)        0.045     1.326 r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/sbox_inst/state_out[13]_i_1__4/O
                         net (fo=1, routed)           0.000     1.326    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/sbox_state[13]
    SLICE_X19Y48         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/state_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.832     1.202    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/s00_axi_aclk
    SLICE_X19Y48         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/state_out_reg[13]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.092     1.265    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[9].round_inst/state_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X8Y35     design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y38     design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y35     design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y35     design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y38     design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y38     design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y35     design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y36     design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y36     design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y41     design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41    design_ascon_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[45]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.456ns (6.401%)  route 6.668ns (93.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.664     2.972    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        6.668    10.096    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/s00_axi_aresetn
    SLICE_X24Y51         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/s00_axi_aclk
    SLICE_X24Y51         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[45]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X24Y51         FDCE (Recov_fdce_C_CLR)     -0.361    12.279    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[45]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[77]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.456ns (6.401%)  route 6.668ns (93.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.664     2.972    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        6.668    10.096    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/s00_axi_aresetn
    SLICE_X24Y51         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/s00_axi_aclk
    SLICE_X24Y51         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[77]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X24Y51         FDCE (Recov_fdce_C_CLR)     -0.361    12.279    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[77]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[45]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.456ns (6.401%)  route 6.668ns (93.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.664     2.972    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        6.668    10.096    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/s00_axi_aresetn
    SLICE_X24Y51         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/s00_axi_aclk
    SLICE_X24Y51         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[45]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X24Y51         FDCE (Recov_fdce_C_CLR)     -0.361    12.279    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[45]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[77]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.456ns (6.401%)  route 6.668ns (93.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.664     2.972    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        6.668    10.096    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/s00_axi_aresetn
    SLICE_X24Y51         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[77]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/s00_axi_aclk
    SLICE_X24Y51         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[77]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X24Y51         FDCE (Recov_fdce_C_CLR)     -0.361    12.279    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[77]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[109]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.456ns (6.401%)  route 6.668ns (93.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.664     2.972    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        6.668    10.096    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/s00_axi_aresetn
    SLICE_X24Y51         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[109]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/s00_axi_aclk
    SLICE_X24Y51         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[109]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X24Y51         FDCE (Recov_fdce_C_CLR)     -0.319    12.321    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[109]
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.456ns (6.401%)  route 6.668ns (93.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.664     2.972    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        6.668    10.096    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/s00_axi_aresetn
    SLICE_X24Y51         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/s00_axi_aclk
    SLICE_X24Y51         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[13]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X24Y51         FDCE (Recov_fdce_C_CLR)     -0.319    12.321    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[109]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.456ns (6.401%)  route 6.668ns (93.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.664     2.972    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        6.668    10.096    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/s00_axi_aresetn
    SLICE_X24Y51         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[109]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/s00_axi_aclk
    SLICE_X24Y51         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[109]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X24Y51         FDCE (Recov_fdce_C_CLR)     -0.319    12.321    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[109]
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.456ns (6.401%)  route 6.668ns (93.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.664     2.972    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        6.668    10.096    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/s00_axi_aresetn
    SLICE_X24Y51         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.486    12.678    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/s00_axi_aclk
    SLICE_X24Y51         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[13]/C
                         clock pessimism              0.116    12.794    
                         clock uncertainty           -0.154    12.640    
    SLICE_X24Y51         FDCE (Recov_fdce_C_CLR)     -0.319    12.321    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[7].round_inst/state_out_reg[13]
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[50]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 0.456ns (6.535%)  route 6.522ns (93.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.664     2.972    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        6.522     9.950    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/s00_axi_aresetn
    SLICE_X24Y53         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[50]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.485    12.677    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/s00_axi_aclk
    SLICE_X24Y53         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[50]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X24Y53         FDCE (Recov_fdce_C_CLR)     -0.361    12.278    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[50]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[82]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.978ns  (logic 0.456ns (6.535%)  route 6.522ns (93.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.664     2.972    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.456     3.428 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        6.522     9.950    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/s00_axi_aresetn
    SLICE_X24Y53         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.485    12.677    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/s00_axi_aclk
    SLICE_X24Y53         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[82]/C
                         clock pessimism              0.116    12.793    
                         clock uncertainty           -0.154    12.639    
    SLICE_X24Y53         FDCE (Recov_fdce_C_CLR)     -0.361    12.278    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[6].round_inst/state_out_reg[82]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  2.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[35]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.537%)  route 0.458ns (76.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.557     0.898    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        0.458     1.497    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aresetn
    SLICE_X19Y38         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.829     1.199    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aclk
    SLICE_X19Y38         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[35]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.537%)  route 0.458ns (76.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.557     0.898    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        0.458     1.497    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aresetn
    SLICE_X19Y38         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.829     1.199    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aclk
    SLICE_X19Y38         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[67]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.537%)  route 0.458ns (76.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.557     0.898    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        0.458     1.497    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aresetn
    SLICE_X19Y38         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.829     1.199    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aclk
    SLICE_X19Y38         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[67]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[99]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.537%)  route 0.458ns (76.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.557     0.898    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        0.458     1.497    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aresetn
    SLICE_X19Y38         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[99]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.829     1.199    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aclk
    SLICE_X19Y38         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[99]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[99]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[35]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.537%)  route 0.458ns (76.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.557     0.898    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        0.458     1.497    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/s00_axi_aresetn
    SLICE_X19Y38         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.829     1.199    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/s00_axi_aclk
    SLICE_X19Y38         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[35]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.537%)  route 0.458ns (76.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.557     0.898    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        0.458     1.497    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/s00_axi_aresetn
    SLICE_X19Y38         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.829     1.199    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/s00_axi_aclk
    SLICE_X19Y38         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[67]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.537%)  route 0.458ns (76.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.557     0.898    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        0.458     1.497    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/s00_axi_aresetn
    SLICE_X19Y38         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[67]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.829     1.199    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/s00_axi_aclk
    SLICE_X19Y38         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[67]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[67]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[99]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.537%)  route 0.458ns (76.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.557     0.898    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        0.458     1.497    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/s00_axi_aresetn
    SLICE_X19Y38         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[99]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.829     1.199    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/s00_axi_aclk
    SLICE_X19Y38         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[99]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X19Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/genblk1[11].round_inst/state_out_reg[99]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.903%)  route 0.503ns (78.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.557     0.898    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        0.503     1.541    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aresetn
    SLICE_X21Y40         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.829     1.199    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aclk
    SLICE_X21Y40         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[34]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.141ns (21.903%)  route 0.503ns (78.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.557     0.898    design_ascon_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X27Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  design_ascon_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1221, routed)        0.503     1.541    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aresetn
    SLICE_X21Y40         FDCE                                         f  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.829     1.199    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/s00_axi_aclk
    SLICE_X21Y40         FDCE                                         r  design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[34]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y40         FDCE (Remov_fdce_C_CLR)     -0.092     1.073    design_ascon_i/ascon_core_0/inst/ascon_core_v1_0_S00_AXI_inst/u_ascon_top/final_inst/temp_state_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.468    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.121ns  (logic 0.124ns (5.846%)  route 1.997ns (94.154%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.997     1.997    design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y32         LUT1 (Prop_lut1_I0_O)        0.124     2.121 r  design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.121    design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        1.491     2.683    design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.045ns (5.219%)  route 0.817ns (94.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.817     0.817    design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.862 r  design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.862    design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_ascon_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_ascon_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_ascon_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2636, routed)        0.823     1.193    design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y32         FDRE                                         r  design_ascon_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





