// Seed: 404716952
module module_0;
  assign module_0 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd25,
    parameter id_4 = 32'd52
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  output wire id_11;
  output wire id_10;
  output reg id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  module_0 modCall_1 ();
  input wire id_5;
  output wire _id_4;
  inout wire id_3;
  input wire _id_2;
  output wire id_1;
  logic [id_2 : id_4] id_13 = id_8;
  always @(1) begin : LABEL_0
    $signed(60);
    ;
    if (-1) id_9 <= -1'd0;
  end
endmodule
