#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 21 22:01:18 2019
# Process ID: 23600
# Current directory: C:/Verilog/04_04/combinational_ch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18604 C:\Verilog\04_04\combinational_ch\combinational_ch.xpr
# Log file: C:/Verilog/04_04/combinational_ch/vivado.log
# Journal file: C:/Verilog/04_04/combinational_ch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Verilog/04_04/combinational_ch/combinational_ch.xpr
INFO: [Project 1-313] Project file moved from 'C:/Verilog/04_05/combinational_ch' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 712.563 ; gain = 76.598
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 21 22:13:49 2019] Launched synth_1...
Run output will be captured here: C:/Verilog/04_04/combinational_ch/combinational_ch.runs/synth_1/runme.log
[Thu Nov 21 22:13:49 2019] Launched impl_1...
Run output will be captured here: C:/Verilog/04_04/combinational_ch/combinational_ch.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 755.914 ; gain = 4.875
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A3C3A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1881.715 ; gain = 1125.801
set_property PROGRAM.FILE {C:/Verilog/04_04/combinational_ch/combinational_ch.runs/impl_1/board_ALU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Verilog/04_04/combinational_ch/combinational_ch.runs/impl_1/board_ALU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 21 22:34:50 2019...
