library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity counterBCD1dig_VHD is
end;

architecture counterBCD1dig_VHD_arch of counterBCD1dig_VHD is
    constant N_tb: natural := 4;
    signal enable_tb: std_logic := '0';
    signal rst_tb: std_logic := '1';
    signal clk_tb: std_logic := '0';
    signal q_tb: std_logic_vector(N-1 downto 0);

    begin
        clk_tb <= not clk_tb after 10 ns;
        enable_tb <= '1' after 50 ns;
        rst_tb <= '0' after 30 ns;

        dut: entity work.counterBCD1dig
        generic map(
            N => N_tb
        )
        port map(
            enable_in => enable_tb,
            rst_in => rst_tb,
            clk_in => clk_tb,
            q_out => q_tb
        );

    end counterBCD1dig_VHD_arch;