Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Dec  7 16:12:05 2023
| Host         : vt_g14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vpong_timing_summary_routed.rpt -pb top_vpong_timing_summary_routed.pb -rpx top_vpong_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vpong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    85          
DPIR-1     Warning           Asynchronous driver check      20          
TIMING-18  Warning           Missing input or output delay  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (646)
5. checking no_input_delay (18)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk_disp_div/clk_out_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_uart_baudrate_generator/baud_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: main_vga_sync/pixel_reg_reg[0]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: main_vga_sync/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (646)
--------------------------------------------------
 There are 646 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.723        0.000                      0                 1956        0.103        0.000                      0                 1956        4.500        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.723        0.000                      0                 1932        0.103        0.000                      0                 1932        4.500        0.000                       0                   557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.188        0.000                      0                   24        0.201        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_2/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 4.009ns (46.777%)  route 4.561ns (53.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.175 r  vram_wa/P[15]
                         net (fo=64, routed)          4.561    13.737    main_vga_vram_buffer/P[15]
    RAMB36_X1Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_2/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.489    14.830    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
                         clock pessimism              0.180    15.010    
                         clock uncertainty           -0.035    14.974    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.459    main_vga_vram_buffer/memory_block_reg_10_2
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -13.737    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_11_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.383ns  (logic 4.009ns (47.825%)  route 4.374ns (52.175%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     9.175 r  vram_wa/P[13]
                         net (fo=32, routed)          4.374    13.549    main_vga_vram_buffer/P[13]
    RAMB36_X2Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.486    14.827    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
                         clock pessimism              0.180    15.007    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.405    main_vga_vram_buffer/memory_block_reg_11_0
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -13.549    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.971ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_11_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.189ns  (logic 4.161ns (50.810%)  route 4.028ns (49.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.175 f  vram_wa/P[17]
                         net (fo=40, routed)          3.397    12.573    main_vga_vram_buffer/P[17]
    SLICE_X57Y20         LUT4 (Prop_lut4_I0_O)        0.152    12.725 r  main_vga_vram_buffer/memory_block_reg_11_0_ENARDEN_cooolgate_en_gate_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.631    13.356    main_vga_vram_buffer/memory_block_reg_11_0_ENARDEN_cooolgate_en_sig_1
    RAMB36_X2Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.486    14.827    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
                         clock pessimism              0.180    15.007    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    14.326    main_vga_vram_buffer/memory_block_reg_11_0
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_9_2/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.151ns  (logic 4.133ns (50.704%)  route 4.018ns (49.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     9.175 r  vram_wa/P[18]
                         net (fo=40, routed)          3.019    12.195    main_vga_vram_buffer/P[18]
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.124    12.319 r  main_vga_vram_buffer/memory_block_reg_8_0_i_1/O
                         net (fo=4, routed)           0.999    13.318    main_vga_vram_buffer/memory_block_reg_8_0_i_1_n_1
    RAMB36_X1Y5          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.482    14.823    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_9_2/CLKARDCLK
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.435    main_vga_vram_buffer/memory_block_reg_9_2
  -------------------------------------------------------------------
                         required time                         14.435    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.134ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.233ns  (logic 4.133ns (50.202%)  route 4.100ns (49.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     9.175 f  vram_wa/P[17]
                         net (fo=40, routed)          3.397    12.573    main_vga_vram_buffer/P[17]
    SLICE_X57Y20         LUT4 (Prop_lut4_I0_O)        0.124    12.697 r  main_vga_vram_buffer/memory_block_reg_10_0_ENARDEN_cooolgate_en_gate_37_LOPT_REMAP/O
                         net (fo=1, routed)           0.702    13.399    main_vga_vram_buffer/memory_block_reg_10_0_ENARDEN_cooolgate_en_sig_19
    RAMB36_X2Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.491    14.832    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
                         clock pessimism              0.180    15.012    
                         clock uncertainty           -0.035    14.976    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.533    main_vga_vram_buffer/memory_block_reg_10_0
  -------------------------------------------------------------------
                         required time                         14.533    
                         arrival time                         -13.399    
  -------------------------------------------------------------------
                         slack                                  1.134    

Slack (MET) :             1.137ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_8_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 4.161ns (51.895%)  route 3.857ns (48.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     9.175 f  vram_wa/P[15]
                         net (fo=64, routed)          3.511    12.687    main_vga_vram_buffer/P[15]
    SLICE_X57Y22         LUT4 (Prop_lut4_I3_O)        0.152    12.839 r  main_vga_vram_buffer/memory_block_reg_8_0_ENARDEN_cooolgate_en_gate_61_LOPT_REMAP/O
                         net (fo=1, routed)           0.346    13.185    main_vga_vram_buffer/memory_block_reg_8_0_ENARDEN_cooolgate_en_sig_31
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.481    14.822    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y4          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_8_0/CLKARDCLK
                         clock pessimism              0.180    15.002    
                         clock uncertainty           -0.035    14.966    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    14.321    main_vga_vram_buffer/memory_block_reg_8_0
  -------------------------------------------------------------------
                         required time                         14.321    
                         arrival time                         -13.185    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.156ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_11_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 4.009ns (49.597%)  route 4.074ns (50.402%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.175 r  vram_wa/P[3]
                         net (fo=32, routed)          4.074    13.249    main_vga_vram_buffer/P[3]
    RAMB36_X2Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.486    14.827    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_0/CLKARDCLK
                         clock pessimism              0.180    15.007    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.405    main_vga_vram_buffer/memory_block_reg_11_0
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 4.009ns (49.615%)  route 4.071ns (50.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      4.009     9.175 r  vram_wa/P[2]
                         net (fo=32, routed)          4.071    13.247    main_vga_vram_buffer/P[2]
    RAMB36_X2Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.491    14.832    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
                         clock pessimism              0.180    15.012    
                         clock uncertainty           -0.035    14.976    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.410    main_vga_vram_buffer/memory_block_reg_10_0
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                         -13.247    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_11_2/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.066ns  (logic 4.009ns (49.704%)  route 4.057ns (50.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      4.009     9.175 r  vram_wa/P[10]
                         net (fo=32, routed)          4.057    13.232    main_vga_vram_buffer/P[10]
    RAMB36_X1Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_2/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.484    14.825    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.403    main_vga_vram_buffer/memory_block_reg_11_2
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -13.232    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.179ns  (required time - arrival time)
  Source:                 vram_wa/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_11_2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.058ns  (logic 4.009ns (49.754%)  route 4.049ns (50.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.646     5.166    clk_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  vram_wa/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      4.009     9.175 r  vram_wa/P[5]
                         net (fo=32, routed)          4.049    13.224    main_vga_vram_buffer/P[5]
    RAMB36_X1Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.484    14.825    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_2/CLKARDCLK
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.403    main_vga_vram_buffer/memory_block_reg_11_2
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -13.224    
  -------------------------------------------------------------------
                         slack                                  1.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_vga_rst/genblk1[0].the_debouncer/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.709    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.870    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[12]_i_1__1_n_1
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.924    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[16]_i_1__1_n_8
    SLICE_X47Y50         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.833     1.960    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[16]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ball_renderer_inst/pixel_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.435%)  route 0.299ns (64.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.564     1.447    ball_renderer_inst/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  ball_renderer_inst/pixel_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ball_renderer_inst/pixel_data_reg[2]/Q
                         net (fo=16, routed)          0.299     1.910    main_vga_vram_buffer/pixel_data[1]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.876     2.004    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/CLKARDCLK
                         clock pessimism             -0.497     1.507    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.803    main_vga_vram_buffer/memory_block_reg_3_2
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_vga_rst/genblk1[0].the_debouncer/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.709    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.870    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[12]_i_1__1_n_1
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.935    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[16]_i_1__1_n_6
    SLICE_X47Y50         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.833     1.960    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[18]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ball_renderer_inst/pixel_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_6_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.241%)  route 0.169ns (50.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.564     1.447    ball_renderer_inst/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  ball_renderer_inst/pixel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ball_renderer_inst/pixel_data_reg[1]/Q
                         net (fo=16, routed)          0.169     1.780    main_vga_vram_buffer/pixel_data[0]
    RAMB36_X2Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.872     2.000    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_6_0/CLKARDCLK
                         clock pessimism             -0.497     1.503    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.658    main_vga_vram_buffer/memory_block_reg_6_0
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 main_vga_sync/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.104%)  route 0.276ns (56.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.569     1.452    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y49         FDCE                                         r  main_vga_sync/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y49         FDCE (Prop_fdce_C_Q)         0.164     1.616 r  main_vga_sync/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.276     1.892    main_vga_sync/v_count_reg_reg[9]_0[0]
    SLICE_X55Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.937 r  main_vga_sync/v_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.937    main_vga_sync/v_count_reg[1]_i_1_n_1
    SLICE_X55Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.835     1.963    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X55Y50         FDCE (Hold_fdce_C_D)         0.092     1.811    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ball_renderer_inst/pixel_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_7_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.362%)  route 0.313ns (65.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.564     1.447    ball_renderer_inst/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  ball_renderer_inst/pixel_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ball_renderer_inst/pixel_data_reg[1]/Q
                         net (fo=16, routed)          0.313     1.924    main_vga_vram_buffer/pixel_data[0]
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.868     1.996    main_vga_vram_buffer/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_7_0/CLKARDCLK
                         clock pessimism             -0.497     1.499    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.795    main_vga_vram_buffer/memory_block_reg_7_0
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_vga_rst/genblk1[0].the_debouncer/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.709    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.870    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[12]_i_1__1_n_1
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[16]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.960    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[16]_i_1__1_n_7
    SLICE_X47Y50         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.833     1.960    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[17]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_vga_rst/genblk1[0].the_debouncer/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.709    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[15]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.870    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[12]_i_1__1_n_1
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.960 r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[16]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.960    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[16]_i_1__1_n_5
    SLICE_X47Y50         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.833     1.960    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/counter_reg[19]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    btn_vga_rst/genblk1[0].the_debouncer/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sw_array/tmp2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/genblk1[6].the_debouncer/btn_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.522%)  route 0.108ns (43.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.596     1.479    sw_array/clk_IBUF_BUFG
    SLICE_X1Y1           FDRE                                         r  sw_array/tmp2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  sw_array/tmp2_reg[6]/Q
                         net (fo=2, routed)           0.108     1.729    sw_array/genblk1[6].the_debouncer/Q[0]
    SLICE_X3Y2           FDRE                                         r  sw_array/genblk1[6].the_debouncer/btn_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.867     1.994    sw_array/genblk1[6].the_debouncer/clk_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  sw_array/genblk1[6].the_debouncer/btn_stable_reg/C
                         clock pessimism             -0.499     1.495    
    SLICE_X3Y2           FDRE (Hold_fdre_C_D)         0.070     1.565    sw_array/genblk1[6].the_debouncer/btn_stable_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sw_array/tmp1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_array/tmp2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.170%)  route 0.342ns (70.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.550     1.433    sw_array/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sw_array/tmp1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  sw_array/tmp1_reg[8]/Q
                         net (fo=1, routed)           0.342     1.917    sw_array/tmp1_reg_n_1_[8]
    SLICE_X34Y24         FDRE                                         r  sw_array/tmp2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.815     1.942    sw_array/clk_IBUF_BUFG
    SLICE_X34Y24         FDRE                                         r  sw_array/tmp2_reg[8]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X34Y24         FDRE (Hold_fdre_C_D)         0.059     1.752    sw_array/tmp2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y14  main_vga_vram_buffer/memory_block_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y14  main_vga_vram_buffer/memory_block_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y2   main_vga_vram_buffer/memory_block_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y2   main_vga_vram_buffer/memory_block_reg_10_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y8   main_vga_vram_buffer/memory_block_reg_12_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y6   main_vga_vram_buffer/memory_block_reg_12_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y6   main_vga_vram_buffer/memory_block_reg_14_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y7   main_vga_vram_buffer/memory_block_reg_14_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y8   main_vga_vram_buffer/memory_block_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y10  main_vga_vram_buffer/memory_block_reg_2_2/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61  ball_renderer_inst/pixel_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61  ball_renderer_inst/pixel_data_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61  ball_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61  ball_renderer_inst/pixel_data_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60  ball_renderer_inst/rom_image_bitmap/data_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60  ball_renderer_inst/rom_image_bitmap/data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60  ball_renderer_inst/rom_image_bitmap/data_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60  ball_renderer_inst/rom_image_bitmap/data_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60  ball_renderer_inst/rom_image_bitmap/data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60  ball_renderer_inst/rom_image_bitmap/data_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61  ball_renderer_inst/pixel_data_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61  ball_renderer_inst/pixel_data_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61  ball_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y61  ball_renderer_inst/pixel_data_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60  ball_renderer_inst/rom_image_bitmap/data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60  ball_renderer_inst/rom_image_bitmap/data_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60  ball_renderer_inst/rom_image_bitmap/data_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60  ball_renderer_inst/rom_image_bitmap/data_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60  ball_renderer_inst/rom_image_bitmap/data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y60  ball_renderer_inst/rom_image_bitmap/data_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.456ns (20.331%)  route 1.787ns (79.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.571     5.092    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.787     7.335    main_vga_sync/AR[0]
    SLICE_X55Y50         FDCE                                         f  main_vga_sync/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[1]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X55Y50         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    main_vga_sync/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.188    

Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.456ns (20.331%)  route 1.787ns (79.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.571     5.092    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.787     7.335    main_vga_sync/AR[0]
    SLICE_X55Y50         FDCE                                         f  main_vga_sync/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[6]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X55Y50         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    main_vga_sync/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.188    

Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.456ns (20.331%)  route 1.787ns (79.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.571     5.092    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.787     7.335    main_vga_sync/AR[0]
    SLICE_X55Y50         FDCE                                         f  main_vga_sync/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X55Y50         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    main_vga_sync/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.188    

Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.456ns (20.331%)  route 1.787ns (79.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.571     5.092    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.787     7.335    main_vga_sync/AR[0]
    SLICE_X55Y50         FDCE                                         f  main_vga_sync/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[8]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X55Y50         FDCE (Recov_fdce_C_CLR)     -0.405    14.523    main_vga_sync/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.523    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.188    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.456ns (20.331%)  route 1.787ns (79.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.571     5.092    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.787     7.335    main_vga_sync/AR[0]
    SLICE_X54Y50         FDCE                                         f  main_vga_sync/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[9]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y50         FDCE (Recov_fdce_C_CLR)     -0.361    14.567    main_vga_sync/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.232    

Slack (MET) :             7.274ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.456ns (20.331%)  route 1.787ns (79.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.571     5.092    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.787     7.335    main_vga_sync/AR[0]
    SLICE_X54Y50         FDCE                                         f  main_vga_sync/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[5]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y50         FDCE (Recov_fdce_C_CLR)     -0.319    14.609    main_vga_sync/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                  7.274    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.456ns (22.532%)  route 1.568ns (77.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.571     5.092    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.568     7.116    main_vga_sync/AR[0]
    SLICE_X54Y51         FDCE                                         f  main_vga_sync/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y51         FDCE (Recov_fdce_C_CLR)     -0.361    14.567    main_vga_sync/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.456ns (22.532%)  route 1.568ns (77.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.571     5.092    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.568     7.116    main_vga_sync/AR[0]
    SLICE_X54Y51         FDCE                                         f  main_vga_sync/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDCE                                         r  main_vga_sync/v_count_reg_reg[2]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y51         FDCE (Recov_fdce_C_CLR)     -0.319    14.609    main_vga_sync/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  7.493    

Slack (MET) :             7.493ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.456ns (22.532%)  route 1.568ns (77.468%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.571     5.092    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.568     7.116    main_vga_sync/AR[0]
    SLICE_X54Y51         FDCE                                         f  main_vga_sync/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.443    14.784    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDCE                                         r  main_vga_sync/v_count_reg_reg[4]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y51         FDCE (Recov_fdce_C_CLR)     -0.319    14.609    main_vga_sync/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  7.493    

Slack (MET) :             7.619ns  (required time - arrival time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/pixel_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.456ns (24.018%)  route 1.443ns (75.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.092ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.571     5.092    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456     5.548 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          1.443     6.991    main_vga_sync/AR[0]
    SLICE_X56Y50         FDCE                                         f  main_vga_sync/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.444    14.785    main_vga_sync/clk_IBUF_BUFG
    SLICE_X56Y50         FDCE                                         r  main_vga_sync/pixel_reg_reg[0]/C
                         clock pessimism              0.180    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X56Y50         FDCE (Recov_fdce_C_CLR)     -0.319    14.610    main_vga_sync/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -6.991    
  -------------------------------------------------------------------
                         slack                                  7.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.011%)  route 0.262ns (64.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.567     1.450    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.262     1.853    main_vga_sync/AR[0]
    SLICE_X52Y50         FDCE                                         f  main_vga_sync/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.835     1.963    main_vga_sync/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X52Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.652    main_vga_sync/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.011%)  route 0.262ns (64.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.567     1.450    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.262     1.853    main_vga_sync/AR[0]
    SLICE_X53Y50         FDCE                                         f  main_vga_sync/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.835     1.963    main_vga_sync/clk_IBUF_BUFG
    SLICE_X53Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[1]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.627    main_vga_sync/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.011%)  route 0.262ns (64.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.567     1.450    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.262     1.853    main_vga_sync/AR[0]
    SLICE_X53Y50         FDCE                                         f  main_vga_sync/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.835     1.963    main_vga_sync/clk_IBUF_BUFG
    SLICE_X53Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[2]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.627    main_vga_sync/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.011%)  route 0.262ns (64.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.567     1.450    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.262     1.853    main_vga_sync/AR[0]
    SLICE_X53Y50         FDCE                                         f  main_vga_sync/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.835     1.963    main_vga_sync/clk_IBUF_BUFG
    SLICE_X53Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[3]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.627    main_vga_sync/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.011%)  route 0.262ns (64.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.567     1.450    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.262     1.853    main_vga_sync/AR[0]
    SLICE_X53Y50         FDCE                                         f  main_vga_sync/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.835     1.963    main_vga_sync/clk_IBUF_BUFG
    SLICE_X53Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[4]/C
                         clock pessimism             -0.244     1.719    
    SLICE_X53Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.627    main_vga_sync/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/hsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.879%)  route 0.204ns (59.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.567     1.450    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.204     1.795    main_vga_sync/AR[0]
    SLICE_X53Y49         FDCE                                         f  main_vga_sync/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.838     1.965    main_vga_sync/clk_IBUF_BUFG
    SLICE_X53Y49         FDCE                                         r  main_vga_sync/hsync_reg_reg/C
                         clock pessimism             -0.478     1.487    
    SLICE_X53Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.395    main_vga_sync/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/pixel_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.879%)  route 0.204ns (59.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.567     1.450    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.204     1.795    main_vga_sync/AR[0]
    SLICE_X53Y49         FDCE                                         f  main_vga_sync/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.838     1.965    main_vga_sync/clk_IBUF_BUFG
    SLICE_X53Y49         FDCE                                         r  main_vga_sync/pixel_reg_reg[1]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X53Y49         FDCE (Remov_fdce_C_CLR)     -0.092     1.395    main_vga_sync/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.776%)  route 0.333ns (70.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.567     1.450    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.333     1.924    main_vga_sync/AR[0]
    SLICE_X54Y49         FDCE                                         f  main_vga_sync/h_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.838     1.965    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y49         FDCE                                         r  main_vga_sync/h_count_reg_reg[5]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X54Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.420    main_vga_sync/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.776%)  route 0.333ns (70.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.567     1.450    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.333     1.924    main_vga_sync/AR[0]
    SLICE_X54Y49         FDCE                                         f  main_vga_sync/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.838     1.965    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y49         FDCE                                         r  main_vga_sync/h_count_reg_reg[6]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X54Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.420    main_vga_sync/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_sync/h_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.776%)  route 0.333ns (70.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.567     1.450    btn_vga_rst/genblk1[0].the_debouncer/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  btn_vga_rst/genblk1[0].the_debouncer/btn_out_reg/Q
                         net (fo=25, routed)          0.333     1.924    main_vga_sync/AR[0]
    SLICE_X54Y49         FDCE                                         f  main_vga_sync/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.838     1.965    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y49         FDCE                                         r  main_vga_sync/h_count_reg_reg[7]/C
                         clock pessimism             -0.478     1.487    
    SLICE_X54Y49         FDCE (Remov_fdce_C_CLR)     -0.067     1.420    main_vga_sync/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.504    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.912ns  (logic 7.478ns (50.146%)  route 7.434ns (49.854%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_4_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_4_0_n_2
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_5_0/DOBDO[0]
                         net (fo=2, routed)           2.454     5.816    main_vga_vram_buffer/memory_block_reg_5_0_n_68
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.940 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.940    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X51Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     6.178 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.809     6.987    main_vga_sync/vga_g
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.298     7.285 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.106    11.391    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    14.912 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.912    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.636ns  (logic 7.486ns (51.148%)  route 7.150ns (48.852%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_4_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_4_0_n_2
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_5_0/DOBDO[0]
                         net (fo=2, routed)           2.454     5.816    main_vga_vram_buffer/memory_block_reg_5_0_n_68
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.940 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.940    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X51Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     6.178 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.809     6.987    main_vga_sync/vga_g
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.298     7.285 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.822    11.107    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    14.636 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.636    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.463ns  (logic 7.462ns (51.598%)  route 7.000ns (48.402%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_4_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_4_0_n_2
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_5_0/DOBDO[0]
                         net (fo=2, routed)           2.454     5.816    main_vga_vram_buffer/memory_block_reg_5_0_n_68
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.940 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.940    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X51Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     6.178 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.809     6.987    main_vga_sync/vga_g
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.298     7.285 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.672    10.957    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.463 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.463    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.032ns  (logic 7.429ns (52.947%)  route 6.603ns (47.053%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_0_2_n_2
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.259     5.621    main_vga_vram_buffer/memory_block_reg_1_2_n_68
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.745    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X50Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     5.954 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.745     6.699    main_vga_sync/vga_r
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.297     6.996 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.533    10.530    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.032 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.032    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.982ns  (logic 7.487ns (53.550%)  route 6.495ns (46.450%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y10         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_4_0/CLKBWRCLK
    RAMB36_X0Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_4_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_4_0_n_2
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_5_0/DOBDO[0]
                         net (fo=2, routed)           2.454     5.816    main_vga_vram_buffer/memory_block_reg_5_0_n_68
    SLICE_X51Y46         LUT6 (Prop_lut6_I1_O)        0.124     5.940 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.940    main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_3_n_1
    SLICE_X51Y46         MUXF7 (Prop_muxf7_I0_O)      0.238     6.178 r  main_vga_vram_buffer/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.809     6.987    main_vga_sync/vga_g
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.298     7.285 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.166    10.452    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    13.982 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.982    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.930ns  (logic 7.446ns (53.454%)  route 6.484ns (46.546%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_0_2_n_2
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.259     5.621    main_vga_vram_buffer/memory_block_reg_1_2_n_68
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.745    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X50Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     5.954 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.745     6.699    main_vga_sync/vga_r
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.297     6.996 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.414    10.411    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    13.930 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.930    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.894ns  (logic 7.457ns (53.669%)  route 6.437ns (46.331%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_6_0_n_2
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_7_0/DOBDO[0]
                         net (fo=2, routed)           2.012     5.374    main_vga_vram_buffer/memory_block_reg_7_0_n_68
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.498 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.498    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_1
    SLICE_X51Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     5.710 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.461     6.171    main_vga_sync/vga_b
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.299     6.470 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.899    10.369    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.894 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.894    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.851ns  (logic 7.451ns (53.793%)  route 6.400ns (46.207%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_0_2_n_2
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.259     5.621    main_vga_vram_buffer/memory_block_reg_1_2_n_68
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.745    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X50Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     5.954 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.745     6.699    main_vga_sync/vga_r
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.297     6.996 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.331    10.327    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    13.851 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.851    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.796ns  (logic 7.451ns (54.008%)  route 6.345ns (45.992%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_0_2/CLKBWRCLK
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_0_2/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_0_2_n_2
    RAMB36_X1Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_1_2/DOBDO[0]
                         net (fo=1, routed)           2.259     5.621    main_vga_vram_buffer/memory_block_reg_1_2_n_68
    SLICE_X50Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.745 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.745    main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_4_n_1
    SLICE_X50Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     5.954 r  main_vga_vram_buffer/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.745     6.699    main_vga_sync/vga_r
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.297     6.996 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.275    10.272    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    13.796 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.796    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.732ns  (logic 7.435ns (54.148%)  route 6.296ns (45.852%))
  Logic Levels:           6  (LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y12         RAMB36E1                     0.000     0.000 r  main_vga_vram_buffer/memory_block_reg_6_0/CLKBWRCLK
    RAMB36_X2Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     2.872 r  main_vga_vram_buffer/memory_block_reg_6_0/CASCADEOUTB
                         net (fo=1, routed)           0.065     2.937    main_vga_vram_buffer/memory_block_reg_6_0_n_2
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     3.362 r  main_vga_vram_buffer/memory_block_reg_7_0/DOBDO[0]
                         net (fo=2, routed)           2.012     5.374    main_vga_vram_buffer/memory_block_reg_7_0_n_68
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.498 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     5.498    main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_3_n_1
    SLICE_X51Y46         MUXF7 (Prop_muxf7_I0_O)      0.212     5.710 r  main_vga_vram_buffer/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.461     6.171    main_vga_sync/vga_b
    SLICE_X52Y49         LUT6 (Prop_lut6_I3_O)        0.299     6.470 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.758    10.228    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    13.732 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.732    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.150%)  route 0.132ns (50.850%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.132     0.260    usb_rs232_rx/is_receiving
    SLICE_X60Y22         FDRE                                         r  usb_rs232_rx/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.150%)  route 0.132ns (50.850%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.132     0.260    usb_rs232_rx/is_receiving
    SLICE_X60Y22         FDRE                                         r  usb_rs232_rx/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.150%)  route 0.132ns (50.850%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.132     0.260    usb_rs232_rx/is_receiving
    SLICE_X60Y22         FDRE                                         r  usb_rs232_rx/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.150%)  route 0.132ns (50.850%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.132     0.260    usb_rs232_rx/is_receiving
    SLICE_X60Y22         FDRE                                         r  usb_rs232_rx/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.150%)  route 0.132ns (50.850%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.132     0.260    usb_rs232_rx/is_receiving
    SLICE_X60Y22         FDRE                                         r  usb_rs232_rx/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_receiving_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_rx/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.128ns (49.150%)  route 0.132ns (50.850%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  usb_rs232_rx/is_receiving_reg/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  usb_rs232_rx/is_receiving_reg/Q
                         net (fo=11, routed)          0.132     0.260    usb_rs232_rx/is_receiving
    SLICE_X60Y22         FDRE                                         r  usb_rs232_rx/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/dout_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_data_tx_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  usb_rs232_rx/dout_reg[6]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/dout_reg[6]/Q
                         net (fo=2, routed)           0.128     0.269    dout[6]
    SLICE_X61Y19         FDRE                                         r  uart_data_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_rx/is_received_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            received_old_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.902%)  route 0.136ns (49.098%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  usb_rs232_rx/is_received_reg/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  usb_rs232_rx/is_received_reg/Q
                         net (fo=3, routed)           0.136     0.277    received
    SLICE_X58Y20         FDRE                                         r  received_old_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 en_write_uart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/last_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.148ns (53.096%)  route 0.131ns (46.904%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  en_write_uart_reg/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  en_write_uart_reg/Q
                         net (fo=3, routed)           0.131     0.279    usb_rs232_tx/en_write_uart
    SLICE_X60Y19         FDRE                                         r  usb_rs232_tx/last_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rs232_tx/is_sending_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            usb_rs232_tx/count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.164ns (56.896%)  route 0.124ns (43.104%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  usb_rs232_tx/is_sending_reg/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  usb_rs232_tx/is_sending_reg/Q
                         net (fo=10, routed)          0.124     0.288    usb_rs232_tx/is_sending
    SLICE_X59Y19         FDRE                                         r  usb_rs232_tx/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           585 Endpoints
Min Delay           585 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_10_2/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.294ns  (logic 4.490ns (43.619%)  route 5.804ns (56.381%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.560     5.081    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDCE (Prop_fdce_C_Q)         0.478     5.559 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.899     6.458    main_vga_sync_n_20
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      4.012    10.470 r  vram_ra/P[3]
                         net (fo=32, routed)          4.904    15.375    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[3]
    RAMB36_X1Y2          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_10_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 4.363ns (42.475%)  route 5.909ns (57.525%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.560     5.081    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=5, routed)           0.902     6.402    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.299     6.701 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.900     7.602    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.106    11.832    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.352 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.352    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_14_2/ENBWREN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.105ns  (logic 4.644ns (45.957%)  route 5.461ns (54.043%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.560     5.081    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDCE (Prop_fdce_C_Q)         0.478     5.559 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.899     6.458    main_vga_sync_n_20
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[15])
                                                      4.012    10.470 f  vram_ra/P[15]
                         net (fo=48, routed)          2.802    13.272    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[15]
    SLICE_X48Y37         LUT5 (Prop_lut5_I3_O)        0.154    13.426 r  main_vga_vram_buffer/memory_block_reg_14_2_ENBWREN_cooolgate_en_gate_83_LOPT_REMAP/O
                         net (fo=1, routed)           1.760    15.186    main_vga_vram_buffer/memory_block_reg_14_2_ENBWREN_cooolgate_en_sig_44
    RAMB36_X0Y7          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_14_2/ENBWREN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.058ns  (logic 4.367ns (43.417%)  route 5.691ns (56.583%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.560     5.081    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=5, routed)           0.902     6.402    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.299     6.701 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.889     7.591    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.715 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.899    11.614    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.138 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.138    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 4.371ns (43.730%)  route 5.625ns (56.270%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.560     5.081    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=5, routed)           0.902     6.402    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.299     6.701 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.900     7.602    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.822    11.547    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    15.077 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.077    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_11_2/ADDRBWRADDR[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.956ns  (logic 4.490ns (45.100%)  route 5.466ns (54.900%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.560     5.081    main_vga_sync/clk_IBUF_BUFG
    SLICE_X54Y51         FDCE                                         r  main_vga_sync/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDCE (Prop_fdce_C_Q)         0.478     5.559 r  main_vga_sync/v_count_reg_reg[3]/Q
                         net (fo=7, routed)           0.899     6.458    main_vga_sync_n_20
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_A[3]_P[3])
                                                      4.012    10.470 r  vram_ra/P[3]
                         net (fo=32, routed)          4.566    15.037    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[3]
    RAMB36_X1Y3          RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_11_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.895ns  (logic 4.345ns (43.914%)  route 5.550ns (56.086%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.560     5.081    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=5, routed)           0.902     6.402    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.299     6.701 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.889     7.591    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.715 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.758    11.473    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    14.976 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.976    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.891ns  (logic 4.344ns (43.923%)  route 5.547ns (56.077%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.560     5.081    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=5, routed)           0.902     6.402    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.299     6.701 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           1.111     7.812    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.936 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.533    11.470    vgaRed_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.972 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.972    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.885ns  (logic 4.337ns (43.877%)  route 5.548ns (56.123%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.560     5.081    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=5, routed)           0.902     6.402    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.299     6.701 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.889     7.591    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.715 r  main_vga_sync/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.756    11.471    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    14.966 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.966    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.822ns  (logic 4.347ns (44.262%)  route 5.475ns (55.738%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.560     5.081    main_vga_sync/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  main_vga_sync/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.419     5.500 f  main_vga_sync/v_count_reg_reg[7]/Q
                         net (fo=5, routed)           0.902     6.402    main_vga_sync/v_count_reg_reg[9]_0[7]
    SLICE_X55Y50         LUT4 (Prop_lut4_I0_O)        0.299     6.701 r  main_vga_sync/vgaRed_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.900     7.602    main_vga_sync/vgaRed_OBUF[3]_inst_i_3_n_1
    SLICE_X52Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  main_vga_sync/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           3.672    11.397    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.903 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.903    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.020ns  (logic 0.472ns (46.274%)  route 0.548ns (53.726%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    main_vga_sync/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.255     1.867    vga_pos_x[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[0]_P[1])
                                                      0.308     2.175 r  vram_ra/P[1]
                         net (fo=32, routed)          0.293     2.468    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[1]
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 0.472ns (46.228%)  route 0.549ns (53.772%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    main_vga_sync/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.255     1.867    vga_pos_x[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[0]_P[2])
                                                      0.308     2.175 r  vram_ra/P[2]
                         net (fo=32, routed)          0.294     2.469    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[2]
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.472ns (46.197%)  route 0.550ns (53.803%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    main_vga_sync/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.255     1.867    vga_pos_x[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[0]_P[11])
                                                      0.308     2.175 r  vram_ra/P[11]
                         net (fo=32, routed)          0.294     2.470    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[11]
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.472ns (46.194%)  route 0.550ns (53.806%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    main_vga_sync/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.255     1.867    vga_pos_x[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[0]_P[4])
                                                      0.308     2.175 r  vram_ra/P[4]
                         net (fo=32, routed)          0.294     2.470    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[4]
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.022ns  (logic 0.472ns (46.182%)  route 0.550ns (53.818%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    main_vga_sync/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.255     1.867    vga_pos_x[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[0]_P[9])
                                                      0.308     2.175 r  vram_ra/P[9]
                         net (fo=32, routed)          0.295     2.470    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[9]
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.472ns (46.159%)  route 0.551ns (53.841%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    main_vga_sync/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.255     1.867    vga_pos_x[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[0]_P[0])
                                                      0.308     2.175 r  vram_ra/P[0]
                         net (fo=32, routed)          0.295     2.471    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[0]
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.023ns  (logic 0.472ns (46.156%)  route 0.551ns (53.844%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    main_vga_sync/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.255     1.867    vga_pos_x[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[0]_P[14])
                                                      0.308     2.175 r  vram_ra/P[14]
                         net (fo=32, routed)          0.295     2.471    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[14]
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.039ns  (logic 0.472ns (45.427%)  route 0.567ns (54.573%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    main_vga_sync/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.255     1.867    vga_pos_x[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[0]_P[13])
                                                      0.308     2.175 r  vram_ra/P[13]
                         net (fo=32, routed)          0.312     2.487    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[13]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.040ns  (logic 0.472ns (45.368%)  route 0.568ns (54.632%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    main_vga_sync/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.255     1.867    vga_pos_x[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[0]_P[12])
                                                      0.308     2.175 r  vram_ra/P[12]
                         net (fo=32, routed)          0.313     2.489    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[12]
    RAMB36_X2Y11         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_3_2/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_vga_sync/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.067ns  (logic 0.472ns (44.253%)  route 0.595ns (55.747%))
  Logic Levels:           1  (DSP48E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.565     1.448    main_vga_sync/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  main_vga_sync/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.164     1.612 r  main_vga_sync/h_count_reg_reg[0]/Q
                         net (fo=7, routed)           0.255     1.867    vga_pos_x[0]
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_C[0]_P[6])
                                                      0.308     2.175 r  vram_ra/P[6]
                         net (fo=32, routed)          0.339     2.515    main_vga_vram_buffer/memory_block_reg_mux_sel_b_pos_0__1_0[6]
    RAMB36_X2Y10         RAMB36E1                                     r  main_vga_vram_buffer/memory_block_reg_2_2/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btn_vga_rst/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.315ns  (logic 1.441ns (33.403%)  route 2.874ns (66.597%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           2.874     4.315    btn_vga_rst/btnC_IBUF
    SLICE_X44Y45         FDRE                                         r  btn_vga_rst/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.448     4.789    btn_vga_rst/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  btn_vga_rst/tmp1_reg[0]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            sw_array/tmp1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.677ns  (logic 1.454ns (39.557%)  route 2.223ns (60.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           2.223     3.677    sw_array/D[8]
    SLICE_X36Y25         FDRE                                         r  sw_array/tmp1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.428     4.769    sw_array/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sw_array/tmp1_reg[8]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            sw_array/tmp1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.811ns  (logic 1.456ns (51.799%)  route 1.355ns (48.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           1.355     2.811    sw_array/D[15]
    SLICE_X65Y65         FDRE                                         r  sw_array/tmp1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.503     4.844    sw_array/clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  sw_array/tmp1_reg[15]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            sw_array/tmp1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.809ns  (logic 1.469ns (52.282%)  route 1.340ns (47.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           1.340     2.809    sw_array/D[12]
    SLICE_X65Y54         FDRE                                         r  sw_array/tmp1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.509     4.850    sw_array/clk_IBUF_BUFG
    SLICE_X65Y54         FDRE                                         r  sw_array/tmp1_reg[12]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            sw_array/tmp1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.783ns  (logic 1.461ns (52.518%)  route 1.321ns (47.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.321     2.783    sw_array/D[1]
    SLICE_X0Y25          FDRE                                         r  sw_array/tmp1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.502     4.843    sw_array/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  sw_array/tmp1_reg[1]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            sw_array/tmp1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.746ns  (logic 1.453ns (52.900%)  route 1.294ns (47.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           1.294     2.746    sw_array/D[13]
    SLICE_X65Y56         FDRE                                         r  sw_array/tmp1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.509     4.850    sw_array/clk_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  sw_array/tmp1_reg[13]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            sw_array/tmp1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.702ns  (logic 1.455ns (53.859%)  route 1.247ns (46.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           1.247     2.702    sw_array/D[14]
    SLICE_X64Y49         FDRE                                         r  sw_array/tmp1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.520     4.861    sw_array/clk_IBUF_BUFG
    SLICE_X64Y49         FDRE                                         r  sw_array/tmp1_reg[14]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            sw_array/tmp1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 1.464ns (56.611%)  route 1.122ns (43.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           1.122     2.586    sw_array/D[11]
    SLICE_X65Y39         FDRE                                         r  sw_array/tmp1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.517     4.858    sw_array/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  sw_array/tmp1_reg[11]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_array/tmp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.544ns  (logic 1.450ns (56.997%)  route 1.094ns (43.003%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.094     2.544    sw_array/D[6]
    SLICE_X0Y1           FDRE                                         r  sw_array/tmp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.520     4.861    sw_array/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  sw_array/tmp1_reg[6]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sw_array/tmp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.484ns  (logic 1.448ns (58.318%)  route 1.035ns (41.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           1.035     2.484    sw_array/D[3]
    SLICE_X1Y11          FDRE                                         r  sw_array/tmp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         1.516     4.857    sw_array/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  sw_array/tmp1_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            sw_array/tmp1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.226ns (43.313%)  route 0.296ns (56.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.296     0.522    sw_array/D[10]
    SLICE_X64Y47         FDRE                                         r  sw_array/tmp1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.867     1.994    sw_array/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  sw_array/tmp1_reg[10]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            sw_array/tmp1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.220ns (38.658%)  route 0.350ns (61.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.350     0.570    sw_array/D[9]
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.866     1.993    sw_array/clk_IBUF_BUFG
    SLICE_X64Y44         FDRE                                         r  sw_array/tmp1_reg[9]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            sw_array/tmp1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.571ns  (logic 0.227ns (39.735%)  route 0.344ns (60.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.344     0.571    sw_array/D[7]
    SLICE_X0Y6           FDRE                                         r  sw_array/tmp1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.866     1.993    sw_array/clk_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  sw_array/tmp1_reg[7]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            sw_array/tmp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.219ns (38.084%)  route 0.356ns (61.916%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.356     0.575    sw_array/D[4]
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  sw_array/tmp1_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            sw_array/tmp1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.221ns (38.027%)  route 0.360ns (61.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.360     0.581    sw_array/D[0]
    SLICE_X0Y9           FDRE                                         r  sw_array/tmp1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  sw_array/tmp1_reg[0]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            sw_array/tmp1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.232ns (39.842%)  route 0.350ns (60.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.350     0.582    sw_array/D[2]
    SLICE_X1Y11          FDRE                                         r  sw_array/tmp1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     1.991    sw_array/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  sw_array/tmp1_reg[2]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            sw_array/tmp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.234ns (39.809%)  route 0.354ns (60.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.354     0.588    sw_array/D[5]
    SLICE_X0Y7           FDRE                                         r  sw_array/tmp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.865     1.992    sw_array/clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  sw_array/tmp1_reg[5]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            sw_array/tmp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.217ns (34.890%)  route 0.404ns (65.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.404     0.621    sw_array/D[3]
    SLICE_X1Y11          FDRE                                         r  sw_array/tmp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     1.991    sw_array/clk_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  sw_array/tmp1_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            sw_array/tmp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.218ns (33.538%)  route 0.432ns (66.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.432     0.650    sw_array/D[6]
    SLICE_X0Y1           FDRE                                         r  sw_array/tmp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.867     1.994    sw_array/clk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  sw_array/tmp1_reg[6]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            sw_array/tmp1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.671ns  (logic 0.232ns (34.561%)  route 0.439ns (65.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.439     0.671    sw_array/D[11]
    SLICE_X65Y39         FDRE                                         r  sw_array/tmp1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=557, routed)         0.864     1.991    sw_array/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  sw_array/tmp1_reg[11]/C





