Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Jul  9 12:52:15 2021
| Host         : moe running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file vga_maze_top_control_sets_placed.rpt
| Design       : vga_maze_top
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     2 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              13 |            4 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+--------------------+------------------+------------------+----------------+
|          Clock Signal          |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------+--------------------+------------------+------------------+----------------+
|  clk_wiz_25_inst/inst/clk_out1 | vs/vcnt[9]_i_1_n_0 | rst_IBUF         |                4 |             10 |
|  clk_wiz_25_inst/inst/clk_out1 |                    | rst_IBUF         |                7 |             25 |
+--------------------------------+--------------------+------------------+------------------+----------------+


