// Seed: 1049847944
module module_0;
  assign id_1 = id_1;
  assign id_2 = -1;
  assign id_1 = {id_1, -1'b0, id_2, 1};
  wire id_3, id_5;
  assign id_4 = 'd0;
  bit  id_6;
  wire id_7;
  wire id_8, id_9;
  always_ff $display(1);
  always id_6 <= 1;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input wire id_2,
    input wand id_3,
    output wire id_4,
    input tri0 id_5,
    input wor id_6,
    input supply1 id_7,
    output supply1 id_8
);
  supply1 id_10, id_11;
  wire id_12;
  assign id_10 = id_5;
  module_0 modCall_1 ();
  rtran (.id_0(-1'b0), .id_1(id_6), .id_2(""));
endmodule
