<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2017.1_sdx (64-bit)                 -->
<!--                                                              -->
<!-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xczu9_0" gui_info="dashboard1=hw_ila_1[xczu9_0/hw_ila_1/Status=ILA_STATUS_1;xczu9_0/hw_ila_1/Settings=ILA_SETTINGS_1;xczu9_0/hw_ila_1/Trigger Setup=ILA_TRIGGER_1;xczu9_0/hw_ila_1/Capture Setup=ILA_CAPTURE_1;xczu9_0/hw_ila_1/Waveform=ILA_WAVE_1;]"/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xczu9_0" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/design_1_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/design_1_wrapper.bit"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_ila" gui_info="">
    <Object name="design_1_i/system_ila_0/U0/ila_lib" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
    <Object name="hw_ila_1" gui_info="">
      <Properties Property="CONTROL.TRIGGER_CONDITION" value="AND"/>
      <Properties Property="CORE_REFRESH_RATE_MS" value="500"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="design_1_i/system_ila_0/U0/net_slot_0_axis_tvalid" gui_info="Trigger Setup=0"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe3[63:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq64&apos;hXXXX_XXXX_XXXX_XXXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[63]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[62]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[61]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[60]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[59]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[58]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[57]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[56]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[55]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[54]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[53]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[52]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[51]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[50]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[49]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[48]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[47]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[46]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[45]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[44]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[43]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[42]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[41]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[40]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[39]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[38]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[37]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[36]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[35]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[34]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[33]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[32]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[31]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[30]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[29]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[28]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[27]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[26]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[25]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[24]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[23]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[22]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[21]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[20]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[19]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[18]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[17]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[16]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[15]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[14]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[13]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[12]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[11]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[10]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[9]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[8]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[7]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[6]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[5]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[4]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[3]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[2]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[1]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq8&apos;hXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq8&apos;hXX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe4[7:0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq8&apos;hXX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tkeep[7]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tkeep[6]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tkeep[5]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tkeep[4]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tkeep[3]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tkeep[2]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tkeep[1]"/>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tkeep[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe7[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe5[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tuser"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bR"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe6[0]"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bR"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/net_slot_0_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe0[0]"/>
        <Option Id="NAME.CUSTOM" value="util_vector_logic_0_Res"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/probe0_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe1[0]"/>
        <Option Id="NAME.CUSTOM" value="proc_sys_reset_0_peripheral_reset"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/probe1_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="MAP" value="probe2[0]"/>
        <Option Id="NAME.CUSTOM" value="proc_sys_reset_0_peripheral_aresetn"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila_0/U0/probe2_1"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
