
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_top_earlgrey_rv_plic_0.1/rtl/autogen/rv_plic_reg_top.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="margin:0; padding:0 ">   7: `include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 ">   8: </pre>
<pre style="margin:0; padding:0 ">   9: module rv_plic_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  12: </pre>
<pre style="margin:0; padding:0 ">  13:   // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:   input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  16:   // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:   output rv_plic_reg_pkg::rv_plic_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   input  rv_plic_reg_pkg::rv_plic_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 ">  19: </pre>
<pre style="margin:0; padding:0 ">  20:   // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  21:   input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">  22: );</pre>
<pre style="margin:0; padding:0 ">  23: </pre>
<pre style="margin:0; padding:0 ">  24:   import rv_plic_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 ">  25: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   localparam int AW = 10;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:   localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 ">  29: </pre>
<pre style="margin:0; padding:0 ">  30:   // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   logic           reg_error;</pre>
<pre style="margin:0; padding:0 ">  38: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 ">  40: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 ">  42: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:   tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  45: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   assign tl_reg_h2d = tl_i;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  47:   assign tl_o       = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  48: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:     .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:     .RegDw(DW)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:     .rst_ni,</pre>
<pre style="margin:0; padding:0 ">  55: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  56:     .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:     .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 ">  58: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:     .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:     .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:     .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:     .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:     .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:     .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:     .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 ">  66:   );</pre>
<pre style="margin:0; padding:0 ">  67: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:   assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:   assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 ">  70: </pre>
<pre style="margin:0; padding:0 ">  71:   // Define SW related signals</pre>
<pre style="margin:0; padding:0 ">  72:   // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 ">  73:   //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   logic ip0_p0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:   logic ip0_p1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:   logic ip0_p2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:   logic ip0_p3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:   logic ip0_p4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:   logic ip0_p5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:   logic ip0_p6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:   logic ip0_p7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:   logic ip0_p8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:   logic ip0_p9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:   logic ip0_p10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:   logic ip0_p11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:   logic ip0_p12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  87:   logic ip0_p13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88:   logic ip0_p14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:   logic ip0_p15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  90:   logic ip0_p16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:   logic ip0_p17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:   logic ip0_p18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:   logic ip0_p19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:   logic ip0_p20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:   logic ip0_p21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:   logic ip0_p22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:   logic ip0_p23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:   logic ip0_p24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:   logic ip0_p25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:   logic ip0_p26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 101:   logic ip0_p27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:   logic ip0_p28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:   logic ip0_p29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:   logic ip0_p30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:   logic ip0_p31_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:   logic ip1_p32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:   logic ip1_p33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:   logic ip1_p34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:   logic ip1_p35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:   logic ip1_p36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:   logic ip1_p37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 112:   logic ip1_p38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:   logic ip1_p39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:   logic ip1_p40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:   logic ip1_p41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:   logic ip1_p42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:   logic ip1_p43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:   logic ip1_p44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:   logic ip1_p45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:   logic ip1_p46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:   logic ip1_p47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   logic ip1_p48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:   logic ip1_p49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:   logic ip1_p50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   logic ip1_p51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:   logic ip1_p52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:   logic ip1_p53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   logic ip1_p54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   logic ip1_p55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   logic ip1_p56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   logic ip1_p57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   logic ip1_p58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   logic ip1_p59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:   logic ip1_p60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:   logic ip1_p61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic ip1_p62_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic ip1_p63_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic ip2_p64_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   logic ip2_p65_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   logic ip2_p66_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   logic ip2_p67_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   logic ip2_p68_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   logic ip2_p69_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   logic ip2_p70_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:   logic ip2_p71_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   logic ip2_p72_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   logic ip2_p73_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   logic ip2_p74_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   logic ip2_p75_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   logic ip2_p76_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   logic ip2_p77_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   logic ip2_p78_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   logic ip2_p79_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   logic ip2_p80_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   logic le0_le0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   logic le0_le0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   logic le0_le0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   logic le0_le1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:   logic le0_le1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:   logic le0_le1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:   logic le0_le2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   logic le0_le2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:   logic le0_le2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   logic le0_le3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:   logic le0_le3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:   logic le0_le3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:   logic le0_le4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:   logic le0_le4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:   logic le0_le4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   logic le0_le5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   logic le0_le5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:   logic le0_le5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   logic le0_le6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   logic le0_le6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:   logic le0_le6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:   logic le0_le7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:   logic le0_le7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   logic le0_le7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:   logic le0_le8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:   logic le0_le8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:   logic le0_le8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:   logic le0_le9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:   logic le0_le9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:   logic le0_le9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:   logic le0_le10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   logic le0_le10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:   logic le0_le10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:   logic le0_le11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:   logic le0_le11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   logic le0_le11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:   logic le0_le12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   logic le0_le12_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:   logic le0_le12_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:   logic le0_le13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:   logic le0_le13_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:   logic le0_le13_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:   logic le0_le14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:   logic le0_le14_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:   logic le0_le14_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:   logic le0_le15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:   logic le0_le15_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:   logic le0_le15_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:   logic le0_le16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:   logic le0_le16_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:   logic le0_le16_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:   logic le0_le17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 207:   logic le0_le17_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 208:   logic le0_le17_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 209:   logic le0_le18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 210:   logic le0_le18_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 211:   logic le0_le18_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:   logic le0_le19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:   logic le0_le19_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:   logic le0_le19_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:   logic le0_le20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:   logic le0_le20_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:   logic le0_le20_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:   logic le0_le21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 219:   logic le0_le21_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 220:   logic le0_le21_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:   logic le0_le22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:   logic le0_le22_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:   logic le0_le22_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:   logic le0_le23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:   logic le0_le23_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:   logic le0_le23_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:   logic le0_le24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:   logic le0_le24_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:   logic le0_le24_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:   logic le0_le25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 231:   logic le0_le25_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 232:   logic le0_le25_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:   logic le0_le26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 234:   logic le0_le26_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 235:   logic le0_le26_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 236:   logic le0_le27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 237:   logic le0_le27_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 238:   logic le0_le27_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 239:   logic le0_le28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:   logic le0_le28_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:   logic le0_le28_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:   logic le0_le29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:   logic le0_le29_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:   logic le0_le29_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 245:   logic le0_le30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 246:   logic le0_le30_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:   logic le0_le30_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:   logic le0_le31_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 249:   logic le0_le31_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 250:   logic le0_le31_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:   logic le1_le32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:   logic le1_le32_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 253:   logic le1_le32_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 254:   logic le1_le33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 255:   logic le1_le33_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 256:   logic le1_le33_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:   logic le1_le34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 258:   logic le1_le34_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 259:   logic le1_le34_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 260:   logic le1_le35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 261:   logic le1_le35_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 262:   logic le1_le35_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 263:   logic le1_le36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 264:   logic le1_le36_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 265:   logic le1_le36_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:   logic le1_le37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 267:   logic le1_le37_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:   logic le1_le37_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 269:   logic le1_le38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 270:   logic le1_le38_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 271:   logic le1_le38_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 272:   logic le1_le39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 273:   logic le1_le39_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 274:   logic le1_le39_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 275:   logic le1_le40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 276:   logic le1_le40_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 277:   logic le1_le40_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 278:   logic le1_le41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:   logic le1_le41_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 280:   logic le1_le41_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 281:   logic le1_le42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 282:   logic le1_le42_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 283:   logic le1_le42_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 284:   logic le1_le43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 285:   logic le1_le43_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 286:   logic le1_le43_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 287:   logic le1_le44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 288:   logic le1_le44_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 289:   logic le1_le44_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 290:   logic le1_le45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 291:   logic le1_le45_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 292:   logic le1_le45_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 293:   logic le1_le46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 294:   logic le1_le46_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 295:   logic le1_le46_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 296:   logic le1_le47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 297:   logic le1_le47_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 298:   logic le1_le47_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 299:   logic le1_le48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 300:   logic le1_le48_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 301:   logic le1_le48_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 302:   logic le1_le49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 303:   logic le1_le49_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 304:   logic le1_le49_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:   logic le1_le50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 306:   logic le1_le50_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 307:   logic le1_le50_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 308:   logic le1_le51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 309:   logic le1_le51_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 310:   logic le1_le51_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 311:   logic le1_le52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 312:   logic le1_le52_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 313:   logic le1_le52_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 314:   logic le1_le53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 315:   logic le1_le53_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 316:   logic le1_le53_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 317:   logic le1_le54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 318:   logic le1_le54_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:   logic le1_le54_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 320:   logic le1_le55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 321:   logic le1_le55_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 322:   logic le1_le55_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 323:   logic le1_le56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 324:   logic le1_le56_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 325:   logic le1_le56_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 326:   logic le1_le57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 327:   logic le1_le57_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 328:   logic le1_le57_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 329:   logic le1_le58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 330:   logic le1_le58_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 331:   logic le1_le58_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 332:   logic le1_le59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 333:   logic le1_le59_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 334:   logic le1_le59_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 335:   logic le1_le60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 336:   logic le1_le60_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 337:   logic le1_le60_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 338:   logic le1_le61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 339:   logic le1_le61_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 340:   logic le1_le61_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 341:   logic le1_le62_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 342:   logic le1_le62_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 343:   logic le1_le62_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 344:   logic le1_le63_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 345:   logic le1_le63_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 346:   logic le1_le63_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 347:   logic le2_le64_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 348:   logic le2_le64_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 349:   logic le2_le64_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 350:   logic le2_le65_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 351:   logic le2_le65_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 352:   logic le2_le65_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 353:   logic le2_le66_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 354:   logic le2_le66_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 355:   logic le2_le66_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 356:   logic le2_le67_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 357:   logic le2_le67_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 358:   logic le2_le67_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 359:   logic le2_le68_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 360:   logic le2_le68_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 361:   logic le2_le68_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 362:   logic le2_le69_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 363:   logic le2_le69_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 364:   logic le2_le69_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 365:   logic le2_le70_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 366:   logic le2_le70_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 367:   logic le2_le70_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 368:   logic le2_le71_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 369:   logic le2_le71_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 370:   logic le2_le71_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 371:   logic le2_le72_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 372:   logic le2_le72_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 373:   logic le2_le72_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 374:   logic le2_le73_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 375:   logic le2_le73_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 376:   logic le2_le73_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 377:   logic le2_le74_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 378:   logic le2_le74_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 379:   logic le2_le74_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 380:   logic le2_le75_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 381:   logic le2_le75_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 382:   logic le2_le75_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 383:   logic le2_le76_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 384:   logic le2_le76_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 385:   logic le2_le76_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 386:   logic le2_le77_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 387:   logic le2_le77_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 388:   logic le2_le77_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 389:   logic le2_le78_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 390:   logic le2_le78_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 391:   logic le2_le78_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 392:   logic le2_le79_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 393:   logic le2_le79_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 394:   logic le2_le79_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 395:   logic le2_le80_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 396:   logic le2_le80_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 397:   logic le2_le80_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 398:   logic [1:0] prio0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 399:   logic [1:0] prio0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 400:   logic prio0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 401:   logic [1:0] prio1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 402:   logic [1:0] prio1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 403:   logic prio1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 404:   logic [1:0] prio2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 405:   logic [1:0] prio2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 406:   logic prio2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 407:   logic [1:0] prio3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 408:   logic [1:0] prio3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 409:   logic prio3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 410:   logic [1:0] prio4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 411:   logic [1:0] prio4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 412:   logic prio4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 413:   logic [1:0] prio5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 414:   logic [1:0] prio5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 415:   logic prio5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 416:   logic [1:0] prio6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 417:   logic [1:0] prio6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 418:   logic prio6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 419:   logic [1:0] prio7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 420:   logic [1:0] prio7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 421:   logic prio7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 422:   logic [1:0] prio8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 423:   logic [1:0] prio8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 424:   logic prio8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 425:   logic [1:0] prio9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 426:   logic [1:0] prio9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 427:   logic prio9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 428:   logic [1:0] prio10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 429:   logic [1:0] prio10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 430:   logic prio10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 431:   logic [1:0] prio11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 432:   logic [1:0] prio11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 433:   logic prio11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 434:   logic [1:0] prio12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 435:   logic [1:0] prio12_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 436:   logic prio12_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 437:   logic [1:0] prio13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 438:   logic [1:0] prio13_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 439:   logic prio13_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 440:   logic [1:0] prio14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 441:   logic [1:0] prio14_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 442:   logic prio14_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 443:   logic [1:0] prio15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 444:   logic [1:0] prio15_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 445:   logic prio15_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 446:   logic [1:0] prio16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 447:   logic [1:0] prio16_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 448:   logic prio16_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 449:   logic [1:0] prio17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 450:   logic [1:0] prio17_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 451:   logic prio17_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 452:   logic [1:0] prio18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 453:   logic [1:0] prio18_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 454:   logic prio18_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 455:   logic [1:0] prio19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 456:   logic [1:0] prio19_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 457:   logic prio19_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 458:   logic [1:0] prio20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 459:   logic [1:0] prio20_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 460:   logic prio20_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 461:   logic [1:0] prio21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 462:   logic [1:0] prio21_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 463:   logic prio21_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 464:   logic [1:0] prio22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 465:   logic [1:0] prio22_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 466:   logic prio22_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 467:   logic [1:0] prio23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 468:   logic [1:0] prio23_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 469:   logic prio23_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 470:   logic [1:0] prio24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 471:   logic [1:0] prio24_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 472:   logic prio24_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 473:   logic [1:0] prio25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 474:   logic [1:0] prio25_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 475:   logic prio25_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 476:   logic [1:0] prio26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 477:   logic [1:0] prio26_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 478:   logic prio26_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 479:   logic [1:0] prio27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 480:   logic [1:0] prio27_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 481:   logic prio27_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 482:   logic [1:0] prio28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 483:   logic [1:0] prio28_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 484:   logic prio28_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 485:   logic [1:0] prio29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 486:   logic [1:0] prio29_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 487:   logic prio29_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 488:   logic [1:0] prio30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 489:   logic [1:0] prio30_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 490:   logic prio30_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 491:   logic [1:0] prio31_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 492:   logic [1:0] prio31_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 493:   logic prio31_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 494:   logic [1:0] prio32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 495:   logic [1:0] prio32_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 496:   logic prio32_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 497:   logic [1:0] prio33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 498:   logic [1:0] prio33_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 499:   logic prio33_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 500:   logic [1:0] prio34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 501:   logic [1:0] prio34_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 502:   logic prio34_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 503:   logic [1:0] prio35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 504:   logic [1:0] prio35_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 505:   logic prio35_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 506:   logic [1:0] prio36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 507:   logic [1:0] prio36_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 508:   logic prio36_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 509:   logic [1:0] prio37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 510:   logic [1:0] prio37_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 511:   logic prio37_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 512:   logic [1:0] prio38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 513:   logic [1:0] prio38_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 514:   logic prio38_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 515:   logic [1:0] prio39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 516:   logic [1:0] prio39_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 517:   logic prio39_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 518:   logic [1:0] prio40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 519:   logic [1:0] prio40_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 520:   logic prio40_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 521:   logic [1:0] prio41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 522:   logic [1:0] prio41_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 523:   logic prio41_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 524:   logic [1:0] prio42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 525:   logic [1:0] prio42_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 526:   logic prio42_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 527:   logic [1:0] prio43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 528:   logic [1:0] prio43_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 529:   logic prio43_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 530:   logic [1:0] prio44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 531:   logic [1:0] prio44_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 532:   logic prio44_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 533:   logic [1:0] prio45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 534:   logic [1:0] prio45_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 535:   logic prio45_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 536:   logic [1:0] prio46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 537:   logic [1:0] prio46_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 538:   logic prio46_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 539:   logic [1:0] prio47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 540:   logic [1:0] prio47_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 541:   logic prio47_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 542:   logic [1:0] prio48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 543:   logic [1:0] prio48_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 544:   logic prio48_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 545:   logic [1:0] prio49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 546:   logic [1:0] prio49_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 547:   logic prio49_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 548:   logic [1:0] prio50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 549:   logic [1:0] prio50_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 550:   logic prio50_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 551:   logic [1:0] prio51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 552:   logic [1:0] prio51_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 553:   logic prio51_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 554:   logic [1:0] prio52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 555:   logic [1:0] prio52_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 556:   logic prio52_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 557:   logic [1:0] prio53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 558:   logic [1:0] prio53_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 559:   logic prio53_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 560:   logic [1:0] prio54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 561:   logic [1:0] prio54_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 562:   logic prio54_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 563:   logic [1:0] prio55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 564:   logic [1:0] prio55_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 565:   logic prio55_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 566:   logic [1:0] prio56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 567:   logic [1:0] prio56_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 568:   logic prio56_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 569:   logic [1:0] prio57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 570:   logic [1:0] prio57_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 571:   logic prio57_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 572:   logic [1:0] prio58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 573:   logic [1:0] prio58_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 574:   logic prio58_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 575:   logic [1:0] prio59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 576:   logic [1:0] prio59_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 577:   logic prio59_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 578:   logic [1:0] prio60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 579:   logic [1:0] prio60_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 580:   logic prio60_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 581:   logic [1:0] prio61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 582:   logic [1:0] prio61_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 583:   logic prio61_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 584:   logic [1:0] prio62_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 585:   logic [1:0] prio62_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 586:   logic prio62_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 587:   logic [1:0] prio63_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 588:   logic [1:0] prio63_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 589:   logic prio63_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 590:   logic [1:0] prio64_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 591:   logic [1:0] prio64_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 592:   logic prio64_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 593:   logic [1:0] prio65_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 594:   logic [1:0] prio65_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 595:   logic prio65_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 596:   logic [1:0] prio66_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 597:   logic [1:0] prio66_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 598:   logic prio66_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 599:   logic [1:0] prio67_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 600:   logic [1:0] prio67_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 601:   logic prio67_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 602:   logic [1:0] prio68_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 603:   logic [1:0] prio68_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 604:   logic prio68_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 605:   logic [1:0] prio69_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 606:   logic [1:0] prio69_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 607:   logic prio69_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 608:   logic [1:0] prio70_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 609:   logic [1:0] prio70_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 610:   logic prio70_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 611:   logic [1:0] prio71_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 612:   logic [1:0] prio71_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 613:   logic prio71_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 614:   logic [1:0] prio72_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 615:   logic [1:0] prio72_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 616:   logic prio72_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 617:   logic [1:0] prio73_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 618:   logic [1:0] prio73_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 619:   logic prio73_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 620:   logic [1:0] prio74_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 621:   logic [1:0] prio74_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 622:   logic prio74_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 623:   logic [1:0] prio75_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 624:   logic [1:0] prio75_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 625:   logic prio75_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 626:   logic [1:0] prio76_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 627:   logic [1:0] prio76_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 628:   logic prio76_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 629:   logic [1:0] prio77_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 630:   logic [1:0] prio77_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 631:   logic prio77_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 632:   logic [1:0] prio78_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 633:   logic [1:0] prio78_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 634:   logic prio78_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 635:   logic [1:0] prio79_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 636:   logic [1:0] prio79_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 637:   logic prio79_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 638:   logic [1:0] prio80_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 639:   logic [1:0] prio80_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 640:   logic prio80_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 641:   logic ie00_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 642:   logic ie00_e0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 643:   logic ie00_e0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 644:   logic ie00_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 645:   logic ie00_e1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 646:   logic ie00_e1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 647:   logic ie00_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 648:   logic ie00_e2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 649:   logic ie00_e2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 650:   logic ie00_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 651:   logic ie00_e3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 652:   logic ie00_e3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 653:   logic ie00_e4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 654:   logic ie00_e4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 655:   logic ie00_e4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 656:   logic ie00_e5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 657:   logic ie00_e5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 658:   logic ie00_e5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 659:   logic ie00_e6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 660:   logic ie00_e6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 661:   logic ie00_e6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 662:   logic ie00_e7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 663:   logic ie00_e7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 664:   logic ie00_e7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 665:   logic ie00_e8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 666:   logic ie00_e8_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 667:   logic ie00_e8_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 668:   logic ie00_e9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 669:   logic ie00_e9_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 670:   logic ie00_e9_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 671:   logic ie00_e10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 672:   logic ie00_e10_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 673:   logic ie00_e10_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 674:   logic ie00_e11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 675:   logic ie00_e11_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 676:   logic ie00_e11_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 677:   logic ie00_e12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 678:   logic ie00_e12_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 679:   logic ie00_e12_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 680:   logic ie00_e13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 681:   logic ie00_e13_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 682:   logic ie00_e13_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 683:   logic ie00_e14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 684:   logic ie00_e14_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 685:   logic ie00_e14_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 686:   logic ie00_e15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 687:   logic ie00_e15_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 688:   logic ie00_e15_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 689:   logic ie00_e16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 690:   logic ie00_e16_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 691:   logic ie00_e16_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 692:   logic ie00_e17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 693:   logic ie00_e17_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 694:   logic ie00_e17_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 695:   logic ie00_e18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 696:   logic ie00_e18_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 697:   logic ie00_e18_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 698:   logic ie00_e19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 699:   logic ie00_e19_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 700:   logic ie00_e19_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 701:   logic ie00_e20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 702:   logic ie00_e20_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 703:   logic ie00_e20_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 704:   logic ie00_e21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 705:   logic ie00_e21_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 706:   logic ie00_e21_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 707:   logic ie00_e22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 708:   logic ie00_e22_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 709:   logic ie00_e22_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 710:   logic ie00_e23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 711:   logic ie00_e23_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 712:   logic ie00_e23_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 713:   logic ie00_e24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 714:   logic ie00_e24_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 715:   logic ie00_e24_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 716:   logic ie00_e25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 717:   logic ie00_e25_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 718:   logic ie00_e25_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 719:   logic ie00_e26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 720:   logic ie00_e26_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 721:   logic ie00_e26_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 722:   logic ie00_e27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 723:   logic ie00_e27_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 724:   logic ie00_e27_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 725:   logic ie00_e28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 726:   logic ie00_e28_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 727:   logic ie00_e28_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 728:   logic ie00_e29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 729:   logic ie00_e29_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 730:   logic ie00_e29_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 731:   logic ie00_e30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 732:   logic ie00_e30_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 733:   logic ie00_e30_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 734:   logic ie00_e31_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 735:   logic ie00_e31_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 736:   logic ie00_e31_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 737:   logic ie01_e32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 738:   logic ie01_e32_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 739:   logic ie01_e32_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 740:   logic ie01_e33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 741:   logic ie01_e33_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 742:   logic ie01_e33_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 743:   logic ie01_e34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 744:   logic ie01_e34_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 745:   logic ie01_e34_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 746:   logic ie01_e35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 747:   logic ie01_e35_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 748:   logic ie01_e35_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 749:   logic ie01_e36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 750:   logic ie01_e36_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 751:   logic ie01_e36_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 752:   logic ie01_e37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 753:   logic ie01_e37_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 754:   logic ie01_e37_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 755:   logic ie01_e38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 756:   logic ie01_e38_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 757:   logic ie01_e38_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 758:   logic ie01_e39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 759:   logic ie01_e39_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 760:   logic ie01_e39_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 761:   logic ie01_e40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 762:   logic ie01_e40_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 763:   logic ie01_e40_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 764:   logic ie01_e41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 765:   logic ie01_e41_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 766:   logic ie01_e41_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 767:   logic ie01_e42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 768:   logic ie01_e42_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 769:   logic ie01_e42_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 770:   logic ie01_e43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 771:   logic ie01_e43_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 772:   logic ie01_e43_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 773:   logic ie01_e44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 774:   logic ie01_e44_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 775:   logic ie01_e44_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 776:   logic ie01_e45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 777:   logic ie01_e45_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 778:   logic ie01_e45_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 779:   logic ie01_e46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 780:   logic ie01_e46_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 781:   logic ie01_e46_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 782:   logic ie01_e47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 783:   logic ie01_e47_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 784:   logic ie01_e47_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 785:   logic ie01_e48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 786:   logic ie01_e48_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 787:   logic ie01_e48_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 788:   logic ie01_e49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 789:   logic ie01_e49_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 790:   logic ie01_e49_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 791:   logic ie01_e50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 792:   logic ie01_e50_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 793:   logic ie01_e50_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 794:   logic ie01_e51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 795:   logic ie01_e51_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 796:   logic ie01_e51_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 797:   logic ie01_e52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 798:   logic ie01_e52_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 799:   logic ie01_e52_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 800:   logic ie01_e53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 801:   logic ie01_e53_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 802:   logic ie01_e53_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 803:   logic ie01_e54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 804:   logic ie01_e54_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 805:   logic ie01_e54_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 806:   logic ie01_e55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 807:   logic ie01_e55_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 808:   logic ie01_e55_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 809:   logic ie01_e56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 810:   logic ie01_e56_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 811:   logic ie01_e56_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 812:   logic ie01_e57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 813:   logic ie01_e57_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 814:   logic ie01_e57_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 815:   logic ie01_e58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 816:   logic ie01_e58_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 817:   logic ie01_e58_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 818:   logic ie01_e59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 819:   logic ie01_e59_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 820:   logic ie01_e59_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 821:   logic ie01_e60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 822:   logic ie01_e60_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 823:   logic ie01_e60_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 824:   logic ie01_e61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 825:   logic ie01_e61_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 826:   logic ie01_e61_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 827:   logic ie01_e62_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 828:   logic ie01_e62_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 829:   logic ie01_e62_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 830:   logic ie01_e63_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 831:   logic ie01_e63_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 832:   logic ie01_e63_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 833:   logic ie02_e64_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 834:   logic ie02_e64_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 835:   logic ie02_e64_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 836:   logic ie02_e65_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 837:   logic ie02_e65_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 838:   logic ie02_e65_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 839:   logic ie02_e66_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 840:   logic ie02_e66_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 841:   logic ie02_e66_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 842:   logic ie02_e67_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 843:   logic ie02_e67_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 844:   logic ie02_e67_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 845:   logic ie02_e68_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 846:   logic ie02_e68_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 847:   logic ie02_e68_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 848:   logic ie02_e69_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 849:   logic ie02_e69_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 850:   logic ie02_e69_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 851:   logic ie02_e70_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 852:   logic ie02_e70_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 853:   logic ie02_e70_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 854:   logic ie02_e71_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 855:   logic ie02_e71_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 856:   logic ie02_e71_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 857:   logic ie02_e72_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 858:   logic ie02_e72_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 859:   logic ie02_e72_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 860:   logic ie02_e73_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 861:   logic ie02_e73_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 862:   logic ie02_e73_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 863:   logic ie02_e74_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 864:   logic ie02_e74_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 865:   logic ie02_e74_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 866:   logic ie02_e75_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 867:   logic ie02_e75_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 868:   logic ie02_e75_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 869:   logic ie02_e76_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 870:   logic ie02_e76_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 871:   logic ie02_e76_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 872:   logic ie02_e77_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 873:   logic ie02_e77_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 874:   logic ie02_e77_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 875:   logic ie02_e78_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 876:   logic ie02_e78_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 877:   logic ie02_e78_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 878:   logic ie02_e79_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 879:   logic ie02_e79_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 880:   logic ie02_e79_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 881:   logic ie02_e80_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 882:   logic ie02_e80_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 883:   logic ie02_e80_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 884:   logic [1:0] threshold0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 885:   logic [1:0] threshold0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 886:   logic threshold0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 887:   logic [6:0] cc0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 888:   logic [6:0] cc0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 889:   logic cc0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 890:   logic cc0_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 891:   logic msip0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 892:   logic msip0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 893:   logic msip0_we;</pre>
<pre style="margin:0; padding:0 "> 894: </pre>
<pre style="margin:0; padding:0 "> 895:   // Register instances</pre>
<pre style="margin:0; padding:0 "> 896: </pre>
<pre style="margin:0; padding:0 "> 897:   // Subregister 0 of Multireg ip</pre>
<pre style="margin:0; padding:0 "> 898:   // R[ip0]: V(False)</pre>
<pre style="margin:0; padding:0 "> 899: </pre>
<pre style="margin:0; padding:0 "> 900:   // F[p0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 901:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 902:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 903:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 904:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 905:   ) u_ip0_p0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 906:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 907:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 908: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 909:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 910:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 911: </pre>
<pre style="margin:0; padding:0 "> 912:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 913:     .de     (hw2reg.ip[0].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 914:     .d      (hw2reg.ip[0].d ),</pre>
<pre style="margin:0; padding:0 "> 915: </pre>
<pre style="margin:0; padding:0 "> 916:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 917:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 918:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 919: </pre>
<pre style="margin:0; padding:0 "> 920:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 921:     .qs     (ip0_p0_qs)</pre>
<pre style="margin:0; padding:0 "> 922:   );</pre>
<pre style="margin:0; padding:0 "> 923: </pre>
<pre style="margin:0; padding:0 "> 924: </pre>
<pre style="margin:0; padding:0 "> 925:   // F[p1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 926:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 927:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 928:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 929:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 930:   ) u_ip0_p1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 931:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 932:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 933: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 934:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 935:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 936: </pre>
<pre style="margin:0; padding:0 "> 937:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 938:     .de     (hw2reg.ip[1].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 939:     .d      (hw2reg.ip[1].d ),</pre>
<pre style="margin:0; padding:0 "> 940: </pre>
<pre style="margin:0; padding:0 "> 941:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 942:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 943:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 944: </pre>
<pre style="margin:0; padding:0 "> 945:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 946:     .qs     (ip0_p1_qs)</pre>
<pre style="margin:0; padding:0 "> 947:   );</pre>
<pre style="margin:0; padding:0 "> 948: </pre>
<pre style="margin:0; padding:0 "> 949: </pre>
<pre style="margin:0; padding:0 "> 950:   // F[p2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 951:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 952:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 953:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 954:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 955:   ) u_ip0_p2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 956:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 957:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 958: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 959:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 960:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 961: </pre>
<pre style="margin:0; padding:0 "> 962:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 963:     .de     (hw2reg.ip[2].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 964:     .d      (hw2reg.ip[2].d ),</pre>
<pre style="margin:0; padding:0 "> 965: </pre>
<pre style="margin:0; padding:0 "> 966:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 967:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 968:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 969: </pre>
<pre style="margin:0; padding:0 "> 970:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 971:     .qs     (ip0_p2_qs)</pre>
<pre style="margin:0; padding:0 "> 972:   );</pre>
<pre style="margin:0; padding:0 "> 973: </pre>
<pre style="margin:0; padding:0 "> 974: </pre>
<pre style="margin:0; padding:0 "> 975:   // F[p3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 976:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 977:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 978:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 979:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 980:   ) u_ip0_p3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 981:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 982:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 983: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 984:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 985:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 986: </pre>
<pre style="margin:0; padding:0 "> 987:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 988:     .de     (hw2reg.ip[3].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 989:     .d      (hw2reg.ip[3].d ),</pre>
<pre style="margin:0; padding:0 "> 990: </pre>
<pre style="margin:0; padding:0 "> 991:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 992:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 993:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 994: </pre>
<pre style="margin:0; padding:0 "> 995:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 996:     .qs     (ip0_p3_qs)</pre>
<pre style="margin:0; padding:0 "> 997:   );</pre>
<pre style="margin:0; padding:0 "> 998: </pre>
<pre style="margin:0; padding:0 "> 999: </pre>
<pre style="margin:0; padding:0 ">1000:   // F[p4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1001:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1002:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1003:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1004:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1005:   ) u_ip0_p4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1006:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1007:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1008: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1009:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1010:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1011: </pre>
<pre style="margin:0; padding:0 ">1012:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1013:     .de     (hw2reg.ip[4].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1014:     .d      (hw2reg.ip[4].d ),</pre>
<pre style="margin:0; padding:0 ">1015: </pre>
<pre style="margin:0; padding:0 ">1016:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1017:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1018:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1019: </pre>
<pre style="margin:0; padding:0 ">1020:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1021:     .qs     (ip0_p4_qs)</pre>
<pre style="margin:0; padding:0 ">1022:   );</pre>
<pre style="margin:0; padding:0 ">1023: </pre>
<pre style="margin:0; padding:0 ">1024: </pre>
<pre style="margin:0; padding:0 ">1025:   // F[p5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1026:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1027:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1028:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1029:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1030:   ) u_ip0_p5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1031:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1032:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1033: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1034:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1035:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1036: </pre>
<pre style="margin:0; padding:0 ">1037:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1038:     .de     (hw2reg.ip[5].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1039:     .d      (hw2reg.ip[5].d ),</pre>
<pre style="margin:0; padding:0 ">1040: </pre>
<pre style="margin:0; padding:0 ">1041:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1042:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1043:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1044: </pre>
<pre style="margin:0; padding:0 ">1045:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1046:     .qs     (ip0_p5_qs)</pre>
<pre style="margin:0; padding:0 ">1047:   );</pre>
<pre style="margin:0; padding:0 ">1048: </pre>
<pre style="margin:0; padding:0 ">1049: </pre>
<pre style="margin:0; padding:0 ">1050:   // F[p6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1051:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1052:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1053:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1054:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1055:   ) u_ip0_p6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1056:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1057:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1058: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1059:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1060:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1061: </pre>
<pre style="margin:0; padding:0 ">1062:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1063:     .de     (hw2reg.ip[6].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1064:     .d      (hw2reg.ip[6].d ),</pre>
<pre style="margin:0; padding:0 ">1065: </pre>
<pre style="margin:0; padding:0 ">1066:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1067:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1068:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1069: </pre>
<pre style="margin:0; padding:0 ">1070:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1071:     .qs     (ip0_p6_qs)</pre>
<pre style="margin:0; padding:0 ">1072:   );</pre>
<pre style="margin:0; padding:0 ">1073: </pre>
<pre style="margin:0; padding:0 ">1074: </pre>
<pre style="margin:0; padding:0 ">1075:   // F[p7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1076:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1077:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1078:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1079:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1080:   ) u_ip0_p7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1081:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1082:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1083: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1084:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1085:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1086: </pre>
<pre style="margin:0; padding:0 ">1087:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1088:     .de     (hw2reg.ip[7].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1089:     .d      (hw2reg.ip[7].d ),</pre>
<pre style="margin:0; padding:0 ">1090: </pre>
<pre style="margin:0; padding:0 ">1091:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1092:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1093:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1094: </pre>
<pre style="margin:0; padding:0 ">1095:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1096:     .qs     (ip0_p7_qs)</pre>
<pre style="margin:0; padding:0 ">1097:   );</pre>
<pre style="margin:0; padding:0 ">1098: </pre>
<pre style="margin:0; padding:0 ">1099: </pre>
<pre style="margin:0; padding:0 ">1100:   // F[p8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1101:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1102:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1103:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1104:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1105:   ) u_ip0_p8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1106:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1107:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1108: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1109:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1110:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1111: </pre>
<pre style="margin:0; padding:0 ">1112:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1113:     .de     (hw2reg.ip[8].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1114:     .d      (hw2reg.ip[8].d ),</pre>
<pre style="margin:0; padding:0 ">1115: </pre>
<pre style="margin:0; padding:0 ">1116:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1117:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1118:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1119: </pre>
<pre style="margin:0; padding:0 ">1120:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1121:     .qs     (ip0_p8_qs)</pre>
<pre style="margin:0; padding:0 ">1122:   );</pre>
<pre style="margin:0; padding:0 ">1123: </pre>
<pre style="margin:0; padding:0 ">1124: </pre>
<pre style="margin:0; padding:0 ">1125:   // F[p9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1126:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1127:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1128:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1129:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1130:   ) u_ip0_p9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1131:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1132:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1133: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1134:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1135:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1136: </pre>
<pre style="margin:0; padding:0 ">1137:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1138:     .de     (hw2reg.ip[9].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1139:     .d      (hw2reg.ip[9].d ),</pre>
<pre style="margin:0; padding:0 ">1140: </pre>
<pre style="margin:0; padding:0 ">1141:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1142:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1143:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1144: </pre>
<pre style="margin:0; padding:0 ">1145:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1146:     .qs     (ip0_p9_qs)</pre>
<pre style="margin:0; padding:0 ">1147:   );</pre>
<pre style="margin:0; padding:0 ">1148: </pre>
<pre style="margin:0; padding:0 ">1149: </pre>
<pre style="margin:0; padding:0 ">1150:   // F[p10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1151:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1152:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1153:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1154:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1155:   ) u_ip0_p10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1156:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1157:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1158: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1159:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1160:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1161: </pre>
<pre style="margin:0; padding:0 ">1162:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1163:     .de     (hw2reg.ip[10].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1164:     .d      (hw2reg.ip[10].d ),</pre>
<pre style="margin:0; padding:0 ">1165: </pre>
<pre style="margin:0; padding:0 ">1166:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1167:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1168:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1169: </pre>
<pre style="margin:0; padding:0 ">1170:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1171:     .qs     (ip0_p10_qs)</pre>
<pre style="margin:0; padding:0 ">1172:   );</pre>
<pre style="margin:0; padding:0 ">1173: </pre>
<pre style="margin:0; padding:0 ">1174: </pre>
<pre style="margin:0; padding:0 ">1175:   // F[p11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1176:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1177:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1178:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1179:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1180:   ) u_ip0_p11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1181:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1182:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1183: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1184:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1185:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1186: </pre>
<pre style="margin:0; padding:0 ">1187:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1188:     .de     (hw2reg.ip[11].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1189:     .d      (hw2reg.ip[11].d ),</pre>
<pre style="margin:0; padding:0 ">1190: </pre>
<pre style="margin:0; padding:0 ">1191:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1192:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1193:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1194: </pre>
<pre style="margin:0; padding:0 ">1195:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1196:     .qs     (ip0_p11_qs)</pre>
<pre style="margin:0; padding:0 ">1197:   );</pre>
<pre style="margin:0; padding:0 ">1198: </pre>
<pre style="margin:0; padding:0 ">1199: </pre>
<pre style="margin:0; padding:0 ">1200:   // F[p12]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1201:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1202:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1203:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1204:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1205:   ) u_ip0_p12 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1206:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1207:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1208: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1209:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1210:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1211: </pre>
<pre style="margin:0; padding:0 ">1212:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1213:     .de     (hw2reg.ip[12].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1214:     .d      (hw2reg.ip[12].d ),</pre>
<pre style="margin:0; padding:0 ">1215: </pre>
<pre style="margin:0; padding:0 ">1216:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1217:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1218:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1219: </pre>
<pre style="margin:0; padding:0 ">1220:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1221:     .qs     (ip0_p12_qs)</pre>
<pre style="margin:0; padding:0 ">1222:   );</pre>
<pre style="margin:0; padding:0 ">1223: </pre>
<pre style="margin:0; padding:0 ">1224: </pre>
<pre style="margin:0; padding:0 ">1225:   // F[p13]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1226:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1227:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1228:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1229:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1230:   ) u_ip0_p13 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1231:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1232:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1233: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1234:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1235:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1236: </pre>
<pre style="margin:0; padding:0 ">1237:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1238:     .de     (hw2reg.ip[13].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1239:     .d      (hw2reg.ip[13].d ),</pre>
<pre style="margin:0; padding:0 ">1240: </pre>
<pre style="margin:0; padding:0 ">1241:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1242:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1243:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1244: </pre>
<pre style="margin:0; padding:0 ">1245:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1246:     .qs     (ip0_p13_qs)</pre>
<pre style="margin:0; padding:0 ">1247:   );</pre>
<pre style="margin:0; padding:0 ">1248: </pre>
<pre style="margin:0; padding:0 ">1249: </pre>
<pre style="margin:0; padding:0 ">1250:   // F[p14]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1251:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1252:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1253:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1254:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1255:   ) u_ip0_p14 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1256:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1257:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1258: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1259:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1260:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1261: </pre>
<pre style="margin:0; padding:0 ">1262:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1263:     .de     (hw2reg.ip[14].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1264:     .d      (hw2reg.ip[14].d ),</pre>
<pre style="margin:0; padding:0 ">1265: </pre>
<pre style="margin:0; padding:0 ">1266:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1267:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1268:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1269: </pre>
<pre style="margin:0; padding:0 ">1270:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1271:     .qs     (ip0_p14_qs)</pre>
<pre style="margin:0; padding:0 ">1272:   );</pre>
<pre style="margin:0; padding:0 ">1273: </pre>
<pre style="margin:0; padding:0 ">1274: </pre>
<pre style="margin:0; padding:0 ">1275:   // F[p15]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1276:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1277:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1278:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1279:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1280:   ) u_ip0_p15 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1281:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1282:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1283: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1284:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1285:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1286: </pre>
<pre style="margin:0; padding:0 ">1287:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1288:     .de     (hw2reg.ip[15].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1289:     .d      (hw2reg.ip[15].d ),</pre>
<pre style="margin:0; padding:0 ">1290: </pre>
<pre style="margin:0; padding:0 ">1291:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1292:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1293:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1294: </pre>
<pre style="margin:0; padding:0 ">1295:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1296:     .qs     (ip0_p15_qs)</pre>
<pre style="margin:0; padding:0 ">1297:   );</pre>
<pre style="margin:0; padding:0 ">1298: </pre>
<pre style="margin:0; padding:0 ">1299: </pre>
<pre style="margin:0; padding:0 ">1300:   // F[p16]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1301:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1302:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1303:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1304:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1305:   ) u_ip0_p16 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1306:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1307:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1308: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1309:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1310:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1311: </pre>
<pre style="margin:0; padding:0 ">1312:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1313:     .de     (hw2reg.ip[16].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1314:     .d      (hw2reg.ip[16].d ),</pre>
<pre style="margin:0; padding:0 ">1315: </pre>
<pre style="margin:0; padding:0 ">1316:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1317:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1318:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1319: </pre>
<pre style="margin:0; padding:0 ">1320:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1321:     .qs     (ip0_p16_qs)</pre>
<pre style="margin:0; padding:0 ">1322:   );</pre>
<pre style="margin:0; padding:0 ">1323: </pre>
<pre style="margin:0; padding:0 ">1324: </pre>
<pre style="margin:0; padding:0 ">1325:   // F[p17]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1326:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1327:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1328:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1329:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1330:   ) u_ip0_p17 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1331:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1332:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1333: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1334:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1335:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1336: </pre>
<pre style="margin:0; padding:0 ">1337:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1338:     .de     (hw2reg.ip[17].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1339:     .d      (hw2reg.ip[17].d ),</pre>
<pre style="margin:0; padding:0 ">1340: </pre>
<pre style="margin:0; padding:0 ">1341:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1342:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1343:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1344: </pre>
<pre style="margin:0; padding:0 ">1345:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1346:     .qs     (ip0_p17_qs)</pre>
<pre style="margin:0; padding:0 ">1347:   );</pre>
<pre style="margin:0; padding:0 ">1348: </pre>
<pre style="margin:0; padding:0 ">1349: </pre>
<pre style="margin:0; padding:0 ">1350:   // F[p18]: 18:18</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1351:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1352:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1353:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1354:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1355:   ) u_ip0_p18 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1356:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1357:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1358: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1359:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1360:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1361: </pre>
<pre style="margin:0; padding:0 ">1362:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1363:     .de     (hw2reg.ip[18].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1364:     .d      (hw2reg.ip[18].d ),</pre>
<pre style="margin:0; padding:0 ">1365: </pre>
<pre style="margin:0; padding:0 ">1366:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1367:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1368:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1369: </pre>
<pre style="margin:0; padding:0 ">1370:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1371:     .qs     (ip0_p18_qs)</pre>
<pre style="margin:0; padding:0 ">1372:   );</pre>
<pre style="margin:0; padding:0 ">1373: </pre>
<pre style="margin:0; padding:0 ">1374: </pre>
<pre style="margin:0; padding:0 ">1375:   // F[p19]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1376:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1377:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1378:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1379:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1380:   ) u_ip0_p19 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1381:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1382:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1383: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1384:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1385:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1386: </pre>
<pre style="margin:0; padding:0 ">1387:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1388:     .de     (hw2reg.ip[19].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1389:     .d      (hw2reg.ip[19].d ),</pre>
<pre style="margin:0; padding:0 ">1390: </pre>
<pre style="margin:0; padding:0 ">1391:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1392:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1393:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1394: </pre>
<pre style="margin:0; padding:0 ">1395:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1396:     .qs     (ip0_p19_qs)</pre>
<pre style="margin:0; padding:0 ">1397:   );</pre>
<pre style="margin:0; padding:0 ">1398: </pre>
<pre style="margin:0; padding:0 ">1399: </pre>
<pre style="margin:0; padding:0 ">1400:   // F[p20]: 20:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1401:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1402:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1403:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1404:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1405:   ) u_ip0_p20 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1406:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1407:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1408: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1409:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1410:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1411: </pre>
<pre style="margin:0; padding:0 ">1412:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1413:     .de     (hw2reg.ip[20].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1414:     .d      (hw2reg.ip[20].d ),</pre>
<pre style="margin:0; padding:0 ">1415: </pre>
<pre style="margin:0; padding:0 ">1416:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1417:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1418:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1419: </pre>
<pre style="margin:0; padding:0 ">1420:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1421:     .qs     (ip0_p20_qs)</pre>
<pre style="margin:0; padding:0 ">1422:   );</pre>
<pre style="margin:0; padding:0 ">1423: </pre>
<pre style="margin:0; padding:0 ">1424: </pre>
<pre style="margin:0; padding:0 ">1425:   // F[p21]: 21:21</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1426:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1427:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1428:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1429:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1430:   ) u_ip0_p21 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1431:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1432:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1433: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1434:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1435:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1436: </pre>
<pre style="margin:0; padding:0 ">1437:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1438:     .de     (hw2reg.ip[21].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1439:     .d      (hw2reg.ip[21].d ),</pre>
<pre style="margin:0; padding:0 ">1440: </pre>
<pre style="margin:0; padding:0 ">1441:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1442:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1443:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1444: </pre>
<pre style="margin:0; padding:0 ">1445:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1446:     .qs     (ip0_p21_qs)</pre>
<pre style="margin:0; padding:0 ">1447:   );</pre>
<pre style="margin:0; padding:0 ">1448: </pre>
<pre style="margin:0; padding:0 ">1449: </pre>
<pre style="margin:0; padding:0 ">1450:   // F[p22]: 22:22</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1451:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1452:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1453:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1454:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1455:   ) u_ip0_p22 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1456:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1457:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1458: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1459:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1460:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1461: </pre>
<pre style="margin:0; padding:0 ">1462:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1463:     .de     (hw2reg.ip[22].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1464:     .d      (hw2reg.ip[22].d ),</pre>
<pre style="margin:0; padding:0 ">1465: </pre>
<pre style="margin:0; padding:0 ">1466:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1467:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1468:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1469: </pre>
<pre style="margin:0; padding:0 ">1470:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1471:     .qs     (ip0_p22_qs)</pre>
<pre style="margin:0; padding:0 ">1472:   );</pre>
<pre style="margin:0; padding:0 ">1473: </pre>
<pre style="margin:0; padding:0 ">1474: </pre>
<pre style="margin:0; padding:0 ">1475:   // F[p23]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1476:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1477:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1478:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1479:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1480:   ) u_ip0_p23 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1481:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1482:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1483: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1484:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1485:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1486: </pre>
<pre style="margin:0; padding:0 ">1487:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1488:     .de     (hw2reg.ip[23].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1489:     .d      (hw2reg.ip[23].d ),</pre>
<pre style="margin:0; padding:0 ">1490: </pre>
<pre style="margin:0; padding:0 ">1491:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1492:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1493:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1494: </pre>
<pre style="margin:0; padding:0 ">1495:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1496:     .qs     (ip0_p23_qs)</pre>
<pre style="margin:0; padding:0 ">1497:   );</pre>
<pre style="margin:0; padding:0 ">1498: </pre>
<pre style="margin:0; padding:0 ">1499: </pre>
<pre style="margin:0; padding:0 ">1500:   // F[p24]: 24:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1501:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1502:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1503:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1504:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1505:   ) u_ip0_p24 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1506:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1507:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1508: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1509:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1510:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1511: </pre>
<pre style="margin:0; padding:0 ">1512:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1513:     .de     (hw2reg.ip[24].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1514:     .d      (hw2reg.ip[24].d ),</pre>
<pre style="margin:0; padding:0 ">1515: </pre>
<pre style="margin:0; padding:0 ">1516:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1517:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1518:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1519: </pre>
<pre style="margin:0; padding:0 ">1520:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1521:     .qs     (ip0_p24_qs)</pre>
<pre style="margin:0; padding:0 ">1522:   );</pre>
<pre style="margin:0; padding:0 ">1523: </pre>
<pre style="margin:0; padding:0 ">1524: </pre>
<pre style="margin:0; padding:0 ">1525:   // F[p25]: 25:25</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1526:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1527:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1528:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1529:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1530:   ) u_ip0_p25 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1531:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1532:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1533: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1534:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1535:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1536: </pre>
<pre style="margin:0; padding:0 ">1537:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1538:     .de     (hw2reg.ip[25].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1539:     .d      (hw2reg.ip[25].d ),</pre>
<pre style="margin:0; padding:0 ">1540: </pre>
<pre style="margin:0; padding:0 ">1541:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1542:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1543:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1544: </pre>
<pre style="margin:0; padding:0 ">1545:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1546:     .qs     (ip0_p25_qs)</pre>
<pre style="margin:0; padding:0 ">1547:   );</pre>
<pre style="margin:0; padding:0 ">1548: </pre>
<pre style="margin:0; padding:0 ">1549: </pre>
<pre style="margin:0; padding:0 ">1550:   // F[p26]: 26:26</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1551:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1552:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1553:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1554:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1555:   ) u_ip0_p26 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1556:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1557:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1558: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1559:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1560:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1561: </pre>
<pre style="margin:0; padding:0 ">1562:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1563:     .de     (hw2reg.ip[26].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1564:     .d      (hw2reg.ip[26].d ),</pre>
<pre style="margin:0; padding:0 ">1565: </pre>
<pre style="margin:0; padding:0 ">1566:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1567:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1568:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1569: </pre>
<pre style="margin:0; padding:0 ">1570:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1571:     .qs     (ip0_p26_qs)</pre>
<pre style="margin:0; padding:0 ">1572:   );</pre>
<pre style="margin:0; padding:0 ">1573: </pre>
<pre style="margin:0; padding:0 ">1574: </pre>
<pre style="margin:0; padding:0 ">1575:   // F[p27]: 27:27</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1576:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1577:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1578:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1579:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1580:   ) u_ip0_p27 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1581:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1582:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1583: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1584:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1585:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1586: </pre>
<pre style="margin:0; padding:0 ">1587:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1588:     .de     (hw2reg.ip[27].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1589:     .d      (hw2reg.ip[27].d ),</pre>
<pre style="margin:0; padding:0 ">1590: </pre>
<pre style="margin:0; padding:0 ">1591:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1592:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1593:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1594: </pre>
<pre style="margin:0; padding:0 ">1595:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1596:     .qs     (ip0_p27_qs)</pre>
<pre style="margin:0; padding:0 ">1597:   );</pre>
<pre style="margin:0; padding:0 ">1598: </pre>
<pre style="margin:0; padding:0 ">1599: </pre>
<pre style="margin:0; padding:0 ">1600:   // F[p28]: 28:28</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1601:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1602:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1603:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1604:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1605:   ) u_ip0_p28 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1606:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1607:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1608: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1609:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1610:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1611: </pre>
<pre style="margin:0; padding:0 ">1612:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1613:     .de     (hw2reg.ip[28].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1614:     .d      (hw2reg.ip[28].d ),</pre>
<pre style="margin:0; padding:0 ">1615: </pre>
<pre style="margin:0; padding:0 ">1616:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1617:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1618:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1619: </pre>
<pre style="margin:0; padding:0 ">1620:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1621:     .qs     (ip0_p28_qs)</pre>
<pre style="margin:0; padding:0 ">1622:   );</pre>
<pre style="margin:0; padding:0 ">1623: </pre>
<pre style="margin:0; padding:0 ">1624: </pre>
<pre style="margin:0; padding:0 ">1625:   // F[p29]: 29:29</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1626:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1627:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1628:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1629:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1630:   ) u_ip0_p29 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1631:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1632:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1633: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1634:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1635:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1636: </pre>
<pre style="margin:0; padding:0 ">1637:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1638:     .de     (hw2reg.ip[29].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1639:     .d      (hw2reg.ip[29].d ),</pre>
<pre style="margin:0; padding:0 ">1640: </pre>
<pre style="margin:0; padding:0 ">1641:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1642:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1643:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1644: </pre>
<pre style="margin:0; padding:0 ">1645:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1646:     .qs     (ip0_p29_qs)</pre>
<pre style="margin:0; padding:0 ">1647:   );</pre>
<pre style="margin:0; padding:0 ">1648: </pre>
<pre style="margin:0; padding:0 ">1649: </pre>
<pre style="margin:0; padding:0 ">1650:   // F[p30]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1651:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1652:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1653:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1654:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1655:   ) u_ip0_p30 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1656:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1657:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1658: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1659:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1660:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1661: </pre>
<pre style="margin:0; padding:0 ">1662:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1663:     .de     (hw2reg.ip[30].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1664:     .d      (hw2reg.ip[30].d ),</pre>
<pre style="margin:0; padding:0 ">1665: </pre>
<pre style="margin:0; padding:0 ">1666:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1667:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1668:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1669: </pre>
<pre style="margin:0; padding:0 ">1670:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1671:     .qs     (ip0_p30_qs)</pre>
<pre style="margin:0; padding:0 ">1672:   );</pre>
<pre style="margin:0; padding:0 ">1673: </pre>
<pre style="margin:0; padding:0 ">1674: </pre>
<pre style="margin:0; padding:0 ">1675:   // F[p31]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1676:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1677:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1678:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1679:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1680:   ) u_ip0_p31 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1681:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1682:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1683: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1684:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1685:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1686: </pre>
<pre style="margin:0; padding:0 ">1687:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1688:     .de     (hw2reg.ip[31].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1689:     .d      (hw2reg.ip[31].d ),</pre>
<pre style="margin:0; padding:0 ">1690: </pre>
<pre style="margin:0; padding:0 ">1691:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1692:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1693:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1694: </pre>
<pre style="margin:0; padding:0 ">1695:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1696:     .qs     (ip0_p31_qs)</pre>
<pre style="margin:0; padding:0 ">1697:   );</pre>
<pre style="margin:0; padding:0 ">1698: </pre>
<pre style="margin:0; padding:0 ">1699: </pre>
<pre style="margin:0; padding:0 ">1700:   // Subregister 32 of Multireg ip</pre>
<pre style="margin:0; padding:0 ">1701:   // R[ip1]: V(False)</pre>
<pre style="margin:0; padding:0 ">1702: </pre>
<pre style="margin:0; padding:0 ">1703:   // F[p32]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1704:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1705:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1706:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1707:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1708:   ) u_ip1_p32 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1709:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1710:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1711: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1712:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1713:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1714: </pre>
<pre style="margin:0; padding:0 ">1715:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1716:     .de     (hw2reg.ip[32].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1717:     .d      (hw2reg.ip[32].d ),</pre>
<pre style="margin:0; padding:0 ">1718: </pre>
<pre style="margin:0; padding:0 ">1719:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1720:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1721:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1722: </pre>
<pre style="margin:0; padding:0 ">1723:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1724:     .qs     (ip1_p32_qs)</pre>
<pre style="margin:0; padding:0 ">1725:   );</pre>
<pre style="margin:0; padding:0 ">1726: </pre>
<pre style="margin:0; padding:0 ">1727: </pre>
<pre style="margin:0; padding:0 ">1728:   // F[p33]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1729:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1730:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1731:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1732:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1733:   ) u_ip1_p33 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1734:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1735:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1736: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1737:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1738:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1739: </pre>
<pre style="margin:0; padding:0 ">1740:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1741:     .de     (hw2reg.ip[33].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1742:     .d      (hw2reg.ip[33].d ),</pre>
<pre style="margin:0; padding:0 ">1743: </pre>
<pre style="margin:0; padding:0 ">1744:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1745:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1746:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1747: </pre>
<pre style="margin:0; padding:0 ">1748:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1749:     .qs     (ip1_p33_qs)</pre>
<pre style="margin:0; padding:0 ">1750:   );</pre>
<pre style="margin:0; padding:0 ">1751: </pre>
<pre style="margin:0; padding:0 ">1752: </pre>
<pre style="margin:0; padding:0 ">1753:   // F[p34]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1754:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1755:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1756:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1757:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1758:   ) u_ip1_p34 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1759:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1760:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1761: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1762:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1763:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1764: </pre>
<pre style="margin:0; padding:0 ">1765:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1766:     .de     (hw2reg.ip[34].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1767:     .d      (hw2reg.ip[34].d ),</pre>
<pre style="margin:0; padding:0 ">1768: </pre>
<pre style="margin:0; padding:0 ">1769:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1770:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1771:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1772: </pre>
<pre style="margin:0; padding:0 ">1773:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1774:     .qs     (ip1_p34_qs)</pre>
<pre style="margin:0; padding:0 ">1775:   );</pre>
<pre style="margin:0; padding:0 ">1776: </pre>
<pre style="margin:0; padding:0 ">1777: </pre>
<pre style="margin:0; padding:0 ">1778:   // F[p35]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1779:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1780:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1781:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1782:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1783:   ) u_ip1_p35 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1784:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1785:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1786: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1787:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1788:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1789: </pre>
<pre style="margin:0; padding:0 ">1790:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1791:     .de     (hw2reg.ip[35].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1792:     .d      (hw2reg.ip[35].d ),</pre>
<pre style="margin:0; padding:0 ">1793: </pre>
<pre style="margin:0; padding:0 ">1794:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1795:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1796:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1797: </pre>
<pre style="margin:0; padding:0 ">1798:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1799:     .qs     (ip1_p35_qs)</pre>
<pre style="margin:0; padding:0 ">1800:   );</pre>
<pre style="margin:0; padding:0 ">1801: </pre>
<pre style="margin:0; padding:0 ">1802: </pre>
<pre style="margin:0; padding:0 ">1803:   // F[p36]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1804:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1805:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1806:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1807:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1808:   ) u_ip1_p36 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1809:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1810:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1811: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1812:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1813:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1814: </pre>
<pre style="margin:0; padding:0 ">1815:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1816:     .de     (hw2reg.ip[36].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1817:     .d      (hw2reg.ip[36].d ),</pre>
<pre style="margin:0; padding:0 ">1818: </pre>
<pre style="margin:0; padding:0 ">1819:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1820:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1821:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1822: </pre>
<pre style="margin:0; padding:0 ">1823:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1824:     .qs     (ip1_p36_qs)</pre>
<pre style="margin:0; padding:0 ">1825:   );</pre>
<pre style="margin:0; padding:0 ">1826: </pre>
<pre style="margin:0; padding:0 ">1827: </pre>
<pre style="margin:0; padding:0 ">1828:   // F[p37]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1829:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1830:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1831:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1832:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1833:   ) u_ip1_p37 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1834:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1835:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1836: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1837:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1838:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1839: </pre>
<pre style="margin:0; padding:0 ">1840:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1841:     .de     (hw2reg.ip[37].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1842:     .d      (hw2reg.ip[37].d ),</pre>
<pre style="margin:0; padding:0 ">1843: </pre>
<pre style="margin:0; padding:0 ">1844:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1845:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1846:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1847: </pre>
<pre style="margin:0; padding:0 ">1848:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1849:     .qs     (ip1_p37_qs)</pre>
<pre style="margin:0; padding:0 ">1850:   );</pre>
<pre style="margin:0; padding:0 ">1851: </pre>
<pre style="margin:0; padding:0 ">1852: </pre>
<pre style="margin:0; padding:0 ">1853:   // F[p38]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1854:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1855:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1856:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1857:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1858:   ) u_ip1_p38 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1859:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1860:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1861: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1862:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1863:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1864: </pre>
<pre style="margin:0; padding:0 ">1865:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1866:     .de     (hw2reg.ip[38].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1867:     .d      (hw2reg.ip[38].d ),</pre>
<pre style="margin:0; padding:0 ">1868: </pre>
<pre style="margin:0; padding:0 ">1869:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1870:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1871:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1872: </pre>
<pre style="margin:0; padding:0 ">1873:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1874:     .qs     (ip1_p38_qs)</pre>
<pre style="margin:0; padding:0 ">1875:   );</pre>
<pre style="margin:0; padding:0 ">1876: </pre>
<pre style="margin:0; padding:0 ">1877: </pre>
<pre style="margin:0; padding:0 ">1878:   // F[p39]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1879:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1880:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1881:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1882:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1883:   ) u_ip1_p39 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1884:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1885:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1886: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1887:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1888:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1889: </pre>
<pre style="margin:0; padding:0 ">1890:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1891:     .de     (hw2reg.ip[39].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1892:     .d      (hw2reg.ip[39].d ),</pre>
<pre style="margin:0; padding:0 ">1893: </pre>
<pre style="margin:0; padding:0 ">1894:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1895:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1896:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1897: </pre>
<pre style="margin:0; padding:0 ">1898:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1899:     .qs     (ip1_p39_qs)</pre>
<pre style="margin:0; padding:0 ">1900:   );</pre>
<pre style="margin:0; padding:0 ">1901: </pre>
<pre style="margin:0; padding:0 ">1902: </pre>
<pre style="margin:0; padding:0 ">1903:   // F[p40]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1904:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1905:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1906:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1907:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1908:   ) u_ip1_p40 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1909:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1910:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1911: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1912:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1913:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1914: </pre>
<pre style="margin:0; padding:0 ">1915:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1916:     .de     (hw2reg.ip[40].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1917:     .d      (hw2reg.ip[40].d ),</pre>
<pre style="margin:0; padding:0 ">1918: </pre>
<pre style="margin:0; padding:0 ">1919:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1920:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1921:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1922: </pre>
<pre style="margin:0; padding:0 ">1923:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1924:     .qs     (ip1_p40_qs)</pre>
<pre style="margin:0; padding:0 ">1925:   );</pre>
<pre style="margin:0; padding:0 ">1926: </pre>
<pre style="margin:0; padding:0 ">1927: </pre>
<pre style="margin:0; padding:0 ">1928:   // F[p41]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1929:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1930:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1931:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1932:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1933:   ) u_ip1_p41 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1934:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1935:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1936: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1937:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1938:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1939: </pre>
<pre style="margin:0; padding:0 ">1940:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1941:     .de     (hw2reg.ip[41].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1942:     .d      (hw2reg.ip[41].d ),</pre>
<pre style="margin:0; padding:0 ">1943: </pre>
<pre style="margin:0; padding:0 ">1944:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1945:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1946:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1947: </pre>
<pre style="margin:0; padding:0 ">1948:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1949:     .qs     (ip1_p41_qs)</pre>
<pre style="margin:0; padding:0 ">1950:   );</pre>
<pre style="margin:0; padding:0 ">1951: </pre>
<pre style="margin:0; padding:0 ">1952: </pre>
<pre style="margin:0; padding:0 ">1953:   // F[p42]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1954:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1955:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1956:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1957:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1958:   ) u_ip1_p42 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1959:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1960:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1961: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1962:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1963:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1964: </pre>
<pre style="margin:0; padding:0 ">1965:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1966:     .de     (hw2reg.ip[42].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1967:     .d      (hw2reg.ip[42].d ),</pre>
<pre style="margin:0; padding:0 ">1968: </pre>
<pre style="margin:0; padding:0 ">1969:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1970:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1971:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1972: </pre>
<pre style="margin:0; padding:0 ">1973:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1974:     .qs     (ip1_p42_qs)</pre>
<pre style="margin:0; padding:0 ">1975:   );</pre>
<pre style="margin:0; padding:0 ">1976: </pre>
<pre style="margin:0; padding:0 ">1977: </pre>
<pre style="margin:0; padding:0 ">1978:   // F[p43]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1979:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1980:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1981:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1982:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1983:   ) u_ip1_p43 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1984:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1985:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">1986: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1987:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1988:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">1989: </pre>
<pre style="margin:0; padding:0 ">1990:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1991:     .de     (hw2reg.ip[43].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1992:     .d      (hw2reg.ip[43].d ),</pre>
<pre style="margin:0; padding:0 ">1993: </pre>
<pre style="margin:0; padding:0 ">1994:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1995:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1996:     .q      (),</pre>
<pre style="margin:0; padding:0 ">1997: </pre>
<pre style="margin:0; padding:0 ">1998:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1999:     .qs     (ip1_p43_qs)</pre>
<pre style="margin:0; padding:0 ">2000:   );</pre>
<pre style="margin:0; padding:0 ">2001: </pre>
<pre style="margin:0; padding:0 ">2002: </pre>
<pre style="margin:0; padding:0 ">2003:   // F[p44]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2004:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2005:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2006:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2007:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2008:   ) u_ip1_p44 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2009:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2010:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2011: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2012:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2013:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2014: </pre>
<pre style="margin:0; padding:0 ">2015:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2016:     .de     (hw2reg.ip[44].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2017:     .d      (hw2reg.ip[44].d ),</pre>
<pre style="margin:0; padding:0 ">2018: </pre>
<pre style="margin:0; padding:0 ">2019:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2020:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2021:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2022: </pre>
<pre style="margin:0; padding:0 ">2023:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2024:     .qs     (ip1_p44_qs)</pre>
<pre style="margin:0; padding:0 ">2025:   );</pre>
<pre style="margin:0; padding:0 ">2026: </pre>
<pre style="margin:0; padding:0 ">2027: </pre>
<pre style="margin:0; padding:0 ">2028:   // F[p45]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2029:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2030:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2031:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2032:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2033:   ) u_ip1_p45 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2034:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2035:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2036: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2037:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2038:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2039: </pre>
<pre style="margin:0; padding:0 ">2040:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2041:     .de     (hw2reg.ip[45].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2042:     .d      (hw2reg.ip[45].d ),</pre>
<pre style="margin:0; padding:0 ">2043: </pre>
<pre style="margin:0; padding:0 ">2044:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2045:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2046:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2047: </pre>
<pre style="margin:0; padding:0 ">2048:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2049:     .qs     (ip1_p45_qs)</pre>
<pre style="margin:0; padding:0 ">2050:   );</pre>
<pre style="margin:0; padding:0 ">2051: </pre>
<pre style="margin:0; padding:0 ">2052: </pre>
<pre style="margin:0; padding:0 ">2053:   // F[p46]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2054:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2055:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2056:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2057:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2058:   ) u_ip1_p46 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2059:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2060:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2061: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2062:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2063:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2064: </pre>
<pre style="margin:0; padding:0 ">2065:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2066:     .de     (hw2reg.ip[46].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2067:     .d      (hw2reg.ip[46].d ),</pre>
<pre style="margin:0; padding:0 ">2068: </pre>
<pre style="margin:0; padding:0 ">2069:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2070:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2071:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2072: </pre>
<pre style="margin:0; padding:0 ">2073:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2074:     .qs     (ip1_p46_qs)</pre>
<pre style="margin:0; padding:0 ">2075:   );</pre>
<pre style="margin:0; padding:0 ">2076: </pre>
<pre style="margin:0; padding:0 ">2077: </pre>
<pre style="margin:0; padding:0 ">2078:   // F[p47]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2079:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2080:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2081:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2082:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2083:   ) u_ip1_p47 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2084:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2085:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2086: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2087:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2088:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2089: </pre>
<pre style="margin:0; padding:0 ">2090:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2091:     .de     (hw2reg.ip[47].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2092:     .d      (hw2reg.ip[47].d ),</pre>
<pre style="margin:0; padding:0 ">2093: </pre>
<pre style="margin:0; padding:0 ">2094:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2095:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2096:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2097: </pre>
<pre style="margin:0; padding:0 ">2098:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2099:     .qs     (ip1_p47_qs)</pre>
<pre style="margin:0; padding:0 ">2100:   );</pre>
<pre style="margin:0; padding:0 ">2101: </pre>
<pre style="margin:0; padding:0 ">2102: </pre>
<pre style="margin:0; padding:0 ">2103:   // F[p48]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2104:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2105:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2106:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2107:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2108:   ) u_ip1_p48 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2109:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2110:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2111: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2112:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2113:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2114: </pre>
<pre style="margin:0; padding:0 ">2115:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2116:     .de     (hw2reg.ip[48].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2117:     .d      (hw2reg.ip[48].d ),</pre>
<pre style="margin:0; padding:0 ">2118: </pre>
<pre style="margin:0; padding:0 ">2119:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2120:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2121:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2122: </pre>
<pre style="margin:0; padding:0 ">2123:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2124:     .qs     (ip1_p48_qs)</pre>
<pre style="margin:0; padding:0 ">2125:   );</pre>
<pre style="margin:0; padding:0 ">2126: </pre>
<pre style="margin:0; padding:0 ">2127: </pre>
<pre style="margin:0; padding:0 ">2128:   // F[p49]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2129:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2130:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2131:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2132:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2133:   ) u_ip1_p49 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2134:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2135:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2136: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2137:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2138:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2139: </pre>
<pre style="margin:0; padding:0 ">2140:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2141:     .de     (hw2reg.ip[49].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2142:     .d      (hw2reg.ip[49].d ),</pre>
<pre style="margin:0; padding:0 ">2143: </pre>
<pre style="margin:0; padding:0 ">2144:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2145:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2146:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2147: </pre>
<pre style="margin:0; padding:0 ">2148:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2149:     .qs     (ip1_p49_qs)</pre>
<pre style="margin:0; padding:0 ">2150:   );</pre>
<pre style="margin:0; padding:0 ">2151: </pre>
<pre style="margin:0; padding:0 ">2152: </pre>
<pre style="margin:0; padding:0 ">2153:   // F[p50]: 18:18</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2154:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2155:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2156:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2157:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2158:   ) u_ip1_p50 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2159:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2160:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2161: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2162:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2163:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2164: </pre>
<pre style="margin:0; padding:0 ">2165:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2166:     .de     (hw2reg.ip[50].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2167:     .d      (hw2reg.ip[50].d ),</pre>
<pre style="margin:0; padding:0 ">2168: </pre>
<pre style="margin:0; padding:0 ">2169:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2170:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2171:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2172: </pre>
<pre style="margin:0; padding:0 ">2173:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2174:     .qs     (ip1_p50_qs)</pre>
<pre style="margin:0; padding:0 ">2175:   );</pre>
<pre style="margin:0; padding:0 ">2176: </pre>
<pre style="margin:0; padding:0 ">2177: </pre>
<pre style="margin:0; padding:0 ">2178:   // F[p51]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2179:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2180:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2181:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2182:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2183:   ) u_ip1_p51 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2184:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2185:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2186: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2187:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2188:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2189: </pre>
<pre style="margin:0; padding:0 ">2190:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2191:     .de     (hw2reg.ip[51].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2192:     .d      (hw2reg.ip[51].d ),</pre>
<pre style="margin:0; padding:0 ">2193: </pre>
<pre style="margin:0; padding:0 ">2194:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2195:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2196:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2197: </pre>
<pre style="margin:0; padding:0 ">2198:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2199:     .qs     (ip1_p51_qs)</pre>
<pre style="margin:0; padding:0 ">2200:   );</pre>
<pre style="margin:0; padding:0 ">2201: </pre>
<pre style="margin:0; padding:0 ">2202: </pre>
<pre style="margin:0; padding:0 ">2203:   // F[p52]: 20:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2204:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2205:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2206:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2207:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2208:   ) u_ip1_p52 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2209:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2210:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2211: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2212:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2213:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2214: </pre>
<pre style="margin:0; padding:0 ">2215:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2216:     .de     (hw2reg.ip[52].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2217:     .d      (hw2reg.ip[52].d ),</pre>
<pre style="margin:0; padding:0 ">2218: </pre>
<pre style="margin:0; padding:0 ">2219:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2220:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2221:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2222: </pre>
<pre style="margin:0; padding:0 ">2223:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2224:     .qs     (ip1_p52_qs)</pre>
<pre style="margin:0; padding:0 ">2225:   );</pre>
<pre style="margin:0; padding:0 ">2226: </pre>
<pre style="margin:0; padding:0 ">2227: </pre>
<pre style="margin:0; padding:0 ">2228:   // F[p53]: 21:21</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2229:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2230:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2231:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2232:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2233:   ) u_ip1_p53 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2234:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2235:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2236: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2237:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2238:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2239: </pre>
<pre style="margin:0; padding:0 ">2240:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2241:     .de     (hw2reg.ip[53].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2242:     .d      (hw2reg.ip[53].d ),</pre>
<pre style="margin:0; padding:0 ">2243: </pre>
<pre style="margin:0; padding:0 ">2244:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2245:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2246:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2247: </pre>
<pre style="margin:0; padding:0 ">2248:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2249:     .qs     (ip1_p53_qs)</pre>
<pre style="margin:0; padding:0 ">2250:   );</pre>
<pre style="margin:0; padding:0 ">2251: </pre>
<pre style="margin:0; padding:0 ">2252: </pre>
<pre style="margin:0; padding:0 ">2253:   // F[p54]: 22:22</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2254:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2255:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2256:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2257:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2258:   ) u_ip1_p54 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2259:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2260:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2261: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2262:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2263:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2264: </pre>
<pre style="margin:0; padding:0 ">2265:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2266:     .de     (hw2reg.ip[54].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2267:     .d      (hw2reg.ip[54].d ),</pre>
<pre style="margin:0; padding:0 ">2268: </pre>
<pre style="margin:0; padding:0 ">2269:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2270:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2271:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2272: </pre>
<pre style="margin:0; padding:0 ">2273:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2274:     .qs     (ip1_p54_qs)</pre>
<pre style="margin:0; padding:0 ">2275:   );</pre>
<pre style="margin:0; padding:0 ">2276: </pre>
<pre style="margin:0; padding:0 ">2277: </pre>
<pre style="margin:0; padding:0 ">2278:   // F[p55]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2279:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2280:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2281:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2282:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2283:   ) u_ip1_p55 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2284:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2285:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2286: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2287:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2288:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2289: </pre>
<pre style="margin:0; padding:0 ">2290:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2291:     .de     (hw2reg.ip[55].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2292:     .d      (hw2reg.ip[55].d ),</pre>
<pre style="margin:0; padding:0 ">2293: </pre>
<pre style="margin:0; padding:0 ">2294:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2295:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2296:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2297: </pre>
<pre style="margin:0; padding:0 ">2298:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2299:     .qs     (ip1_p55_qs)</pre>
<pre style="margin:0; padding:0 ">2300:   );</pre>
<pre style="margin:0; padding:0 ">2301: </pre>
<pre style="margin:0; padding:0 ">2302: </pre>
<pre style="margin:0; padding:0 ">2303:   // F[p56]: 24:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2304:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2305:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2306:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2307:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2308:   ) u_ip1_p56 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2309:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2310:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2311: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2312:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2313:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2314: </pre>
<pre style="margin:0; padding:0 ">2315:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2316:     .de     (hw2reg.ip[56].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2317:     .d      (hw2reg.ip[56].d ),</pre>
<pre style="margin:0; padding:0 ">2318: </pre>
<pre style="margin:0; padding:0 ">2319:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2320:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2321:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2322: </pre>
<pre style="margin:0; padding:0 ">2323:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2324:     .qs     (ip1_p56_qs)</pre>
<pre style="margin:0; padding:0 ">2325:   );</pre>
<pre style="margin:0; padding:0 ">2326: </pre>
<pre style="margin:0; padding:0 ">2327: </pre>
<pre style="margin:0; padding:0 ">2328:   // F[p57]: 25:25</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2329:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2330:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2331:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2332:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2333:   ) u_ip1_p57 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2334:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2335:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2336: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2337:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2338:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2339: </pre>
<pre style="margin:0; padding:0 ">2340:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2341:     .de     (hw2reg.ip[57].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2342:     .d      (hw2reg.ip[57].d ),</pre>
<pre style="margin:0; padding:0 ">2343: </pre>
<pre style="margin:0; padding:0 ">2344:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2345:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2346:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2347: </pre>
<pre style="margin:0; padding:0 ">2348:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2349:     .qs     (ip1_p57_qs)</pre>
<pre style="margin:0; padding:0 ">2350:   );</pre>
<pre style="margin:0; padding:0 ">2351: </pre>
<pre style="margin:0; padding:0 ">2352: </pre>
<pre style="margin:0; padding:0 ">2353:   // F[p58]: 26:26</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2354:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2355:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2356:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2357:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2358:   ) u_ip1_p58 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2359:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2360:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2361: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2362:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2363:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2364: </pre>
<pre style="margin:0; padding:0 ">2365:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2366:     .de     (hw2reg.ip[58].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2367:     .d      (hw2reg.ip[58].d ),</pre>
<pre style="margin:0; padding:0 ">2368: </pre>
<pre style="margin:0; padding:0 ">2369:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2370:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2371:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2372: </pre>
<pre style="margin:0; padding:0 ">2373:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2374:     .qs     (ip1_p58_qs)</pre>
<pre style="margin:0; padding:0 ">2375:   );</pre>
<pre style="margin:0; padding:0 ">2376: </pre>
<pre style="margin:0; padding:0 ">2377: </pre>
<pre style="margin:0; padding:0 ">2378:   // F[p59]: 27:27</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2379:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2380:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2381:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2382:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2383:   ) u_ip1_p59 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2384:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2385:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2386: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2387:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2388:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2389: </pre>
<pre style="margin:0; padding:0 ">2390:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2391:     .de     (hw2reg.ip[59].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2392:     .d      (hw2reg.ip[59].d ),</pre>
<pre style="margin:0; padding:0 ">2393: </pre>
<pre style="margin:0; padding:0 ">2394:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2395:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2396:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2397: </pre>
<pre style="margin:0; padding:0 ">2398:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2399:     .qs     (ip1_p59_qs)</pre>
<pre style="margin:0; padding:0 ">2400:   );</pre>
<pre style="margin:0; padding:0 ">2401: </pre>
<pre style="margin:0; padding:0 ">2402: </pre>
<pre style="margin:0; padding:0 ">2403:   // F[p60]: 28:28</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2404:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2405:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2406:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2407:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2408:   ) u_ip1_p60 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2409:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2410:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2411: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2412:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2413:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2414: </pre>
<pre style="margin:0; padding:0 ">2415:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2416:     .de     (hw2reg.ip[60].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2417:     .d      (hw2reg.ip[60].d ),</pre>
<pre style="margin:0; padding:0 ">2418: </pre>
<pre style="margin:0; padding:0 ">2419:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2420:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2421:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2422: </pre>
<pre style="margin:0; padding:0 ">2423:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2424:     .qs     (ip1_p60_qs)</pre>
<pre style="margin:0; padding:0 ">2425:   );</pre>
<pre style="margin:0; padding:0 ">2426: </pre>
<pre style="margin:0; padding:0 ">2427: </pre>
<pre style="margin:0; padding:0 ">2428:   // F[p61]: 29:29</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2429:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2430:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2431:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2432:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2433:   ) u_ip1_p61 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2434:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2435:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2436: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2437:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2438:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2439: </pre>
<pre style="margin:0; padding:0 ">2440:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2441:     .de     (hw2reg.ip[61].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2442:     .d      (hw2reg.ip[61].d ),</pre>
<pre style="margin:0; padding:0 ">2443: </pre>
<pre style="margin:0; padding:0 ">2444:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2445:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2446:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2447: </pre>
<pre style="margin:0; padding:0 ">2448:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2449:     .qs     (ip1_p61_qs)</pre>
<pre style="margin:0; padding:0 ">2450:   );</pre>
<pre style="margin:0; padding:0 ">2451: </pre>
<pre style="margin:0; padding:0 ">2452: </pre>
<pre style="margin:0; padding:0 ">2453:   // F[p62]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2454:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2455:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2456:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2457:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2458:   ) u_ip1_p62 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2459:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2460:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2461: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2462:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2463:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2464: </pre>
<pre style="margin:0; padding:0 ">2465:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2466:     .de     (hw2reg.ip[62].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2467:     .d      (hw2reg.ip[62].d ),</pre>
<pre style="margin:0; padding:0 ">2468: </pre>
<pre style="margin:0; padding:0 ">2469:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2470:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2471:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2472: </pre>
<pre style="margin:0; padding:0 ">2473:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2474:     .qs     (ip1_p62_qs)</pre>
<pre style="margin:0; padding:0 ">2475:   );</pre>
<pre style="margin:0; padding:0 ">2476: </pre>
<pre style="margin:0; padding:0 ">2477: </pre>
<pre style="margin:0; padding:0 ">2478:   // F[p63]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2479:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2480:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2481:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2482:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2483:   ) u_ip1_p63 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2484:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2485:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2486: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2487:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2488:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2489: </pre>
<pre style="margin:0; padding:0 ">2490:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2491:     .de     (hw2reg.ip[63].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2492:     .d      (hw2reg.ip[63].d ),</pre>
<pre style="margin:0; padding:0 ">2493: </pre>
<pre style="margin:0; padding:0 ">2494:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2495:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2496:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2497: </pre>
<pre style="margin:0; padding:0 ">2498:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2499:     .qs     (ip1_p63_qs)</pre>
<pre style="margin:0; padding:0 ">2500:   );</pre>
<pre style="margin:0; padding:0 ">2501: </pre>
<pre style="margin:0; padding:0 ">2502: </pre>
<pre style="margin:0; padding:0 ">2503:   // Subregister 64 of Multireg ip</pre>
<pre style="margin:0; padding:0 ">2504:   // R[ip2]: V(False)</pre>
<pre style="margin:0; padding:0 ">2505: </pre>
<pre style="margin:0; padding:0 ">2506:   // F[p64]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2507:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2508:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2509:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2510:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2511:   ) u_ip2_p64 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2512:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2513:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2514: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2515:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2516:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2517: </pre>
<pre style="margin:0; padding:0 ">2518:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2519:     .de     (hw2reg.ip[64].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2520:     .d      (hw2reg.ip[64].d ),</pre>
<pre style="margin:0; padding:0 ">2521: </pre>
<pre style="margin:0; padding:0 ">2522:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2523:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2524:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2525: </pre>
<pre style="margin:0; padding:0 ">2526:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2527:     .qs     (ip2_p64_qs)</pre>
<pre style="margin:0; padding:0 ">2528:   );</pre>
<pre style="margin:0; padding:0 ">2529: </pre>
<pre style="margin:0; padding:0 ">2530: </pre>
<pre style="margin:0; padding:0 ">2531:   // F[p65]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2532:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2533:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2534:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2535:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2536:   ) u_ip2_p65 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2537:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2538:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2539: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2540:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2541:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2542: </pre>
<pre style="margin:0; padding:0 ">2543:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2544:     .de     (hw2reg.ip[65].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2545:     .d      (hw2reg.ip[65].d ),</pre>
<pre style="margin:0; padding:0 ">2546: </pre>
<pre style="margin:0; padding:0 ">2547:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2548:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2549:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2550: </pre>
<pre style="margin:0; padding:0 ">2551:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2552:     .qs     (ip2_p65_qs)</pre>
<pre style="margin:0; padding:0 ">2553:   );</pre>
<pre style="margin:0; padding:0 ">2554: </pre>
<pre style="margin:0; padding:0 ">2555: </pre>
<pre style="margin:0; padding:0 ">2556:   // F[p66]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2557:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2558:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2559:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2560:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2561:   ) u_ip2_p66 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2562:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2563:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2564: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2565:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2566:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2567: </pre>
<pre style="margin:0; padding:0 ">2568:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2569:     .de     (hw2reg.ip[66].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2570:     .d      (hw2reg.ip[66].d ),</pre>
<pre style="margin:0; padding:0 ">2571: </pre>
<pre style="margin:0; padding:0 ">2572:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2573:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2574:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2575: </pre>
<pre style="margin:0; padding:0 ">2576:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2577:     .qs     (ip2_p66_qs)</pre>
<pre style="margin:0; padding:0 ">2578:   );</pre>
<pre style="margin:0; padding:0 ">2579: </pre>
<pre style="margin:0; padding:0 ">2580: </pre>
<pre style="margin:0; padding:0 ">2581:   // F[p67]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2582:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2583:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2584:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2585:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2586:   ) u_ip2_p67 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2587:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2588:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2589: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2590:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2591:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2592: </pre>
<pre style="margin:0; padding:0 ">2593:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2594:     .de     (hw2reg.ip[67].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2595:     .d      (hw2reg.ip[67].d ),</pre>
<pre style="margin:0; padding:0 ">2596: </pre>
<pre style="margin:0; padding:0 ">2597:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2598:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2599:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2600: </pre>
<pre style="margin:0; padding:0 ">2601:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2602:     .qs     (ip2_p67_qs)</pre>
<pre style="margin:0; padding:0 ">2603:   );</pre>
<pre style="margin:0; padding:0 ">2604: </pre>
<pre style="margin:0; padding:0 ">2605: </pre>
<pre style="margin:0; padding:0 ">2606:   // F[p68]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2607:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2608:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2609:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2610:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2611:   ) u_ip2_p68 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2612:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2613:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2614: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2615:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2616:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2617: </pre>
<pre style="margin:0; padding:0 ">2618:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2619:     .de     (hw2reg.ip[68].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2620:     .d      (hw2reg.ip[68].d ),</pre>
<pre style="margin:0; padding:0 ">2621: </pre>
<pre style="margin:0; padding:0 ">2622:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2623:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2624:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2625: </pre>
<pre style="margin:0; padding:0 ">2626:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2627:     .qs     (ip2_p68_qs)</pre>
<pre style="margin:0; padding:0 ">2628:   );</pre>
<pre style="margin:0; padding:0 ">2629: </pre>
<pre style="margin:0; padding:0 ">2630: </pre>
<pre style="margin:0; padding:0 ">2631:   // F[p69]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2632:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2633:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2634:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2635:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2636:   ) u_ip2_p69 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2637:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2638:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2639: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2640:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2641:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2642: </pre>
<pre style="margin:0; padding:0 ">2643:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2644:     .de     (hw2reg.ip[69].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2645:     .d      (hw2reg.ip[69].d ),</pre>
<pre style="margin:0; padding:0 ">2646: </pre>
<pre style="margin:0; padding:0 ">2647:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2648:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2649:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2650: </pre>
<pre style="margin:0; padding:0 ">2651:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2652:     .qs     (ip2_p69_qs)</pre>
<pre style="margin:0; padding:0 ">2653:   );</pre>
<pre style="margin:0; padding:0 ">2654: </pre>
<pre style="margin:0; padding:0 ">2655: </pre>
<pre style="margin:0; padding:0 ">2656:   // F[p70]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2657:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2658:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2659:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2660:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2661:   ) u_ip2_p70 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2662:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2663:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2664: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2665:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2666:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2667: </pre>
<pre style="margin:0; padding:0 ">2668:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2669:     .de     (hw2reg.ip[70].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2670:     .d      (hw2reg.ip[70].d ),</pre>
<pre style="margin:0; padding:0 ">2671: </pre>
<pre style="margin:0; padding:0 ">2672:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2673:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2674:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2675: </pre>
<pre style="margin:0; padding:0 ">2676:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2677:     .qs     (ip2_p70_qs)</pre>
<pre style="margin:0; padding:0 ">2678:   );</pre>
<pre style="margin:0; padding:0 ">2679: </pre>
<pre style="margin:0; padding:0 ">2680: </pre>
<pre style="margin:0; padding:0 ">2681:   // F[p71]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2682:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2683:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2684:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2685:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2686:   ) u_ip2_p71 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2687:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2688:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2689: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2690:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2691:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2692: </pre>
<pre style="margin:0; padding:0 ">2693:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2694:     .de     (hw2reg.ip[71].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2695:     .d      (hw2reg.ip[71].d ),</pre>
<pre style="margin:0; padding:0 ">2696: </pre>
<pre style="margin:0; padding:0 ">2697:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2698:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2699:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2700: </pre>
<pre style="margin:0; padding:0 ">2701:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2702:     .qs     (ip2_p71_qs)</pre>
<pre style="margin:0; padding:0 ">2703:   );</pre>
<pre style="margin:0; padding:0 ">2704: </pre>
<pre style="margin:0; padding:0 ">2705: </pre>
<pre style="margin:0; padding:0 ">2706:   // F[p72]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2707:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2708:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2709:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2710:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2711:   ) u_ip2_p72 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2712:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2713:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2714: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2715:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2716:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2717: </pre>
<pre style="margin:0; padding:0 ">2718:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2719:     .de     (hw2reg.ip[72].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2720:     .d      (hw2reg.ip[72].d ),</pre>
<pre style="margin:0; padding:0 ">2721: </pre>
<pre style="margin:0; padding:0 ">2722:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2723:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2724:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2725: </pre>
<pre style="margin:0; padding:0 ">2726:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2727:     .qs     (ip2_p72_qs)</pre>
<pre style="margin:0; padding:0 ">2728:   );</pre>
<pre style="margin:0; padding:0 ">2729: </pre>
<pre style="margin:0; padding:0 ">2730: </pre>
<pre style="margin:0; padding:0 ">2731:   // F[p73]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2732:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2733:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2734:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2735:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2736:   ) u_ip2_p73 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2737:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2738:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2739: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2740:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2741:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2742: </pre>
<pre style="margin:0; padding:0 ">2743:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2744:     .de     (hw2reg.ip[73].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2745:     .d      (hw2reg.ip[73].d ),</pre>
<pre style="margin:0; padding:0 ">2746: </pre>
<pre style="margin:0; padding:0 ">2747:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2748:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2749:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2750: </pre>
<pre style="margin:0; padding:0 ">2751:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2752:     .qs     (ip2_p73_qs)</pre>
<pre style="margin:0; padding:0 ">2753:   );</pre>
<pre style="margin:0; padding:0 ">2754: </pre>
<pre style="margin:0; padding:0 ">2755: </pre>
<pre style="margin:0; padding:0 ">2756:   // F[p74]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2757:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2758:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2759:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2760:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2761:   ) u_ip2_p74 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2762:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2763:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2764: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2765:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2766:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2767: </pre>
<pre style="margin:0; padding:0 ">2768:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2769:     .de     (hw2reg.ip[74].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2770:     .d      (hw2reg.ip[74].d ),</pre>
<pre style="margin:0; padding:0 ">2771: </pre>
<pre style="margin:0; padding:0 ">2772:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2773:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2774:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2775: </pre>
<pre style="margin:0; padding:0 ">2776:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2777:     .qs     (ip2_p74_qs)</pre>
<pre style="margin:0; padding:0 ">2778:   );</pre>
<pre style="margin:0; padding:0 ">2779: </pre>
<pre style="margin:0; padding:0 ">2780: </pre>
<pre style="margin:0; padding:0 ">2781:   // F[p75]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2782:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2783:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2784:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2785:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2786:   ) u_ip2_p75 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2787:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2788:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2789: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2790:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2791:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2792: </pre>
<pre style="margin:0; padding:0 ">2793:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2794:     .de     (hw2reg.ip[75].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2795:     .d      (hw2reg.ip[75].d ),</pre>
<pre style="margin:0; padding:0 ">2796: </pre>
<pre style="margin:0; padding:0 ">2797:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2798:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2799:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2800: </pre>
<pre style="margin:0; padding:0 ">2801:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2802:     .qs     (ip2_p75_qs)</pre>
<pre style="margin:0; padding:0 ">2803:   );</pre>
<pre style="margin:0; padding:0 ">2804: </pre>
<pre style="margin:0; padding:0 ">2805: </pre>
<pre style="margin:0; padding:0 ">2806:   // F[p76]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2807:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2808:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2809:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2810:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2811:   ) u_ip2_p76 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2812:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2813:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2814: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2815:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2816:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2817: </pre>
<pre style="margin:0; padding:0 ">2818:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2819:     .de     (hw2reg.ip[76].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2820:     .d      (hw2reg.ip[76].d ),</pre>
<pre style="margin:0; padding:0 ">2821: </pre>
<pre style="margin:0; padding:0 ">2822:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2823:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2824:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2825: </pre>
<pre style="margin:0; padding:0 ">2826:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2827:     .qs     (ip2_p76_qs)</pre>
<pre style="margin:0; padding:0 ">2828:   );</pre>
<pre style="margin:0; padding:0 ">2829: </pre>
<pre style="margin:0; padding:0 ">2830: </pre>
<pre style="margin:0; padding:0 ">2831:   // F[p77]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2832:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2833:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2834:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2835:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2836:   ) u_ip2_p77 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2837:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2838:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2839: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2840:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2841:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2842: </pre>
<pre style="margin:0; padding:0 ">2843:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2844:     .de     (hw2reg.ip[77].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2845:     .d      (hw2reg.ip[77].d ),</pre>
<pre style="margin:0; padding:0 ">2846: </pre>
<pre style="margin:0; padding:0 ">2847:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2848:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2849:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2850: </pre>
<pre style="margin:0; padding:0 ">2851:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2852:     .qs     (ip2_p77_qs)</pre>
<pre style="margin:0; padding:0 ">2853:   );</pre>
<pre style="margin:0; padding:0 ">2854: </pre>
<pre style="margin:0; padding:0 ">2855: </pre>
<pre style="margin:0; padding:0 ">2856:   // F[p78]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2857:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2858:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2859:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2860:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2861:   ) u_ip2_p78 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2862:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2863:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2864: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2865:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2866:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2867: </pre>
<pre style="margin:0; padding:0 ">2868:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2869:     .de     (hw2reg.ip[78].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2870:     .d      (hw2reg.ip[78].d ),</pre>
<pre style="margin:0; padding:0 ">2871: </pre>
<pre style="margin:0; padding:0 ">2872:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2873:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2874:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2875: </pre>
<pre style="margin:0; padding:0 ">2876:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2877:     .qs     (ip2_p78_qs)</pre>
<pre style="margin:0; padding:0 ">2878:   );</pre>
<pre style="margin:0; padding:0 ">2879: </pre>
<pre style="margin:0; padding:0 ">2880: </pre>
<pre style="margin:0; padding:0 ">2881:   // F[p79]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2882:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2883:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2884:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2885:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2886:   ) u_ip2_p79 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2887:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2888:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2889: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2890:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2891:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2892: </pre>
<pre style="margin:0; padding:0 ">2893:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2894:     .de     (hw2reg.ip[79].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2895:     .d      (hw2reg.ip[79].d ),</pre>
<pre style="margin:0; padding:0 ">2896: </pre>
<pre style="margin:0; padding:0 ">2897:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2898:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2899:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2900: </pre>
<pre style="margin:0; padding:0 ">2901:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2902:     .qs     (ip2_p79_qs)</pre>
<pre style="margin:0; padding:0 ">2903:   );</pre>
<pre style="margin:0; padding:0 ">2904: </pre>
<pre style="margin:0; padding:0 ">2905: </pre>
<pre style="margin:0; padding:0 ">2906:   // F[p80]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2907:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2908:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2909:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2910:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2911:   ) u_ip2_p80 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2912:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2913:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2914: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2915:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2916:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 ">2917: </pre>
<pre style="margin:0; padding:0 ">2918:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2919:     .de     (hw2reg.ip[80].de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2920:     .d      (hw2reg.ip[80].d ),</pre>
<pre style="margin:0; padding:0 ">2921: </pre>
<pre style="margin:0; padding:0 ">2922:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2923:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2924:     .q      (),</pre>
<pre style="margin:0; padding:0 ">2925: </pre>
<pre style="margin:0; padding:0 ">2926:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2927:     .qs     (ip2_p80_qs)</pre>
<pre style="margin:0; padding:0 ">2928:   );</pre>
<pre style="margin:0; padding:0 ">2929: </pre>
<pre style="margin:0; padding:0 ">2930: </pre>
<pre style="margin:0; padding:0 ">2931: </pre>
<pre style="margin:0; padding:0 ">2932: </pre>
<pre style="margin:0; padding:0 ">2933:   // Subregister 0 of Multireg le</pre>
<pre style="margin:0; padding:0 ">2934:   // R[le0]: V(False)</pre>
<pre style="margin:0; padding:0 ">2935: </pre>
<pre style="margin:0; padding:0 ">2936:   // F[le0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2937:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2938:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2939:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2940:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2941:   ) u_le0_le0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2942:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2943:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2944: </pre>
<pre style="margin:0; padding:0 ">2945:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2946:     .we     (le0_le0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2947:     .wd     (le0_le0_wd),</pre>
<pre style="margin:0; padding:0 ">2948: </pre>
<pre style="margin:0; padding:0 ">2949:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2950:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2951:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2952: </pre>
<pre style="margin:0; padding:0 ">2953:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2954:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2955:     .q      (reg2hw.le[0].q ),</pre>
<pre style="margin:0; padding:0 ">2956: </pre>
<pre style="margin:0; padding:0 ">2957:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2958:     .qs     (le0_le0_qs)</pre>
<pre style="margin:0; padding:0 ">2959:   );</pre>
<pre style="margin:0; padding:0 ">2960: </pre>
<pre style="margin:0; padding:0 ">2961: </pre>
<pre style="margin:0; padding:0 ">2962:   // F[le1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2963:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2964:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2965:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2966:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2967:   ) u_le0_le1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2968:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2969:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2970: </pre>
<pre style="margin:0; padding:0 ">2971:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2972:     .we     (le0_le1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2973:     .wd     (le0_le1_wd),</pre>
<pre style="margin:0; padding:0 ">2974: </pre>
<pre style="margin:0; padding:0 ">2975:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2976:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2977:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">2978: </pre>
<pre style="margin:0; padding:0 ">2979:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2980:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2981:     .q      (reg2hw.le[1].q ),</pre>
<pre style="margin:0; padding:0 ">2982: </pre>
<pre style="margin:0; padding:0 ">2983:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2984:     .qs     (le0_le1_qs)</pre>
<pre style="margin:0; padding:0 ">2985:   );</pre>
<pre style="margin:0; padding:0 ">2986: </pre>
<pre style="margin:0; padding:0 ">2987: </pre>
<pre style="margin:0; padding:0 ">2988:   // F[le2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2989:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2990:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2991:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2992:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2993:   ) u_le0_le2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2994:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2995:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">2996: </pre>
<pre style="margin:0; padding:0 ">2997:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2998:     .we     (le0_le2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">2999:     .wd     (le0_le2_wd),</pre>
<pre style="margin:0; padding:0 ">3000: </pre>
<pre style="margin:0; padding:0 ">3001:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3002:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3003:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3004: </pre>
<pre style="margin:0; padding:0 ">3005:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3006:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3007:     .q      (reg2hw.le[2].q ),</pre>
<pre style="margin:0; padding:0 ">3008: </pre>
<pre style="margin:0; padding:0 ">3009:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3010:     .qs     (le0_le2_qs)</pre>
<pre style="margin:0; padding:0 ">3011:   );</pre>
<pre style="margin:0; padding:0 ">3012: </pre>
<pre style="margin:0; padding:0 ">3013: </pre>
<pre style="margin:0; padding:0 ">3014:   // F[le3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3015:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3016:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3017:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3018:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3019:   ) u_le0_le3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3020:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3021:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3022: </pre>
<pre style="margin:0; padding:0 ">3023:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3024:     .we     (le0_le3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3025:     .wd     (le0_le3_wd),</pre>
<pre style="margin:0; padding:0 ">3026: </pre>
<pre style="margin:0; padding:0 ">3027:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3028:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3029:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3030: </pre>
<pre style="margin:0; padding:0 ">3031:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3032:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3033:     .q      (reg2hw.le[3].q ),</pre>
<pre style="margin:0; padding:0 ">3034: </pre>
<pre style="margin:0; padding:0 ">3035:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3036:     .qs     (le0_le3_qs)</pre>
<pre style="margin:0; padding:0 ">3037:   );</pre>
<pre style="margin:0; padding:0 ">3038: </pre>
<pre style="margin:0; padding:0 ">3039: </pre>
<pre style="margin:0; padding:0 ">3040:   // F[le4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3041:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3042:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3043:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3044:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3045:   ) u_le0_le4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3046:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3047:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3048: </pre>
<pre style="margin:0; padding:0 ">3049:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3050:     .we     (le0_le4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3051:     .wd     (le0_le4_wd),</pre>
<pre style="margin:0; padding:0 ">3052: </pre>
<pre style="margin:0; padding:0 ">3053:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3054:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3055:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3056: </pre>
<pre style="margin:0; padding:0 ">3057:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3058:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3059:     .q      (reg2hw.le[4].q ),</pre>
<pre style="margin:0; padding:0 ">3060: </pre>
<pre style="margin:0; padding:0 ">3061:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3062:     .qs     (le0_le4_qs)</pre>
<pre style="margin:0; padding:0 ">3063:   );</pre>
<pre style="margin:0; padding:0 ">3064: </pre>
<pre style="margin:0; padding:0 ">3065: </pre>
<pre style="margin:0; padding:0 ">3066:   // F[le5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3067:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3068:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3069:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3070:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3071:   ) u_le0_le5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3072:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3073:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3074: </pre>
<pre style="margin:0; padding:0 ">3075:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3076:     .we     (le0_le5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3077:     .wd     (le0_le5_wd),</pre>
<pre style="margin:0; padding:0 ">3078: </pre>
<pre style="margin:0; padding:0 ">3079:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3080:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3081:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3082: </pre>
<pre style="margin:0; padding:0 ">3083:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3084:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3085:     .q      (reg2hw.le[5].q ),</pre>
<pre style="margin:0; padding:0 ">3086: </pre>
<pre style="margin:0; padding:0 ">3087:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3088:     .qs     (le0_le5_qs)</pre>
<pre style="margin:0; padding:0 ">3089:   );</pre>
<pre style="margin:0; padding:0 ">3090: </pre>
<pre style="margin:0; padding:0 ">3091: </pre>
<pre style="margin:0; padding:0 ">3092:   // F[le6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3093:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3094:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3095:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3096:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3097:   ) u_le0_le6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3098:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3099:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3100: </pre>
<pre style="margin:0; padding:0 ">3101:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3102:     .we     (le0_le6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3103:     .wd     (le0_le6_wd),</pre>
<pre style="margin:0; padding:0 ">3104: </pre>
<pre style="margin:0; padding:0 ">3105:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3106:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3107:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3108: </pre>
<pre style="margin:0; padding:0 ">3109:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3110:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3111:     .q      (reg2hw.le[6].q ),</pre>
<pre style="margin:0; padding:0 ">3112: </pre>
<pre style="margin:0; padding:0 ">3113:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3114:     .qs     (le0_le6_qs)</pre>
<pre style="margin:0; padding:0 ">3115:   );</pre>
<pre style="margin:0; padding:0 ">3116: </pre>
<pre style="margin:0; padding:0 ">3117: </pre>
<pre style="margin:0; padding:0 ">3118:   // F[le7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3119:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3120:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3121:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3122:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3123:   ) u_le0_le7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3124:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3125:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3126: </pre>
<pre style="margin:0; padding:0 ">3127:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3128:     .we     (le0_le7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3129:     .wd     (le0_le7_wd),</pre>
<pre style="margin:0; padding:0 ">3130: </pre>
<pre style="margin:0; padding:0 ">3131:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3132:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3133:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3134: </pre>
<pre style="margin:0; padding:0 ">3135:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3136:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3137:     .q      (reg2hw.le[7].q ),</pre>
<pre style="margin:0; padding:0 ">3138: </pre>
<pre style="margin:0; padding:0 ">3139:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3140:     .qs     (le0_le7_qs)</pre>
<pre style="margin:0; padding:0 ">3141:   );</pre>
<pre style="margin:0; padding:0 ">3142: </pre>
<pre style="margin:0; padding:0 ">3143: </pre>
<pre style="margin:0; padding:0 ">3144:   // F[le8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3145:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3146:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3147:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3148:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3149:   ) u_le0_le8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3150:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3151:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3152: </pre>
<pre style="margin:0; padding:0 ">3153:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3154:     .we     (le0_le8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3155:     .wd     (le0_le8_wd),</pre>
<pre style="margin:0; padding:0 ">3156: </pre>
<pre style="margin:0; padding:0 ">3157:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3158:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3159:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3160: </pre>
<pre style="margin:0; padding:0 ">3161:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3162:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3163:     .q      (reg2hw.le[8].q ),</pre>
<pre style="margin:0; padding:0 ">3164: </pre>
<pre style="margin:0; padding:0 ">3165:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3166:     .qs     (le0_le8_qs)</pre>
<pre style="margin:0; padding:0 ">3167:   );</pre>
<pre style="margin:0; padding:0 ">3168: </pre>
<pre style="margin:0; padding:0 ">3169: </pre>
<pre style="margin:0; padding:0 ">3170:   // F[le9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3171:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3172:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3173:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3174:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3175:   ) u_le0_le9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3176:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3177:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3178: </pre>
<pre style="margin:0; padding:0 ">3179:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3180:     .we     (le0_le9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3181:     .wd     (le0_le9_wd),</pre>
<pre style="margin:0; padding:0 ">3182: </pre>
<pre style="margin:0; padding:0 ">3183:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3184:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3185:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3186: </pre>
<pre style="margin:0; padding:0 ">3187:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3188:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3189:     .q      (reg2hw.le[9].q ),</pre>
<pre style="margin:0; padding:0 ">3190: </pre>
<pre style="margin:0; padding:0 ">3191:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3192:     .qs     (le0_le9_qs)</pre>
<pre style="margin:0; padding:0 ">3193:   );</pre>
<pre style="margin:0; padding:0 ">3194: </pre>
<pre style="margin:0; padding:0 ">3195: </pre>
<pre style="margin:0; padding:0 ">3196:   // F[le10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3197:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3198:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3199:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3200:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3201:   ) u_le0_le10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3202:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3203:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3204: </pre>
<pre style="margin:0; padding:0 ">3205:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3206:     .we     (le0_le10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3207:     .wd     (le0_le10_wd),</pre>
<pre style="margin:0; padding:0 ">3208: </pre>
<pre style="margin:0; padding:0 ">3209:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3210:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3211:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3212: </pre>
<pre style="margin:0; padding:0 ">3213:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3214:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3215:     .q      (reg2hw.le[10].q ),</pre>
<pre style="margin:0; padding:0 ">3216: </pre>
<pre style="margin:0; padding:0 ">3217:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3218:     .qs     (le0_le10_qs)</pre>
<pre style="margin:0; padding:0 ">3219:   );</pre>
<pre style="margin:0; padding:0 ">3220: </pre>
<pre style="margin:0; padding:0 ">3221: </pre>
<pre style="margin:0; padding:0 ">3222:   // F[le11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3223:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3224:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3225:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3226:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3227:   ) u_le0_le11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3228:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3229:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3230: </pre>
<pre style="margin:0; padding:0 ">3231:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3232:     .we     (le0_le11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3233:     .wd     (le0_le11_wd),</pre>
<pre style="margin:0; padding:0 ">3234: </pre>
<pre style="margin:0; padding:0 ">3235:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3236:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3237:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3238: </pre>
<pre style="margin:0; padding:0 ">3239:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3240:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3241:     .q      (reg2hw.le[11].q ),</pre>
<pre style="margin:0; padding:0 ">3242: </pre>
<pre style="margin:0; padding:0 ">3243:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3244:     .qs     (le0_le11_qs)</pre>
<pre style="margin:0; padding:0 ">3245:   );</pre>
<pre style="margin:0; padding:0 ">3246: </pre>
<pre style="margin:0; padding:0 ">3247: </pre>
<pre style="margin:0; padding:0 ">3248:   // F[le12]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3249:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3250:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3251:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3252:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3253:   ) u_le0_le12 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3254:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3255:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3256: </pre>
<pre style="margin:0; padding:0 ">3257:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3258:     .we     (le0_le12_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3259:     .wd     (le0_le12_wd),</pre>
<pre style="margin:0; padding:0 ">3260: </pre>
<pre style="margin:0; padding:0 ">3261:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3262:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3263:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3264: </pre>
<pre style="margin:0; padding:0 ">3265:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3266:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3267:     .q      (reg2hw.le[12].q ),</pre>
<pre style="margin:0; padding:0 ">3268: </pre>
<pre style="margin:0; padding:0 ">3269:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3270:     .qs     (le0_le12_qs)</pre>
<pre style="margin:0; padding:0 ">3271:   );</pre>
<pre style="margin:0; padding:0 ">3272: </pre>
<pre style="margin:0; padding:0 ">3273: </pre>
<pre style="margin:0; padding:0 ">3274:   // F[le13]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3275:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3276:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3277:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3278:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3279:   ) u_le0_le13 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3280:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3281:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3282: </pre>
<pre style="margin:0; padding:0 ">3283:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3284:     .we     (le0_le13_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3285:     .wd     (le0_le13_wd),</pre>
<pre style="margin:0; padding:0 ">3286: </pre>
<pre style="margin:0; padding:0 ">3287:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3288:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3289:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3290: </pre>
<pre style="margin:0; padding:0 ">3291:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3292:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3293:     .q      (reg2hw.le[13].q ),</pre>
<pre style="margin:0; padding:0 ">3294: </pre>
<pre style="margin:0; padding:0 ">3295:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3296:     .qs     (le0_le13_qs)</pre>
<pre style="margin:0; padding:0 ">3297:   );</pre>
<pre style="margin:0; padding:0 ">3298: </pre>
<pre style="margin:0; padding:0 ">3299: </pre>
<pre style="margin:0; padding:0 ">3300:   // F[le14]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3301:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3302:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3303:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3304:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3305:   ) u_le0_le14 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3306:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3307:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3308: </pre>
<pre style="margin:0; padding:0 ">3309:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3310:     .we     (le0_le14_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3311:     .wd     (le0_le14_wd),</pre>
<pre style="margin:0; padding:0 ">3312: </pre>
<pre style="margin:0; padding:0 ">3313:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3314:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3315:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3316: </pre>
<pre style="margin:0; padding:0 ">3317:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3318:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3319:     .q      (reg2hw.le[14].q ),</pre>
<pre style="margin:0; padding:0 ">3320: </pre>
<pre style="margin:0; padding:0 ">3321:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3322:     .qs     (le0_le14_qs)</pre>
<pre style="margin:0; padding:0 ">3323:   );</pre>
<pre style="margin:0; padding:0 ">3324: </pre>
<pre style="margin:0; padding:0 ">3325: </pre>
<pre style="margin:0; padding:0 ">3326:   // F[le15]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3327:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3328:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3329:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3330:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3331:   ) u_le0_le15 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3332:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3333:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3334: </pre>
<pre style="margin:0; padding:0 ">3335:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3336:     .we     (le0_le15_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3337:     .wd     (le0_le15_wd),</pre>
<pre style="margin:0; padding:0 ">3338: </pre>
<pre style="margin:0; padding:0 ">3339:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3340:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3341:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3342: </pre>
<pre style="margin:0; padding:0 ">3343:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3344:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3345:     .q      (reg2hw.le[15].q ),</pre>
<pre style="margin:0; padding:0 ">3346: </pre>
<pre style="margin:0; padding:0 ">3347:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3348:     .qs     (le0_le15_qs)</pre>
<pre style="margin:0; padding:0 ">3349:   );</pre>
<pre style="margin:0; padding:0 ">3350: </pre>
<pre style="margin:0; padding:0 ">3351: </pre>
<pre style="margin:0; padding:0 ">3352:   // F[le16]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3353:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3354:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3355:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3356:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3357:   ) u_le0_le16 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3358:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3359:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3360: </pre>
<pre style="margin:0; padding:0 ">3361:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3362:     .we     (le0_le16_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3363:     .wd     (le0_le16_wd),</pre>
<pre style="margin:0; padding:0 ">3364: </pre>
<pre style="margin:0; padding:0 ">3365:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3366:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3367:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3368: </pre>
<pre style="margin:0; padding:0 ">3369:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3370:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3371:     .q      (reg2hw.le[16].q ),</pre>
<pre style="margin:0; padding:0 ">3372: </pre>
<pre style="margin:0; padding:0 ">3373:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3374:     .qs     (le0_le16_qs)</pre>
<pre style="margin:0; padding:0 ">3375:   );</pre>
<pre style="margin:0; padding:0 ">3376: </pre>
<pre style="margin:0; padding:0 ">3377: </pre>
<pre style="margin:0; padding:0 ">3378:   // F[le17]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3379:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3380:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3381:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3382:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3383:   ) u_le0_le17 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3384:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3385:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3386: </pre>
<pre style="margin:0; padding:0 ">3387:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3388:     .we     (le0_le17_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3389:     .wd     (le0_le17_wd),</pre>
<pre style="margin:0; padding:0 ">3390: </pre>
<pre style="margin:0; padding:0 ">3391:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3392:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3393:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3394: </pre>
<pre style="margin:0; padding:0 ">3395:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3396:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3397:     .q      (reg2hw.le[17].q ),</pre>
<pre style="margin:0; padding:0 ">3398: </pre>
<pre style="margin:0; padding:0 ">3399:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3400:     .qs     (le0_le17_qs)</pre>
<pre style="margin:0; padding:0 ">3401:   );</pre>
<pre style="margin:0; padding:0 ">3402: </pre>
<pre style="margin:0; padding:0 ">3403: </pre>
<pre style="margin:0; padding:0 ">3404:   // F[le18]: 18:18</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3405:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3406:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3407:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3408:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3409:   ) u_le0_le18 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3410:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3411:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3412: </pre>
<pre style="margin:0; padding:0 ">3413:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3414:     .we     (le0_le18_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3415:     .wd     (le0_le18_wd),</pre>
<pre style="margin:0; padding:0 ">3416: </pre>
<pre style="margin:0; padding:0 ">3417:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3418:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3419:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3420: </pre>
<pre style="margin:0; padding:0 ">3421:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3422:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3423:     .q      (reg2hw.le[18].q ),</pre>
<pre style="margin:0; padding:0 ">3424: </pre>
<pre style="margin:0; padding:0 ">3425:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3426:     .qs     (le0_le18_qs)</pre>
<pre style="margin:0; padding:0 ">3427:   );</pre>
<pre style="margin:0; padding:0 ">3428: </pre>
<pre style="margin:0; padding:0 ">3429: </pre>
<pre style="margin:0; padding:0 ">3430:   // F[le19]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3431:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3432:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3433:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3434:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3435:   ) u_le0_le19 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3436:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3437:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3438: </pre>
<pre style="margin:0; padding:0 ">3439:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3440:     .we     (le0_le19_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3441:     .wd     (le0_le19_wd),</pre>
<pre style="margin:0; padding:0 ">3442: </pre>
<pre style="margin:0; padding:0 ">3443:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3444:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3445:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3446: </pre>
<pre style="margin:0; padding:0 ">3447:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3448:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3449:     .q      (reg2hw.le[19].q ),</pre>
<pre style="margin:0; padding:0 ">3450: </pre>
<pre style="margin:0; padding:0 ">3451:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3452:     .qs     (le0_le19_qs)</pre>
<pre style="margin:0; padding:0 ">3453:   );</pre>
<pre style="margin:0; padding:0 ">3454: </pre>
<pre style="margin:0; padding:0 ">3455: </pre>
<pre style="margin:0; padding:0 ">3456:   // F[le20]: 20:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3457:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3458:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3459:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3460:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3461:   ) u_le0_le20 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3462:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3463:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3464: </pre>
<pre style="margin:0; padding:0 ">3465:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3466:     .we     (le0_le20_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3467:     .wd     (le0_le20_wd),</pre>
<pre style="margin:0; padding:0 ">3468: </pre>
<pre style="margin:0; padding:0 ">3469:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3470:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3471:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3472: </pre>
<pre style="margin:0; padding:0 ">3473:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3474:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3475:     .q      (reg2hw.le[20].q ),</pre>
<pre style="margin:0; padding:0 ">3476: </pre>
<pre style="margin:0; padding:0 ">3477:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3478:     .qs     (le0_le20_qs)</pre>
<pre style="margin:0; padding:0 ">3479:   );</pre>
<pre style="margin:0; padding:0 ">3480: </pre>
<pre style="margin:0; padding:0 ">3481: </pre>
<pre style="margin:0; padding:0 ">3482:   // F[le21]: 21:21</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3483:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3484:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3485:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3486:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3487:   ) u_le0_le21 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3488:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3489:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3490: </pre>
<pre style="margin:0; padding:0 ">3491:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3492:     .we     (le0_le21_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3493:     .wd     (le0_le21_wd),</pre>
<pre style="margin:0; padding:0 ">3494: </pre>
<pre style="margin:0; padding:0 ">3495:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3496:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3497:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3498: </pre>
<pre style="margin:0; padding:0 ">3499:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3500:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3501:     .q      (reg2hw.le[21].q ),</pre>
<pre style="margin:0; padding:0 ">3502: </pre>
<pre style="margin:0; padding:0 ">3503:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3504:     .qs     (le0_le21_qs)</pre>
<pre style="margin:0; padding:0 ">3505:   );</pre>
<pre style="margin:0; padding:0 ">3506: </pre>
<pre style="margin:0; padding:0 ">3507: </pre>
<pre style="margin:0; padding:0 ">3508:   // F[le22]: 22:22</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3509:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3510:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3511:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3512:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3513:   ) u_le0_le22 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3514:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3515:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3516: </pre>
<pre style="margin:0; padding:0 ">3517:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3518:     .we     (le0_le22_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3519:     .wd     (le0_le22_wd),</pre>
<pre style="margin:0; padding:0 ">3520: </pre>
<pre style="margin:0; padding:0 ">3521:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3522:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3523:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3524: </pre>
<pre style="margin:0; padding:0 ">3525:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3526:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3527:     .q      (reg2hw.le[22].q ),</pre>
<pre style="margin:0; padding:0 ">3528: </pre>
<pre style="margin:0; padding:0 ">3529:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3530:     .qs     (le0_le22_qs)</pre>
<pre style="margin:0; padding:0 ">3531:   );</pre>
<pre style="margin:0; padding:0 ">3532: </pre>
<pre style="margin:0; padding:0 ">3533: </pre>
<pre style="margin:0; padding:0 ">3534:   // F[le23]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3535:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3536:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3537:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3538:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3539:   ) u_le0_le23 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3540:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3541:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3542: </pre>
<pre style="margin:0; padding:0 ">3543:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3544:     .we     (le0_le23_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3545:     .wd     (le0_le23_wd),</pre>
<pre style="margin:0; padding:0 ">3546: </pre>
<pre style="margin:0; padding:0 ">3547:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3548:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3549:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3550: </pre>
<pre style="margin:0; padding:0 ">3551:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3552:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3553:     .q      (reg2hw.le[23].q ),</pre>
<pre style="margin:0; padding:0 ">3554: </pre>
<pre style="margin:0; padding:0 ">3555:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3556:     .qs     (le0_le23_qs)</pre>
<pre style="margin:0; padding:0 ">3557:   );</pre>
<pre style="margin:0; padding:0 ">3558: </pre>
<pre style="margin:0; padding:0 ">3559: </pre>
<pre style="margin:0; padding:0 ">3560:   // F[le24]: 24:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3561:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3562:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3563:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3564:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3565:   ) u_le0_le24 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3566:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3567:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3568: </pre>
<pre style="margin:0; padding:0 ">3569:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3570:     .we     (le0_le24_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3571:     .wd     (le0_le24_wd),</pre>
<pre style="margin:0; padding:0 ">3572: </pre>
<pre style="margin:0; padding:0 ">3573:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3574:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3575:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3576: </pre>
<pre style="margin:0; padding:0 ">3577:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3578:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3579:     .q      (reg2hw.le[24].q ),</pre>
<pre style="margin:0; padding:0 ">3580: </pre>
<pre style="margin:0; padding:0 ">3581:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3582:     .qs     (le0_le24_qs)</pre>
<pre style="margin:0; padding:0 ">3583:   );</pre>
<pre style="margin:0; padding:0 ">3584: </pre>
<pre style="margin:0; padding:0 ">3585: </pre>
<pre style="margin:0; padding:0 ">3586:   // F[le25]: 25:25</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3587:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3588:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3589:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3590:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3591:   ) u_le0_le25 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3592:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3593:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3594: </pre>
<pre style="margin:0; padding:0 ">3595:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3596:     .we     (le0_le25_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3597:     .wd     (le0_le25_wd),</pre>
<pre style="margin:0; padding:0 ">3598: </pre>
<pre style="margin:0; padding:0 ">3599:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3600:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3601:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3602: </pre>
<pre style="margin:0; padding:0 ">3603:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3604:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3605:     .q      (reg2hw.le[25].q ),</pre>
<pre style="margin:0; padding:0 ">3606: </pre>
<pre style="margin:0; padding:0 ">3607:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3608:     .qs     (le0_le25_qs)</pre>
<pre style="margin:0; padding:0 ">3609:   );</pre>
<pre style="margin:0; padding:0 ">3610: </pre>
<pre style="margin:0; padding:0 ">3611: </pre>
<pre style="margin:0; padding:0 ">3612:   // F[le26]: 26:26</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3613:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3614:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3615:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3616:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3617:   ) u_le0_le26 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3618:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3619:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3620: </pre>
<pre style="margin:0; padding:0 ">3621:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3622:     .we     (le0_le26_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3623:     .wd     (le0_le26_wd),</pre>
<pre style="margin:0; padding:0 ">3624: </pre>
<pre style="margin:0; padding:0 ">3625:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3626:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3627:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3628: </pre>
<pre style="margin:0; padding:0 ">3629:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3630:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3631:     .q      (reg2hw.le[26].q ),</pre>
<pre style="margin:0; padding:0 ">3632: </pre>
<pre style="margin:0; padding:0 ">3633:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3634:     .qs     (le0_le26_qs)</pre>
<pre style="margin:0; padding:0 ">3635:   );</pre>
<pre style="margin:0; padding:0 ">3636: </pre>
<pre style="margin:0; padding:0 ">3637: </pre>
<pre style="margin:0; padding:0 ">3638:   // F[le27]: 27:27</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3639:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3640:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3641:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3642:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3643:   ) u_le0_le27 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3644:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3645:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3646: </pre>
<pre style="margin:0; padding:0 ">3647:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3648:     .we     (le0_le27_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3649:     .wd     (le0_le27_wd),</pre>
<pre style="margin:0; padding:0 ">3650: </pre>
<pre style="margin:0; padding:0 ">3651:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3652:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3653:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3654: </pre>
<pre style="margin:0; padding:0 ">3655:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3656:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3657:     .q      (reg2hw.le[27].q ),</pre>
<pre style="margin:0; padding:0 ">3658: </pre>
<pre style="margin:0; padding:0 ">3659:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3660:     .qs     (le0_le27_qs)</pre>
<pre style="margin:0; padding:0 ">3661:   );</pre>
<pre style="margin:0; padding:0 ">3662: </pre>
<pre style="margin:0; padding:0 ">3663: </pre>
<pre style="margin:0; padding:0 ">3664:   // F[le28]: 28:28</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3665:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3666:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3667:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3668:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3669:   ) u_le0_le28 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3670:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3671:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3672: </pre>
<pre style="margin:0; padding:0 ">3673:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3674:     .we     (le0_le28_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3675:     .wd     (le0_le28_wd),</pre>
<pre style="margin:0; padding:0 ">3676: </pre>
<pre style="margin:0; padding:0 ">3677:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3678:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3679:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3680: </pre>
<pre style="margin:0; padding:0 ">3681:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3682:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3683:     .q      (reg2hw.le[28].q ),</pre>
<pre style="margin:0; padding:0 ">3684: </pre>
<pre style="margin:0; padding:0 ">3685:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3686:     .qs     (le0_le28_qs)</pre>
<pre style="margin:0; padding:0 ">3687:   );</pre>
<pre style="margin:0; padding:0 ">3688: </pre>
<pre style="margin:0; padding:0 ">3689: </pre>
<pre style="margin:0; padding:0 ">3690:   // F[le29]: 29:29</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3691:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3692:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3693:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3694:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3695:   ) u_le0_le29 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3696:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3697:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3698: </pre>
<pre style="margin:0; padding:0 ">3699:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3700:     .we     (le0_le29_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3701:     .wd     (le0_le29_wd),</pre>
<pre style="margin:0; padding:0 ">3702: </pre>
<pre style="margin:0; padding:0 ">3703:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3704:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3705:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3706: </pre>
<pre style="margin:0; padding:0 ">3707:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3708:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3709:     .q      (reg2hw.le[29].q ),</pre>
<pre style="margin:0; padding:0 ">3710: </pre>
<pre style="margin:0; padding:0 ">3711:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3712:     .qs     (le0_le29_qs)</pre>
<pre style="margin:0; padding:0 ">3713:   );</pre>
<pre style="margin:0; padding:0 ">3714: </pre>
<pre style="margin:0; padding:0 ">3715: </pre>
<pre style="margin:0; padding:0 ">3716:   // F[le30]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3717:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3718:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3719:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3720:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3721:   ) u_le0_le30 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3722:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3723:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3724: </pre>
<pre style="margin:0; padding:0 ">3725:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3726:     .we     (le0_le30_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3727:     .wd     (le0_le30_wd),</pre>
<pre style="margin:0; padding:0 ">3728: </pre>
<pre style="margin:0; padding:0 ">3729:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3730:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3731:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3732: </pre>
<pre style="margin:0; padding:0 ">3733:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3734:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3735:     .q      (reg2hw.le[30].q ),</pre>
<pre style="margin:0; padding:0 ">3736: </pre>
<pre style="margin:0; padding:0 ">3737:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3738:     .qs     (le0_le30_qs)</pre>
<pre style="margin:0; padding:0 ">3739:   );</pre>
<pre style="margin:0; padding:0 ">3740: </pre>
<pre style="margin:0; padding:0 ">3741: </pre>
<pre style="margin:0; padding:0 ">3742:   // F[le31]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3743:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3744:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3745:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3746:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3747:   ) u_le0_le31 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3748:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3749:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3750: </pre>
<pre style="margin:0; padding:0 ">3751:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3752:     .we     (le0_le31_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3753:     .wd     (le0_le31_wd),</pre>
<pre style="margin:0; padding:0 ">3754: </pre>
<pre style="margin:0; padding:0 ">3755:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3756:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3757:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3758: </pre>
<pre style="margin:0; padding:0 ">3759:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3760:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3761:     .q      (reg2hw.le[31].q ),</pre>
<pre style="margin:0; padding:0 ">3762: </pre>
<pre style="margin:0; padding:0 ">3763:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3764:     .qs     (le0_le31_qs)</pre>
<pre style="margin:0; padding:0 ">3765:   );</pre>
<pre style="margin:0; padding:0 ">3766: </pre>
<pre style="margin:0; padding:0 ">3767: </pre>
<pre style="margin:0; padding:0 ">3768:   // Subregister 32 of Multireg le</pre>
<pre style="margin:0; padding:0 ">3769:   // R[le1]: V(False)</pre>
<pre style="margin:0; padding:0 ">3770: </pre>
<pre style="margin:0; padding:0 ">3771:   // F[le32]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3772:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3773:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3774:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3775:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3776:   ) u_le1_le32 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3777:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3778:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3779: </pre>
<pre style="margin:0; padding:0 ">3780:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3781:     .we     (le1_le32_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3782:     .wd     (le1_le32_wd),</pre>
<pre style="margin:0; padding:0 ">3783: </pre>
<pre style="margin:0; padding:0 ">3784:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3785:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3786:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3787: </pre>
<pre style="margin:0; padding:0 ">3788:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3789:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3790:     .q      (reg2hw.le[32].q ),</pre>
<pre style="margin:0; padding:0 ">3791: </pre>
<pre style="margin:0; padding:0 ">3792:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3793:     .qs     (le1_le32_qs)</pre>
<pre style="margin:0; padding:0 ">3794:   );</pre>
<pre style="margin:0; padding:0 ">3795: </pre>
<pre style="margin:0; padding:0 ">3796: </pre>
<pre style="margin:0; padding:0 ">3797:   // F[le33]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3798:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3799:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3800:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3801:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3802:   ) u_le1_le33 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3803:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3804:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3805: </pre>
<pre style="margin:0; padding:0 ">3806:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3807:     .we     (le1_le33_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3808:     .wd     (le1_le33_wd),</pre>
<pre style="margin:0; padding:0 ">3809: </pre>
<pre style="margin:0; padding:0 ">3810:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3811:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3812:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3813: </pre>
<pre style="margin:0; padding:0 ">3814:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3815:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3816:     .q      (reg2hw.le[33].q ),</pre>
<pre style="margin:0; padding:0 ">3817: </pre>
<pre style="margin:0; padding:0 ">3818:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3819:     .qs     (le1_le33_qs)</pre>
<pre style="margin:0; padding:0 ">3820:   );</pre>
<pre style="margin:0; padding:0 ">3821: </pre>
<pre style="margin:0; padding:0 ">3822: </pre>
<pre style="margin:0; padding:0 ">3823:   // F[le34]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3824:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3825:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3826:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3827:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3828:   ) u_le1_le34 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3829:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3830:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3831: </pre>
<pre style="margin:0; padding:0 ">3832:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3833:     .we     (le1_le34_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3834:     .wd     (le1_le34_wd),</pre>
<pre style="margin:0; padding:0 ">3835: </pre>
<pre style="margin:0; padding:0 ">3836:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3837:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3838:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3839: </pre>
<pre style="margin:0; padding:0 ">3840:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3841:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3842:     .q      (reg2hw.le[34].q ),</pre>
<pre style="margin:0; padding:0 ">3843: </pre>
<pre style="margin:0; padding:0 ">3844:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3845:     .qs     (le1_le34_qs)</pre>
<pre style="margin:0; padding:0 ">3846:   );</pre>
<pre style="margin:0; padding:0 ">3847: </pre>
<pre style="margin:0; padding:0 ">3848: </pre>
<pre style="margin:0; padding:0 ">3849:   // F[le35]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3850:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3851:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3852:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3853:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3854:   ) u_le1_le35 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3855:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3856:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3857: </pre>
<pre style="margin:0; padding:0 ">3858:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3859:     .we     (le1_le35_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3860:     .wd     (le1_le35_wd),</pre>
<pre style="margin:0; padding:0 ">3861: </pre>
<pre style="margin:0; padding:0 ">3862:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3863:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3864:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3865: </pre>
<pre style="margin:0; padding:0 ">3866:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3867:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3868:     .q      (reg2hw.le[35].q ),</pre>
<pre style="margin:0; padding:0 ">3869: </pre>
<pre style="margin:0; padding:0 ">3870:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3871:     .qs     (le1_le35_qs)</pre>
<pre style="margin:0; padding:0 ">3872:   );</pre>
<pre style="margin:0; padding:0 ">3873: </pre>
<pre style="margin:0; padding:0 ">3874: </pre>
<pre style="margin:0; padding:0 ">3875:   // F[le36]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3876:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3877:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3878:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3879:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3880:   ) u_le1_le36 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3881:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3882:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3883: </pre>
<pre style="margin:0; padding:0 ">3884:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3885:     .we     (le1_le36_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3886:     .wd     (le1_le36_wd),</pre>
<pre style="margin:0; padding:0 ">3887: </pre>
<pre style="margin:0; padding:0 ">3888:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3889:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3890:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3891: </pre>
<pre style="margin:0; padding:0 ">3892:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3893:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3894:     .q      (reg2hw.le[36].q ),</pre>
<pre style="margin:0; padding:0 ">3895: </pre>
<pre style="margin:0; padding:0 ">3896:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3897:     .qs     (le1_le36_qs)</pre>
<pre style="margin:0; padding:0 ">3898:   );</pre>
<pre style="margin:0; padding:0 ">3899: </pre>
<pre style="margin:0; padding:0 ">3900: </pre>
<pre style="margin:0; padding:0 ">3901:   // F[le37]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3902:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3903:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3904:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3905:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3906:   ) u_le1_le37 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3907:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3908:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3909: </pre>
<pre style="margin:0; padding:0 ">3910:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3911:     .we     (le1_le37_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3912:     .wd     (le1_le37_wd),</pre>
<pre style="margin:0; padding:0 ">3913: </pre>
<pre style="margin:0; padding:0 ">3914:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3915:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3916:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3917: </pre>
<pre style="margin:0; padding:0 ">3918:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3919:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3920:     .q      (reg2hw.le[37].q ),</pre>
<pre style="margin:0; padding:0 ">3921: </pre>
<pre style="margin:0; padding:0 ">3922:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3923:     .qs     (le1_le37_qs)</pre>
<pre style="margin:0; padding:0 ">3924:   );</pre>
<pre style="margin:0; padding:0 ">3925: </pre>
<pre style="margin:0; padding:0 ">3926: </pre>
<pre style="margin:0; padding:0 ">3927:   // F[le38]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3928:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3929:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3930:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3931:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3932:   ) u_le1_le38 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3933:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3934:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3935: </pre>
<pre style="margin:0; padding:0 ">3936:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3937:     .we     (le1_le38_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3938:     .wd     (le1_le38_wd),</pre>
<pre style="margin:0; padding:0 ">3939: </pre>
<pre style="margin:0; padding:0 ">3940:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3941:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3942:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3943: </pre>
<pre style="margin:0; padding:0 ">3944:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3945:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3946:     .q      (reg2hw.le[38].q ),</pre>
<pre style="margin:0; padding:0 ">3947: </pre>
<pre style="margin:0; padding:0 ">3948:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3949:     .qs     (le1_le38_qs)</pre>
<pre style="margin:0; padding:0 ">3950:   );</pre>
<pre style="margin:0; padding:0 ">3951: </pre>
<pre style="margin:0; padding:0 ">3952: </pre>
<pre style="margin:0; padding:0 ">3953:   // F[le39]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3954:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3955:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3956:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3957:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3958:   ) u_le1_le39 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3959:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3960:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3961: </pre>
<pre style="margin:0; padding:0 ">3962:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3963:     .we     (le1_le39_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3964:     .wd     (le1_le39_wd),</pre>
<pre style="margin:0; padding:0 ">3965: </pre>
<pre style="margin:0; padding:0 ">3966:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3967:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3968:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3969: </pre>
<pre style="margin:0; padding:0 ">3970:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3971:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3972:     .q      (reg2hw.le[39].q ),</pre>
<pre style="margin:0; padding:0 ">3973: </pre>
<pre style="margin:0; padding:0 ">3974:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3975:     .qs     (le1_le39_qs)</pre>
<pre style="margin:0; padding:0 ">3976:   );</pre>
<pre style="margin:0; padding:0 ">3977: </pre>
<pre style="margin:0; padding:0 ">3978: </pre>
<pre style="margin:0; padding:0 ">3979:   // F[le40]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3980:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3981:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3982:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3983:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3984:   ) u_le1_le40 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3985:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3986:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">3987: </pre>
<pre style="margin:0; padding:0 ">3988:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3989:     .we     (le1_le40_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3990:     .wd     (le1_le40_wd),</pre>
<pre style="margin:0; padding:0 ">3991: </pre>
<pre style="margin:0; padding:0 ">3992:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3993:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3994:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">3995: </pre>
<pre style="margin:0; padding:0 ">3996:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3997:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">3998:     .q      (reg2hw.le[40].q ),</pre>
<pre style="margin:0; padding:0 ">3999: </pre>
<pre style="margin:0; padding:0 ">4000:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4001:     .qs     (le1_le40_qs)</pre>
<pre style="margin:0; padding:0 ">4002:   );</pre>
<pre style="margin:0; padding:0 ">4003: </pre>
<pre style="margin:0; padding:0 ">4004: </pre>
<pre style="margin:0; padding:0 ">4005:   // F[le41]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4006:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4007:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4008:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4009:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4010:   ) u_le1_le41 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4011:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4012:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4013: </pre>
<pre style="margin:0; padding:0 ">4014:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4015:     .we     (le1_le41_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4016:     .wd     (le1_le41_wd),</pre>
<pre style="margin:0; padding:0 ">4017: </pre>
<pre style="margin:0; padding:0 ">4018:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4019:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4020:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4021: </pre>
<pre style="margin:0; padding:0 ">4022:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4023:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4024:     .q      (reg2hw.le[41].q ),</pre>
<pre style="margin:0; padding:0 ">4025: </pre>
<pre style="margin:0; padding:0 ">4026:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4027:     .qs     (le1_le41_qs)</pre>
<pre style="margin:0; padding:0 ">4028:   );</pre>
<pre style="margin:0; padding:0 ">4029: </pre>
<pre style="margin:0; padding:0 ">4030: </pre>
<pre style="margin:0; padding:0 ">4031:   // F[le42]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4032:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4033:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4034:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4035:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4036:   ) u_le1_le42 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4037:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4038:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4039: </pre>
<pre style="margin:0; padding:0 ">4040:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4041:     .we     (le1_le42_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4042:     .wd     (le1_le42_wd),</pre>
<pre style="margin:0; padding:0 ">4043: </pre>
<pre style="margin:0; padding:0 ">4044:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4045:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4046:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4047: </pre>
<pre style="margin:0; padding:0 ">4048:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4049:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4050:     .q      (reg2hw.le[42].q ),</pre>
<pre style="margin:0; padding:0 ">4051: </pre>
<pre style="margin:0; padding:0 ">4052:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4053:     .qs     (le1_le42_qs)</pre>
<pre style="margin:0; padding:0 ">4054:   );</pre>
<pre style="margin:0; padding:0 ">4055: </pre>
<pre style="margin:0; padding:0 ">4056: </pre>
<pre style="margin:0; padding:0 ">4057:   // F[le43]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4058:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4059:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4060:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4061:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4062:   ) u_le1_le43 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4063:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4064:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4065: </pre>
<pre style="margin:0; padding:0 ">4066:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4067:     .we     (le1_le43_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4068:     .wd     (le1_le43_wd),</pre>
<pre style="margin:0; padding:0 ">4069: </pre>
<pre style="margin:0; padding:0 ">4070:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4071:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4072:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4073: </pre>
<pre style="margin:0; padding:0 ">4074:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4075:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4076:     .q      (reg2hw.le[43].q ),</pre>
<pre style="margin:0; padding:0 ">4077: </pre>
<pre style="margin:0; padding:0 ">4078:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4079:     .qs     (le1_le43_qs)</pre>
<pre style="margin:0; padding:0 ">4080:   );</pre>
<pre style="margin:0; padding:0 ">4081: </pre>
<pre style="margin:0; padding:0 ">4082: </pre>
<pre style="margin:0; padding:0 ">4083:   // F[le44]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4084:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4085:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4086:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4087:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4088:   ) u_le1_le44 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4089:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4090:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4091: </pre>
<pre style="margin:0; padding:0 ">4092:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4093:     .we     (le1_le44_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4094:     .wd     (le1_le44_wd),</pre>
<pre style="margin:0; padding:0 ">4095: </pre>
<pre style="margin:0; padding:0 ">4096:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4097:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4098:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4099: </pre>
<pre style="margin:0; padding:0 ">4100:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4101:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4102:     .q      (reg2hw.le[44].q ),</pre>
<pre style="margin:0; padding:0 ">4103: </pre>
<pre style="margin:0; padding:0 ">4104:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4105:     .qs     (le1_le44_qs)</pre>
<pre style="margin:0; padding:0 ">4106:   );</pre>
<pre style="margin:0; padding:0 ">4107: </pre>
<pre style="margin:0; padding:0 ">4108: </pre>
<pre style="margin:0; padding:0 ">4109:   // F[le45]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4110:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4111:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4112:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4113:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4114:   ) u_le1_le45 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4115:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4116:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4117: </pre>
<pre style="margin:0; padding:0 ">4118:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4119:     .we     (le1_le45_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4120:     .wd     (le1_le45_wd),</pre>
<pre style="margin:0; padding:0 ">4121: </pre>
<pre style="margin:0; padding:0 ">4122:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4123:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4124:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4125: </pre>
<pre style="margin:0; padding:0 ">4126:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4127:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4128:     .q      (reg2hw.le[45].q ),</pre>
<pre style="margin:0; padding:0 ">4129: </pre>
<pre style="margin:0; padding:0 ">4130:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4131:     .qs     (le1_le45_qs)</pre>
<pre style="margin:0; padding:0 ">4132:   );</pre>
<pre style="margin:0; padding:0 ">4133: </pre>
<pre style="margin:0; padding:0 ">4134: </pre>
<pre style="margin:0; padding:0 ">4135:   // F[le46]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4136:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4137:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4138:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4139:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4140:   ) u_le1_le46 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4141:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4142:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4143: </pre>
<pre style="margin:0; padding:0 ">4144:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4145:     .we     (le1_le46_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4146:     .wd     (le1_le46_wd),</pre>
<pre style="margin:0; padding:0 ">4147: </pre>
<pre style="margin:0; padding:0 ">4148:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4149:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4150:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4151: </pre>
<pre style="margin:0; padding:0 ">4152:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4153:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4154:     .q      (reg2hw.le[46].q ),</pre>
<pre style="margin:0; padding:0 ">4155: </pre>
<pre style="margin:0; padding:0 ">4156:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4157:     .qs     (le1_le46_qs)</pre>
<pre style="margin:0; padding:0 ">4158:   );</pre>
<pre style="margin:0; padding:0 ">4159: </pre>
<pre style="margin:0; padding:0 ">4160: </pre>
<pre style="margin:0; padding:0 ">4161:   // F[le47]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4162:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4163:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4164:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4165:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4166:   ) u_le1_le47 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4167:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4168:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4169: </pre>
<pre style="margin:0; padding:0 ">4170:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4171:     .we     (le1_le47_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4172:     .wd     (le1_le47_wd),</pre>
<pre style="margin:0; padding:0 ">4173: </pre>
<pre style="margin:0; padding:0 ">4174:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4175:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4176:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4177: </pre>
<pre style="margin:0; padding:0 ">4178:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4179:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4180:     .q      (reg2hw.le[47].q ),</pre>
<pre style="margin:0; padding:0 ">4181: </pre>
<pre style="margin:0; padding:0 ">4182:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4183:     .qs     (le1_le47_qs)</pre>
<pre style="margin:0; padding:0 ">4184:   );</pre>
<pre style="margin:0; padding:0 ">4185: </pre>
<pre style="margin:0; padding:0 ">4186: </pre>
<pre style="margin:0; padding:0 ">4187:   // F[le48]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4188:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4189:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4190:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4191:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4192:   ) u_le1_le48 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4193:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4194:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4195: </pre>
<pre style="margin:0; padding:0 ">4196:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4197:     .we     (le1_le48_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4198:     .wd     (le1_le48_wd),</pre>
<pre style="margin:0; padding:0 ">4199: </pre>
<pre style="margin:0; padding:0 ">4200:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4201:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4202:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4203: </pre>
<pre style="margin:0; padding:0 ">4204:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4205:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4206:     .q      (reg2hw.le[48].q ),</pre>
<pre style="margin:0; padding:0 ">4207: </pre>
<pre style="margin:0; padding:0 ">4208:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4209:     .qs     (le1_le48_qs)</pre>
<pre style="margin:0; padding:0 ">4210:   );</pre>
<pre style="margin:0; padding:0 ">4211: </pre>
<pre style="margin:0; padding:0 ">4212: </pre>
<pre style="margin:0; padding:0 ">4213:   // F[le49]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4214:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4215:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4216:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4217:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4218:   ) u_le1_le49 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4219:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4220:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4221: </pre>
<pre style="margin:0; padding:0 ">4222:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4223:     .we     (le1_le49_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4224:     .wd     (le1_le49_wd),</pre>
<pre style="margin:0; padding:0 ">4225: </pre>
<pre style="margin:0; padding:0 ">4226:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4227:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4228:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4229: </pre>
<pre style="margin:0; padding:0 ">4230:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4231:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4232:     .q      (reg2hw.le[49].q ),</pre>
<pre style="margin:0; padding:0 ">4233: </pre>
<pre style="margin:0; padding:0 ">4234:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4235:     .qs     (le1_le49_qs)</pre>
<pre style="margin:0; padding:0 ">4236:   );</pre>
<pre style="margin:0; padding:0 ">4237: </pre>
<pre style="margin:0; padding:0 ">4238: </pre>
<pre style="margin:0; padding:0 ">4239:   // F[le50]: 18:18</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4240:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4241:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4242:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4243:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4244:   ) u_le1_le50 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4245:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4246:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4247: </pre>
<pre style="margin:0; padding:0 ">4248:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4249:     .we     (le1_le50_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4250:     .wd     (le1_le50_wd),</pre>
<pre style="margin:0; padding:0 ">4251: </pre>
<pre style="margin:0; padding:0 ">4252:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4253:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4254:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4255: </pre>
<pre style="margin:0; padding:0 ">4256:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4257:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4258:     .q      (reg2hw.le[50].q ),</pre>
<pre style="margin:0; padding:0 ">4259: </pre>
<pre style="margin:0; padding:0 ">4260:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4261:     .qs     (le1_le50_qs)</pre>
<pre style="margin:0; padding:0 ">4262:   );</pre>
<pre style="margin:0; padding:0 ">4263: </pre>
<pre style="margin:0; padding:0 ">4264: </pre>
<pre style="margin:0; padding:0 ">4265:   // F[le51]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4266:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4267:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4268:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4269:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4270:   ) u_le1_le51 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4271:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4272:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4273: </pre>
<pre style="margin:0; padding:0 ">4274:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4275:     .we     (le1_le51_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4276:     .wd     (le1_le51_wd),</pre>
<pre style="margin:0; padding:0 ">4277: </pre>
<pre style="margin:0; padding:0 ">4278:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4279:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4280:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4281: </pre>
<pre style="margin:0; padding:0 ">4282:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4283:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4284:     .q      (reg2hw.le[51].q ),</pre>
<pre style="margin:0; padding:0 ">4285: </pre>
<pre style="margin:0; padding:0 ">4286:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4287:     .qs     (le1_le51_qs)</pre>
<pre style="margin:0; padding:0 ">4288:   );</pre>
<pre style="margin:0; padding:0 ">4289: </pre>
<pre style="margin:0; padding:0 ">4290: </pre>
<pre style="margin:0; padding:0 ">4291:   // F[le52]: 20:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4292:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4293:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4294:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4295:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4296:   ) u_le1_le52 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4297:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4298:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4299: </pre>
<pre style="margin:0; padding:0 ">4300:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4301:     .we     (le1_le52_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4302:     .wd     (le1_le52_wd),</pre>
<pre style="margin:0; padding:0 ">4303: </pre>
<pre style="margin:0; padding:0 ">4304:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4305:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4306:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4307: </pre>
<pre style="margin:0; padding:0 ">4308:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4309:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4310:     .q      (reg2hw.le[52].q ),</pre>
<pre style="margin:0; padding:0 ">4311: </pre>
<pre style="margin:0; padding:0 ">4312:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4313:     .qs     (le1_le52_qs)</pre>
<pre style="margin:0; padding:0 ">4314:   );</pre>
<pre style="margin:0; padding:0 ">4315: </pre>
<pre style="margin:0; padding:0 ">4316: </pre>
<pre style="margin:0; padding:0 ">4317:   // F[le53]: 21:21</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4318:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4319:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4320:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4321:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4322:   ) u_le1_le53 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4323:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4324:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4325: </pre>
<pre style="margin:0; padding:0 ">4326:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4327:     .we     (le1_le53_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4328:     .wd     (le1_le53_wd),</pre>
<pre style="margin:0; padding:0 ">4329: </pre>
<pre style="margin:0; padding:0 ">4330:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4331:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4332:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4333: </pre>
<pre style="margin:0; padding:0 ">4334:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4335:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4336:     .q      (reg2hw.le[53].q ),</pre>
<pre style="margin:0; padding:0 ">4337: </pre>
<pre style="margin:0; padding:0 ">4338:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4339:     .qs     (le1_le53_qs)</pre>
<pre style="margin:0; padding:0 ">4340:   );</pre>
<pre style="margin:0; padding:0 ">4341: </pre>
<pre style="margin:0; padding:0 ">4342: </pre>
<pre style="margin:0; padding:0 ">4343:   // F[le54]: 22:22</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4344:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4345:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4346:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4347:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4348:   ) u_le1_le54 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4349:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4350:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4351: </pre>
<pre style="margin:0; padding:0 ">4352:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4353:     .we     (le1_le54_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4354:     .wd     (le1_le54_wd),</pre>
<pre style="margin:0; padding:0 ">4355: </pre>
<pre style="margin:0; padding:0 ">4356:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4357:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4358:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4359: </pre>
<pre style="margin:0; padding:0 ">4360:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4361:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4362:     .q      (reg2hw.le[54].q ),</pre>
<pre style="margin:0; padding:0 ">4363: </pre>
<pre style="margin:0; padding:0 ">4364:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4365:     .qs     (le1_le54_qs)</pre>
<pre style="margin:0; padding:0 ">4366:   );</pre>
<pre style="margin:0; padding:0 ">4367: </pre>
<pre style="margin:0; padding:0 ">4368: </pre>
<pre style="margin:0; padding:0 ">4369:   // F[le55]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4370:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4371:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4372:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4373:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4374:   ) u_le1_le55 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4375:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4376:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4377: </pre>
<pre style="margin:0; padding:0 ">4378:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4379:     .we     (le1_le55_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4380:     .wd     (le1_le55_wd),</pre>
<pre style="margin:0; padding:0 ">4381: </pre>
<pre style="margin:0; padding:0 ">4382:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4383:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4384:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4385: </pre>
<pre style="margin:0; padding:0 ">4386:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4387:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4388:     .q      (reg2hw.le[55].q ),</pre>
<pre style="margin:0; padding:0 ">4389: </pre>
<pre style="margin:0; padding:0 ">4390:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4391:     .qs     (le1_le55_qs)</pre>
<pre style="margin:0; padding:0 ">4392:   );</pre>
<pre style="margin:0; padding:0 ">4393: </pre>
<pre style="margin:0; padding:0 ">4394: </pre>
<pre style="margin:0; padding:0 ">4395:   // F[le56]: 24:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4396:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4397:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4398:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4399:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4400:   ) u_le1_le56 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4401:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4402:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4403: </pre>
<pre style="margin:0; padding:0 ">4404:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4405:     .we     (le1_le56_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4406:     .wd     (le1_le56_wd),</pre>
<pre style="margin:0; padding:0 ">4407: </pre>
<pre style="margin:0; padding:0 ">4408:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4409:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4410:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4411: </pre>
<pre style="margin:0; padding:0 ">4412:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4413:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4414:     .q      (reg2hw.le[56].q ),</pre>
<pre style="margin:0; padding:0 ">4415: </pre>
<pre style="margin:0; padding:0 ">4416:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4417:     .qs     (le1_le56_qs)</pre>
<pre style="margin:0; padding:0 ">4418:   );</pre>
<pre style="margin:0; padding:0 ">4419: </pre>
<pre style="margin:0; padding:0 ">4420: </pre>
<pre style="margin:0; padding:0 ">4421:   // F[le57]: 25:25</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4422:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4423:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4424:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4425:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4426:   ) u_le1_le57 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4427:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4428:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4429: </pre>
<pre style="margin:0; padding:0 ">4430:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4431:     .we     (le1_le57_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4432:     .wd     (le1_le57_wd),</pre>
<pre style="margin:0; padding:0 ">4433: </pre>
<pre style="margin:0; padding:0 ">4434:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4435:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4436:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4437: </pre>
<pre style="margin:0; padding:0 ">4438:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4439:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4440:     .q      (reg2hw.le[57].q ),</pre>
<pre style="margin:0; padding:0 ">4441: </pre>
<pre style="margin:0; padding:0 ">4442:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4443:     .qs     (le1_le57_qs)</pre>
<pre style="margin:0; padding:0 ">4444:   );</pre>
<pre style="margin:0; padding:0 ">4445: </pre>
<pre style="margin:0; padding:0 ">4446: </pre>
<pre style="margin:0; padding:0 ">4447:   // F[le58]: 26:26</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4448:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4449:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4450:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4451:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4452:   ) u_le1_le58 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4453:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4454:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4455: </pre>
<pre style="margin:0; padding:0 ">4456:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4457:     .we     (le1_le58_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4458:     .wd     (le1_le58_wd),</pre>
<pre style="margin:0; padding:0 ">4459: </pre>
<pre style="margin:0; padding:0 ">4460:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4461:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4462:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4463: </pre>
<pre style="margin:0; padding:0 ">4464:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4465:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4466:     .q      (reg2hw.le[58].q ),</pre>
<pre style="margin:0; padding:0 ">4467: </pre>
<pre style="margin:0; padding:0 ">4468:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4469:     .qs     (le1_le58_qs)</pre>
<pre style="margin:0; padding:0 ">4470:   );</pre>
<pre style="margin:0; padding:0 ">4471: </pre>
<pre style="margin:0; padding:0 ">4472: </pre>
<pre style="margin:0; padding:0 ">4473:   // F[le59]: 27:27</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4474:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4475:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4476:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4477:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4478:   ) u_le1_le59 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4479:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4480:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4481: </pre>
<pre style="margin:0; padding:0 ">4482:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4483:     .we     (le1_le59_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4484:     .wd     (le1_le59_wd),</pre>
<pre style="margin:0; padding:0 ">4485: </pre>
<pre style="margin:0; padding:0 ">4486:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4487:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4488:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4489: </pre>
<pre style="margin:0; padding:0 ">4490:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4491:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4492:     .q      (reg2hw.le[59].q ),</pre>
<pre style="margin:0; padding:0 ">4493: </pre>
<pre style="margin:0; padding:0 ">4494:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4495:     .qs     (le1_le59_qs)</pre>
<pre style="margin:0; padding:0 ">4496:   );</pre>
<pre style="margin:0; padding:0 ">4497: </pre>
<pre style="margin:0; padding:0 ">4498: </pre>
<pre style="margin:0; padding:0 ">4499:   // F[le60]: 28:28</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4500:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4501:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4502:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4503:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4504:   ) u_le1_le60 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4505:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4506:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4507: </pre>
<pre style="margin:0; padding:0 ">4508:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4509:     .we     (le1_le60_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4510:     .wd     (le1_le60_wd),</pre>
<pre style="margin:0; padding:0 ">4511: </pre>
<pre style="margin:0; padding:0 ">4512:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4513:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4514:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4515: </pre>
<pre style="margin:0; padding:0 ">4516:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4517:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4518:     .q      (reg2hw.le[60].q ),</pre>
<pre style="margin:0; padding:0 ">4519: </pre>
<pre style="margin:0; padding:0 ">4520:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4521:     .qs     (le1_le60_qs)</pre>
<pre style="margin:0; padding:0 ">4522:   );</pre>
<pre style="margin:0; padding:0 ">4523: </pre>
<pre style="margin:0; padding:0 ">4524: </pre>
<pre style="margin:0; padding:0 ">4525:   // F[le61]: 29:29</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4526:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4527:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4528:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4529:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4530:   ) u_le1_le61 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4531:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4532:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4533: </pre>
<pre style="margin:0; padding:0 ">4534:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4535:     .we     (le1_le61_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4536:     .wd     (le1_le61_wd),</pre>
<pre style="margin:0; padding:0 ">4537: </pre>
<pre style="margin:0; padding:0 ">4538:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4539:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4540:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4541: </pre>
<pre style="margin:0; padding:0 ">4542:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4543:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4544:     .q      (reg2hw.le[61].q ),</pre>
<pre style="margin:0; padding:0 ">4545: </pre>
<pre style="margin:0; padding:0 ">4546:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4547:     .qs     (le1_le61_qs)</pre>
<pre style="margin:0; padding:0 ">4548:   );</pre>
<pre style="margin:0; padding:0 ">4549: </pre>
<pre style="margin:0; padding:0 ">4550: </pre>
<pre style="margin:0; padding:0 ">4551:   // F[le62]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4552:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4553:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4554:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4555:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4556:   ) u_le1_le62 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4557:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4558:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4559: </pre>
<pre style="margin:0; padding:0 ">4560:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4561:     .we     (le1_le62_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4562:     .wd     (le1_le62_wd),</pre>
<pre style="margin:0; padding:0 ">4563: </pre>
<pre style="margin:0; padding:0 ">4564:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4565:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4566:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4567: </pre>
<pre style="margin:0; padding:0 ">4568:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4569:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4570:     .q      (reg2hw.le[62].q ),</pre>
<pre style="margin:0; padding:0 ">4571: </pre>
<pre style="margin:0; padding:0 ">4572:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4573:     .qs     (le1_le62_qs)</pre>
<pre style="margin:0; padding:0 ">4574:   );</pre>
<pre style="margin:0; padding:0 ">4575: </pre>
<pre style="margin:0; padding:0 ">4576: </pre>
<pre style="margin:0; padding:0 ">4577:   // F[le63]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4578:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4579:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4580:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4581:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4582:   ) u_le1_le63 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4583:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4584:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4585: </pre>
<pre style="margin:0; padding:0 ">4586:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4587:     .we     (le1_le63_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4588:     .wd     (le1_le63_wd),</pre>
<pre style="margin:0; padding:0 ">4589: </pre>
<pre style="margin:0; padding:0 ">4590:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4591:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4592:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4593: </pre>
<pre style="margin:0; padding:0 ">4594:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4595:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4596:     .q      (reg2hw.le[63].q ),</pre>
<pre style="margin:0; padding:0 ">4597: </pre>
<pre style="margin:0; padding:0 ">4598:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4599:     .qs     (le1_le63_qs)</pre>
<pre style="margin:0; padding:0 ">4600:   );</pre>
<pre style="margin:0; padding:0 ">4601: </pre>
<pre style="margin:0; padding:0 ">4602: </pre>
<pre style="margin:0; padding:0 ">4603:   // Subregister 64 of Multireg le</pre>
<pre style="margin:0; padding:0 ">4604:   // R[le2]: V(False)</pre>
<pre style="margin:0; padding:0 ">4605: </pre>
<pre style="margin:0; padding:0 ">4606:   // F[le64]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4607:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4608:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4609:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4610:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4611:   ) u_le2_le64 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4612:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4613:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4614: </pre>
<pre style="margin:0; padding:0 ">4615:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4616:     .we     (le2_le64_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4617:     .wd     (le2_le64_wd),</pre>
<pre style="margin:0; padding:0 ">4618: </pre>
<pre style="margin:0; padding:0 ">4619:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4620:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4621:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4622: </pre>
<pre style="margin:0; padding:0 ">4623:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4624:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4625:     .q      (reg2hw.le[64].q ),</pre>
<pre style="margin:0; padding:0 ">4626: </pre>
<pre style="margin:0; padding:0 ">4627:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4628:     .qs     (le2_le64_qs)</pre>
<pre style="margin:0; padding:0 ">4629:   );</pre>
<pre style="margin:0; padding:0 ">4630: </pre>
<pre style="margin:0; padding:0 ">4631: </pre>
<pre style="margin:0; padding:0 ">4632:   // F[le65]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4633:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4634:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4635:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4636:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4637:   ) u_le2_le65 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4638:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4639:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4640: </pre>
<pre style="margin:0; padding:0 ">4641:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4642:     .we     (le2_le65_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4643:     .wd     (le2_le65_wd),</pre>
<pre style="margin:0; padding:0 ">4644: </pre>
<pre style="margin:0; padding:0 ">4645:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4646:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4647:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4648: </pre>
<pre style="margin:0; padding:0 ">4649:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4650:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4651:     .q      (reg2hw.le[65].q ),</pre>
<pre style="margin:0; padding:0 ">4652: </pre>
<pre style="margin:0; padding:0 ">4653:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4654:     .qs     (le2_le65_qs)</pre>
<pre style="margin:0; padding:0 ">4655:   );</pre>
<pre style="margin:0; padding:0 ">4656: </pre>
<pre style="margin:0; padding:0 ">4657: </pre>
<pre style="margin:0; padding:0 ">4658:   // F[le66]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4659:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4660:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4661:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4662:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4663:   ) u_le2_le66 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4664:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4665:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4666: </pre>
<pre style="margin:0; padding:0 ">4667:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4668:     .we     (le2_le66_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4669:     .wd     (le2_le66_wd),</pre>
<pre style="margin:0; padding:0 ">4670: </pre>
<pre style="margin:0; padding:0 ">4671:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4672:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4673:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4674: </pre>
<pre style="margin:0; padding:0 ">4675:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4676:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4677:     .q      (reg2hw.le[66].q ),</pre>
<pre style="margin:0; padding:0 ">4678: </pre>
<pre style="margin:0; padding:0 ">4679:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4680:     .qs     (le2_le66_qs)</pre>
<pre style="margin:0; padding:0 ">4681:   );</pre>
<pre style="margin:0; padding:0 ">4682: </pre>
<pre style="margin:0; padding:0 ">4683: </pre>
<pre style="margin:0; padding:0 ">4684:   // F[le67]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4685:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4686:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4687:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4688:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4689:   ) u_le2_le67 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4690:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4691:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4692: </pre>
<pre style="margin:0; padding:0 ">4693:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4694:     .we     (le2_le67_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4695:     .wd     (le2_le67_wd),</pre>
<pre style="margin:0; padding:0 ">4696: </pre>
<pre style="margin:0; padding:0 ">4697:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4698:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4699:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4700: </pre>
<pre style="margin:0; padding:0 ">4701:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4702:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4703:     .q      (reg2hw.le[67].q ),</pre>
<pre style="margin:0; padding:0 ">4704: </pre>
<pre style="margin:0; padding:0 ">4705:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4706:     .qs     (le2_le67_qs)</pre>
<pre style="margin:0; padding:0 ">4707:   );</pre>
<pre style="margin:0; padding:0 ">4708: </pre>
<pre style="margin:0; padding:0 ">4709: </pre>
<pre style="margin:0; padding:0 ">4710:   // F[le68]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4711:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4712:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4713:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4714:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4715:   ) u_le2_le68 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4716:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4717:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4718: </pre>
<pre style="margin:0; padding:0 ">4719:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4720:     .we     (le2_le68_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4721:     .wd     (le2_le68_wd),</pre>
<pre style="margin:0; padding:0 ">4722: </pre>
<pre style="margin:0; padding:0 ">4723:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4724:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4725:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4726: </pre>
<pre style="margin:0; padding:0 ">4727:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4728:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4729:     .q      (reg2hw.le[68].q ),</pre>
<pre style="margin:0; padding:0 ">4730: </pre>
<pre style="margin:0; padding:0 ">4731:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4732:     .qs     (le2_le68_qs)</pre>
<pre style="margin:0; padding:0 ">4733:   );</pre>
<pre style="margin:0; padding:0 ">4734: </pre>
<pre style="margin:0; padding:0 ">4735: </pre>
<pre style="margin:0; padding:0 ">4736:   // F[le69]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4737:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4738:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4739:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4740:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4741:   ) u_le2_le69 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4742:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4743:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4744: </pre>
<pre style="margin:0; padding:0 ">4745:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4746:     .we     (le2_le69_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4747:     .wd     (le2_le69_wd),</pre>
<pre style="margin:0; padding:0 ">4748: </pre>
<pre style="margin:0; padding:0 ">4749:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4750:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4751:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4752: </pre>
<pre style="margin:0; padding:0 ">4753:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4754:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4755:     .q      (reg2hw.le[69].q ),</pre>
<pre style="margin:0; padding:0 ">4756: </pre>
<pre style="margin:0; padding:0 ">4757:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4758:     .qs     (le2_le69_qs)</pre>
<pre style="margin:0; padding:0 ">4759:   );</pre>
<pre style="margin:0; padding:0 ">4760: </pre>
<pre style="margin:0; padding:0 ">4761: </pre>
<pre style="margin:0; padding:0 ">4762:   // F[le70]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4763:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4764:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4765:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4766:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4767:   ) u_le2_le70 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4768:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4769:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4770: </pre>
<pre style="margin:0; padding:0 ">4771:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4772:     .we     (le2_le70_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4773:     .wd     (le2_le70_wd),</pre>
<pre style="margin:0; padding:0 ">4774: </pre>
<pre style="margin:0; padding:0 ">4775:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4776:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4777:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4778: </pre>
<pre style="margin:0; padding:0 ">4779:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4780:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4781:     .q      (reg2hw.le[70].q ),</pre>
<pre style="margin:0; padding:0 ">4782: </pre>
<pre style="margin:0; padding:0 ">4783:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4784:     .qs     (le2_le70_qs)</pre>
<pre style="margin:0; padding:0 ">4785:   );</pre>
<pre style="margin:0; padding:0 ">4786: </pre>
<pre style="margin:0; padding:0 ">4787: </pre>
<pre style="margin:0; padding:0 ">4788:   // F[le71]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4789:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4790:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4791:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4792:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4793:   ) u_le2_le71 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4794:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4795:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4796: </pre>
<pre style="margin:0; padding:0 ">4797:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4798:     .we     (le2_le71_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4799:     .wd     (le2_le71_wd),</pre>
<pre style="margin:0; padding:0 ">4800: </pre>
<pre style="margin:0; padding:0 ">4801:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4802:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4803:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4804: </pre>
<pre style="margin:0; padding:0 ">4805:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4806:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4807:     .q      (reg2hw.le[71].q ),</pre>
<pre style="margin:0; padding:0 ">4808: </pre>
<pre style="margin:0; padding:0 ">4809:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4810:     .qs     (le2_le71_qs)</pre>
<pre style="margin:0; padding:0 ">4811:   );</pre>
<pre style="margin:0; padding:0 ">4812: </pre>
<pre style="margin:0; padding:0 ">4813: </pre>
<pre style="margin:0; padding:0 ">4814:   // F[le72]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4815:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4816:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4817:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4818:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4819:   ) u_le2_le72 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4820:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4821:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4822: </pre>
<pre style="margin:0; padding:0 ">4823:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4824:     .we     (le2_le72_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4825:     .wd     (le2_le72_wd),</pre>
<pre style="margin:0; padding:0 ">4826: </pre>
<pre style="margin:0; padding:0 ">4827:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4828:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4829:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4830: </pre>
<pre style="margin:0; padding:0 ">4831:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4832:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4833:     .q      (reg2hw.le[72].q ),</pre>
<pre style="margin:0; padding:0 ">4834: </pre>
<pre style="margin:0; padding:0 ">4835:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4836:     .qs     (le2_le72_qs)</pre>
<pre style="margin:0; padding:0 ">4837:   );</pre>
<pre style="margin:0; padding:0 ">4838: </pre>
<pre style="margin:0; padding:0 ">4839: </pre>
<pre style="margin:0; padding:0 ">4840:   // F[le73]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4841:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4842:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4843:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4844:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4845:   ) u_le2_le73 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4846:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4847:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4848: </pre>
<pre style="margin:0; padding:0 ">4849:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4850:     .we     (le2_le73_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4851:     .wd     (le2_le73_wd),</pre>
<pre style="margin:0; padding:0 ">4852: </pre>
<pre style="margin:0; padding:0 ">4853:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4854:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4855:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4856: </pre>
<pre style="margin:0; padding:0 ">4857:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4858:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4859:     .q      (reg2hw.le[73].q ),</pre>
<pre style="margin:0; padding:0 ">4860: </pre>
<pre style="margin:0; padding:0 ">4861:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4862:     .qs     (le2_le73_qs)</pre>
<pre style="margin:0; padding:0 ">4863:   );</pre>
<pre style="margin:0; padding:0 ">4864: </pre>
<pre style="margin:0; padding:0 ">4865: </pre>
<pre style="margin:0; padding:0 ">4866:   // F[le74]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4867:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4868:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4869:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4870:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4871:   ) u_le2_le74 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4872:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4873:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4874: </pre>
<pre style="margin:0; padding:0 ">4875:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4876:     .we     (le2_le74_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4877:     .wd     (le2_le74_wd),</pre>
<pre style="margin:0; padding:0 ">4878: </pre>
<pre style="margin:0; padding:0 ">4879:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4880:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4881:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4882: </pre>
<pre style="margin:0; padding:0 ">4883:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4884:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4885:     .q      (reg2hw.le[74].q ),</pre>
<pre style="margin:0; padding:0 ">4886: </pre>
<pre style="margin:0; padding:0 ">4887:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4888:     .qs     (le2_le74_qs)</pre>
<pre style="margin:0; padding:0 ">4889:   );</pre>
<pre style="margin:0; padding:0 ">4890: </pre>
<pre style="margin:0; padding:0 ">4891: </pre>
<pre style="margin:0; padding:0 ">4892:   // F[le75]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4893:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4894:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4895:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4896:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4897:   ) u_le2_le75 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4898:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4899:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4900: </pre>
<pre style="margin:0; padding:0 ">4901:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4902:     .we     (le2_le75_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4903:     .wd     (le2_le75_wd),</pre>
<pre style="margin:0; padding:0 ">4904: </pre>
<pre style="margin:0; padding:0 ">4905:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4906:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4907:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4908: </pre>
<pre style="margin:0; padding:0 ">4909:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4910:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4911:     .q      (reg2hw.le[75].q ),</pre>
<pre style="margin:0; padding:0 ">4912: </pre>
<pre style="margin:0; padding:0 ">4913:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4914:     .qs     (le2_le75_qs)</pre>
<pre style="margin:0; padding:0 ">4915:   );</pre>
<pre style="margin:0; padding:0 ">4916: </pre>
<pre style="margin:0; padding:0 ">4917: </pre>
<pre style="margin:0; padding:0 ">4918:   // F[le76]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4919:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4920:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4921:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4922:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4923:   ) u_le2_le76 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4924:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4925:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4926: </pre>
<pre style="margin:0; padding:0 ">4927:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4928:     .we     (le2_le76_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4929:     .wd     (le2_le76_wd),</pre>
<pre style="margin:0; padding:0 ">4930: </pre>
<pre style="margin:0; padding:0 ">4931:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4932:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4933:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4934: </pre>
<pre style="margin:0; padding:0 ">4935:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4936:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4937:     .q      (reg2hw.le[76].q ),</pre>
<pre style="margin:0; padding:0 ">4938: </pre>
<pre style="margin:0; padding:0 ">4939:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4940:     .qs     (le2_le76_qs)</pre>
<pre style="margin:0; padding:0 ">4941:   );</pre>
<pre style="margin:0; padding:0 ">4942: </pre>
<pre style="margin:0; padding:0 ">4943: </pre>
<pre style="margin:0; padding:0 ">4944:   // F[le77]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4945:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4946:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4947:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4948:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4949:   ) u_le2_le77 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4950:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4951:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4952: </pre>
<pre style="margin:0; padding:0 ">4953:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4954:     .we     (le2_le77_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4955:     .wd     (le2_le77_wd),</pre>
<pre style="margin:0; padding:0 ">4956: </pre>
<pre style="margin:0; padding:0 ">4957:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4958:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4959:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4960: </pre>
<pre style="margin:0; padding:0 ">4961:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4962:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4963:     .q      (reg2hw.le[77].q ),</pre>
<pre style="margin:0; padding:0 ">4964: </pre>
<pre style="margin:0; padding:0 ">4965:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4966:     .qs     (le2_le77_qs)</pre>
<pre style="margin:0; padding:0 ">4967:   );</pre>
<pre style="margin:0; padding:0 ">4968: </pre>
<pre style="margin:0; padding:0 ">4969: </pre>
<pre style="margin:0; padding:0 ">4970:   // F[le78]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4971:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4972:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4973:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4974:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4975:   ) u_le2_le78 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4976:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4977:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">4978: </pre>
<pre style="margin:0; padding:0 ">4979:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4980:     .we     (le2_le78_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4981:     .wd     (le2_le78_wd),</pre>
<pre style="margin:0; padding:0 ">4982: </pre>
<pre style="margin:0; padding:0 ">4983:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4984:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4985:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">4986: </pre>
<pre style="margin:0; padding:0 ">4987:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4988:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4989:     .q      (reg2hw.le[78].q ),</pre>
<pre style="margin:0; padding:0 ">4990: </pre>
<pre style="margin:0; padding:0 ">4991:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4992:     .qs     (le2_le78_qs)</pre>
<pre style="margin:0; padding:0 ">4993:   );</pre>
<pre style="margin:0; padding:0 ">4994: </pre>
<pre style="margin:0; padding:0 ">4995: </pre>
<pre style="margin:0; padding:0 ">4996:   // F[le79]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4997:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4998:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">4999:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5000:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5001:   ) u_le2_le79 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5002:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5003:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5004: </pre>
<pre style="margin:0; padding:0 ">5005:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5006:     .we     (le2_le79_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5007:     .wd     (le2_le79_wd),</pre>
<pre style="margin:0; padding:0 ">5008: </pre>
<pre style="margin:0; padding:0 ">5009:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5010:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5011:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5012: </pre>
<pre style="margin:0; padding:0 ">5013:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5014:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5015:     .q      (reg2hw.le[79].q ),</pre>
<pre style="margin:0; padding:0 ">5016: </pre>
<pre style="margin:0; padding:0 ">5017:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5018:     .qs     (le2_le79_qs)</pre>
<pre style="margin:0; padding:0 ">5019:   );</pre>
<pre style="margin:0; padding:0 ">5020: </pre>
<pre style="margin:0; padding:0 ">5021: </pre>
<pre style="margin:0; padding:0 ">5022:   // F[le80]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5023:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5024:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5025:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5026:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5027:   ) u_le2_le80 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5028:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5029:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5030: </pre>
<pre style="margin:0; padding:0 ">5031:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5032:     .we     (le2_le80_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5033:     .wd     (le2_le80_wd),</pre>
<pre style="margin:0; padding:0 ">5034: </pre>
<pre style="margin:0; padding:0 ">5035:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5036:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5037:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5038: </pre>
<pre style="margin:0; padding:0 ">5039:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5040:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5041:     .q      (reg2hw.le[80].q ),</pre>
<pre style="margin:0; padding:0 ">5042: </pre>
<pre style="margin:0; padding:0 ">5043:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5044:     .qs     (le2_le80_qs)</pre>
<pre style="margin:0; padding:0 ">5045:   );</pre>
<pre style="margin:0; padding:0 ">5046: </pre>
<pre style="margin:0; padding:0 ">5047: </pre>
<pre style="margin:0; padding:0 ">5048: </pre>
<pre style="margin:0; padding:0 ">5049:   // R[prio0]: V(False)</pre>
<pre style="margin:0; padding:0 ">5050: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5051:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5052:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5053:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5054:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5055:   ) u_prio0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5056:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5057:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5058: </pre>
<pre style="margin:0; padding:0 ">5059:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5060:     .we     (prio0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5061:     .wd     (prio0_wd),</pre>
<pre style="margin:0; padding:0 ">5062: </pre>
<pre style="margin:0; padding:0 ">5063:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5064:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5065:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5066: </pre>
<pre style="margin:0; padding:0 ">5067:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5068:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5069:     .q      (reg2hw.prio0.q ),</pre>
<pre style="margin:0; padding:0 ">5070: </pre>
<pre style="margin:0; padding:0 ">5071:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5072:     .qs     (prio0_qs)</pre>
<pre style="margin:0; padding:0 ">5073:   );</pre>
<pre style="margin:0; padding:0 ">5074: </pre>
<pre style="margin:0; padding:0 ">5075: </pre>
<pre style="margin:0; padding:0 ">5076:   // R[prio1]: V(False)</pre>
<pre style="margin:0; padding:0 ">5077: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5078:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5079:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5080:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5081:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5082:   ) u_prio1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5083:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5084:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5085: </pre>
<pre style="margin:0; padding:0 ">5086:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5087:     .we     (prio1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5088:     .wd     (prio1_wd),</pre>
<pre style="margin:0; padding:0 ">5089: </pre>
<pre style="margin:0; padding:0 ">5090:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5091:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5092:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5093: </pre>
<pre style="margin:0; padding:0 ">5094:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5095:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5096:     .q      (reg2hw.prio1.q ),</pre>
<pre style="margin:0; padding:0 ">5097: </pre>
<pre style="margin:0; padding:0 ">5098:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5099:     .qs     (prio1_qs)</pre>
<pre style="margin:0; padding:0 ">5100:   );</pre>
<pre style="margin:0; padding:0 ">5101: </pre>
<pre style="margin:0; padding:0 ">5102: </pre>
<pre style="margin:0; padding:0 ">5103:   // R[prio2]: V(False)</pre>
<pre style="margin:0; padding:0 ">5104: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5105:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5106:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5107:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5108:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5109:   ) u_prio2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5110:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5111:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5112: </pre>
<pre style="margin:0; padding:0 ">5113:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5114:     .we     (prio2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5115:     .wd     (prio2_wd),</pre>
<pre style="margin:0; padding:0 ">5116: </pre>
<pre style="margin:0; padding:0 ">5117:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5118:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5119:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5120: </pre>
<pre style="margin:0; padding:0 ">5121:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5122:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5123:     .q      (reg2hw.prio2.q ),</pre>
<pre style="margin:0; padding:0 ">5124: </pre>
<pre style="margin:0; padding:0 ">5125:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5126:     .qs     (prio2_qs)</pre>
<pre style="margin:0; padding:0 ">5127:   );</pre>
<pre style="margin:0; padding:0 ">5128: </pre>
<pre style="margin:0; padding:0 ">5129: </pre>
<pre style="margin:0; padding:0 ">5130:   // R[prio3]: V(False)</pre>
<pre style="margin:0; padding:0 ">5131: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5132:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5133:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5134:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5135:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5136:   ) u_prio3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5137:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5138:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5139: </pre>
<pre style="margin:0; padding:0 ">5140:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5141:     .we     (prio3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5142:     .wd     (prio3_wd),</pre>
<pre style="margin:0; padding:0 ">5143: </pre>
<pre style="margin:0; padding:0 ">5144:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5145:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5146:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5147: </pre>
<pre style="margin:0; padding:0 ">5148:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5149:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5150:     .q      (reg2hw.prio3.q ),</pre>
<pre style="margin:0; padding:0 ">5151: </pre>
<pre style="margin:0; padding:0 ">5152:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5153:     .qs     (prio3_qs)</pre>
<pre style="margin:0; padding:0 ">5154:   );</pre>
<pre style="margin:0; padding:0 ">5155: </pre>
<pre style="margin:0; padding:0 ">5156: </pre>
<pre style="margin:0; padding:0 ">5157:   // R[prio4]: V(False)</pre>
<pre style="margin:0; padding:0 ">5158: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5159:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5160:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5161:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5162:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5163:   ) u_prio4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5164:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5165:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5166: </pre>
<pre style="margin:0; padding:0 ">5167:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5168:     .we     (prio4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5169:     .wd     (prio4_wd),</pre>
<pre style="margin:0; padding:0 ">5170: </pre>
<pre style="margin:0; padding:0 ">5171:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5172:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5173:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5174: </pre>
<pre style="margin:0; padding:0 ">5175:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5176:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5177:     .q      (reg2hw.prio4.q ),</pre>
<pre style="margin:0; padding:0 ">5178: </pre>
<pre style="margin:0; padding:0 ">5179:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5180:     .qs     (prio4_qs)</pre>
<pre style="margin:0; padding:0 ">5181:   );</pre>
<pre style="margin:0; padding:0 ">5182: </pre>
<pre style="margin:0; padding:0 ">5183: </pre>
<pre style="margin:0; padding:0 ">5184:   // R[prio5]: V(False)</pre>
<pre style="margin:0; padding:0 ">5185: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5186:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5187:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5188:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5189:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5190:   ) u_prio5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5191:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5192:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5193: </pre>
<pre style="margin:0; padding:0 ">5194:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5195:     .we     (prio5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5196:     .wd     (prio5_wd),</pre>
<pre style="margin:0; padding:0 ">5197: </pre>
<pre style="margin:0; padding:0 ">5198:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5199:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5200:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5201: </pre>
<pre style="margin:0; padding:0 ">5202:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5203:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5204:     .q      (reg2hw.prio5.q ),</pre>
<pre style="margin:0; padding:0 ">5205: </pre>
<pre style="margin:0; padding:0 ">5206:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5207:     .qs     (prio5_qs)</pre>
<pre style="margin:0; padding:0 ">5208:   );</pre>
<pre style="margin:0; padding:0 ">5209: </pre>
<pre style="margin:0; padding:0 ">5210: </pre>
<pre style="margin:0; padding:0 ">5211:   // R[prio6]: V(False)</pre>
<pre style="margin:0; padding:0 ">5212: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5213:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5214:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5215:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5216:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5217:   ) u_prio6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5218:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5219:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5220: </pre>
<pre style="margin:0; padding:0 ">5221:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5222:     .we     (prio6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5223:     .wd     (prio6_wd),</pre>
<pre style="margin:0; padding:0 ">5224: </pre>
<pre style="margin:0; padding:0 ">5225:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5226:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5227:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5228: </pre>
<pre style="margin:0; padding:0 ">5229:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5230:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5231:     .q      (reg2hw.prio6.q ),</pre>
<pre style="margin:0; padding:0 ">5232: </pre>
<pre style="margin:0; padding:0 ">5233:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5234:     .qs     (prio6_qs)</pre>
<pre style="margin:0; padding:0 ">5235:   );</pre>
<pre style="margin:0; padding:0 ">5236: </pre>
<pre style="margin:0; padding:0 ">5237: </pre>
<pre style="margin:0; padding:0 ">5238:   // R[prio7]: V(False)</pre>
<pre style="margin:0; padding:0 ">5239: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5240:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5241:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5242:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5243:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5244:   ) u_prio7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5245:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5246:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5247: </pre>
<pre style="margin:0; padding:0 ">5248:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5249:     .we     (prio7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5250:     .wd     (prio7_wd),</pre>
<pre style="margin:0; padding:0 ">5251: </pre>
<pre style="margin:0; padding:0 ">5252:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5253:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5254:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5255: </pre>
<pre style="margin:0; padding:0 ">5256:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5257:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5258:     .q      (reg2hw.prio7.q ),</pre>
<pre style="margin:0; padding:0 ">5259: </pre>
<pre style="margin:0; padding:0 ">5260:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5261:     .qs     (prio7_qs)</pre>
<pre style="margin:0; padding:0 ">5262:   );</pre>
<pre style="margin:0; padding:0 ">5263: </pre>
<pre style="margin:0; padding:0 ">5264: </pre>
<pre style="margin:0; padding:0 ">5265:   // R[prio8]: V(False)</pre>
<pre style="margin:0; padding:0 ">5266: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5267:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5268:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5269:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5270:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5271:   ) u_prio8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5272:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5273:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5274: </pre>
<pre style="margin:0; padding:0 ">5275:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5276:     .we     (prio8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5277:     .wd     (prio8_wd),</pre>
<pre style="margin:0; padding:0 ">5278: </pre>
<pre style="margin:0; padding:0 ">5279:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5280:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5281:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5282: </pre>
<pre style="margin:0; padding:0 ">5283:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5284:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5285:     .q      (reg2hw.prio8.q ),</pre>
<pre style="margin:0; padding:0 ">5286: </pre>
<pre style="margin:0; padding:0 ">5287:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5288:     .qs     (prio8_qs)</pre>
<pre style="margin:0; padding:0 ">5289:   );</pre>
<pre style="margin:0; padding:0 ">5290: </pre>
<pre style="margin:0; padding:0 ">5291: </pre>
<pre style="margin:0; padding:0 ">5292:   // R[prio9]: V(False)</pre>
<pre style="margin:0; padding:0 ">5293: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5294:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5295:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5296:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5297:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5298:   ) u_prio9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5299:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5300:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5301: </pre>
<pre style="margin:0; padding:0 ">5302:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5303:     .we     (prio9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5304:     .wd     (prio9_wd),</pre>
<pre style="margin:0; padding:0 ">5305: </pre>
<pre style="margin:0; padding:0 ">5306:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5307:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5308:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5309: </pre>
<pre style="margin:0; padding:0 ">5310:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5311:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5312:     .q      (reg2hw.prio9.q ),</pre>
<pre style="margin:0; padding:0 ">5313: </pre>
<pre style="margin:0; padding:0 ">5314:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5315:     .qs     (prio9_qs)</pre>
<pre style="margin:0; padding:0 ">5316:   );</pre>
<pre style="margin:0; padding:0 ">5317: </pre>
<pre style="margin:0; padding:0 ">5318: </pre>
<pre style="margin:0; padding:0 ">5319:   // R[prio10]: V(False)</pre>
<pre style="margin:0; padding:0 ">5320: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5321:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5322:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5323:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5324:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5325:   ) u_prio10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5326:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5327:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5328: </pre>
<pre style="margin:0; padding:0 ">5329:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5330:     .we     (prio10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5331:     .wd     (prio10_wd),</pre>
<pre style="margin:0; padding:0 ">5332: </pre>
<pre style="margin:0; padding:0 ">5333:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5334:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5335:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5336: </pre>
<pre style="margin:0; padding:0 ">5337:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5338:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5339:     .q      (reg2hw.prio10.q ),</pre>
<pre style="margin:0; padding:0 ">5340: </pre>
<pre style="margin:0; padding:0 ">5341:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5342:     .qs     (prio10_qs)</pre>
<pre style="margin:0; padding:0 ">5343:   );</pre>
<pre style="margin:0; padding:0 ">5344: </pre>
<pre style="margin:0; padding:0 ">5345: </pre>
<pre style="margin:0; padding:0 ">5346:   // R[prio11]: V(False)</pre>
<pre style="margin:0; padding:0 ">5347: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5348:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5349:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5350:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5351:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5352:   ) u_prio11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5353:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5354:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5355: </pre>
<pre style="margin:0; padding:0 ">5356:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5357:     .we     (prio11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5358:     .wd     (prio11_wd),</pre>
<pre style="margin:0; padding:0 ">5359: </pre>
<pre style="margin:0; padding:0 ">5360:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5361:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5362:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5363: </pre>
<pre style="margin:0; padding:0 ">5364:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5365:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5366:     .q      (reg2hw.prio11.q ),</pre>
<pre style="margin:0; padding:0 ">5367: </pre>
<pre style="margin:0; padding:0 ">5368:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5369:     .qs     (prio11_qs)</pre>
<pre style="margin:0; padding:0 ">5370:   );</pre>
<pre style="margin:0; padding:0 ">5371: </pre>
<pre style="margin:0; padding:0 ">5372: </pre>
<pre style="margin:0; padding:0 ">5373:   // R[prio12]: V(False)</pre>
<pre style="margin:0; padding:0 ">5374: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5375:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5376:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5377:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5378:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5379:   ) u_prio12 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5380:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5381:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5382: </pre>
<pre style="margin:0; padding:0 ">5383:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5384:     .we     (prio12_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5385:     .wd     (prio12_wd),</pre>
<pre style="margin:0; padding:0 ">5386: </pre>
<pre style="margin:0; padding:0 ">5387:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5388:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5389:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5390: </pre>
<pre style="margin:0; padding:0 ">5391:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5392:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5393:     .q      (reg2hw.prio12.q ),</pre>
<pre style="margin:0; padding:0 ">5394: </pre>
<pre style="margin:0; padding:0 ">5395:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5396:     .qs     (prio12_qs)</pre>
<pre style="margin:0; padding:0 ">5397:   );</pre>
<pre style="margin:0; padding:0 ">5398: </pre>
<pre style="margin:0; padding:0 ">5399: </pre>
<pre style="margin:0; padding:0 ">5400:   // R[prio13]: V(False)</pre>
<pre style="margin:0; padding:0 ">5401: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5402:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5403:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5404:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5405:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5406:   ) u_prio13 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5407:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5408:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5409: </pre>
<pre style="margin:0; padding:0 ">5410:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5411:     .we     (prio13_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5412:     .wd     (prio13_wd),</pre>
<pre style="margin:0; padding:0 ">5413: </pre>
<pre style="margin:0; padding:0 ">5414:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5415:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5416:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5417: </pre>
<pre style="margin:0; padding:0 ">5418:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5419:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5420:     .q      (reg2hw.prio13.q ),</pre>
<pre style="margin:0; padding:0 ">5421: </pre>
<pre style="margin:0; padding:0 ">5422:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5423:     .qs     (prio13_qs)</pre>
<pre style="margin:0; padding:0 ">5424:   );</pre>
<pre style="margin:0; padding:0 ">5425: </pre>
<pre style="margin:0; padding:0 ">5426: </pre>
<pre style="margin:0; padding:0 ">5427:   // R[prio14]: V(False)</pre>
<pre style="margin:0; padding:0 ">5428: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5429:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5430:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5431:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5432:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5433:   ) u_prio14 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5434:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5435:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5436: </pre>
<pre style="margin:0; padding:0 ">5437:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5438:     .we     (prio14_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5439:     .wd     (prio14_wd),</pre>
<pre style="margin:0; padding:0 ">5440: </pre>
<pre style="margin:0; padding:0 ">5441:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5442:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5443:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5444: </pre>
<pre style="margin:0; padding:0 ">5445:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5446:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5447:     .q      (reg2hw.prio14.q ),</pre>
<pre style="margin:0; padding:0 ">5448: </pre>
<pre style="margin:0; padding:0 ">5449:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5450:     .qs     (prio14_qs)</pre>
<pre style="margin:0; padding:0 ">5451:   );</pre>
<pre style="margin:0; padding:0 ">5452: </pre>
<pre style="margin:0; padding:0 ">5453: </pre>
<pre style="margin:0; padding:0 ">5454:   // R[prio15]: V(False)</pre>
<pre style="margin:0; padding:0 ">5455: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5456:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5457:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5458:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5459:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5460:   ) u_prio15 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5461:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5462:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5463: </pre>
<pre style="margin:0; padding:0 ">5464:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5465:     .we     (prio15_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5466:     .wd     (prio15_wd),</pre>
<pre style="margin:0; padding:0 ">5467: </pre>
<pre style="margin:0; padding:0 ">5468:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5469:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5470:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5471: </pre>
<pre style="margin:0; padding:0 ">5472:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5473:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5474:     .q      (reg2hw.prio15.q ),</pre>
<pre style="margin:0; padding:0 ">5475: </pre>
<pre style="margin:0; padding:0 ">5476:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5477:     .qs     (prio15_qs)</pre>
<pre style="margin:0; padding:0 ">5478:   );</pre>
<pre style="margin:0; padding:0 ">5479: </pre>
<pre style="margin:0; padding:0 ">5480: </pre>
<pre style="margin:0; padding:0 ">5481:   // R[prio16]: V(False)</pre>
<pre style="margin:0; padding:0 ">5482: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5483:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5484:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5485:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5486:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5487:   ) u_prio16 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5488:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5489:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5490: </pre>
<pre style="margin:0; padding:0 ">5491:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5492:     .we     (prio16_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5493:     .wd     (prio16_wd),</pre>
<pre style="margin:0; padding:0 ">5494: </pre>
<pre style="margin:0; padding:0 ">5495:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5496:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5497:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5498: </pre>
<pre style="margin:0; padding:0 ">5499:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5500:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5501:     .q      (reg2hw.prio16.q ),</pre>
<pre style="margin:0; padding:0 ">5502: </pre>
<pre style="margin:0; padding:0 ">5503:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5504:     .qs     (prio16_qs)</pre>
<pre style="margin:0; padding:0 ">5505:   );</pre>
<pre style="margin:0; padding:0 ">5506: </pre>
<pre style="margin:0; padding:0 ">5507: </pre>
<pre style="margin:0; padding:0 ">5508:   // R[prio17]: V(False)</pre>
<pre style="margin:0; padding:0 ">5509: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5510:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5511:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5512:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5513:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5514:   ) u_prio17 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5515:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5516:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5517: </pre>
<pre style="margin:0; padding:0 ">5518:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5519:     .we     (prio17_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5520:     .wd     (prio17_wd),</pre>
<pre style="margin:0; padding:0 ">5521: </pre>
<pre style="margin:0; padding:0 ">5522:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5523:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5524:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5525: </pre>
<pre style="margin:0; padding:0 ">5526:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5527:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5528:     .q      (reg2hw.prio17.q ),</pre>
<pre style="margin:0; padding:0 ">5529: </pre>
<pre style="margin:0; padding:0 ">5530:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5531:     .qs     (prio17_qs)</pre>
<pre style="margin:0; padding:0 ">5532:   );</pre>
<pre style="margin:0; padding:0 ">5533: </pre>
<pre style="margin:0; padding:0 ">5534: </pre>
<pre style="margin:0; padding:0 ">5535:   // R[prio18]: V(False)</pre>
<pre style="margin:0; padding:0 ">5536: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5537:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5538:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5539:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5540:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5541:   ) u_prio18 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5542:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5543:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5544: </pre>
<pre style="margin:0; padding:0 ">5545:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5546:     .we     (prio18_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5547:     .wd     (prio18_wd),</pre>
<pre style="margin:0; padding:0 ">5548: </pre>
<pre style="margin:0; padding:0 ">5549:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5550:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5551:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5552: </pre>
<pre style="margin:0; padding:0 ">5553:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5554:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5555:     .q      (reg2hw.prio18.q ),</pre>
<pre style="margin:0; padding:0 ">5556: </pre>
<pre style="margin:0; padding:0 ">5557:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5558:     .qs     (prio18_qs)</pre>
<pre style="margin:0; padding:0 ">5559:   );</pre>
<pre style="margin:0; padding:0 ">5560: </pre>
<pre style="margin:0; padding:0 ">5561: </pre>
<pre style="margin:0; padding:0 ">5562:   // R[prio19]: V(False)</pre>
<pre style="margin:0; padding:0 ">5563: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5564:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5565:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5566:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5567:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5568:   ) u_prio19 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5569:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5570:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5571: </pre>
<pre style="margin:0; padding:0 ">5572:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5573:     .we     (prio19_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5574:     .wd     (prio19_wd),</pre>
<pre style="margin:0; padding:0 ">5575: </pre>
<pre style="margin:0; padding:0 ">5576:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5577:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5578:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5579: </pre>
<pre style="margin:0; padding:0 ">5580:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5581:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5582:     .q      (reg2hw.prio19.q ),</pre>
<pre style="margin:0; padding:0 ">5583: </pre>
<pre style="margin:0; padding:0 ">5584:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5585:     .qs     (prio19_qs)</pre>
<pre style="margin:0; padding:0 ">5586:   );</pre>
<pre style="margin:0; padding:0 ">5587: </pre>
<pre style="margin:0; padding:0 ">5588: </pre>
<pre style="margin:0; padding:0 ">5589:   // R[prio20]: V(False)</pre>
<pre style="margin:0; padding:0 ">5590: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5591:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5592:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5593:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5594:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5595:   ) u_prio20 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5596:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5597:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5598: </pre>
<pre style="margin:0; padding:0 ">5599:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5600:     .we     (prio20_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5601:     .wd     (prio20_wd),</pre>
<pre style="margin:0; padding:0 ">5602: </pre>
<pre style="margin:0; padding:0 ">5603:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5604:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5605:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5606: </pre>
<pre style="margin:0; padding:0 ">5607:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5608:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5609:     .q      (reg2hw.prio20.q ),</pre>
<pre style="margin:0; padding:0 ">5610: </pre>
<pre style="margin:0; padding:0 ">5611:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5612:     .qs     (prio20_qs)</pre>
<pre style="margin:0; padding:0 ">5613:   );</pre>
<pre style="margin:0; padding:0 ">5614: </pre>
<pre style="margin:0; padding:0 ">5615: </pre>
<pre style="margin:0; padding:0 ">5616:   // R[prio21]: V(False)</pre>
<pre style="margin:0; padding:0 ">5617: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5618:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5619:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5620:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5621:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5622:   ) u_prio21 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5623:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5624:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5625: </pre>
<pre style="margin:0; padding:0 ">5626:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5627:     .we     (prio21_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5628:     .wd     (prio21_wd),</pre>
<pre style="margin:0; padding:0 ">5629: </pre>
<pre style="margin:0; padding:0 ">5630:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5631:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5632:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5633: </pre>
<pre style="margin:0; padding:0 ">5634:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5635:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5636:     .q      (reg2hw.prio21.q ),</pre>
<pre style="margin:0; padding:0 ">5637: </pre>
<pre style="margin:0; padding:0 ">5638:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5639:     .qs     (prio21_qs)</pre>
<pre style="margin:0; padding:0 ">5640:   );</pre>
<pre style="margin:0; padding:0 ">5641: </pre>
<pre style="margin:0; padding:0 ">5642: </pre>
<pre style="margin:0; padding:0 ">5643:   // R[prio22]: V(False)</pre>
<pre style="margin:0; padding:0 ">5644: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5645:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5646:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5647:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5648:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5649:   ) u_prio22 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5650:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5651:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5652: </pre>
<pre style="margin:0; padding:0 ">5653:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5654:     .we     (prio22_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5655:     .wd     (prio22_wd),</pre>
<pre style="margin:0; padding:0 ">5656: </pre>
<pre style="margin:0; padding:0 ">5657:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5658:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5659:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5660: </pre>
<pre style="margin:0; padding:0 ">5661:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5662:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5663:     .q      (reg2hw.prio22.q ),</pre>
<pre style="margin:0; padding:0 ">5664: </pre>
<pre style="margin:0; padding:0 ">5665:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5666:     .qs     (prio22_qs)</pre>
<pre style="margin:0; padding:0 ">5667:   );</pre>
<pre style="margin:0; padding:0 ">5668: </pre>
<pre style="margin:0; padding:0 ">5669: </pre>
<pre style="margin:0; padding:0 ">5670:   // R[prio23]: V(False)</pre>
<pre style="margin:0; padding:0 ">5671: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5672:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5673:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5674:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5675:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5676:   ) u_prio23 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5677:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5678:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5679: </pre>
<pre style="margin:0; padding:0 ">5680:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5681:     .we     (prio23_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5682:     .wd     (prio23_wd),</pre>
<pre style="margin:0; padding:0 ">5683: </pre>
<pre style="margin:0; padding:0 ">5684:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5685:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5686:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5687: </pre>
<pre style="margin:0; padding:0 ">5688:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5689:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5690:     .q      (reg2hw.prio23.q ),</pre>
<pre style="margin:0; padding:0 ">5691: </pre>
<pre style="margin:0; padding:0 ">5692:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5693:     .qs     (prio23_qs)</pre>
<pre style="margin:0; padding:0 ">5694:   );</pre>
<pre style="margin:0; padding:0 ">5695: </pre>
<pre style="margin:0; padding:0 ">5696: </pre>
<pre style="margin:0; padding:0 ">5697:   // R[prio24]: V(False)</pre>
<pre style="margin:0; padding:0 ">5698: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5699:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5700:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5701:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5702:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5703:   ) u_prio24 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5704:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5705:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5706: </pre>
<pre style="margin:0; padding:0 ">5707:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5708:     .we     (prio24_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5709:     .wd     (prio24_wd),</pre>
<pre style="margin:0; padding:0 ">5710: </pre>
<pre style="margin:0; padding:0 ">5711:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5712:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5713:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5714: </pre>
<pre style="margin:0; padding:0 ">5715:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5716:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5717:     .q      (reg2hw.prio24.q ),</pre>
<pre style="margin:0; padding:0 ">5718: </pre>
<pre style="margin:0; padding:0 ">5719:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5720:     .qs     (prio24_qs)</pre>
<pre style="margin:0; padding:0 ">5721:   );</pre>
<pre style="margin:0; padding:0 ">5722: </pre>
<pre style="margin:0; padding:0 ">5723: </pre>
<pre style="margin:0; padding:0 ">5724:   // R[prio25]: V(False)</pre>
<pre style="margin:0; padding:0 ">5725: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5726:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5727:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5728:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5729:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5730:   ) u_prio25 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5731:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5732:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5733: </pre>
<pre style="margin:0; padding:0 ">5734:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5735:     .we     (prio25_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5736:     .wd     (prio25_wd),</pre>
<pre style="margin:0; padding:0 ">5737: </pre>
<pre style="margin:0; padding:0 ">5738:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5739:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5740:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5741: </pre>
<pre style="margin:0; padding:0 ">5742:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5743:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5744:     .q      (reg2hw.prio25.q ),</pre>
<pre style="margin:0; padding:0 ">5745: </pre>
<pre style="margin:0; padding:0 ">5746:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5747:     .qs     (prio25_qs)</pre>
<pre style="margin:0; padding:0 ">5748:   );</pre>
<pre style="margin:0; padding:0 ">5749: </pre>
<pre style="margin:0; padding:0 ">5750: </pre>
<pre style="margin:0; padding:0 ">5751:   // R[prio26]: V(False)</pre>
<pre style="margin:0; padding:0 ">5752: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5753:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5754:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5755:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5756:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5757:   ) u_prio26 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5758:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5759:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5760: </pre>
<pre style="margin:0; padding:0 ">5761:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5762:     .we     (prio26_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5763:     .wd     (prio26_wd),</pre>
<pre style="margin:0; padding:0 ">5764: </pre>
<pre style="margin:0; padding:0 ">5765:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5766:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5767:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5768: </pre>
<pre style="margin:0; padding:0 ">5769:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5770:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5771:     .q      (reg2hw.prio26.q ),</pre>
<pre style="margin:0; padding:0 ">5772: </pre>
<pre style="margin:0; padding:0 ">5773:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5774:     .qs     (prio26_qs)</pre>
<pre style="margin:0; padding:0 ">5775:   );</pre>
<pre style="margin:0; padding:0 ">5776: </pre>
<pre style="margin:0; padding:0 ">5777: </pre>
<pre style="margin:0; padding:0 ">5778:   // R[prio27]: V(False)</pre>
<pre style="margin:0; padding:0 ">5779: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5780:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5781:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5782:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5783:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5784:   ) u_prio27 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5785:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5786:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5787: </pre>
<pre style="margin:0; padding:0 ">5788:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5789:     .we     (prio27_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5790:     .wd     (prio27_wd),</pre>
<pre style="margin:0; padding:0 ">5791: </pre>
<pre style="margin:0; padding:0 ">5792:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5793:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5794:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5795: </pre>
<pre style="margin:0; padding:0 ">5796:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5797:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5798:     .q      (reg2hw.prio27.q ),</pre>
<pre style="margin:0; padding:0 ">5799: </pre>
<pre style="margin:0; padding:0 ">5800:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5801:     .qs     (prio27_qs)</pre>
<pre style="margin:0; padding:0 ">5802:   );</pre>
<pre style="margin:0; padding:0 ">5803: </pre>
<pre style="margin:0; padding:0 ">5804: </pre>
<pre style="margin:0; padding:0 ">5805:   // R[prio28]: V(False)</pre>
<pre style="margin:0; padding:0 ">5806: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5807:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5808:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5809:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5810:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5811:   ) u_prio28 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5812:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5813:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5814: </pre>
<pre style="margin:0; padding:0 ">5815:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5816:     .we     (prio28_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5817:     .wd     (prio28_wd),</pre>
<pre style="margin:0; padding:0 ">5818: </pre>
<pre style="margin:0; padding:0 ">5819:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5820:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5821:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5822: </pre>
<pre style="margin:0; padding:0 ">5823:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5824:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5825:     .q      (reg2hw.prio28.q ),</pre>
<pre style="margin:0; padding:0 ">5826: </pre>
<pre style="margin:0; padding:0 ">5827:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5828:     .qs     (prio28_qs)</pre>
<pre style="margin:0; padding:0 ">5829:   );</pre>
<pre style="margin:0; padding:0 ">5830: </pre>
<pre style="margin:0; padding:0 ">5831: </pre>
<pre style="margin:0; padding:0 ">5832:   // R[prio29]: V(False)</pre>
<pre style="margin:0; padding:0 ">5833: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5834:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5835:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5836:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5837:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5838:   ) u_prio29 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5839:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5840:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5841: </pre>
<pre style="margin:0; padding:0 ">5842:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5843:     .we     (prio29_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5844:     .wd     (prio29_wd),</pre>
<pre style="margin:0; padding:0 ">5845: </pre>
<pre style="margin:0; padding:0 ">5846:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5847:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5848:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5849: </pre>
<pre style="margin:0; padding:0 ">5850:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5851:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5852:     .q      (reg2hw.prio29.q ),</pre>
<pre style="margin:0; padding:0 ">5853: </pre>
<pre style="margin:0; padding:0 ">5854:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5855:     .qs     (prio29_qs)</pre>
<pre style="margin:0; padding:0 ">5856:   );</pre>
<pre style="margin:0; padding:0 ">5857: </pre>
<pre style="margin:0; padding:0 ">5858: </pre>
<pre style="margin:0; padding:0 ">5859:   // R[prio30]: V(False)</pre>
<pre style="margin:0; padding:0 ">5860: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5861:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5862:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5863:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5864:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5865:   ) u_prio30 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5866:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5867:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5868: </pre>
<pre style="margin:0; padding:0 ">5869:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5870:     .we     (prio30_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5871:     .wd     (prio30_wd),</pre>
<pre style="margin:0; padding:0 ">5872: </pre>
<pre style="margin:0; padding:0 ">5873:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5874:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5875:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5876: </pre>
<pre style="margin:0; padding:0 ">5877:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5878:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5879:     .q      (reg2hw.prio30.q ),</pre>
<pre style="margin:0; padding:0 ">5880: </pre>
<pre style="margin:0; padding:0 ">5881:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5882:     .qs     (prio30_qs)</pre>
<pre style="margin:0; padding:0 ">5883:   );</pre>
<pre style="margin:0; padding:0 ">5884: </pre>
<pre style="margin:0; padding:0 ">5885: </pre>
<pre style="margin:0; padding:0 ">5886:   // R[prio31]: V(False)</pre>
<pre style="margin:0; padding:0 ">5887: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5888:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5889:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5890:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5891:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5892:   ) u_prio31 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5893:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5894:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5895: </pre>
<pre style="margin:0; padding:0 ">5896:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5897:     .we     (prio31_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5898:     .wd     (prio31_wd),</pre>
<pre style="margin:0; padding:0 ">5899: </pre>
<pre style="margin:0; padding:0 ">5900:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5901:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5902:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5903: </pre>
<pre style="margin:0; padding:0 ">5904:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5905:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5906:     .q      (reg2hw.prio31.q ),</pre>
<pre style="margin:0; padding:0 ">5907: </pre>
<pre style="margin:0; padding:0 ">5908:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5909:     .qs     (prio31_qs)</pre>
<pre style="margin:0; padding:0 ">5910:   );</pre>
<pre style="margin:0; padding:0 ">5911: </pre>
<pre style="margin:0; padding:0 ">5912: </pre>
<pre style="margin:0; padding:0 ">5913:   // R[prio32]: V(False)</pre>
<pre style="margin:0; padding:0 ">5914: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5915:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5916:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5917:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5918:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5919:   ) u_prio32 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5920:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5921:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5922: </pre>
<pre style="margin:0; padding:0 ">5923:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5924:     .we     (prio32_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5925:     .wd     (prio32_wd),</pre>
<pre style="margin:0; padding:0 ">5926: </pre>
<pre style="margin:0; padding:0 ">5927:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5928:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5929:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5930: </pre>
<pre style="margin:0; padding:0 ">5931:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5932:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5933:     .q      (reg2hw.prio32.q ),</pre>
<pre style="margin:0; padding:0 ">5934: </pre>
<pre style="margin:0; padding:0 ">5935:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5936:     .qs     (prio32_qs)</pre>
<pre style="margin:0; padding:0 ">5937:   );</pre>
<pre style="margin:0; padding:0 ">5938: </pre>
<pre style="margin:0; padding:0 ">5939: </pre>
<pre style="margin:0; padding:0 ">5940:   // R[prio33]: V(False)</pre>
<pre style="margin:0; padding:0 ">5941: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5942:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5943:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5944:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5945:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5946:   ) u_prio33 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5947:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5948:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5949: </pre>
<pre style="margin:0; padding:0 ">5950:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5951:     .we     (prio33_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5952:     .wd     (prio33_wd),</pre>
<pre style="margin:0; padding:0 ">5953: </pre>
<pre style="margin:0; padding:0 ">5954:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5955:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5956:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5957: </pre>
<pre style="margin:0; padding:0 ">5958:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5959:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5960:     .q      (reg2hw.prio33.q ),</pre>
<pre style="margin:0; padding:0 ">5961: </pre>
<pre style="margin:0; padding:0 ">5962:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5963:     .qs     (prio33_qs)</pre>
<pre style="margin:0; padding:0 ">5964:   );</pre>
<pre style="margin:0; padding:0 ">5965: </pre>
<pre style="margin:0; padding:0 ">5966: </pre>
<pre style="margin:0; padding:0 ">5967:   // R[prio34]: V(False)</pre>
<pre style="margin:0; padding:0 ">5968: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5969:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5970:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5971:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5972:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5973:   ) u_prio34 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5974:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5975:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">5976: </pre>
<pre style="margin:0; padding:0 ">5977:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5978:     .we     (prio34_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5979:     .wd     (prio34_wd),</pre>
<pre style="margin:0; padding:0 ">5980: </pre>
<pre style="margin:0; padding:0 ">5981:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5982:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5983:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">5984: </pre>
<pre style="margin:0; padding:0 ">5985:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5986:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5987:     .q      (reg2hw.prio34.q ),</pre>
<pre style="margin:0; padding:0 ">5988: </pre>
<pre style="margin:0; padding:0 ">5989:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5990:     .qs     (prio34_qs)</pre>
<pre style="margin:0; padding:0 ">5991:   );</pre>
<pre style="margin:0; padding:0 ">5992: </pre>
<pre style="margin:0; padding:0 ">5993: </pre>
<pre style="margin:0; padding:0 ">5994:   // R[prio35]: V(False)</pre>
<pre style="margin:0; padding:0 ">5995: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5996:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5997:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5998:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">5999:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6000:   ) u_prio35 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6001:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6002:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6003: </pre>
<pre style="margin:0; padding:0 ">6004:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6005:     .we     (prio35_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6006:     .wd     (prio35_wd),</pre>
<pre style="margin:0; padding:0 ">6007: </pre>
<pre style="margin:0; padding:0 ">6008:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6009:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6010:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6011: </pre>
<pre style="margin:0; padding:0 ">6012:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6013:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6014:     .q      (reg2hw.prio35.q ),</pre>
<pre style="margin:0; padding:0 ">6015: </pre>
<pre style="margin:0; padding:0 ">6016:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6017:     .qs     (prio35_qs)</pre>
<pre style="margin:0; padding:0 ">6018:   );</pre>
<pre style="margin:0; padding:0 ">6019: </pre>
<pre style="margin:0; padding:0 ">6020: </pre>
<pre style="margin:0; padding:0 ">6021:   // R[prio36]: V(False)</pre>
<pre style="margin:0; padding:0 ">6022: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6023:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6024:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6025:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6026:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6027:   ) u_prio36 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6028:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6029:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6030: </pre>
<pre style="margin:0; padding:0 ">6031:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6032:     .we     (prio36_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6033:     .wd     (prio36_wd),</pre>
<pre style="margin:0; padding:0 ">6034: </pre>
<pre style="margin:0; padding:0 ">6035:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6036:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6037:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6038: </pre>
<pre style="margin:0; padding:0 ">6039:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6040:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6041:     .q      (reg2hw.prio36.q ),</pre>
<pre style="margin:0; padding:0 ">6042: </pre>
<pre style="margin:0; padding:0 ">6043:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6044:     .qs     (prio36_qs)</pre>
<pre style="margin:0; padding:0 ">6045:   );</pre>
<pre style="margin:0; padding:0 ">6046: </pre>
<pre style="margin:0; padding:0 ">6047: </pre>
<pre style="margin:0; padding:0 ">6048:   // R[prio37]: V(False)</pre>
<pre style="margin:0; padding:0 ">6049: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6050:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6051:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6052:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6053:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6054:   ) u_prio37 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6055:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6056:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6057: </pre>
<pre style="margin:0; padding:0 ">6058:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6059:     .we     (prio37_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6060:     .wd     (prio37_wd),</pre>
<pre style="margin:0; padding:0 ">6061: </pre>
<pre style="margin:0; padding:0 ">6062:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6063:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6064:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6065: </pre>
<pre style="margin:0; padding:0 ">6066:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6067:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6068:     .q      (reg2hw.prio37.q ),</pre>
<pre style="margin:0; padding:0 ">6069: </pre>
<pre style="margin:0; padding:0 ">6070:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6071:     .qs     (prio37_qs)</pre>
<pre style="margin:0; padding:0 ">6072:   );</pre>
<pre style="margin:0; padding:0 ">6073: </pre>
<pre style="margin:0; padding:0 ">6074: </pre>
<pre style="margin:0; padding:0 ">6075:   // R[prio38]: V(False)</pre>
<pre style="margin:0; padding:0 ">6076: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6077:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6078:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6079:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6080:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6081:   ) u_prio38 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6082:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6083:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6084: </pre>
<pre style="margin:0; padding:0 ">6085:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6086:     .we     (prio38_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6087:     .wd     (prio38_wd),</pre>
<pre style="margin:0; padding:0 ">6088: </pre>
<pre style="margin:0; padding:0 ">6089:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6090:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6091:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6092: </pre>
<pre style="margin:0; padding:0 ">6093:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6094:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6095:     .q      (reg2hw.prio38.q ),</pre>
<pre style="margin:0; padding:0 ">6096: </pre>
<pre style="margin:0; padding:0 ">6097:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6098:     .qs     (prio38_qs)</pre>
<pre style="margin:0; padding:0 ">6099:   );</pre>
<pre style="margin:0; padding:0 ">6100: </pre>
<pre style="margin:0; padding:0 ">6101: </pre>
<pre style="margin:0; padding:0 ">6102:   // R[prio39]: V(False)</pre>
<pre style="margin:0; padding:0 ">6103: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6104:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6105:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6106:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6107:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6108:   ) u_prio39 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6109:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6110:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6111: </pre>
<pre style="margin:0; padding:0 ">6112:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6113:     .we     (prio39_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6114:     .wd     (prio39_wd),</pre>
<pre style="margin:0; padding:0 ">6115: </pre>
<pre style="margin:0; padding:0 ">6116:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6117:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6118:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6119: </pre>
<pre style="margin:0; padding:0 ">6120:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6121:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6122:     .q      (reg2hw.prio39.q ),</pre>
<pre style="margin:0; padding:0 ">6123: </pre>
<pre style="margin:0; padding:0 ">6124:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6125:     .qs     (prio39_qs)</pre>
<pre style="margin:0; padding:0 ">6126:   );</pre>
<pre style="margin:0; padding:0 ">6127: </pre>
<pre style="margin:0; padding:0 ">6128: </pre>
<pre style="margin:0; padding:0 ">6129:   // R[prio40]: V(False)</pre>
<pre style="margin:0; padding:0 ">6130: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6131:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6132:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6133:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6134:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6135:   ) u_prio40 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6136:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6137:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6138: </pre>
<pre style="margin:0; padding:0 ">6139:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6140:     .we     (prio40_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6141:     .wd     (prio40_wd),</pre>
<pre style="margin:0; padding:0 ">6142: </pre>
<pre style="margin:0; padding:0 ">6143:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6144:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6145:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6146: </pre>
<pre style="margin:0; padding:0 ">6147:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6148:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6149:     .q      (reg2hw.prio40.q ),</pre>
<pre style="margin:0; padding:0 ">6150: </pre>
<pre style="margin:0; padding:0 ">6151:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6152:     .qs     (prio40_qs)</pre>
<pre style="margin:0; padding:0 ">6153:   );</pre>
<pre style="margin:0; padding:0 ">6154: </pre>
<pre style="margin:0; padding:0 ">6155: </pre>
<pre style="margin:0; padding:0 ">6156:   // R[prio41]: V(False)</pre>
<pre style="margin:0; padding:0 ">6157: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6158:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6159:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6160:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6161:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6162:   ) u_prio41 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6163:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6164:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6165: </pre>
<pre style="margin:0; padding:0 ">6166:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6167:     .we     (prio41_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6168:     .wd     (prio41_wd),</pre>
<pre style="margin:0; padding:0 ">6169: </pre>
<pre style="margin:0; padding:0 ">6170:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6171:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6172:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6173: </pre>
<pre style="margin:0; padding:0 ">6174:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6175:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6176:     .q      (reg2hw.prio41.q ),</pre>
<pre style="margin:0; padding:0 ">6177: </pre>
<pre style="margin:0; padding:0 ">6178:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6179:     .qs     (prio41_qs)</pre>
<pre style="margin:0; padding:0 ">6180:   );</pre>
<pre style="margin:0; padding:0 ">6181: </pre>
<pre style="margin:0; padding:0 ">6182: </pre>
<pre style="margin:0; padding:0 ">6183:   // R[prio42]: V(False)</pre>
<pre style="margin:0; padding:0 ">6184: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6185:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6186:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6187:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6188:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6189:   ) u_prio42 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6190:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6191:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6192: </pre>
<pre style="margin:0; padding:0 ">6193:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6194:     .we     (prio42_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6195:     .wd     (prio42_wd),</pre>
<pre style="margin:0; padding:0 ">6196: </pre>
<pre style="margin:0; padding:0 ">6197:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6198:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6199:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6200: </pre>
<pre style="margin:0; padding:0 ">6201:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6202:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6203:     .q      (reg2hw.prio42.q ),</pre>
<pre style="margin:0; padding:0 ">6204: </pre>
<pre style="margin:0; padding:0 ">6205:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6206:     .qs     (prio42_qs)</pre>
<pre style="margin:0; padding:0 ">6207:   );</pre>
<pre style="margin:0; padding:0 ">6208: </pre>
<pre style="margin:0; padding:0 ">6209: </pre>
<pre style="margin:0; padding:0 ">6210:   // R[prio43]: V(False)</pre>
<pre style="margin:0; padding:0 ">6211: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6212:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6213:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6214:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6215:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6216:   ) u_prio43 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6217:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6218:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6219: </pre>
<pre style="margin:0; padding:0 ">6220:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6221:     .we     (prio43_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6222:     .wd     (prio43_wd),</pre>
<pre style="margin:0; padding:0 ">6223: </pre>
<pre style="margin:0; padding:0 ">6224:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6225:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6226:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6227: </pre>
<pre style="margin:0; padding:0 ">6228:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6229:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6230:     .q      (reg2hw.prio43.q ),</pre>
<pre style="margin:0; padding:0 ">6231: </pre>
<pre style="margin:0; padding:0 ">6232:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6233:     .qs     (prio43_qs)</pre>
<pre style="margin:0; padding:0 ">6234:   );</pre>
<pre style="margin:0; padding:0 ">6235: </pre>
<pre style="margin:0; padding:0 ">6236: </pre>
<pre style="margin:0; padding:0 ">6237:   // R[prio44]: V(False)</pre>
<pre style="margin:0; padding:0 ">6238: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6239:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6240:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6241:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6242:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6243:   ) u_prio44 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6244:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6245:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6246: </pre>
<pre style="margin:0; padding:0 ">6247:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6248:     .we     (prio44_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6249:     .wd     (prio44_wd),</pre>
<pre style="margin:0; padding:0 ">6250: </pre>
<pre style="margin:0; padding:0 ">6251:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6252:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6253:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6254: </pre>
<pre style="margin:0; padding:0 ">6255:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6256:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6257:     .q      (reg2hw.prio44.q ),</pre>
<pre style="margin:0; padding:0 ">6258: </pre>
<pre style="margin:0; padding:0 ">6259:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6260:     .qs     (prio44_qs)</pre>
<pre style="margin:0; padding:0 ">6261:   );</pre>
<pre style="margin:0; padding:0 ">6262: </pre>
<pre style="margin:0; padding:0 ">6263: </pre>
<pre style="margin:0; padding:0 ">6264:   // R[prio45]: V(False)</pre>
<pre style="margin:0; padding:0 ">6265: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6266:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6267:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6268:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6269:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6270:   ) u_prio45 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6271:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6272:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6273: </pre>
<pre style="margin:0; padding:0 ">6274:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6275:     .we     (prio45_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6276:     .wd     (prio45_wd),</pre>
<pre style="margin:0; padding:0 ">6277: </pre>
<pre style="margin:0; padding:0 ">6278:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6279:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6280:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6281: </pre>
<pre style="margin:0; padding:0 ">6282:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6283:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6284:     .q      (reg2hw.prio45.q ),</pre>
<pre style="margin:0; padding:0 ">6285: </pre>
<pre style="margin:0; padding:0 ">6286:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6287:     .qs     (prio45_qs)</pre>
<pre style="margin:0; padding:0 ">6288:   );</pre>
<pre style="margin:0; padding:0 ">6289: </pre>
<pre style="margin:0; padding:0 ">6290: </pre>
<pre style="margin:0; padding:0 ">6291:   // R[prio46]: V(False)</pre>
<pre style="margin:0; padding:0 ">6292: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6293:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6294:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6295:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6296:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6297:   ) u_prio46 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6298:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6299:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6300: </pre>
<pre style="margin:0; padding:0 ">6301:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6302:     .we     (prio46_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6303:     .wd     (prio46_wd),</pre>
<pre style="margin:0; padding:0 ">6304: </pre>
<pre style="margin:0; padding:0 ">6305:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6306:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6307:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6308: </pre>
<pre style="margin:0; padding:0 ">6309:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6310:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6311:     .q      (reg2hw.prio46.q ),</pre>
<pre style="margin:0; padding:0 ">6312: </pre>
<pre style="margin:0; padding:0 ">6313:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6314:     .qs     (prio46_qs)</pre>
<pre style="margin:0; padding:0 ">6315:   );</pre>
<pre style="margin:0; padding:0 ">6316: </pre>
<pre style="margin:0; padding:0 ">6317: </pre>
<pre style="margin:0; padding:0 ">6318:   // R[prio47]: V(False)</pre>
<pre style="margin:0; padding:0 ">6319: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6320:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6321:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6322:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6323:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6324:   ) u_prio47 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6325:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6326:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6327: </pre>
<pre style="margin:0; padding:0 ">6328:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6329:     .we     (prio47_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6330:     .wd     (prio47_wd),</pre>
<pre style="margin:0; padding:0 ">6331: </pre>
<pre style="margin:0; padding:0 ">6332:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6333:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6334:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6335: </pre>
<pre style="margin:0; padding:0 ">6336:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6337:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6338:     .q      (reg2hw.prio47.q ),</pre>
<pre style="margin:0; padding:0 ">6339: </pre>
<pre style="margin:0; padding:0 ">6340:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6341:     .qs     (prio47_qs)</pre>
<pre style="margin:0; padding:0 ">6342:   );</pre>
<pre style="margin:0; padding:0 ">6343: </pre>
<pre style="margin:0; padding:0 ">6344: </pre>
<pre style="margin:0; padding:0 ">6345:   // R[prio48]: V(False)</pre>
<pre style="margin:0; padding:0 ">6346: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6347:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6348:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6349:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6350:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6351:   ) u_prio48 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6352:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6353:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6354: </pre>
<pre style="margin:0; padding:0 ">6355:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6356:     .we     (prio48_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6357:     .wd     (prio48_wd),</pre>
<pre style="margin:0; padding:0 ">6358: </pre>
<pre style="margin:0; padding:0 ">6359:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6360:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6361:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6362: </pre>
<pre style="margin:0; padding:0 ">6363:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6364:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6365:     .q      (reg2hw.prio48.q ),</pre>
<pre style="margin:0; padding:0 ">6366: </pre>
<pre style="margin:0; padding:0 ">6367:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6368:     .qs     (prio48_qs)</pre>
<pre style="margin:0; padding:0 ">6369:   );</pre>
<pre style="margin:0; padding:0 ">6370: </pre>
<pre style="margin:0; padding:0 ">6371: </pre>
<pre style="margin:0; padding:0 ">6372:   // R[prio49]: V(False)</pre>
<pre style="margin:0; padding:0 ">6373: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6374:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6375:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6376:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6377:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6378:   ) u_prio49 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6379:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6380:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6381: </pre>
<pre style="margin:0; padding:0 ">6382:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6383:     .we     (prio49_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6384:     .wd     (prio49_wd),</pre>
<pre style="margin:0; padding:0 ">6385: </pre>
<pre style="margin:0; padding:0 ">6386:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6387:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6388:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6389: </pre>
<pre style="margin:0; padding:0 ">6390:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6391:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6392:     .q      (reg2hw.prio49.q ),</pre>
<pre style="margin:0; padding:0 ">6393: </pre>
<pre style="margin:0; padding:0 ">6394:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6395:     .qs     (prio49_qs)</pre>
<pre style="margin:0; padding:0 ">6396:   );</pre>
<pre style="margin:0; padding:0 ">6397: </pre>
<pre style="margin:0; padding:0 ">6398: </pre>
<pre style="margin:0; padding:0 ">6399:   // R[prio50]: V(False)</pre>
<pre style="margin:0; padding:0 ">6400: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6401:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6402:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6403:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6404:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6405:   ) u_prio50 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6406:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6407:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6408: </pre>
<pre style="margin:0; padding:0 ">6409:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6410:     .we     (prio50_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6411:     .wd     (prio50_wd),</pre>
<pre style="margin:0; padding:0 ">6412: </pre>
<pre style="margin:0; padding:0 ">6413:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6414:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6415:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6416: </pre>
<pre style="margin:0; padding:0 ">6417:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6418:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6419:     .q      (reg2hw.prio50.q ),</pre>
<pre style="margin:0; padding:0 ">6420: </pre>
<pre style="margin:0; padding:0 ">6421:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6422:     .qs     (prio50_qs)</pre>
<pre style="margin:0; padding:0 ">6423:   );</pre>
<pre style="margin:0; padding:0 ">6424: </pre>
<pre style="margin:0; padding:0 ">6425: </pre>
<pre style="margin:0; padding:0 ">6426:   // R[prio51]: V(False)</pre>
<pre style="margin:0; padding:0 ">6427: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6428:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6429:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6430:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6431:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6432:   ) u_prio51 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6433:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6434:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6435: </pre>
<pre style="margin:0; padding:0 ">6436:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6437:     .we     (prio51_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6438:     .wd     (prio51_wd),</pre>
<pre style="margin:0; padding:0 ">6439: </pre>
<pre style="margin:0; padding:0 ">6440:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6441:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6442:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6443: </pre>
<pre style="margin:0; padding:0 ">6444:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6445:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6446:     .q      (reg2hw.prio51.q ),</pre>
<pre style="margin:0; padding:0 ">6447: </pre>
<pre style="margin:0; padding:0 ">6448:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6449:     .qs     (prio51_qs)</pre>
<pre style="margin:0; padding:0 ">6450:   );</pre>
<pre style="margin:0; padding:0 ">6451: </pre>
<pre style="margin:0; padding:0 ">6452: </pre>
<pre style="margin:0; padding:0 ">6453:   // R[prio52]: V(False)</pre>
<pre style="margin:0; padding:0 ">6454: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6455:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6456:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6457:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6458:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6459:   ) u_prio52 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6460:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6461:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6462: </pre>
<pre style="margin:0; padding:0 ">6463:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6464:     .we     (prio52_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6465:     .wd     (prio52_wd),</pre>
<pre style="margin:0; padding:0 ">6466: </pre>
<pre style="margin:0; padding:0 ">6467:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6468:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6469:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6470: </pre>
<pre style="margin:0; padding:0 ">6471:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6472:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6473:     .q      (reg2hw.prio52.q ),</pre>
<pre style="margin:0; padding:0 ">6474: </pre>
<pre style="margin:0; padding:0 ">6475:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6476:     .qs     (prio52_qs)</pre>
<pre style="margin:0; padding:0 ">6477:   );</pre>
<pre style="margin:0; padding:0 ">6478: </pre>
<pre style="margin:0; padding:0 ">6479: </pre>
<pre style="margin:0; padding:0 ">6480:   // R[prio53]: V(False)</pre>
<pre style="margin:0; padding:0 ">6481: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6482:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6483:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6484:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6485:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6486:   ) u_prio53 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6487:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6488:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6489: </pre>
<pre style="margin:0; padding:0 ">6490:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6491:     .we     (prio53_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6492:     .wd     (prio53_wd),</pre>
<pre style="margin:0; padding:0 ">6493: </pre>
<pre style="margin:0; padding:0 ">6494:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6495:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6496:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6497: </pre>
<pre style="margin:0; padding:0 ">6498:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6499:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6500:     .q      (reg2hw.prio53.q ),</pre>
<pre style="margin:0; padding:0 ">6501: </pre>
<pre style="margin:0; padding:0 ">6502:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6503:     .qs     (prio53_qs)</pre>
<pre style="margin:0; padding:0 ">6504:   );</pre>
<pre style="margin:0; padding:0 ">6505: </pre>
<pre style="margin:0; padding:0 ">6506: </pre>
<pre style="margin:0; padding:0 ">6507:   // R[prio54]: V(False)</pre>
<pre style="margin:0; padding:0 ">6508: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6509:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6510:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6511:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6512:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6513:   ) u_prio54 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6514:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6515:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6516: </pre>
<pre style="margin:0; padding:0 ">6517:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6518:     .we     (prio54_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6519:     .wd     (prio54_wd),</pre>
<pre style="margin:0; padding:0 ">6520: </pre>
<pre style="margin:0; padding:0 ">6521:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6522:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6523:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6524: </pre>
<pre style="margin:0; padding:0 ">6525:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6526:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6527:     .q      (reg2hw.prio54.q ),</pre>
<pre style="margin:0; padding:0 ">6528: </pre>
<pre style="margin:0; padding:0 ">6529:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6530:     .qs     (prio54_qs)</pre>
<pre style="margin:0; padding:0 ">6531:   );</pre>
<pre style="margin:0; padding:0 ">6532: </pre>
<pre style="margin:0; padding:0 ">6533: </pre>
<pre style="margin:0; padding:0 ">6534:   // R[prio55]: V(False)</pre>
<pre style="margin:0; padding:0 ">6535: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6536:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6537:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6538:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6539:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6540:   ) u_prio55 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6541:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6542:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6543: </pre>
<pre style="margin:0; padding:0 ">6544:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6545:     .we     (prio55_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6546:     .wd     (prio55_wd),</pre>
<pre style="margin:0; padding:0 ">6547: </pre>
<pre style="margin:0; padding:0 ">6548:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6549:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6550:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6551: </pre>
<pre style="margin:0; padding:0 ">6552:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6553:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6554:     .q      (reg2hw.prio55.q ),</pre>
<pre style="margin:0; padding:0 ">6555: </pre>
<pre style="margin:0; padding:0 ">6556:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6557:     .qs     (prio55_qs)</pre>
<pre style="margin:0; padding:0 ">6558:   );</pre>
<pre style="margin:0; padding:0 ">6559: </pre>
<pre style="margin:0; padding:0 ">6560: </pre>
<pre style="margin:0; padding:0 ">6561:   // R[prio56]: V(False)</pre>
<pre style="margin:0; padding:0 ">6562: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6563:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6564:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6565:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6566:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6567:   ) u_prio56 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6568:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6569:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6570: </pre>
<pre style="margin:0; padding:0 ">6571:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6572:     .we     (prio56_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6573:     .wd     (prio56_wd),</pre>
<pre style="margin:0; padding:0 ">6574: </pre>
<pre style="margin:0; padding:0 ">6575:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6576:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6577:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6578: </pre>
<pre style="margin:0; padding:0 ">6579:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6580:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6581:     .q      (reg2hw.prio56.q ),</pre>
<pre style="margin:0; padding:0 ">6582: </pre>
<pre style="margin:0; padding:0 ">6583:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6584:     .qs     (prio56_qs)</pre>
<pre style="margin:0; padding:0 ">6585:   );</pre>
<pre style="margin:0; padding:0 ">6586: </pre>
<pre style="margin:0; padding:0 ">6587: </pre>
<pre style="margin:0; padding:0 ">6588:   // R[prio57]: V(False)</pre>
<pre style="margin:0; padding:0 ">6589: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6590:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6591:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6592:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6593:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6594:   ) u_prio57 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6595:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6596:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6597: </pre>
<pre style="margin:0; padding:0 ">6598:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6599:     .we     (prio57_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6600:     .wd     (prio57_wd),</pre>
<pre style="margin:0; padding:0 ">6601: </pre>
<pre style="margin:0; padding:0 ">6602:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6603:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6604:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6605: </pre>
<pre style="margin:0; padding:0 ">6606:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6607:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6608:     .q      (reg2hw.prio57.q ),</pre>
<pre style="margin:0; padding:0 ">6609: </pre>
<pre style="margin:0; padding:0 ">6610:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6611:     .qs     (prio57_qs)</pre>
<pre style="margin:0; padding:0 ">6612:   );</pre>
<pre style="margin:0; padding:0 ">6613: </pre>
<pre style="margin:0; padding:0 ">6614: </pre>
<pre style="margin:0; padding:0 ">6615:   // R[prio58]: V(False)</pre>
<pre style="margin:0; padding:0 ">6616: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6617:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6618:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6619:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6620:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6621:   ) u_prio58 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6622:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6623:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6624: </pre>
<pre style="margin:0; padding:0 ">6625:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6626:     .we     (prio58_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6627:     .wd     (prio58_wd),</pre>
<pre style="margin:0; padding:0 ">6628: </pre>
<pre style="margin:0; padding:0 ">6629:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6630:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6631:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6632: </pre>
<pre style="margin:0; padding:0 ">6633:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6634:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6635:     .q      (reg2hw.prio58.q ),</pre>
<pre style="margin:0; padding:0 ">6636: </pre>
<pre style="margin:0; padding:0 ">6637:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6638:     .qs     (prio58_qs)</pre>
<pre style="margin:0; padding:0 ">6639:   );</pre>
<pre style="margin:0; padding:0 ">6640: </pre>
<pre style="margin:0; padding:0 ">6641: </pre>
<pre style="margin:0; padding:0 ">6642:   // R[prio59]: V(False)</pre>
<pre style="margin:0; padding:0 ">6643: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6644:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6645:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6646:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6647:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6648:   ) u_prio59 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6649:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6650:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6651: </pre>
<pre style="margin:0; padding:0 ">6652:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6653:     .we     (prio59_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6654:     .wd     (prio59_wd),</pre>
<pre style="margin:0; padding:0 ">6655: </pre>
<pre style="margin:0; padding:0 ">6656:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6657:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6658:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6659: </pre>
<pre style="margin:0; padding:0 ">6660:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6661:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6662:     .q      (reg2hw.prio59.q ),</pre>
<pre style="margin:0; padding:0 ">6663: </pre>
<pre style="margin:0; padding:0 ">6664:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6665:     .qs     (prio59_qs)</pre>
<pre style="margin:0; padding:0 ">6666:   );</pre>
<pre style="margin:0; padding:0 ">6667: </pre>
<pre style="margin:0; padding:0 ">6668: </pre>
<pre style="margin:0; padding:0 ">6669:   // R[prio60]: V(False)</pre>
<pre style="margin:0; padding:0 ">6670: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6671:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6672:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6673:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6674:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6675:   ) u_prio60 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6676:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6677:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6678: </pre>
<pre style="margin:0; padding:0 ">6679:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6680:     .we     (prio60_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6681:     .wd     (prio60_wd),</pre>
<pre style="margin:0; padding:0 ">6682: </pre>
<pre style="margin:0; padding:0 ">6683:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6684:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6685:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6686: </pre>
<pre style="margin:0; padding:0 ">6687:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6688:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6689:     .q      (reg2hw.prio60.q ),</pre>
<pre style="margin:0; padding:0 ">6690: </pre>
<pre style="margin:0; padding:0 ">6691:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6692:     .qs     (prio60_qs)</pre>
<pre style="margin:0; padding:0 ">6693:   );</pre>
<pre style="margin:0; padding:0 ">6694: </pre>
<pre style="margin:0; padding:0 ">6695: </pre>
<pre style="margin:0; padding:0 ">6696:   // R[prio61]: V(False)</pre>
<pre style="margin:0; padding:0 ">6697: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6698:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6699:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6700:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6701:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6702:   ) u_prio61 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6703:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6704:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6705: </pre>
<pre style="margin:0; padding:0 ">6706:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6707:     .we     (prio61_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6708:     .wd     (prio61_wd),</pre>
<pre style="margin:0; padding:0 ">6709: </pre>
<pre style="margin:0; padding:0 ">6710:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6711:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6712:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6713: </pre>
<pre style="margin:0; padding:0 ">6714:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6715:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6716:     .q      (reg2hw.prio61.q ),</pre>
<pre style="margin:0; padding:0 ">6717: </pre>
<pre style="margin:0; padding:0 ">6718:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6719:     .qs     (prio61_qs)</pre>
<pre style="margin:0; padding:0 ">6720:   );</pre>
<pre style="margin:0; padding:0 ">6721: </pre>
<pre style="margin:0; padding:0 ">6722: </pre>
<pre style="margin:0; padding:0 ">6723:   // R[prio62]: V(False)</pre>
<pre style="margin:0; padding:0 ">6724: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6725:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6726:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6727:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6728:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6729:   ) u_prio62 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6730:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6731:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6732: </pre>
<pre style="margin:0; padding:0 ">6733:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6734:     .we     (prio62_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6735:     .wd     (prio62_wd),</pre>
<pre style="margin:0; padding:0 ">6736: </pre>
<pre style="margin:0; padding:0 ">6737:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6738:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6739:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6740: </pre>
<pre style="margin:0; padding:0 ">6741:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6742:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6743:     .q      (reg2hw.prio62.q ),</pre>
<pre style="margin:0; padding:0 ">6744: </pre>
<pre style="margin:0; padding:0 ">6745:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6746:     .qs     (prio62_qs)</pre>
<pre style="margin:0; padding:0 ">6747:   );</pre>
<pre style="margin:0; padding:0 ">6748: </pre>
<pre style="margin:0; padding:0 ">6749: </pre>
<pre style="margin:0; padding:0 ">6750:   // R[prio63]: V(False)</pre>
<pre style="margin:0; padding:0 ">6751: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6752:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6753:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6754:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6755:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6756:   ) u_prio63 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6757:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6758:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6759: </pre>
<pre style="margin:0; padding:0 ">6760:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6761:     .we     (prio63_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6762:     .wd     (prio63_wd),</pre>
<pre style="margin:0; padding:0 ">6763: </pre>
<pre style="margin:0; padding:0 ">6764:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6765:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6766:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6767: </pre>
<pre style="margin:0; padding:0 ">6768:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6769:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6770:     .q      (reg2hw.prio63.q ),</pre>
<pre style="margin:0; padding:0 ">6771: </pre>
<pre style="margin:0; padding:0 ">6772:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6773:     .qs     (prio63_qs)</pre>
<pre style="margin:0; padding:0 ">6774:   );</pre>
<pre style="margin:0; padding:0 ">6775: </pre>
<pre style="margin:0; padding:0 ">6776: </pre>
<pre style="margin:0; padding:0 ">6777:   // R[prio64]: V(False)</pre>
<pre style="margin:0; padding:0 ">6778: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6779:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6780:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6781:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6782:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6783:   ) u_prio64 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6784:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6785:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6786: </pre>
<pre style="margin:0; padding:0 ">6787:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6788:     .we     (prio64_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6789:     .wd     (prio64_wd),</pre>
<pre style="margin:0; padding:0 ">6790: </pre>
<pre style="margin:0; padding:0 ">6791:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6792:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6793:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6794: </pre>
<pre style="margin:0; padding:0 ">6795:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6796:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6797:     .q      (reg2hw.prio64.q ),</pre>
<pre style="margin:0; padding:0 ">6798: </pre>
<pre style="margin:0; padding:0 ">6799:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6800:     .qs     (prio64_qs)</pre>
<pre style="margin:0; padding:0 ">6801:   );</pre>
<pre style="margin:0; padding:0 ">6802: </pre>
<pre style="margin:0; padding:0 ">6803: </pre>
<pre style="margin:0; padding:0 ">6804:   // R[prio65]: V(False)</pre>
<pre style="margin:0; padding:0 ">6805: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6806:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6807:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6808:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6809:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6810:   ) u_prio65 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6811:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6812:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6813: </pre>
<pre style="margin:0; padding:0 ">6814:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6815:     .we     (prio65_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6816:     .wd     (prio65_wd),</pre>
<pre style="margin:0; padding:0 ">6817: </pre>
<pre style="margin:0; padding:0 ">6818:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6819:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6820:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6821: </pre>
<pre style="margin:0; padding:0 ">6822:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6823:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6824:     .q      (reg2hw.prio65.q ),</pre>
<pre style="margin:0; padding:0 ">6825: </pre>
<pre style="margin:0; padding:0 ">6826:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6827:     .qs     (prio65_qs)</pre>
<pre style="margin:0; padding:0 ">6828:   );</pre>
<pre style="margin:0; padding:0 ">6829: </pre>
<pre style="margin:0; padding:0 ">6830: </pre>
<pre style="margin:0; padding:0 ">6831:   // R[prio66]: V(False)</pre>
<pre style="margin:0; padding:0 ">6832: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6833:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6834:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6835:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6836:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6837:   ) u_prio66 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6838:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6839:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6840: </pre>
<pre style="margin:0; padding:0 ">6841:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6842:     .we     (prio66_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6843:     .wd     (prio66_wd),</pre>
<pre style="margin:0; padding:0 ">6844: </pre>
<pre style="margin:0; padding:0 ">6845:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6846:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6847:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6848: </pre>
<pre style="margin:0; padding:0 ">6849:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6850:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6851:     .q      (reg2hw.prio66.q ),</pre>
<pre style="margin:0; padding:0 ">6852: </pre>
<pre style="margin:0; padding:0 ">6853:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6854:     .qs     (prio66_qs)</pre>
<pre style="margin:0; padding:0 ">6855:   );</pre>
<pre style="margin:0; padding:0 ">6856: </pre>
<pre style="margin:0; padding:0 ">6857: </pre>
<pre style="margin:0; padding:0 ">6858:   // R[prio67]: V(False)</pre>
<pre style="margin:0; padding:0 ">6859: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6860:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6861:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6862:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6863:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6864:   ) u_prio67 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6865:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6866:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6867: </pre>
<pre style="margin:0; padding:0 ">6868:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6869:     .we     (prio67_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6870:     .wd     (prio67_wd),</pre>
<pre style="margin:0; padding:0 ">6871: </pre>
<pre style="margin:0; padding:0 ">6872:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6873:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6874:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6875: </pre>
<pre style="margin:0; padding:0 ">6876:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6877:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6878:     .q      (reg2hw.prio67.q ),</pre>
<pre style="margin:0; padding:0 ">6879: </pre>
<pre style="margin:0; padding:0 ">6880:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6881:     .qs     (prio67_qs)</pre>
<pre style="margin:0; padding:0 ">6882:   );</pre>
<pre style="margin:0; padding:0 ">6883: </pre>
<pre style="margin:0; padding:0 ">6884: </pre>
<pre style="margin:0; padding:0 ">6885:   // R[prio68]: V(False)</pre>
<pre style="margin:0; padding:0 ">6886: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6887:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6888:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6889:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6890:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6891:   ) u_prio68 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6892:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6893:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6894: </pre>
<pre style="margin:0; padding:0 ">6895:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6896:     .we     (prio68_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6897:     .wd     (prio68_wd),</pre>
<pre style="margin:0; padding:0 ">6898: </pre>
<pre style="margin:0; padding:0 ">6899:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6900:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6901:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6902: </pre>
<pre style="margin:0; padding:0 ">6903:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6904:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6905:     .q      (reg2hw.prio68.q ),</pre>
<pre style="margin:0; padding:0 ">6906: </pre>
<pre style="margin:0; padding:0 ">6907:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6908:     .qs     (prio68_qs)</pre>
<pre style="margin:0; padding:0 ">6909:   );</pre>
<pre style="margin:0; padding:0 ">6910: </pre>
<pre style="margin:0; padding:0 ">6911: </pre>
<pre style="margin:0; padding:0 ">6912:   // R[prio69]: V(False)</pre>
<pre style="margin:0; padding:0 ">6913: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6914:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6915:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6916:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6917:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6918:   ) u_prio69 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6919:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6920:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6921: </pre>
<pre style="margin:0; padding:0 ">6922:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6923:     .we     (prio69_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6924:     .wd     (prio69_wd),</pre>
<pre style="margin:0; padding:0 ">6925: </pre>
<pre style="margin:0; padding:0 ">6926:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6927:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6928:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6929: </pre>
<pre style="margin:0; padding:0 ">6930:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6931:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6932:     .q      (reg2hw.prio69.q ),</pre>
<pre style="margin:0; padding:0 ">6933: </pre>
<pre style="margin:0; padding:0 ">6934:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6935:     .qs     (prio69_qs)</pre>
<pre style="margin:0; padding:0 ">6936:   );</pre>
<pre style="margin:0; padding:0 ">6937: </pre>
<pre style="margin:0; padding:0 ">6938: </pre>
<pre style="margin:0; padding:0 ">6939:   // R[prio70]: V(False)</pre>
<pre style="margin:0; padding:0 ">6940: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6941:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6942:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6943:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6944:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6945:   ) u_prio70 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6946:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6947:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6948: </pre>
<pre style="margin:0; padding:0 ">6949:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6950:     .we     (prio70_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6951:     .wd     (prio70_wd),</pre>
<pre style="margin:0; padding:0 ">6952: </pre>
<pre style="margin:0; padding:0 ">6953:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6954:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6955:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6956: </pre>
<pre style="margin:0; padding:0 ">6957:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6958:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6959:     .q      (reg2hw.prio70.q ),</pre>
<pre style="margin:0; padding:0 ">6960: </pre>
<pre style="margin:0; padding:0 ">6961:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6962:     .qs     (prio70_qs)</pre>
<pre style="margin:0; padding:0 ">6963:   );</pre>
<pre style="margin:0; padding:0 ">6964: </pre>
<pre style="margin:0; padding:0 ">6965: </pre>
<pre style="margin:0; padding:0 ">6966:   // R[prio71]: V(False)</pre>
<pre style="margin:0; padding:0 ">6967: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6968:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6969:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6970:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6971:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6972:   ) u_prio71 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6973:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6974:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">6975: </pre>
<pre style="margin:0; padding:0 ">6976:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6977:     .we     (prio71_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6978:     .wd     (prio71_wd),</pre>
<pre style="margin:0; padding:0 ">6979: </pre>
<pre style="margin:0; padding:0 ">6980:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6981:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6982:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">6983: </pre>
<pre style="margin:0; padding:0 ">6984:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6985:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6986:     .q      (reg2hw.prio71.q ),</pre>
<pre style="margin:0; padding:0 ">6987: </pre>
<pre style="margin:0; padding:0 ">6988:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6989:     .qs     (prio71_qs)</pre>
<pre style="margin:0; padding:0 ">6990:   );</pre>
<pre style="margin:0; padding:0 ">6991: </pre>
<pre style="margin:0; padding:0 ">6992: </pre>
<pre style="margin:0; padding:0 ">6993:   // R[prio72]: V(False)</pre>
<pre style="margin:0; padding:0 ">6994: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6995:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6996:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6997:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6998:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">6999:   ) u_prio72 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7000:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7001:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7002: </pre>
<pre style="margin:0; padding:0 ">7003:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7004:     .we     (prio72_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7005:     .wd     (prio72_wd),</pre>
<pre style="margin:0; padding:0 ">7006: </pre>
<pre style="margin:0; padding:0 ">7007:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7008:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7009:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7010: </pre>
<pre style="margin:0; padding:0 ">7011:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7012:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7013:     .q      (reg2hw.prio72.q ),</pre>
<pre style="margin:0; padding:0 ">7014: </pre>
<pre style="margin:0; padding:0 ">7015:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7016:     .qs     (prio72_qs)</pre>
<pre style="margin:0; padding:0 ">7017:   );</pre>
<pre style="margin:0; padding:0 ">7018: </pre>
<pre style="margin:0; padding:0 ">7019: </pre>
<pre style="margin:0; padding:0 ">7020:   // R[prio73]: V(False)</pre>
<pre style="margin:0; padding:0 ">7021: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7022:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7023:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7024:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7025:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7026:   ) u_prio73 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7027:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7028:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7029: </pre>
<pre style="margin:0; padding:0 ">7030:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7031:     .we     (prio73_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7032:     .wd     (prio73_wd),</pre>
<pre style="margin:0; padding:0 ">7033: </pre>
<pre style="margin:0; padding:0 ">7034:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7035:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7036:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7037: </pre>
<pre style="margin:0; padding:0 ">7038:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7039:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7040:     .q      (reg2hw.prio73.q ),</pre>
<pre style="margin:0; padding:0 ">7041: </pre>
<pre style="margin:0; padding:0 ">7042:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7043:     .qs     (prio73_qs)</pre>
<pre style="margin:0; padding:0 ">7044:   );</pre>
<pre style="margin:0; padding:0 ">7045: </pre>
<pre style="margin:0; padding:0 ">7046: </pre>
<pre style="margin:0; padding:0 ">7047:   // R[prio74]: V(False)</pre>
<pre style="margin:0; padding:0 ">7048: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7049:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7050:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7051:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7052:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7053:   ) u_prio74 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7054:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7055:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7056: </pre>
<pre style="margin:0; padding:0 ">7057:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7058:     .we     (prio74_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7059:     .wd     (prio74_wd),</pre>
<pre style="margin:0; padding:0 ">7060: </pre>
<pre style="margin:0; padding:0 ">7061:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7062:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7063:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7064: </pre>
<pre style="margin:0; padding:0 ">7065:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7066:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7067:     .q      (reg2hw.prio74.q ),</pre>
<pre style="margin:0; padding:0 ">7068: </pre>
<pre style="margin:0; padding:0 ">7069:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7070:     .qs     (prio74_qs)</pre>
<pre style="margin:0; padding:0 ">7071:   );</pre>
<pre style="margin:0; padding:0 ">7072: </pre>
<pre style="margin:0; padding:0 ">7073: </pre>
<pre style="margin:0; padding:0 ">7074:   // R[prio75]: V(False)</pre>
<pre style="margin:0; padding:0 ">7075: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7076:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7077:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7078:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7079:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7080:   ) u_prio75 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7081:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7082:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7083: </pre>
<pre style="margin:0; padding:0 ">7084:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7085:     .we     (prio75_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7086:     .wd     (prio75_wd),</pre>
<pre style="margin:0; padding:0 ">7087: </pre>
<pre style="margin:0; padding:0 ">7088:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7089:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7090:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7091: </pre>
<pre style="margin:0; padding:0 ">7092:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7093:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7094:     .q      (reg2hw.prio75.q ),</pre>
<pre style="margin:0; padding:0 ">7095: </pre>
<pre style="margin:0; padding:0 ">7096:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7097:     .qs     (prio75_qs)</pre>
<pre style="margin:0; padding:0 ">7098:   );</pre>
<pre style="margin:0; padding:0 ">7099: </pre>
<pre style="margin:0; padding:0 ">7100: </pre>
<pre style="margin:0; padding:0 ">7101:   // R[prio76]: V(False)</pre>
<pre style="margin:0; padding:0 ">7102: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7103:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7104:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7105:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7106:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7107:   ) u_prio76 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7108:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7109:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7110: </pre>
<pre style="margin:0; padding:0 ">7111:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7112:     .we     (prio76_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7113:     .wd     (prio76_wd),</pre>
<pre style="margin:0; padding:0 ">7114: </pre>
<pre style="margin:0; padding:0 ">7115:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7116:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7117:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7118: </pre>
<pre style="margin:0; padding:0 ">7119:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7120:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7121:     .q      (reg2hw.prio76.q ),</pre>
<pre style="margin:0; padding:0 ">7122: </pre>
<pre style="margin:0; padding:0 ">7123:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7124:     .qs     (prio76_qs)</pre>
<pre style="margin:0; padding:0 ">7125:   );</pre>
<pre style="margin:0; padding:0 ">7126: </pre>
<pre style="margin:0; padding:0 ">7127: </pre>
<pre style="margin:0; padding:0 ">7128:   // R[prio77]: V(False)</pre>
<pre style="margin:0; padding:0 ">7129: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7130:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7131:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7132:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7133:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7134:   ) u_prio77 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7135:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7136:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7137: </pre>
<pre style="margin:0; padding:0 ">7138:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7139:     .we     (prio77_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7140:     .wd     (prio77_wd),</pre>
<pre style="margin:0; padding:0 ">7141: </pre>
<pre style="margin:0; padding:0 ">7142:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7143:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7144:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7145: </pre>
<pre style="margin:0; padding:0 ">7146:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7147:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7148:     .q      (reg2hw.prio77.q ),</pre>
<pre style="margin:0; padding:0 ">7149: </pre>
<pre style="margin:0; padding:0 ">7150:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7151:     .qs     (prio77_qs)</pre>
<pre style="margin:0; padding:0 ">7152:   );</pre>
<pre style="margin:0; padding:0 ">7153: </pre>
<pre style="margin:0; padding:0 ">7154: </pre>
<pre style="margin:0; padding:0 ">7155:   // R[prio78]: V(False)</pre>
<pre style="margin:0; padding:0 ">7156: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7157:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7158:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7159:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7160:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7161:   ) u_prio78 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7162:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7163:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7164: </pre>
<pre style="margin:0; padding:0 ">7165:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7166:     .we     (prio78_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7167:     .wd     (prio78_wd),</pre>
<pre style="margin:0; padding:0 ">7168: </pre>
<pre style="margin:0; padding:0 ">7169:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7170:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7171:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7172: </pre>
<pre style="margin:0; padding:0 ">7173:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7174:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7175:     .q      (reg2hw.prio78.q ),</pre>
<pre style="margin:0; padding:0 ">7176: </pre>
<pre style="margin:0; padding:0 ">7177:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7178:     .qs     (prio78_qs)</pre>
<pre style="margin:0; padding:0 ">7179:   );</pre>
<pre style="margin:0; padding:0 ">7180: </pre>
<pre style="margin:0; padding:0 ">7181: </pre>
<pre style="margin:0; padding:0 ">7182:   // R[prio79]: V(False)</pre>
<pre style="margin:0; padding:0 ">7183: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7184:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7185:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7186:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7187:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7188:   ) u_prio79 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7189:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7190:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7191: </pre>
<pre style="margin:0; padding:0 ">7192:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7193:     .we     (prio79_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7194:     .wd     (prio79_wd),</pre>
<pre style="margin:0; padding:0 ">7195: </pre>
<pre style="margin:0; padding:0 ">7196:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7197:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7198:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7199: </pre>
<pre style="margin:0; padding:0 ">7200:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7201:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7202:     .q      (reg2hw.prio79.q ),</pre>
<pre style="margin:0; padding:0 ">7203: </pre>
<pre style="margin:0; padding:0 ">7204:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7205:     .qs     (prio79_qs)</pre>
<pre style="margin:0; padding:0 ">7206:   );</pre>
<pre style="margin:0; padding:0 ">7207: </pre>
<pre style="margin:0; padding:0 ">7208: </pre>
<pre style="margin:0; padding:0 ">7209:   // R[prio80]: V(False)</pre>
<pre style="margin:0; padding:0 ">7210: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7211:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7212:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7213:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7214:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7215:   ) u_prio80 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7216:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7217:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7218: </pre>
<pre style="margin:0; padding:0 ">7219:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7220:     .we     (prio80_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7221:     .wd     (prio80_wd),</pre>
<pre style="margin:0; padding:0 ">7222: </pre>
<pre style="margin:0; padding:0 ">7223:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7224:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7225:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7226: </pre>
<pre style="margin:0; padding:0 ">7227:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7228:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7229:     .q      (reg2hw.prio80.q ),</pre>
<pre style="margin:0; padding:0 ">7230: </pre>
<pre style="margin:0; padding:0 ">7231:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7232:     .qs     (prio80_qs)</pre>
<pre style="margin:0; padding:0 ">7233:   );</pre>
<pre style="margin:0; padding:0 ">7234: </pre>
<pre style="margin:0; padding:0 ">7235: </pre>
<pre style="margin:0; padding:0 ">7236: </pre>
<pre style="margin:0; padding:0 ">7237:   // Subregister 0 of Multireg ie0</pre>
<pre style="margin:0; padding:0 ">7238:   // R[ie00]: V(False)</pre>
<pre style="margin:0; padding:0 ">7239: </pre>
<pre style="margin:0; padding:0 ">7240:   // F[e0]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7241:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7242:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7243:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7244:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7245:   ) u_ie00_e0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7246:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7247:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7248: </pre>
<pre style="margin:0; padding:0 ">7249:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7250:     .we     (ie00_e0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7251:     .wd     (ie00_e0_wd),</pre>
<pre style="margin:0; padding:0 ">7252: </pre>
<pre style="margin:0; padding:0 ">7253:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7254:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7255:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7256: </pre>
<pre style="margin:0; padding:0 ">7257:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7258:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7259:     .q      (reg2hw.ie0[0].q ),</pre>
<pre style="margin:0; padding:0 ">7260: </pre>
<pre style="margin:0; padding:0 ">7261:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7262:     .qs     (ie00_e0_qs)</pre>
<pre style="margin:0; padding:0 ">7263:   );</pre>
<pre style="margin:0; padding:0 ">7264: </pre>
<pre style="margin:0; padding:0 ">7265: </pre>
<pre style="margin:0; padding:0 ">7266:   // F[e1]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7267:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7268:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7269:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7270:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7271:   ) u_ie00_e1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7272:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7273:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7274: </pre>
<pre style="margin:0; padding:0 ">7275:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7276:     .we     (ie00_e1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7277:     .wd     (ie00_e1_wd),</pre>
<pre style="margin:0; padding:0 ">7278: </pre>
<pre style="margin:0; padding:0 ">7279:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7280:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7281:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7282: </pre>
<pre style="margin:0; padding:0 ">7283:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7284:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7285:     .q      (reg2hw.ie0[1].q ),</pre>
<pre style="margin:0; padding:0 ">7286: </pre>
<pre style="margin:0; padding:0 ">7287:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7288:     .qs     (ie00_e1_qs)</pre>
<pre style="margin:0; padding:0 ">7289:   );</pre>
<pre style="margin:0; padding:0 ">7290: </pre>
<pre style="margin:0; padding:0 ">7291: </pre>
<pre style="margin:0; padding:0 ">7292:   // F[e2]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7293:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7294:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7295:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7296:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7297:   ) u_ie00_e2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7298:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7299:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7300: </pre>
<pre style="margin:0; padding:0 ">7301:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7302:     .we     (ie00_e2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7303:     .wd     (ie00_e2_wd),</pre>
<pre style="margin:0; padding:0 ">7304: </pre>
<pre style="margin:0; padding:0 ">7305:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7306:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7307:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7308: </pre>
<pre style="margin:0; padding:0 ">7309:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7310:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7311:     .q      (reg2hw.ie0[2].q ),</pre>
<pre style="margin:0; padding:0 ">7312: </pre>
<pre style="margin:0; padding:0 ">7313:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7314:     .qs     (ie00_e2_qs)</pre>
<pre style="margin:0; padding:0 ">7315:   );</pre>
<pre style="margin:0; padding:0 ">7316: </pre>
<pre style="margin:0; padding:0 ">7317: </pre>
<pre style="margin:0; padding:0 ">7318:   // F[e3]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7319:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7320:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7321:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7322:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7323:   ) u_ie00_e3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7324:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7325:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7326: </pre>
<pre style="margin:0; padding:0 ">7327:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7328:     .we     (ie00_e3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7329:     .wd     (ie00_e3_wd),</pre>
<pre style="margin:0; padding:0 ">7330: </pre>
<pre style="margin:0; padding:0 ">7331:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7332:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7333:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7334: </pre>
<pre style="margin:0; padding:0 ">7335:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7336:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7337:     .q      (reg2hw.ie0[3].q ),</pre>
<pre style="margin:0; padding:0 ">7338: </pre>
<pre style="margin:0; padding:0 ">7339:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7340:     .qs     (ie00_e3_qs)</pre>
<pre style="margin:0; padding:0 ">7341:   );</pre>
<pre style="margin:0; padding:0 ">7342: </pre>
<pre style="margin:0; padding:0 ">7343: </pre>
<pre style="margin:0; padding:0 ">7344:   // F[e4]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7345:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7346:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7347:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7348:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7349:   ) u_ie00_e4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7350:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7351:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7352: </pre>
<pre style="margin:0; padding:0 ">7353:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7354:     .we     (ie00_e4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7355:     .wd     (ie00_e4_wd),</pre>
<pre style="margin:0; padding:0 ">7356: </pre>
<pre style="margin:0; padding:0 ">7357:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7358:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7359:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7360: </pre>
<pre style="margin:0; padding:0 ">7361:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7362:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7363:     .q      (reg2hw.ie0[4].q ),</pre>
<pre style="margin:0; padding:0 ">7364: </pre>
<pre style="margin:0; padding:0 ">7365:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7366:     .qs     (ie00_e4_qs)</pre>
<pre style="margin:0; padding:0 ">7367:   );</pre>
<pre style="margin:0; padding:0 ">7368: </pre>
<pre style="margin:0; padding:0 ">7369: </pre>
<pre style="margin:0; padding:0 ">7370:   // F[e5]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7371:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7372:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7373:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7374:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7375:   ) u_ie00_e5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7376:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7377:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7378: </pre>
<pre style="margin:0; padding:0 ">7379:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7380:     .we     (ie00_e5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7381:     .wd     (ie00_e5_wd),</pre>
<pre style="margin:0; padding:0 ">7382: </pre>
<pre style="margin:0; padding:0 ">7383:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7384:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7385:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7386: </pre>
<pre style="margin:0; padding:0 ">7387:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7388:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7389:     .q      (reg2hw.ie0[5].q ),</pre>
<pre style="margin:0; padding:0 ">7390: </pre>
<pre style="margin:0; padding:0 ">7391:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7392:     .qs     (ie00_e5_qs)</pre>
<pre style="margin:0; padding:0 ">7393:   );</pre>
<pre style="margin:0; padding:0 ">7394: </pre>
<pre style="margin:0; padding:0 ">7395: </pre>
<pre style="margin:0; padding:0 ">7396:   // F[e6]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7397:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7398:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7399:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7400:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7401:   ) u_ie00_e6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7402:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7403:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7404: </pre>
<pre style="margin:0; padding:0 ">7405:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7406:     .we     (ie00_e6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7407:     .wd     (ie00_e6_wd),</pre>
<pre style="margin:0; padding:0 ">7408: </pre>
<pre style="margin:0; padding:0 ">7409:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7410:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7411:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7412: </pre>
<pre style="margin:0; padding:0 ">7413:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7414:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7415:     .q      (reg2hw.ie0[6].q ),</pre>
<pre style="margin:0; padding:0 ">7416: </pre>
<pre style="margin:0; padding:0 ">7417:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7418:     .qs     (ie00_e6_qs)</pre>
<pre style="margin:0; padding:0 ">7419:   );</pre>
<pre style="margin:0; padding:0 ">7420: </pre>
<pre style="margin:0; padding:0 ">7421: </pre>
<pre style="margin:0; padding:0 ">7422:   // F[e7]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7423:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7424:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7425:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7426:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7427:   ) u_ie00_e7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7428:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7429:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7430: </pre>
<pre style="margin:0; padding:0 ">7431:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7432:     .we     (ie00_e7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7433:     .wd     (ie00_e7_wd),</pre>
<pre style="margin:0; padding:0 ">7434: </pre>
<pre style="margin:0; padding:0 ">7435:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7436:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7437:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7438: </pre>
<pre style="margin:0; padding:0 ">7439:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7440:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7441:     .q      (reg2hw.ie0[7].q ),</pre>
<pre style="margin:0; padding:0 ">7442: </pre>
<pre style="margin:0; padding:0 ">7443:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7444:     .qs     (ie00_e7_qs)</pre>
<pre style="margin:0; padding:0 ">7445:   );</pre>
<pre style="margin:0; padding:0 ">7446: </pre>
<pre style="margin:0; padding:0 ">7447: </pre>
<pre style="margin:0; padding:0 ">7448:   // F[e8]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7449:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7450:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7451:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7452:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7453:   ) u_ie00_e8 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7454:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7455:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7456: </pre>
<pre style="margin:0; padding:0 ">7457:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7458:     .we     (ie00_e8_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7459:     .wd     (ie00_e8_wd),</pre>
<pre style="margin:0; padding:0 ">7460: </pre>
<pre style="margin:0; padding:0 ">7461:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7462:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7463:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7464: </pre>
<pre style="margin:0; padding:0 ">7465:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7466:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7467:     .q      (reg2hw.ie0[8].q ),</pre>
<pre style="margin:0; padding:0 ">7468: </pre>
<pre style="margin:0; padding:0 ">7469:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7470:     .qs     (ie00_e8_qs)</pre>
<pre style="margin:0; padding:0 ">7471:   );</pre>
<pre style="margin:0; padding:0 ">7472: </pre>
<pre style="margin:0; padding:0 ">7473: </pre>
<pre style="margin:0; padding:0 ">7474:   // F[e9]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7475:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7476:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7477:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7478:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7479:   ) u_ie00_e9 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7480:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7481:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7482: </pre>
<pre style="margin:0; padding:0 ">7483:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7484:     .we     (ie00_e9_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7485:     .wd     (ie00_e9_wd),</pre>
<pre style="margin:0; padding:0 ">7486: </pre>
<pre style="margin:0; padding:0 ">7487:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7488:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7489:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7490: </pre>
<pre style="margin:0; padding:0 ">7491:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7492:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7493:     .q      (reg2hw.ie0[9].q ),</pre>
<pre style="margin:0; padding:0 ">7494: </pre>
<pre style="margin:0; padding:0 ">7495:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7496:     .qs     (ie00_e9_qs)</pre>
<pre style="margin:0; padding:0 ">7497:   );</pre>
<pre style="margin:0; padding:0 ">7498: </pre>
<pre style="margin:0; padding:0 ">7499: </pre>
<pre style="margin:0; padding:0 ">7500:   // F[e10]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7501:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7502:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7503:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7504:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7505:   ) u_ie00_e10 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7506:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7507:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7508: </pre>
<pre style="margin:0; padding:0 ">7509:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7510:     .we     (ie00_e10_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7511:     .wd     (ie00_e10_wd),</pre>
<pre style="margin:0; padding:0 ">7512: </pre>
<pre style="margin:0; padding:0 ">7513:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7514:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7515:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7516: </pre>
<pre style="margin:0; padding:0 ">7517:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7518:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7519:     .q      (reg2hw.ie0[10].q ),</pre>
<pre style="margin:0; padding:0 ">7520: </pre>
<pre style="margin:0; padding:0 ">7521:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7522:     .qs     (ie00_e10_qs)</pre>
<pre style="margin:0; padding:0 ">7523:   );</pre>
<pre style="margin:0; padding:0 ">7524: </pre>
<pre style="margin:0; padding:0 ">7525: </pre>
<pre style="margin:0; padding:0 ">7526:   // F[e11]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7527:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7528:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7529:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7530:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7531:   ) u_ie00_e11 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7532:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7533:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7534: </pre>
<pre style="margin:0; padding:0 ">7535:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7536:     .we     (ie00_e11_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7537:     .wd     (ie00_e11_wd),</pre>
<pre style="margin:0; padding:0 ">7538: </pre>
<pre style="margin:0; padding:0 ">7539:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7540:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7541:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7542: </pre>
<pre style="margin:0; padding:0 ">7543:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7544:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7545:     .q      (reg2hw.ie0[11].q ),</pre>
<pre style="margin:0; padding:0 ">7546: </pre>
<pre style="margin:0; padding:0 ">7547:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7548:     .qs     (ie00_e11_qs)</pre>
<pre style="margin:0; padding:0 ">7549:   );</pre>
<pre style="margin:0; padding:0 ">7550: </pre>
<pre style="margin:0; padding:0 ">7551: </pre>
<pre style="margin:0; padding:0 ">7552:   // F[e12]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7553:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7554:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7555:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7556:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7557:   ) u_ie00_e12 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7558:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7559:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7560: </pre>
<pre style="margin:0; padding:0 ">7561:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7562:     .we     (ie00_e12_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7563:     .wd     (ie00_e12_wd),</pre>
<pre style="margin:0; padding:0 ">7564: </pre>
<pre style="margin:0; padding:0 ">7565:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7566:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7567:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7568: </pre>
<pre style="margin:0; padding:0 ">7569:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7570:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7571:     .q      (reg2hw.ie0[12].q ),</pre>
<pre style="margin:0; padding:0 ">7572: </pre>
<pre style="margin:0; padding:0 ">7573:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7574:     .qs     (ie00_e12_qs)</pre>
<pre style="margin:0; padding:0 ">7575:   );</pre>
<pre style="margin:0; padding:0 ">7576: </pre>
<pre style="margin:0; padding:0 ">7577: </pre>
<pre style="margin:0; padding:0 ">7578:   // F[e13]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7579:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7580:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7581:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7582:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7583:   ) u_ie00_e13 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7584:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7585:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7586: </pre>
<pre style="margin:0; padding:0 ">7587:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7588:     .we     (ie00_e13_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7589:     .wd     (ie00_e13_wd),</pre>
<pre style="margin:0; padding:0 ">7590: </pre>
<pre style="margin:0; padding:0 ">7591:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7592:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7593:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7594: </pre>
<pre style="margin:0; padding:0 ">7595:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7596:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7597:     .q      (reg2hw.ie0[13].q ),</pre>
<pre style="margin:0; padding:0 ">7598: </pre>
<pre style="margin:0; padding:0 ">7599:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7600:     .qs     (ie00_e13_qs)</pre>
<pre style="margin:0; padding:0 ">7601:   );</pre>
<pre style="margin:0; padding:0 ">7602: </pre>
<pre style="margin:0; padding:0 ">7603: </pre>
<pre style="margin:0; padding:0 ">7604:   // F[e14]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7605:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7606:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7607:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7608:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7609:   ) u_ie00_e14 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7610:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7611:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7612: </pre>
<pre style="margin:0; padding:0 ">7613:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7614:     .we     (ie00_e14_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7615:     .wd     (ie00_e14_wd),</pre>
<pre style="margin:0; padding:0 ">7616: </pre>
<pre style="margin:0; padding:0 ">7617:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7618:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7619:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7620: </pre>
<pre style="margin:0; padding:0 ">7621:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7622:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7623:     .q      (reg2hw.ie0[14].q ),</pre>
<pre style="margin:0; padding:0 ">7624: </pre>
<pre style="margin:0; padding:0 ">7625:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7626:     .qs     (ie00_e14_qs)</pre>
<pre style="margin:0; padding:0 ">7627:   );</pre>
<pre style="margin:0; padding:0 ">7628: </pre>
<pre style="margin:0; padding:0 ">7629: </pre>
<pre style="margin:0; padding:0 ">7630:   // F[e15]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7631:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7632:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7633:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7634:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7635:   ) u_ie00_e15 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7636:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7637:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7638: </pre>
<pre style="margin:0; padding:0 ">7639:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7640:     .we     (ie00_e15_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7641:     .wd     (ie00_e15_wd),</pre>
<pre style="margin:0; padding:0 ">7642: </pre>
<pre style="margin:0; padding:0 ">7643:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7644:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7645:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7646: </pre>
<pre style="margin:0; padding:0 ">7647:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7648:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7649:     .q      (reg2hw.ie0[15].q ),</pre>
<pre style="margin:0; padding:0 ">7650: </pre>
<pre style="margin:0; padding:0 ">7651:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7652:     .qs     (ie00_e15_qs)</pre>
<pre style="margin:0; padding:0 ">7653:   );</pre>
<pre style="margin:0; padding:0 ">7654: </pre>
<pre style="margin:0; padding:0 ">7655: </pre>
<pre style="margin:0; padding:0 ">7656:   // F[e16]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7657:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7658:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7659:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7660:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7661:   ) u_ie00_e16 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7662:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7663:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7664: </pre>
<pre style="margin:0; padding:0 ">7665:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7666:     .we     (ie00_e16_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7667:     .wd     (ie00_e16_wd),</pre>
<pre style="margin:0; padding:0 ">7668: </pre>
<pre style="margin:0; padding:0 ">7669:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7670:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7671:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7672: </pre>
<pre style="margin:0; padding:0 ">7673:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7674:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7675:     .q      (reg2hw.ie0[16].q ),</pre>
<pre style="margin:0; padding:0 ">7676: </pre>
<pre style="margin:0; padding:0 ">7677:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7678:     .qs     (ie00_e16_qs)</pre>
<pre style="margin:0; padding:0 ">7679:   );</pre>
<pre style="margin:0; padding:0 ">7680: </pre>
<pre style="margin:0; padding:0 ">7681: </pre>
<pre style="margin:0; padding:0 ">7682:   // F[e17]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7683:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7684:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7685:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7686:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7687:   ) u_ie00_e17 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7688:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7689:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7690: </pre>
<pre style="margin:0; padding:0 ">7691:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7692:     .we     (ie00_e17_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7693:     .wd     (ie00_e17_wd),</pre>
<pre style="margin:0; padding:0 ">7694: </pre>
<pre style="margin:0; padding:0 ">7695:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7696:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7697:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7698: </pre>
<pre style="margin:0; padding:0 ">7699:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7700:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7701:     .q      (reg2hw.ie0[17].q ),</pre>
<pre style="margin:0; padding:0 ">7702: </pre>
<pre style="margin:0; padding:0 ">7703:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7704:     .qs     (ie00_e17_qs)</pre>
<pre style="margin:0; padding:0 ">7705:   );</pre>
<pre style="margin:0; padding:0 ">7706: </pre>
<pre style="margin:0; padding:0 ">7707: </pre>
<pre style="margin:0; padding:0 ">7708:   // F[e18]: 18:18</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7709:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7710:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7711:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7712:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7713:   ) u_ie00_e18 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7714:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7715:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7716: </pre>
<pre style="margin:0; padding:0 ">7717:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7718:     .we     (ie00_e18_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7719:     .wd     (ie00_e18_wd),</pre>
<pre style="margin:0; padding:0 ">7720: </pre>
<pre style="margin:0; padding:0 ">7721:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7722:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7723:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7724: </pre>
<pre style="margin:0; padding:0 ">7725:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7726:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7727:     .q      (reg2hw.ie0[18].q ),</pre>
<pre style="margin:0; padding:0 ">7728: </pre>
<pre style="margin:0; padding:0 ">7729:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7730:     .qs     (ie00_e18_qs)</pre>
<pre style="margin:0; padding:0 ">7731:   );</pre>
<pre style="margin:0; padding:0 ">7732: </pre>
<pre style="margin:0; padding:0 ">7733: </pre>
<pre style="margin:0; padding:0 ">7734:   // F[e19]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7735:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7736:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7737:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7738:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7739:   ) u_ie00_e19 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7740:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7741:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7742: </pre>
<pre style="margin:0; padding:0 ">7743:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7744:     .we     (ie00_e19_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7745:     .wd     (ie00_e19_wd),</pre>
<pre style="margin:0; padding:0 ">7746: </pre>
<pre style="margin:0; padding:0 ">7747:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7748:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7749:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7750: </pre>
<pre style="margin:0; padding:0 ">7751:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7752:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7753:     .q      (reg2hw.ie0[19].q ),</pre>
<pre style="margin:0; padding:0 ">7754: </pre>
<pre style="margin:0; padding:0 ">7755:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7756:     .qs     (ie00_e19_qs)</pre>
<pre style="margin:0; padding:0 ">7757:   );</pre>
<pre style="margin:0; padding:0 ">7758: </pre>
<pre style="margin:0; padding:0 ">7759: </pre>
<pre style="margin:0; padding:0 ">7760:   // F[e20]: 20:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7761:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7762:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7763:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7764:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7765:   ) u_ie00_e20 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7766:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7767:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7768: </pre>
<pre style="margin:0; padding:0 ">7769:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7770:     .we     (ie00_e20_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7771:     .wd     (ie00_e20_wd),</pre>
<pre style="margin:0; padding:0 ">7772: </pre>
<pre style="margin:0; padding:0 ">7773:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7774:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7775:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7776: </pre>
<pre style="margin:0; padding:0 ">7777:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7778:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7779:     .q      (reg2hw.ie0[20].q ),</pre>
<pre style="margin:0; padding:0 ">7780: </pre>
<pre style="margin:0; padding:0 ">7781:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7782:     .qs     (ie00_e20_qs)</pre>
<pre style="margin:0; padding:0 ">7783:   );</pre>
<pre style="margin:0; padding:0 ">7784: </pre>
<pre style="margin:0; padding:0 ">7785: </pre>
<pre style="margin:0; padding:0 ">7786:   // F[e21]: 21:21</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7787:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7788:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7789:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7790:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7791:   ) u_ie00_e21 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7792:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7793:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7794: </pre>
<pre style="margin:0; padding:0 ">7795:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7796:     .we     (ie00_e21_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7797:     .wd     (ie00_e21_wd),</pre>
<pre style="margin:0; padding:0 ">7798: </pre>
<pre style="margin:0; padding:0 ">7799:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7800:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7801:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7802: </pre>
<pre style="margin:0; padding:0 ">7803:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7804:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7805:     .q      (reg2hw.ie0[21].q ),</pre>
<pre style="margin:0; padding:0 ">7806: </pre>
<pre style="margin:0; padding:0 ">7807:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7808:     .qs     (ie00_e21_qs)</pre>
<pre style="margin:0; padding:0 ">7809:   );</pre>
<pre style="margin:0; padding:0 ">7810: </pre>
<pre style="margin:0; padding:0 ">7811: </pre>
<pre style="margin:0; padding:0 ">7812:   // F[e22]: 22:22</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7813:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7814:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7815:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7816:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7817:   ) u_ie00_e22 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7818:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7819:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7820: </pre>
<pre style="margin:0; padding:0 ">7821:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7822:     .we     (ie00_e22_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7823:     .wd     (ie00_e22_wd),</pre>
<pre style="margin:0; padding:0 ">7824: </pre>
<pre style="margin:0; padding:0 ">7825:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7826:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7827:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7828: </pre>
<pre style="margin:0; padding:0 ">7829:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7830:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7831:     .q      (reg2hw.ie0[22].q ),</pre>
<pre style="margin:0; padding:0 ">7832: </pre>
<pre style="margin:0; padding:0 ">7833:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7834:     .qs     (ie00_e22_qs)</pre>
<pre style="margin:0; padding:0 ">7835:   );</pre>
<pre style="margin:0; padding:0 ">7836: </pre>
<pre style="margin:0; padding:0 ">7837: </pre>
<pre style="margin:0; padding:0 ">7838:   // F[e23]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7839:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7840:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7841:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7842:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7843:   ) u_ie00_e23 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7844:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7845:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7846: </pre>
<pre style="margin:0; padding:0 ">7847:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7848:     .we     (ie00_e23_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7849:     .wd     (ie00_e23_wd),</pre>
<pre style="margin:0; padding:0 ">7850: </pre>
<pre style="margin:0; padding:0 ">7851:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7852:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7853:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7854: </pre>
<pre style="margin:0; padding:0 ">7855:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7856:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7857:     .q      (reg2hw.ie0[23].q ),</pre>
<pre style="margin:0; padding:0 ">7858: </pre>
<pre style="margin:0; padding:0 ">7859:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7860:     .qs     (ie00_e23_qs)</pre>
<pre style="margin:0; padding:0 ">7861:   );</pre>
<pre style="margin:0; padding:0 ">7862: </pre>
<pre style="margin:0; padding:0 ">7863: </pre>
<pre style="margin:0; padding:0 ">7864:   // F[e24]: 24:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7865:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7866:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7867:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7868:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7869:   ) u_ie00_e24 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7870:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7871:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7872: </pre>
<pre style="margin:0; padding:0 ">7873:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7874:     .we     (ie00_e24_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7875:     .wd     (ie00_e24_wd),</pre>
<pre style="margin:0; padding:0 ">7876: </pre>
<pre style="margin:0; padding:0 ">7877:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7878:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7879:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7880: </pre>
<pre style="margin:0; padding:0 ">7881:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7882:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7883:     .q      (reg2hw.ie0[24].q ),</pre>
<pre style="margin:0; padding:0 ">7884: </pre>
<pre style="margin:0; padding:0 ">7885:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7886:     .qs     (ie00_e24_qs)</pre>
<pre style="margin:0; padding:0 ">7887:   );</pre>
<pre style="margin:0; padding:0 ">7888: </pre>
<pre style="margin:0; padding:0 ">7889: </pre>
<pre style="margin:0; padding:0 ">7890:   // F[e25]: 25:25</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7891:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7892:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7893:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7894:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7895:   ) u_ie00_e25 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7896:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7897:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7898: </pre>
<pre style="margin:0; padding:0 ">7899:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7900:     .we     (ie00_e25_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7901:     .wd     (ie00_e25_wd),</pre>
<pre style="margin:0; padding:0 ">7902: </pre>
<pre style="margin:0; padding:0 ">7903:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7904:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7905:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7906: </pre>
<pre style="margin:0; padding:0 ">7907:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7908:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7909:     .q      (reg2hw.ie0[25].q ),</pre>
<pre style="margin:0; padding:0 ">7910: </pre>
<pre style="margin:0; padding:0 ">7911:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7912:     .qs     (ie00_e25_qs)</pre>
<pre style="margin:0; padding:0 ">7913:   );</pre>
<pre style="margin:0; padding:0 ">7914: </pre>
<pre style="margin:0; padding:0 ">7915: </pre>
<pre style="margin:0; padding:0 ">7916:   // F[e26]: 26:26</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7917:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7918:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7919:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7920:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7921:   ) u_ie00_e26 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7922:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7923:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7924: </pre>
<pre style="margin:0; padding:0 ">7925:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7926:     .we     (ie00_e26_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7927:     .wd     (ie00_e26_wd),</pre>
<pre style="margin:0; padding:0 ">7928: </pre>
<pre style="margin:0; padding:0 ">7929:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7930:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7931:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7932: </pre>
<pre style="margin:0; padding:0 ">7933:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7934:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7935:     .q      (reg2hw.ie0[26].q ),</pre>
<pre style="margin:0; padding:0 ">7936: </pre>
<pre style="margin:0; padding:0 ">7937:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7938:     .qs     (ie00_e26_qs)</pre>
<pre style="margin:0; padding:0 ">7939:   );</pre>
<pre style="margin:0; padding:0 ">7940: </pre>
<pre style="margin:0; padding:0 ">7941: </pre>
<pre style="margin:0; padding:0 ">7942:   // F[e27]: 27:27</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7943:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7944:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7945:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7946:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7947:   ) u_ie00_e27 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7948:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7949:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7950: </pre>
<pre style="margin:0; padding:0 ">7951:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7952:     .we     (ie00_e27_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7953:     .wd     (ie00_e27_wd),</pre>
<pre style="margin:0; padding:0 ">7954: </pre>
<pre style="margin:0; padding:0 ">7955:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7956:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7957:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7958: </pre>
<pre style="margin:0; padding:0 ">7959:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7960:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7961:     .q      (reg2hw.ie0[27].q ),</pre>
<pre style="margin:0; padding:0 ">7962: </pre>
<pre style="margin:0; padding:0 ">7963:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7964:     .qs     (ie00_e27_qs)</pre>
<pre style="margin:0; padding:0 ">7965:   );</pre>
<pre style="margin:0; padding:0 ">7966: </pre>
<pre style="margin:0; padding:0 ">7967: </pre>
<pre style="margin:0; padding:0 ">7968:   // F[e28]: 28:28</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7969:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7970:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7971:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7972:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7973:   ) u_ie00_e28 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7974:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7975:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">7976: </pre>
<pre style="margin:0; padding:0 ">7977:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7978:     .we     (ie00_e28_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7979:     .wd     (ie00_e28_wd),</pre>
<pre style="margin:0; padding:0 ">7980: </pre>
<pre style="margin:0; padding:0 ">7981:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7982:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7983:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">7984: </pre>
<pre style="margin:0; padding:0 ">7985:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7986:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7987:     .q      (reg2hw.ie0[28].q ),</pre>
<pre style="margin:0; padding:0 ">7988: </pre>
<pre style="margin:0; padding:0 ">7989:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7990:     .qs     (ie00_e28_qs)</pre>
<pre style="margin:0; padding:0 ">7991:   );</pre>
<pre style="margin:0; padding:0 ">7992: </pre>
<pre style="margin:0; padding:0 ">7993: </pre>
<pre style="margin:0; padding:0 ">7994:   // F[e29]: 29:29</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7995:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7996:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7997:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7998:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">7999:   ) u_ie00_e29 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8000:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8001:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8002: </pre>
<pre style="margin:0; padding:0 ">8003:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8004:     .we     (ie00_e29_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8005:     .wd     (ie00_e29_wd),</pre>
<pre style="margin:0; padding:0 ">8006: </pre>
<pre style="margin:0; padding:0 ">8007:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8008:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8009:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8010: </pre>
<pre style="margin:0; padding:0 ">8011:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8012:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8013:     .q      (reg2hw.ie0[29].q ),</pre>
<pre style="margin:0; padding:0 ">8014: </pre>
<pre style="margin:0; padding:0 ">8015:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8016:     .qs     (ie00_e29_qs)</pre>
<pre style="margin:0; padding:0 ">8017:   );</pre>
<pre style="margin:0; padding:0 ">8018: </pre>
<pre style="margin:0; padding:0 ">8019: </pre>
<pre style="margin:0; padding:0 ">8020:   // F[e30]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8021:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8022:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8023:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8024:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8025:   ) u_ie00_e30 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8026:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8027:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8028: </pre>
<pre style="margin:0; padding:0 ">8029:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8030:     .we     (ie00_e30_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8031:     .wd     (ie00_e30_wd),</pre>
<pre style="margin:0; padding:0 ">8032: </pre>
<pre style="margin:0; padding:0 ">8033:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8034:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8035:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8036: </pre>
<pre style="margin:0; padding:0 ">8037:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8038:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8039:     .q      (reg2hw.ie0[30].q ),</pre>
<pre style="margin:0; padding:0 ">8040: </pre>
<pre style="margin:0; padding:0 ">8041:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8042:     .qs     (ie00_e30_qs)</pre>
<pre style="margin:0; padding:0 ">8043:   );</pre>
<pre style="margin:0; padding:0 ">8044: </pre>
<pre style="margin:0; padding:0 ">8045: </pre>
<pre style="margin:0; padding:0 ">8046:   // F[e31]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8047:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8048:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8049:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8050:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8051:   ) u_ie00_e31 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8052:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8053:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8054: </pre>
<pre style="margin:0; padding:0 ">8055:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8056:     .we     (ie00_e31_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8057:     .wd     (ie00_e31_wd),</pre>
<pre style="margin:0; padding:0 ">8058: </pre>
<pre style="margin:0; padding:0 ">8059:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8060:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8061:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8062: </pre>
<pre style="margin:0; padding:0 ">8063:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8064:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8065:     .q      (reg2hw.ie0[31].q ),</pre>
<pre style="margin:0; padding:0 ">8066: </pre>
<pre style="margin:0; padding:0 ">8067:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8068:     .qs     (ie00_e31_qs)</pre>
<pre style="margin:0; padding:0 ">8069:   );</pre>
<pre style="margin:0; padding:0 ">8070: </pre>
<pre style="margin:0; padding:0 ">8071: </pre>
<pre style="margin:0; padding:0 ">8072:   // Subregister 32 of Multireg ie0</pre>
<pre style="margin:0; padding:0 ">8073:   // R[ie01]: V(False)</pre>
<pre style="margin:0; padding:0 ">8074: </pre>
<pre style="margin:0; padding:0 ">8075:   // F[e32]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8076:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8077:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8078:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8079:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8080:   ) u_ie01_e32 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8081:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8082:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8083: </pre>
<pre style="margin:0; padding:0 ">8084:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8085:     .we     (ie01_e32_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8086:     .wd     (ie01_e32_wd),</pre>
<pre style="margin:0; padding:0 ">8087: </pre>
<pre style="margin:0; padding:0 ">8088:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8089:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8090:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8091: </pre>
<pre style="margin:0; padding:0 ">8092:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8093:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8094:     .q      (reg2hw.ie0[32].q ),</pre>
<pre style="margin:0; padding:0 ">8095: </pre>
<pre style="margin:0; padding:0 ">8096:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8097:     .qs     (ie01_e32_qs)</pre>
<pre style="margin:0; padding:0 ">8098:   );</pre>
<pre style="margin:0; padding:0 ">8099: </pre>
<pre style="margin:0; padding:0 ">8100: </pre>
<pre style="margin:0; padding:0 ">8101:   // F[e33]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8102:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8103:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8104:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8105:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8106:   ) u_ie01_e33 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8107:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8108:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8109: </pre>
<pre style="margin:0; padding:0 ">8110:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8111:     .we     (ie01_e33_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8112:     .wd     (ie01_e33_wd),</pre>
<pre style="margin:0; padding:0 ">8113: </pre>
<pre style="margin:0; padding:0 ">8114:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8115:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8116:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8117: </pre>
<pre style="margin:0; padding:0 ">8118:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8119:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8120:     .q      (reg2hw.ie0[33].q ),</pre>
<pre style="margin:0; padding:0 ">8121: </pre>
<pre style="margin:0; padding:0 ">8122:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8123:     .qs     (ie01_e33_qs)</pre>
<pre style="margin:0; padding:0 ">8124:   );</pre>
<pre style="margin:0; padding:0 ">8125: </pre>
<pre style="margin:0; padding:0 ">8126: </pre>
<pre style="margin:0; padding:0 ">8127:   // F[e34]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8128:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8129:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8130:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8131:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8132:   ) u_ie01_e34 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8133:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8134:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8135: </pre>
<pre style="margin:0; padding:0 ">8136:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8137:     .we     (ie01_e34_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8138:     .wd     (ie01_e34_wd),</pre>
<pre style="margin:0; padding:0 ">8139: </pre>
<pre style="margin:0; padding:0 ">8140:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8141:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8142:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8143: </pre>
<pre style="margin:0; padding:0 ">8144:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8145:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8146:     .q      (reg2hw.ie0[34].q ),</pre>
<pre style="margin:0; padding:0 ">8147: </pre>
<pre style="margin:0; padding:0 ">8148:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8149:     .qs     (ie01_e34_qs)</pre>
<pre style="margin:0; padding:0 ">8150:   );</pre>
<pre style="margin:0; padding:0 ">8151: </pre>
<pre style="margin:0; padding:0 ">8152: </pre>
<pre style="margin:0; padding:0 ">8153:   // F[e35]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8154:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8155:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8156:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8157:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8158:   ) u_ie01_e35 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8159:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8160:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8161: </pre>
<pre style="margin:0; padding:0 ">8162:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8163:     .we     (ie01_e35_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8164:     .wd     (ie01_e35_wd),</pre>
<pre style="margin:0; padding:0 ">8165: </pre>
<pre style="margin:0; padding:0 ">8166:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8167:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8168:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8169: </pre>
<pre style="margin:0; padding:0 ">8170:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8171:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8172:     .q      (reg2hw.ie0[35].q ),</pre>
<pre style="margin:0; padding:0 ">8173: </pre>
<pre style="margin:0; padding:0 ">8174:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8175:     .qs     (ie01_e35_qs)</pre>
<pre style="margin:0; padding:0 ">8176:   );</pre>
<pre style="margin:0; padding:0 ">8177: </pre>
<pre style="margin:0; padding:0 ">8178: </pre>
<pre style="margin:0; padding:0 ">8179:   // F[e36]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8180:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8181:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8182:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8183:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8184:   ) u_ie01_e36 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8185:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8186:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8187: </pre>
<pre style="margin:0; padding:0 ">8188:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8189:     .we     (ie01_e36_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8190:     .wd     (ie01_e36_wd),</pre>
<pre style="margin:0; padding:0 ">8191: </pre>
<pre style="margin:0; padding:0 ">8192:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8193:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8194:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8195: </pre>
<pre style="margin:0; padding:0 ">8196:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8197:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8198:     .q      (reg2hw.ie0[36].q ),</pre>
<pre style="margin:0; padding:0 ">8199: </pre>
<pre style="margin:0; padding:0 ">8200:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8201:     .qs     (ie01_e36_qs)</pre>
<pre style="margin:0; padding:0 ">8202:   );</pre>
<pre style="margin:0; padding:0 ">8203: </pre>
<pre style="margin:0; padding:0 ">8204: </pre>
<pre style="margin:0; padding:0 ">8205:   // F[e37]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8206:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8207:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8208:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8209:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8210:   ) u_ie01_e37 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8211:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8212:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8213: </pre>
<pre style="margin:0; padding:0 ">8214:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8215:     .we     (ie01_e37_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8216:     .wd     (ie01_e37_wd),</pre>
<pre style="margin:0; padding:0 ">8217: </pre>
<pre style="margin:0; padding:0 ">8218:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8219:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8220:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8221: </pre>
<pre style="margin:0; padding:0 ">8222:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8223:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8224:     .q      (reg2hw.ie0[37].q ),</pre>
<pre style="margin:0; padding:0 ">8225: </pre>
<pre style="margin:0; padding:0 ">8226:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8227:     .qs     (ie01_e37_qs)</pre>
<pre style="margin:0; padding:0 ">8228:   );</pre>
<pre style="margin:0; padding:0 ">8229: </pre>
<pre style="margin:0; padding:0 ">8230: </pre>
<pre style="margin:0; padding:0 ">8231:   // F[e38]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8232:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8233:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8234:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8235:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8236:   ) u_ie01_e38 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8237:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8238:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8239: </pre>
<pre style="margin:0; padding:0 ">8240:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8241:     .we     (ie01_e38_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8242:     .wd     (ie01_e38_wd),</pre>
<pre style="margin:0; padding:0 ">8243: </pre>
<pre style="margin:0; padding:0 ">8244:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8245:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8246:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8247: </pre>
<pre style="margin:0; padding:0 ">8248:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8249:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8250:     .q      (reg2hw.ie0[38].q ),</pre>
<pre style="margin:0; padding:0 ">8251: </pre>
<pre style="margin:0; padding:0 ">8252:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8253:     .qs     (ie01_e38_qs)</pre>
<pre style="margin:0; padding:0 ">8254:   );</pre>
<pre style="margin:0; padding:0 ">8255: </pre>
<pre style="margin:0; padding:0 ">8256: </pre>
<pre style="margin:0; padding:0 ">8257:   // F[e39]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8258:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8259:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8260:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8261:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8262:   ) u_ie01_e39 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8263:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8264:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8265: </pre>
<pre style="margin:0; padding:0 ">8266:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8267:     .we     (ie01_e39_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8268:     .wd     (ie01_e39_wd),</pre>
<pre style="margin:0; padding:0 ">8269: </pre>
<pre style="margin:0; padding:0 ">8270:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8271:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8272:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8273: </pre>
<pre style="margin:0; padding:0 ">8274:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8275:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8276:     .q      (reg2hw.ie0[39].q ),</pre>
<pre style="margin:0; padding:0 ">8277: </pre>
<pre style="margin:0; padding:0 ">8278:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8279:     .qs     (ie01_e39_qs)</pre>
<pre style="margin:0; padding:0 ">8280:   );</pre>
<pre style="margin:0; padding:0 ">8281: </pre>
<pre style="margin:0; padding:0 ">8282: </pre>
<pre style="margin:0; padding:0 ">8283:   // F[e40]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8284:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8285:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8286:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8287:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8288:   ) u_ie01_e40 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8289:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8290:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8291: </pre>
<pre style="margin:0; padding:0 ">8292:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8293:     .we     (ie01_e40_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8294:     .wd     (ie01_e40_wd),</pre>
<pre style="margin:0; padding:0 ">8295: </pre>
<pre style="margin:0; padding:0 ">8296:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8297:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8298:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8299: </pre>
<pre style="margin:0; padding:0 ">8300:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8301:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8302:     .q      (reg2hw.ie0[40].q ),</pre>
<pre style="margin:0; padding:0 ">8303: </pre>
<pre style="margin:0; padding:0 ">8304:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8305:     .qs     (ie01_e40_qs)</pre>
<pre style="margin:0; padding:0 ">8306:   );</pre>
<pre style="margin:0; padding:0 ">8307: </pre>
<pre style="margin:0; padding:0 ">8308: </pre>
<pre style="margin:0; padding:0 ">8309:   // F[e41]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8310:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8311:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8312:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8313:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8314:   ) u_ie01_e41 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8315:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8316:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8317: </pre>
<pre style="margin:0; padding:0 ">8318:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8319:     .we     (ie01_e41_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8320:     .wd     (ie01_e41_wd),</pre>
<pre style="margin:0; padding:0 ">8321: </pre>
<pre style="margin:0; padding:0 ">8322:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8323:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8324:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8325: </pre>
<pre style="margin:0; padding:0 ">8326:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8327:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8328:     .q      (reg2hw.ie0[41].q ),</pre>
<pre style="margin:0; padding:0 ">8329: </pre>
<pre style="margin:0; padding:0 ">8330:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8331:     .qs     (ie01_e41_qs)</pre>
<pre style="margin:0; padding:0 ">8332:   );</pre>
<pre style="margin:0; padding:0 ">8333: </pre>
<pre style="margin:0; padding:0 ">8334: </pre>
<pre style="margin:0; padding:0 ">8335:   // F[e42]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8336:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8337:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8338:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8339:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8340:   ) u_ie01_e42 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8341:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8342:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8343: </pre>
<pre style="margin:0; padding:0 ">8344:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8345:     .we     (ie01_e42_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8346:     .wd     (ie01_e42_wd),</pre>
<pre style="margin:0; padding:0 ">8347: </pre>
<pre style="margin:0; padding:0 ">8348:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8349:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8350:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8351: </pre>
<pre style="margin:0; padding:0 ">8352:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8353:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8354:     .q      (reg2hw.ie0[42].q ),</pre>
<pre style="margin:0; padding:0 ">8355: </pre>
<pre style="margin:0; padding:0 ">8356:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8357:     .qs     (ie01_e42_qs)</pre>
<pre style="margin:0; padding:0 ">8358:   );</pre>
<pre style="margin:0; padding:0 ">8359: </pre>
<pre style="margin:0; padding:0 ">8360: </pre>
<pre style="margin:0; padding:0 ">8361:   // F[e43]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8362:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8363:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8364:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8365:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8366:   ) u_ie01_e43 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8367:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8368:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8369: </pre>
<pre style="margin:0; padding:0 ">8370:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8371:     .we     (ie01_e43_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8372:     .wd     (ie01_e43_wd),</pre>
<pre style="margin:0; padding:0 ">8373: </pre>
<pre style="margin:0; padding:0 ">8374:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8375:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8376:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8377: </pre>
<pre style="margin:0; padding:0 ">8378:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8379:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8380:     .q      (reg2hw.ie0[43].q ),</pre>
<pre style="margin:0; padding:0 ">8381: </pre>
<pre style="margin:0; padding:0 ">8382:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8383:     .qs     (ie01_e43_qs)</pre>
<pre style="margin:0; padding:0 ">8384:   );</pre>
<pre style="margin:0; padding:0 ">8385: </pre>
<pre style="margin:0; padding:0 ">8386: </pre>
<pre style="margin:0; padding:0 ">8387:   // F[e44]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8388:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8389:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8390:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8391:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8392:   ) u_ie01_e44 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8393:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8394:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8395: </pre>
<pre style="margin:0; padding:0 ">8396:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8397:     .we     (ie01_e44_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8398:     .wd     (ie01_e44_wd),</pre>
<pre style="margin:0; padding:0 ">8399: </pre>
<pre style="margin:0; padding:0 ">8400:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8401:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8402:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8403: </pre>
<pre style="margin:0; padding:0 ">8404:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8405:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8406:     .q      (reg2hw.ie0[44].q ),</pre>
<pre style="margin:0; padding:0 ">8407: </pre>
<pre style="margin:0; padding:0 ">8408:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8409:     .qs     (ie01_e44_qs)</pre>
<pre style="margin:0; padding:0 ">8410:   );</pre>
<pre style="margin:0; padding:0 ">8411: </pre>
<pre style="margin:0; padding:0 ">8412: </pre>
<pre style="margin:0; padding:0 ">8413:   // F[e45]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8414:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8415:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8416:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8417:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8418:   ) u_ie01_e45 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8419:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8420:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8421: </pre>
<pre style="margin:0; padding:0 ">8422:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8423:     .we     (ie01_e45_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8424:     .wd     (ie01_e45_wd),</pre>
<pre style="margin:0; padding:0 ">8425: </pre>
<pre style="margin:0; padding:0 ">8426:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8427:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8428:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8429: </pre>
<pre style="margin:0; padding:0 ">8430:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8431:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8432:     .q      (reg2hw.ie0[45].q ),</pre>
<pre style="margin:0; padding:0 ">8433: </pre>
<pre style="margin:0; padding:0 ">8434:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8435:     .qs     (ie01_e45_qs)</pre>
<pre style="margin:0; padding:0 ">8436:   );</pre>
<pre style="margin:0; padding:0 ">8437: </pre>
<pre style="margin:0; padding:0 ">8438: </pre>
<pre style="margin:0; padding:0 ">8439:   // F[e46]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8440:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8441:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8442:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8443:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8444:   ) u_ie01_e46 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8445:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8446:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8447: </pre>
<pre style="margin:0; padding:0 ">8448:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8449:     .we     (ie01_e46_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8450:     .wd     (ie01_e46_wd),</pre>
<pre style="margin:0; padding:0 ">8451: </pre>
<pre style="margin:0; padding:0 ">8452:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8453:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8454:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8455: </pre>
<pre style="margin:0; padding:0 ">8456:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8457:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8458:     .q      (reg2hw.ie0[46].q ),</pre>
<pre style="margin:0; padding:0 ">8459: </pre>
<pre style="margin:0; padding:0 ">8460:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8461:     .qs     (ie01_e46_qs)</pre>
<pre style="margin:0; padding:0 ">8462:   );</pre>
<pre style="margin:0; padding:0 ">8463: </pre>
<pre style="margin:0; padding:0 ">8464: </pre>
<pre style="margin:0; padding:0 ">8465:   // F[e47]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8466:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8467:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8468:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8469:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8470:   ) u_ie01_e47 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8471:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8472:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8473: </pre>
<pre style="margin:0; padding:0 ">8474:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8475:     .we     (ie01_e47_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8476:     .wd     (ie01_e47_wd),</pre>
<pre style="margin:0; padding:0 ">8477: </pre>
<pre style="margin:0; padding:0 ">8478:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8479:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8480:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8481: </pre>
<pre style="margin:0; padding:0 ">8482:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8483:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8484:     .q      (reg2hw.ie0[47].q ),</pre>
<pre style="margin:0; padding:0 ">8485: </pre>
<pre style="margin:0; padding:0 ">8486:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8487:     .qs     (ie01_e47_qs)</pre>
<pre style="margin:0; padding:0 ">8488:   );</pre>
<pre style="margin:0; padding:0 ">8489: </pre>
<pre style="margin:0; padding:0 ">8490: </pre>
<pre style="margin:0; padding:0 ">8491:   // F[e48]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8492:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8493:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8494:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8495:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8496:   ) u_ie01_e48 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8497:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8498:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8499: </pre>
<pre style="margin:0; padding:0 ">8500:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8501:     .we     (ie01_e48_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8502:     .wd     (ie01_e48_wd),</pre>
<pre style="margin:0; padding:0 ">8503: </pre>
<pre style="margin:0; padding:0 ">8504:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8505:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8506:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8507: </pre>
<pre style="margin:0; padding:0 ">8508:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8509:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8510:     .q      (reg2hw.ie0[48].q ),</pre>
<pre style="margin:0; padding:0 ">8511: </pre>
<pre style="margin:0; padding:0 ">8512:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8513:     .qs     (ie01_e48_qs)</pre>
<pre style="margin:0; padding:0 ">8514:   );</pre>
<pre style="margin:0; padding:0 ">8515: </pre>
<pre style="margin:0; padding:0 ">8516: </pre>
<pre style="margin:0; padding:0 ">8517:   // F[e49]: 17:17</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8518:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8519:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8520:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8521:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8522:   ) u_ie01_e49 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8523:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8524:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8525: </pre>
<pre style="margin:0; padding:0 ">8526:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8527:     .we     (ie01_e49_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8528:     .wd     (ie01_e49_wd),</pre>
<pre style="margin:0; padding:0 ">8529: </pre>
<pre style="margin:0; padding:0 ">8530:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8531:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8532:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8533: </pre>
<pre style="margin:0; padding:0 ">8534:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8535:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8536:     .q      (reg2hw.ie0[49].q ),</pre>
<pre style="margin:0; padding:0 ">8537: </pre>
<pre style="margin:0; padding:0 ">8538:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8539:     .qs     (ie01_e49_qs)</pre>
<pre style="margin:0; padding:0 ">8540:   );</pre>
<pre style="margin:0; padding:0 ">8541: </pre>
<pre style="margin:0; padding:0 ">8542: </pre>
<pre style="margin:0; padding:0 ">8543:   // F[e50]: 18:18</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8544:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8545:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8546:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8547:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8548:   ) u_ie01_e50 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8549:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8550:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8551: </pre>
<pre style="margin:0; padding:0 ">8552:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8553:     .we     (ie01_e50_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8554:     .wd     (ie01_e50_wd),</pre>
<pre style="margin:0; padding:0 ">8555: </pre>
<pre style="margin:0; padding:0 ">8556:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8557:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8558:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8559: </pre>
<pre style="margin:0; padding:0 ">8560:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8561:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8562:     .q      (reg2hw.ie0[50].q ),</pre>
<pre style="margin:0; padding:0 ">8563: </pre>
<pre style="margin:0; padding:0 ">8564:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8565:     .qs     (ie01_e50_qs)</pre>
<pre style="margin:0; padding:0 ">8566:   );</pre>
<pre style="margin:0; padding:0 ">8567: </pre>
<pre style="margin:0; padding:0 ">8568: </pre>
<pre style="margin:0; padding:0 ">8569:   // F[e51]: 19:19</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8570:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8571:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8572:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8573:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8574:   ) u_ie01_e51 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8575:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8576:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8577: </pre>
<pre style="margin:0; padding:0 ">8578:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8579:     .we     (ie01_e51_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8580:     .wd     (ie01_e51_wd),</pre>
<pre style="margin:0; padding:0 ">8581: </pre>
<pre style="margin:0; padding:0 ">8582:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8583:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8584:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8585: </pre>
<pre style="margin:0; padding:0 ">8586:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8587:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8588:     .q      (reg2hw.ie0[51].q ),</pre>
<pre style="margin:0; padding:0 ">8589: </pre>
<pre style="margin:0; padding:0 ">8590:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8591:     .qs     (ie01_e51_qs)</pre>
<pre style="margin:0; padding:0 ">8592:   );</pre>
<pre style="margin:0; padding:0 ">8593: </pre>
<pre style="margin:0; padding:0 ">8594: </pre>
<pre style="margin:0; padding:0 ">8595:   // F[e52]: 20:20</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8596:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8597:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8598:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8599:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8600:   ) u_ie01_e52 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8601:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8602:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8603: </pre>
<pre style="margin:0; padding:0 ">8604:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8605:     .we     (ie01_e52_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8606:     .wd     (ie01_e52_wd),</pre>
<pre style="margin:0; padding:0 ">8607: </pre>
<pre style="margin:0; padding:0 ">8608:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8609:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8610:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8611: </pre>
<pre style="margin:0; padding:0 ">8612:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8613:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8614:     .q      (reg2hw.ie0[52].q ),</pre>
<pre style="margin:0; padding:0 ">8615: </pre>
<pre style="margin:0; padding:0 ">8616:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8617:     .qs     (ie01_e52_qs)</pre>
<pre style="margin:0; padding:0 ">8618:   );</pre>
<pre style="margin:0; padding:0 ">8619: </pre>
<pre style="margin:0; padding:0 ">8620: </pre>
<pre style="margin:0; padding:0 ">8621:   // F[e53]: 21:21</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8622:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8623:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8624:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8625:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8626:   ) u_ie01_e53 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8627:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8628:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8629: </pre>
<pre style="margin:0; padding:0 ">8630:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8631:     .we     (ie01_e53_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8632:     .wd     (ie01_e53_wd),</pre>
<pre style="margin:0; padding:0 ">8633: </pre>
<pre style="margin:0; padding:0 ">8634:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8635:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8636:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8637: </pre>
<pre style="margin:0; padding:0 ">8638:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8639:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8640:     .q      (reg2hw.ie0[53].q ),</pre>
<pre style="margin:0; padding:0 ">8641: </pre>
<pre style="margin:0; padding:0 ">8642:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8643:     .qs     (ie01_e53_qs)</pre>
<pre style="margin:0; padding:0 ">8644:   );</pre>
<pre style="margin:0; padding:0 ">8645: </pre>
<pre style="margin:0; padding:0 ">8646: </pre>
<pre style="margin:0; padding:0 ">8647:   // F[e54]: 22:22</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8648:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8649:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8650:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8651:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8652:   ) u_ie01_e54 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8653:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8654:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8655: </pre>
<pre style="margin:0; padding:0 ">8656:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8657:     .we     (ie01_e54_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8658:     .wd     (ie01_e54_wd),</pre>
<pre style="margin:0; padding:0 ">8659: </pre>
<pre style="margin:0; padding:0 ">8660:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8661:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8662:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8663: </pre>
<pre style="margin:0; padding:0 ">8664:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8665:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8666:     .q      (reg2hw.ie0[54].q ),</pre>
<pre style="margin:0; padding:0 ">8667: </pre>
<pre style="margin:0; padding:0 ">8668:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8669:     .qs     (ie01_e54_qs)</pre>
<pre style="margin:0; padding:0 ">8670:   );</pre>
<pre style="margin:0; padding:0 ">8671: </pre>
<pre style="margin:0; padding:0 ">8672: </pre>
<pre style="margin:0; padding:0 ">8673:   // F[e55]: 23:23</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8674:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8675:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8676:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8677:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8678:   ) u_ie01_e55 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8679:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8680:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8681: </pre>
<pre style="margin:0; padding:0 ">8682:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8683:     .we     (ie01_e55_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8684:     .wd     (ie01_e55_wd),</pre>
<pre style="margin:0; padding:0 ">8685: </pre>
<pre style="margin:0; padding:0 ">8686:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8687:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8688:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8689: </pre>
<pre style="margin:0; padding:0 ">8690:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8691:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8692:     .q      (reg2hw.ie0[55].q ),</pre>
<pre style="margin:0; padding:0 ">8693: </pre>
<pre style="margin:0; padding:0 ">8694:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8695:     .qs     (ie01_e55_qs)</pre>
<pre style="margin:0; padding:0 ">8696:   );</pre>
<pre style="margin:0; padding:0 ">8697: </pre>
<pre style="margin:0; padding:0 ">8698: </pre>
<pre style="margin:0; padding:0 ">8699:   // F[e56]: 24:24</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8700:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8701:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8702:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8703:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8704:   ) u_ie01_e56 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8705:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8706:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8707: </pre>
<pre style="margin:0; padding:0 ">8708:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8709:     .we     (ie01_e56_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8710:     .wd     (ie01_e56_wd),</pre>
<pre style="margin:0; padding:0 ">8711: </pre>
<pre style="margin:0; padding:0 ">8712:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8713:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8714:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8715: </pre>
<pre style="margin:0; padding:0 ">8716:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8717:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8718:     .q      (reg2hw.ie0[56].q ),</pre>
<pre style="margin:0; padding:0 ">8719: </pre>
<pre style="margin:0; padding:0 ">8720:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8721:     .qs     (ie01_e56_qs)</pre>
<pre style="margin:0; padding:0 ">8722:   );</pre>
<pre style="margin:0; padding:0 ">8723: </pre>
<pre style="margin:0; padding:0 ">8724: </pre>
<pre style="margin:0; padding:0 ">8725:   // F[e57]: 25:25</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8726:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8727:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8728:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8729:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8730:   ) u_ie01_e57 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8731:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8732:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8733: </pre>
<pre style="margin:0; padding:0 ">8734:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8735:     .we     (ie01_e57_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8736:     .wd     (ie01_e57_wd),</pre>
<pre style="margin:0; padding:0 ">8737: </pre>
<pre style="margin:0; padding:0 ">8738:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8739:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8740:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8741: </pre>
<pre style="margin:0; padding:0 ">8742:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8743:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8744:     .q      (reg2hw.ie0[57].q ),</pre>
<pre style="margin:0; padding:0 ">8745: </pre>
<pre style="margin:0; padding:0 ">8746:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8747:     .qs     (ie01_e57_qs)</pre>
<pre style="margin:0; padding:0 ">8748:   );</pre>
<pre style="margin:0; padding:0 ">8749: </pre>
<pre style="margin:0; padding:0 ">8750: </pre>
<pre style="margin:0; padding:0 ">8751:   // F[e58]: 26:26</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8752:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8753:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8754:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8755:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8756:   ) u_ie01_e58 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8757:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8758:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8759: </pre>
<pre style="margin:0; padding:0 ">8760:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8761:     .we     (ie01_e58_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8762:     .wd     (ie01_e58_wd),</pre>
<pre style="margin:0; padding:0 ">8763: </pre>
<pre style="margin:0; padding:0 ">8764:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8765:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8766:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8767: </pre>
<pre style="margin:0; padding:0 ">8768:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8769:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8770:     .q      (reg2hw.ie0[58].q ),</pre>
<pre style="margin:0; padding:0 ">8771: </pre>
<pre style="margin:0; padding:0 ">8772:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8773:     .qs     (ie01_e58_qs)</pre>
<pre style="margin:0; padding:0 ">8774:   );</pre>
<pre style="margin:0; padding:0 ">8775: </pre>
<pre style="margin:0; padding:0 ">8776: </pre>
<pre style="margin:0; padding:0 ">8777:   // F[e59]: 27:27</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8778:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8779:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8780:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8781:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8782:   ) u_ie01_e59 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8783:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8784:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8785: </pre>
<pre style="margin:0; padding:0 ">8786:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8787:     .we     (ie01_e59_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8788:     .wd     (ie01_e59_wd),</pre>
<pre style="margin:0; padding:0 ">8789: </pre>
<pre style="margin:0; padding:0 ">8790:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8791:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8792:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8793: </pre>
<pre style="margin:0; padding:0 ">8794:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8795:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8796:     .q      (reg2hw.ie0[59].q ),</pre>
<pre style="margin:0; padding:0 ">8797: </pre>
<pre style="margin:0; padding:0 ">8798:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8799:     .qs     (ie01_e59_qs)</pre>
<pre style="margin:0; padding:0 ">8800:   );</pre>
<pre style="margin:0; padding:0 ">8801: </pre>
<pre style="margin:0; padding:0 ">8802: </pre>
<pre style="margin:0; padding:0 ">8803:   // F[e60]: 28:28</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8804:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8805:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8806:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8807:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8808:   ) u_ie01_e60 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8809:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8810:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8811: </pre>
<pre style="margin:0; padding:0 ">8812:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8813:     .we     (ie01_e60_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8814:     .wd     (ie01_e60_wd),</pre>
<pre style="margin:0; padding:0 ">8815: </pre>
<pre style="margin:0; padding:0 ">8816:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8817:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8818:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8819: </pre>
<pre style="margin:0; padding:0 ">8820:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8821:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8822:     .q      (reg2hw.ie0[60].q ),</pre>
<pre style="margin:0; padding:0 ">8823: </pre>
<pre style="margin:0; padding:0 ">8824:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8825:     .qs     (ie01_e60_qs)</pre>
<pre style="margin:0; padding:0 ">8826:   );</pre>
<pre style="margin:0; padding:0 ">8827: </pre>
<pre style="margin:0; padding:0 ">8828: </pre>
<pre style="margin:0; padding:0 ">8829:   // F[e61]: 29:29</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8830:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8831:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8832:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8833:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8834:   ) u_ie01_e61 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8835:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8836:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8837: </pre>
<pre style="margin:0; padding:0 ">8838:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8839:     .we     (ie01_e61_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8840:     .wd     (ie01_e61_wd),</pre>
<pre style="margin:0; padding:0 ">8841: </pre>
<pre style="margin:0; padding:0 ">8842:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8843:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8844:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8845: </pre>
<pre style="margin:0; padding:0 ">8846:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8847:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8848:     .q      (reg2hw.ie0[61].q ),</pre>
<pre style="margin:0; padding:0 ">8849: </pre>
<pre style="margin:0; padding:0 ">8850:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8851:     .qs     (ie01_e61_qs)</pre>
<pre style="margin:0; padding:0 ">8852:   );</pre>
<pre style="margin:0; padding:0 ">8853: </pre>
<pre style="margin:0; padding:0 ">8854: </pre>
<pre style="margin:0; padding:0 ">8855:   // F[e62]: 30:30</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8856:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8857:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8858:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8859:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8860:   ) u_ie01_e62 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8861:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8862:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8863: </pre>
<pre style="margin:0; padding:0 ">8864:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8865:     .we     (ie01_e62_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8866:     .wd     (ie01_e62_wd),</pre>
<pre style="margin:0; padding:0 ">8867: </pre>
<pre style="margin:0; padding:0 ">8868:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8869:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8870:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8871: </pre>
<pre style="margin:0; padding:0 ">8872:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8873:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8874:     .q      (reg2hw.ie0[62].q ),</pre>
<pre style="margin:0; padding:0 ">8875: </pre>
<pre style="margin:0; padding:0 ">8876:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8877:     .qs     (ie01_e62_qs)</pre>
<pre style="margin:0; padding:0 ">8878:   );</pre>
<pre style="margin:0; padding:0 ">8879: </pre>
<pre style="margin:0; padding:0 ">8880: </pre>
<pre style="margin:0; padding:0 ">8881:   // F[e63]: 31:31</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8882:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8883:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8884:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8885:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8886:   ) u_ie01_e63 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8887:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8888:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8889: </pre>
<pre style="margin:0; padding:0 ">8890:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8891:     .we     (ie01_e63_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8892:     .wd     (ie01_e63_wd),</pre>
<pre style="margin:0; padding:0 ">8893: </pre>
<pre style="margin:0; padding:0 ">8894:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8895:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8896:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8897: </pre>
<pre style="margin:0; padding:0 ">8898:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8899:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8900:     .q      (reg2hw.ie0[63].q ),</pre>
<pre style="margin:0; padding:0 ">8901: </pre>
<pre style="margin:0; padding:0 ">8902:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8903:     .qs     (ie01_e63_qs)</pre>
<pre style="margin:0; padding:0 ">8904:   );</pre>
<pre style="margin:0; padding:0 ">8905: </pre>
<pre style="margin:0; padding:0 ">8906: </pre>
<pre style="margin:0; padding:0 ">8907:   // Subregister 64 of Multireg ie0</pre>
<pre style="margin:0; padding:0 ">8908:   // R[ie02]: V(False)</pre>
<pre style="margin:0; padding:0 ">8909: </pre>
<pre style="margin:0; padding:0 ">8910:   // F[e64]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8911:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8912:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8913:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8914:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8915:   ) u_ie02_e64 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8916:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8917:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8918: </pre>
<pre style="margin:0; padding:0 ">8919:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8920:     .we     (ie02_e64_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8921:     .wd     (ie02_e64_wd),</pre>
<pre style="margin:0; padding:0 ">8922: </pre>
<pre style="margin:0; padding:0 ">8923:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8924:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8925:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8926: </pre>
<pre style="margin:0; padding:0 ">8927:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8928:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8929:     .q      (reg2hw.ie0[64].q ),</pre>
<pre style="margin:0; padding:0 ">8930: </pre>
<pre style="margin:0; padding:0 ">8931:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8932:     .qs     (ie02_e64_qs)</pre>
<pre style="margin:0; padding:0 ">8933:   );</pre>
<pre style="margin:0; padding:0 ">8934: </pre>
<pre style="margin:0; padding:0 ">8935: </pre>
<pre style="margin:0; padding:0 ">8936:   // F[e65]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8937:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8938:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8939:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8940:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8941:   ) u_ie02_e65 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8942:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8943:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8944: </pre>
<pre style="margin:0; padding:0 ">8945:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8946:     .we     (ie02_e65_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8947:     .wd     (ie02_e65_wd),</pre>
<pre style="margin:0; padding:0 ">8948: </pre>
<pre style="margin:0; padding:0 ">8949:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8950:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8951:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8952: </pre>
<pre style="margin:0; padding:0 ">8953:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8954:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8955:     .q      (reg2hw.ie0[65].q ),</pre>
<pre style="margin:0; padding:0 ">8956: </pre>
<pre style="margin:0; padding:0 ">8957:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8958:     .qs     (ie02_e65_qs)</pre>
<pre style="margin:0; padding:0 ">8959:   );</pre>
<pre style="margin:0; padding:0 ">8960: </pre>
<pre style="margin:0; padding:0 ">8961: </pre>
<pre style="margin:0; padding:0 ">8962:   // F[e66]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8963:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8964:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8965:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8966:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8967:   ) u_ie02_e66 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8968:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8969:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8970: </pre>
<pre style="margin:0; padding:0 ">8971:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8972:     .we     (ie02_e66_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8973:     .wd     (ie02_e66_wd),</pre>
<pre style="margin:0; padding:0 ">8974: </pre>
<pre style="margin:0; padding:0 ">8975:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8976:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8977:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">8978: </pre>
<pre style="margin:0; padding:0 ">8979:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8980:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8981:     .q      (reg2hw.ie0[66].q ),</pre>
<pre style="margin:0; padding:0 ">8982: </pre>
<pre style="margin:0; padding:0 ">8983:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8984:     .qs     (ie02_e66_qs)</pre>
<pre style="margin:0; padding:0 ">8985:   );</pre>
<pre style="margin:0; padding:0 ">8986: </pre>
<pre style="margin:0; padding:0 ">8987: </pre>
<pre style="margin:0; padding:0 ">8988:   // F[e67]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8989:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8990:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8991:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8992:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8993:   ) u_ie02_e67 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8994:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8995:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">8996: </pre>
<pre style="margin:0; padding:0 ">8997:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8998:     .we     (ie02_e67_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">8999:     .wd     (ie02_e67_wd),</pre>
<pre style="margin:0; padding:0 ">9000: </pre>
<pre style="margin:0; padding:0 ">9001:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9002:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9003:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9004: </pre>
<pre style="margin:0; padding:0 ">9005:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9006:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9007:     .q      (reg2hw.ie0[67].q ),</pre>
<pre style="margin:0; padding:0 ">9008: </pre>
<pre style="margin:0; padding:0 ">9009:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9010:     .qs     (ie02_e67_qs)</pre>
<pre style="margin:0; padding:0 ">9011:   );</pre>
<pre style="margin:0; padding:0 ">9012: </pre>
<pre style="margin:0; padding:0 ">9013: </pre>
<pre style="margin:0; padding:0 ">9014:   // F[e68]: 4:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9015:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9016:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9017:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9018:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9019:   ) u_ie02_e68 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9020:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9021:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9022: </pre>
<pre style="margin:0; padding:0 ">9023:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9024:     .we     (ie02_e68_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9025:     .wd     (ie02_e68_wd),</pre>
<pre style="margin:0; padding:0 ">9026: </pre>
<pre style="margin:0; padding:0 ">9027:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9028:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9029:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9030: </pre>
<pre style="margin:0; padding:0 ">9031:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9032:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9033:     .q      (reg2hw.ie0[68].q ),</pre>
<pre style="margin:0; padding:0 ">9034: </pre>
<pre style="margin:0; padding:0 ">9035:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9036:     .qs     (ie02_e68_qs)</pre>
<pre style="margin:0; padding:0 ">9037:   );</pre>
<pre style="margin:0; padding:0 ">9038: </pre>
<pre style="margin:0; padding:0 ">9039: </pre>
<pre style="margin:0; padding:0 ">9040:   // F[e69]: 5:5</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9041:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9042:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9043:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9044:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9045:   ) u_ie02_e69 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9046:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9047:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9048: </pre>
<pre style="margin:0; padding:0 ">9049:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9050:     .we     (ie02_e69_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9051:     .wd     (ie02_e69_wd),</pre>
<pre style="margin:0; padding:0 ">9052: </pre>
<pre style="margin:0; padding:0 ">9053:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9054:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9055:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9056: </pre>
<pre style="margin:0; padding:0 ">9057:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9058:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9059:     .q      (reg2hw.ie0[69].q ),</pre>
<pre style="margin:0; padding:0 ">9060: </pre>
<pre style="margin:0; padding:0 ">9061:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9062:     .qs     (ie02_e69_qs)</pre>
<pre style="margin:0; padding:0 ">9063:   );</pre>
<pre style="margin:0; padding:0 ">9064: </pre>
<pre style="margin:0; padding:0 ">9065: </pre>
<pre style="margin:0; padding:0 ">9066:   // F[e70]: 6:6</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9067:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9068:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9069:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9070:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9071:   ) u_ie02_e70 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9072:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9073:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9074: </pre>
<pre style="margin:0; padding:0 ">9075:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9076:     .we     (ie02_e70_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9077:     .wd     (ie02_e70_wd),</pre>
<pre style="margin:0; padding:0 ">9078: </pre>
<pre style="margin:0; padding:0 ">9079:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9080:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9081:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9082: </pre>
<pre style="margin:0; padding:0 ">9083:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9084:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9085:     .q      (reg2hw.ie0[70].q ),</pre>
<pre style="margin:0; padding:0 ">9086: </pre>
<pre style="margin:0; padding:0 ">9087:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9088:     .qs     (ie02_e70_qs)</pre>
<pre style="margin:0; padding:0 ">9089:   );</pre>
<pre style="margin:0; padding:0 ">9090: </pre>
<pre style="margin:0; padding:0 ">9091: </pre>
<pre style="margin:0; padding:0 ">9092:   // F[e71]: 7:7</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9093:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9094:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9095:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9096:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9097:   ) u_ie02_e71 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9098:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9099:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9100: </pre>
<pre style="margin:0; padding:0 ">9101:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9102:     .we     (ie02_e71_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9103:     .wd     (ie02_e71_wd),</pre>
<pre style="margin:0; padding:0 ">9104: </pre>
<pre style="margin:0; padding:0 ">9105:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9106:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9107:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9108: </pre>
<pre style="margin:0; padding:0 ">9109:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9110:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9111:     .q      (reg2hw.ie0[71].q ),</pre>
<pre style="margin:0; padding:0 ">9112: </pre>
<pre style="margin:0; padding:0 ">9113:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9114:     .qs     (ie02_e71_qs)</pre>
<pre style="margin:0; padding:0 ">9115:   );</pre>
<pre style="margin:0; padding:0 ">9116: </pre>
<pre style="margin:0; padding:0 ">9117: </pre>
<pre style="margin:0; padding:0 ">9118:   // F[e72]: 8:8</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9119:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9120:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9121:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9122:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9123:   ) u_ie02_e72 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9124:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9125:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9126: </pre>
<pre style="margin:0; padding:0 ">9127:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9128:     .we     (ie02_e72_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9129:     .wd     (ie02_e72_wd),</pre>
<pre style="margin:0; padding:0 ">9130: </pre>
<pre style="margin:0; padding:0 ">9131:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9132:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9133:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9134: </pre>
<pre style="margin:0; padding:0 ">9135:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9136:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9137:     .q      (reg2hw.ie0[72].q ),</pre>
<pre style="margin:0; padding:0 ">9138: </pre>
<pre style="margin:0; padding:0 ">9139:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9140:     .qs     (ie02_e72_qs)</pre>
<pre style="margin:0; padding:0 ">9141:   );</pre>
<pre style="margin:0; padding:0 ">9142: </pre>
<pre style="margin:0; padding:0 ">9143: </pre>
<pre style="margin:0; padding:0 ">9144:   // F[e73]: 9:9</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9145:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9146:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9147:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9148:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9149:   ) u_ie02_e73 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9150:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9151:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9152: </pre>
<pre style="margin:0; padding:0 ">9153:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9154:     .we     (ie02_e73_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9155:     .wd     (ie02_e73_wd),</pre>
<pre style="margin:0; padding:0 ">9156: </pre>
<pre style="margin:0; padding:0 ">9157:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9158:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9159:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9160: </pre>
<pre style="margin:0; padding:0 ">9161:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9162:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9163:     .q      (reg2hw.ie0[73].q ),</pre>
<pre style="margin:0; padding:0 ">9164: </pre>
<pre style="margin:0; padding:0 ">9165:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9166:     .qs     (ie02_e73_qs)</pre>
<pre style="margin:0; padding:0 ">9167:   );</pre>
<pre style="margin:0; padding:0 ">9168: </pre>
<pre style="margin:0; padding:0 ">9169: </pre>
<pre style="margin:0; padding:0 ">9170:   // F[e74]: 10:10</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9171:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9172:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9173:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9174:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9175:   ) u_ie02_e74 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9176:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9177:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9178: </pre>
<pre style="margin:0; padding:0 ">9179:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9180:     .we     (ie02_e74_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9181:     .wd     (ie02_e74_wd),</pre>
<pre style="margin:0; padding:0 ">9182: </pre>
<pre style="margin:0; padding:0 ">9183:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9184:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9185:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9186: </pre>
<pre style="margin:0; padding:0 ">9187:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9188:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9189:     .q      (reg2hw.ie0[74].q ),</pre>
<pre style="margin:0; padding:0 ">9190: </pre>
<pre style="margin:0; padding:0 ">9191:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9192:     .qs     (ie02_e74_qs)</pre>
<pre style="margin:0; padding:0 ">9193:   );</pre>
<pre style="margin:0; padding:0 ">9194: </pre>
<pre style="margin:0; padding:0 ">9195: </pre>
<pre style="margin:0; padding:0 ">9196:   // F[e75]: 11:11</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9197:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9198:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9199:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9200:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9201:   ) u_ie02_e75 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9202:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9203:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9204: </pre>
<pre style="margin:0; padding:0 ">9205:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9206:     .we     (ie02_e75_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9207:     .wd     (ie02_e75_wd),</pre>
<pre style="margin:0; padding:0 ">9208: </pre>
<pre style="margin:0; padding:0 ">9209:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9210:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9211:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9212: </pre>
<pre style="margin:0; padding:0 ">9213:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9214:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9215:     .q      (reg2hw.ie0[75].q ),</pre>
<pre style="margin:0; padding:0 ">9216: </pre>
<pre style="margin:0; padding:0 ">9217:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9218:     .qs     (ie02_e75_qs)</pre>
<pre style="margin:0; padding:0 ">9219:   );</pre>
<pre style="margin:0; padding:0 ">9220: </pre>
<pre style="margin:0; padding:0 ">9221: </pre>
<pre style="margin:0; padding:0 ">9222:   // F[e76]: 12:12</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9223:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9224:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9225:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9226:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9227:   ) u_ie02_e76 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9228:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9229:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9230: </pre>
<pre style="margin:0; padding:0 ">9231:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9232:     .we     (ie02_e76_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9233:     .wd     (ie02_e76_wd),</pre>
<pre style="margin:0; padding:0 ">9234: </pre>
<pre style="margin:0; padding:0 ">9235:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9236:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9237:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9238: </pre>
<pre style="margin:0; padding:0 ">9239:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9240:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9241:     .q      (reg2hw.ie0[76].q ),</pre>
<pre style="margin:0; padding:0 ">9242: </pre>
<pre style="margin:0; padding:0 ">9243:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9244:     .qs     (ie02_e76_qs)</pre>
<pre style="margin:0; padding:0 ">9245:   );</pre>
<pre style="margin:0; padding:0 ">9246: </pre>
<pre style="margin:0; padding:0 ">9247: </pre>
<pre style="margin:0; padding:0 ">9248:   // F[e77]: 13:13</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9249:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9250:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9251:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9252:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9253:   ) u_ie02_e77 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9254:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9255:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9256: </pre>
<pre style="margin:0; padding:0 ">9257:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9258:     .we     (ie02_e77_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9259:     .wd     (ie02_e77_wd),</pre>
<pre style="margin:0; padding:0 ">9260: </pre>
<pre style="margin:0; padding:0 ">9261:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9262:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9263:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9264: </pre>
<pre style="margin:0; padding:0 ">9265:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9266:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9267:     .q      (reg2hw.ie0[77].q ),</pre>
<pre style="margin:0; padding:0 ">9268: </pre>
<pre style="margin:0; padding:0 ">9269:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9270:     .qs     (ie02_e77_qs)</pre>
<pre style="margin:0; padding:0 ">9271:   );</pre>
<pre style="margin:0; padding:0 ">9272: </pre>
<pre style="margin:0; padding:0 ">9273: </pre>
<pre style="margin:0; padding:0 ">9274:   // F[e78]: 14:14</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9275:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9276:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9277:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9278:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9279:   ) u_ie02_e78 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9280:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9281:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9282: </pre>
<pre style="margin:0; padding:0 ">9283:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9284:     .we     (ie02_e78_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9285:     .wd     (ie02_e78_wd),</pre>
<pre style="margin:0; padding:0 ">9286: </pre>
<pre style="margin:0; padding:0 ">9287:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9288:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9289:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9290: </pre>
<pre style="margin:0; padding:0 ">9291:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9292:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9293:     .q      (reg2hw.ie0[78].q ),</pre>
<pre style="margin:0; padding:0 ">9294: </pre>
<pre style="margin:0; padding:0 ">9295:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9296:     .qs     (ie02_e78_qs)</pre>
<pre style="margin:0; padding:0 ">9297:   );</pre>
<pre style="margin:0; padding:0 ">9298: </pre>
<pre style="margin:0; padding:0 ">9299: </pre>
<pre style="margin:0; padding:0 ">9300:   // F[e79]: 15:15</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9301:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9302:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9303:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9304:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9305:   ) u_ie02_e79 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9306:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9307:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9308: </pre>
<pre style="margin:0; padding:0 ">9309:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9310:     .we     (ie02_e79_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9311:     .wd     (ie02_e79_wd),</pre>
<pre style="margin:0; padding:0 ">9312: </pre>
<pre style="margin:0; padding:0 ">9313:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9314:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9315:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9316: </pre>
<pre style="margin:0; padding:0 ">9317:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9318:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9319:     .q      (reg2hw.ie0[79].q ),</pre>
<pre style="margin:0; padding:0 ">9320: </pre>
<pre style="margin:0; padding:0 ">9321:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9322:     .qs     (ie02_e79_qs)</pre>
<pre style="margin:0; padding:0 ">9323:   );</pre>
<pre style="margin:0; padding:0 ">9324: </pre>
<pre style="margin:0; padding:0 ">9325: </pre>
<pre style="margin:0; padding:0 ">9326:   // F[e80]: 16:16</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9327:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9328:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9329:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9330:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9331:   ) u_ie02_e80 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9332:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9333:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9334: </pre>
<pre style="margin:0; padding:0 ">9335:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9336:     .we     (ie02_e80_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9337:     .wd     (ie02_e80_wd),</pre>
<pre style="margin:0; padding:0 ">9338: </pre>
<pre style="margin:0; padding:0 ">9339:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9340:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9341:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9342: </pre>
<pre style="margin:0; padding:0 ">9343:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9344:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9345:     .q      (reg2hw.ie0[80].q ),</pre>
<pre style="margin:0; padding:0 ">9346: </pre>
<pre style="margin:0; padding:0 ">9347:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9348:     .qs     (ie02_e80_qs)</pre>
<pre style="margin:0; padding:0 ">9349:   );</pre>
<pre style="margin:0; padding:0 ">9350: </pre>
<pre style="margin:0; padding:0 ">9351: </pre>
<pre style="margin:0; padding:0 ">9352: </pre>
<pre style="margin:0; padding:0 ">9353:   // R[threshold0]: V(False)</pre>
<pre style="margin:0; padding:0 ">9354: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9355:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9356:     .DW      (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9357:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9358:     .RESVAL  (2'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9359:   ) u_threshold0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9360:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9361:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9362: </pre>
<pre style="margin:0; padding:0 ">9363:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9364:     .we     (threshold0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9365:     .wd     (threshold0_wd),</pre>
<pre style="margin:0; padding:0 ">9366: </pre>
<pre style="margin:0; padding:0 ">9367:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9368:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9369:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9370: </pre>
<pre style="margin:0; padding:0 ">9371:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9372:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9373:     .q      (reg2hw.threshold0.q ),</pre>
<pre style="margin:0; padding:0 ">9374: </pre>
<pre style="margin:0; padding:0 ">9375:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9376:     .qs     (threshold0_qs)</pre>
<pre style="margin:0; padding:0 ">9377:   );</pre>
<pre style="margin:0; padding:0 ">9378: </pre>
<pre style="margin:0; padding:0 ">9379: </pre>
<pre style="margin:0; padding:0 ">9380:   // R[cc0]: V(True)</pre>
<pre style="margin:0; padding:0 ">9381: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9382:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9383:     .DW    (7)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9384:   ) u_cc0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9385:     .re     (cc0_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9386:     .we     (cc0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9387:     .wd     (cc0_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9388:     .d      (hw2reg.cc0.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9389:     .qre    (reg2hw.cc0.re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9390:     .qe     (reg2hw.cc0.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9391:     .q      (reg2hw.cc0.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9392:     .qs     (cc0_qs)</pre>
<pre style="margin:0; padding:0 ">9393:   );</pre>
<pre style="margin:0; padding:0 ">9394: </pre>
<pre style="margin:0; padding:0 ">9395: </pre>
<pre style="margin:0; padding:0 ">9396:   // R[msip0]: V(False)</pre>
<pre style="margin:0; padding:0 ">9397: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9398:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9399:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9400:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9401:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9402:   ) u_msip0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9403:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9404:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 ">9405: </pre>
<pre style="margin:0; padding:0 ">9406:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9407:     .we     (msip0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9408:     .wd     (msip0_wd),</pre>
<pre style="margin:0; padding:0 ">9409: </pre>
<pre style="margin:0; padding:0 ">9410:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9411:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9412:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 ">9413: </pre>
<pre style="margin:0; padding:0 ">9414:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9415:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9416:     .q      (reg2hw.msip0.q ),</pre>
<pre style="margin:0; padding:0 ">9417: </pre>
<pre style="margin:0; padding:0 ">9418:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9419:     .qs     (msip0_qs)</pre>
<pre style="margin:0; padding:0 ">9420:   );</pre>
<pre style="margin:0; padding:0 ">9421: </pre>
<pre style="margin:0; padding:0 ">9422: </pre>
<pre style="margin:0; padding:0 ">9423: </pre>
<pre style="margin:0; padding:0 ">9424: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9425:   logic [92:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9426:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9427:     addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9428:     addr_hit[ 0] = (reg_addr == RV_PLIC_IP0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9429:     addr_hit[ 1] = (reg_addr == RV_PLIC_IP1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9430:     addr_hit[ 2] = (reg_addr == RV_PLIC_IP2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9431:     addr_hit[ 3] = (reg_addr == RV_PLIC_LE0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9432:     addr_hit[ 4] = (reg_addr == RV_PLIC_LE1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9433:     addr_hit[ 5] = (reg_addr == RV_PLIC_LE2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9434:     addr_hit[ 6] = (reg_addr == RV_PLIC_PRIO0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9435:     addr_hit[ 7] = (reg_addr == RV_PLIC_PRIO1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9436:     addr_hit[ 8] = (reg_addr == RV_PLIC_PRIO2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9437:     addr_hit[ 9] = (reg_addr == RV_PLIC_PRIO3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9438:     addr_hit[10] = (reg_addr == RV_PLIC_PRIO4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9439:     addr_hit[11] = (reg_addr == RV_PLIC_PRIO5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9440:     addr_hit[12] = (reg_addr == RV_PLIC_PRIO6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9441:     addr_hit[13] = (reg_addr == RV_PLIC_PRIO7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9442:     addr_hit[14] = (reg_addr == RV_PLIC_PRIO8_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9443:     addr_hit[15] = (reg_addr == RV_PLIC_PRIO9_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9444:     addr_hit[16] = (reg_addr == RV_PLIC_PRIO10_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9445:     addr_hit[17] = (reg_addr == RV_PLIC_PRIO11_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9446:     addr_hit[18] = (reg_addr == RV_PLIC_PRIO12_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9447:     addr_hit[19] = (reg_addr == RV_PLIC_PRIO13_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9448:     addr_hit[20] = (reg_addr == RV_PLIC_PRIO14_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9449:     addr_hit[21] = (reg_addr == RV_PLIC_PRIO15_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9450:     addr_hit[22] = (reg_addr == RV_PLIC_PRIO16_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9451:     addr_hit[23] = (reg_addr == RV_PLIC_PRIO17_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9452:     addr_hit[24] = (reg_addr == RV_PLIC_PRIO18_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9453:     addr_hit[25] = (reg_addr == RV_PLIC_PRIO19_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9454:     addr_hit[26] = (reg_addr == RV_PLIC_PRIO20_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9455:     addr_hit[27] = (reg_addr == RV_PLIC_PRIO21_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9456:     addr_hit[28] = (reg_addr == RV_PLIC_PRIO22_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9457:     addr_hit[29] = (reg_addr == RV_PLIC_PRIO23_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9458:     addr_hit[30] = (reg_addr == RV_PLIC_PRIO24_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9459:     addr_hit[31] = (reg_addr == RV_PLIC_PRIO25_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9460:     addr_hit[32] = (reg_addr == RV_PLIC_PRIO26_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9461:     addr_hit[33] = (reg_addr == RV_PLIC_PRIO27_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9462:     addr_hit[34] = (reg_addr == RV_PLIC_PRIO28_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9463:     addr_hit[35] = (reg_addr == RV_PLIC_PRIO29_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9464:     addr_hit[36] = (reg_addr == RV_PLIC_PRIO30_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9465:     addr_hit[37] = (reg_addr == RV_PLIC_PRIO31_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9466:     addr_hit[38] = (reg_addr == RV_PLIC_PRIO32_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9467:     addr_hit[39] = (reg_addr == RV_PLIC_PRIO33_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9468:     addr_hit[40] = (reg_addr == RV_PLIC_PRIO34_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9469:     addr_hit[41] = (reg_addr == RV_PLIC_PRIO35_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9470:     addr_hit[42] = (reg_addr == RV_PLIC_PRIO36_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9471:     addr_hit[43] = (reg_addr == RV_PLIC_PRIO37_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9472:     addr_hit[44] = (reg_addr == RV_PLIC_PRIO38_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9473:     addr_hit[45] = (reg_addr == RV_PLIC_PRIO39_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9474:     addr_hit[46] = (reg_addr == RV_PLIC_PRIO40_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9475:     addr_hit[47] = (reg_addr == RV_PLIC_PRIO41_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9476:     addr_hit[48] = (reg_addr == RV_PLIC_PRIO42_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9477:     addr_hit[49] = (reg_addr == RV_PLIC_PRIO43_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9478:     addr_hit[50] = (reg_addr == RV_PLIC_PRIO44_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9479:     addr_hit[51] = (reg_addr == RV_PLIC_PRIO45_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9480:     addr_hit[52] = (reg_addr == RV_PLIC_PRIO46_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9481:     addr_hit[53] = (reg_addr == RV_PLIC_PRIO47_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9482:     addr_hit[54] = (reg_addr == RV_PLIC_PRIO48_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9483:     addr_hit[55] = (reg_addr == RV_PLIC_PRIO49_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9484:     addr_hit[56] = (reg_addr == RV_PLIC_PRIO50_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9485:     addr_hit[57] = (reg_addr == RV_PLIC_PRIO51_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9486:     addr_hit[58] = (reg_addr == RV_PLIC_PRIO52_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9487:     addr_hit[59] = (reg_addr == RV_PLIC_PRIO53_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9488:     addr_hit[60] = (reg_addr == RV_PLIC_PRIO54_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9489:     addr_hit[61] = (reg_addr == RV_PLIC_PRIO55_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9490:     addr_hit[62] = (reg_addr == RV_PLIC_PRIO56_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9491:     addr_hit[63] = (reg_addr == RV_PLIC_PRIO57_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9492:     addr_hit[64] = (reg_addr == RV_PLIC_PRIO58_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9493:     addr_hit[65] = (reg_addr == RV_PLIC_PRIO59_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9494:     addr_hit[66] = (reg_addr == RV_PLIC_PRIO60_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9495:     addr_hit[67] = (reg_addr == RV_PLIC_PRIO61_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9496:     addr_hit[68] = (reg_addr == RV_PLIC_PRIO62_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9497:     addr_hit[69] = (reg_addr == RV_PLIC_PRIO63_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9498:     addr_hit[70] = (reg_addr == RV_PLIC_PRIO64_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9499:     addr_hit[71] = (reg_addr == RV_PLIC_PRIO65_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9500:     addr_hit[72] = (reg_addr == RV_PLIC_PRIO66_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9501:     addr_hit[73] = (reg_addr == RV_PLIC_PRIO67_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9502:     addr_hit[74] = (reg_addr == RV_PLIC_PRIO68_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9503:     addr_hit[75] = (reg_addr == RV_PLIC_PRIO69_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9504:     addr_hit[76] = (reg_addr == RV_PLIC_PRIO70_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9505:     addr_hit[77] = (reg_addr == RV_PLIC_PRIO71_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9506:     addr_hit[78] = (reg_addr == RV_PLIC_PRIO72_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9507:     addr_hit[79] = (reg_addr == RV_PLIC_PRIO73_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9508:     addr_hit[80] = (reg_addr == RV_PLIC_PRIO74_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9509:     addr_hit[81] = (reg_addr == RV_PLIC_PRIO75_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9510:     addr_hit[82] = (reg_addr == RV_PLIC_PRIO76_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9511:     addr_hit[83] = (reg_addr == RV_PLIC_PRIO77_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9512:     addr_hit[84] = (reg_addr == RV_PLIC_PRIO78_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9513:     addr_hit[85] = (reg_addr == RV_PLIC_PRIO79_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9514:     addr_hit[86] = (reg_addr == RV_PLIC_PRIO80_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9515:     addr_hit[87] = (reg_addr == RV_PLIC_IE00_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9516:     addr_hit[88] = (reg_addr == RV_PLIC_IE01_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9517:     addr_hit[89] = (reg_addr == RV_PLIC_IE02_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9518:     addr_hit[90] = (reg_addr == RV_PLIC_THRESHOLD0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9519:     addr_hit[91] = (reg_addr == RV_PLIC_CC0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9520:     addr_hit[92] = (reg_addr == RV_PLIC_MSIP0_OFFSET);</pre>
<pre style="margin:0; padding:0 ">9521:   end</pre>
<pre style="margin:0; padding:0 ">9522: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9523:   assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 ">9524: </pre>
<pre style="margin:0; padding:0 ">9525:   // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9526:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9527:     wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9528:     if (addr_hit[ 0] && reg_we && (RV_PLIC_PERMIT[ 0] != (RV_PLIC_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9529:     if (addr_hit[ 1] && reg_we && (RV_PLIC_PERMIT[ 1] != (RV_PLIC_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9530:     if (addr_hit[ 2] && reg_we && (RV_PLIC_PERMIT[ 2] != (RV_PLIC_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9531:     if (addr_hit[ 3] && reg_we && (RV_PLIC_PERMIT[ 3] != (RV_PLIC_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9532:     if (addr_hit[ 4] && reg_we && (RV_PLIC_PERMIT[ 4] != (RV_PLIC_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9533:     if (addr_hit[ 5] && reg_we && (RV_PLIC_PERMIT[ 5] != (RV_PLIC_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9534:     if (addr_hit[ 6] && reg_we && (RV_PLIC_PERMIT[ 6] != (RV_PLIC_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9535:     if (addr_hit[ 7] && reg_we && (RV_PLIC_PERMIT[ 7] != (RV_PLIC_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9536:     if (addr_hit[ 8] && reg_we && (RV_PLIC_PERMIT[ 8] != (RV_PLIC_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9537:     if (addr_hit[ 9] && reg_we && (RV_PLIC_PERMIT[ 9] != (RV_PLIC_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9538:     if (addr_hit[10] && reg_we && (RV_PLIC_PERMIT[10] != (RV_PLIC_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9539:     if (addr_hit[11] && reg_we && (RV_PLIC_PERMIT[11] != (RV_PLIC_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9540:     if (addr_hit[12] && reg_we && (RV_PLIC_PERMIT[12] != (RV_PLIC_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9541:     if (addr_hit[13] && reg_we && (RV_PLIC_PERMIT[13] != (RV_PLIC_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9542:     if (addr_hit[14] && reg_we && (RV_PLIC_PERMIT[14] != (RV_PLIC_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9543:     if (addr_hit[15] && reg_we && (RV_PLIC_PERMIT[15] != (RV_PLIC_PERMIT[15] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9544:     if (addr_hit[16] && reg_we && (RV_PLIC_PERMIT[16] != (RV_PLIC_PERMIT[16] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9545:     if (addr_hit[17] && reg_we && (RV_PLIC_PERMIT[17] != (RV_PLIC_PERMIT[17] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9546:     if (addr_hit[18] && reg_we && (RV_PLIC_PERMIT[18] != (RV_PLIC_PERMIT[18] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9547:     if (addr_hit[19] && reg_we && (RV_PLIC_PERMIT[19] != (RV_PLIC_PERMIT[19] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9548:     if (addr_hit[20] && reg_we && (RV_PLIC_PERMIT[20] != (RV_PLIC_PERMIT[20] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9549:     if (addr_hit[21] && reg_we && (RV_PLIC_PERMIT[21] != (RV_PLIC_PERMIT[21] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9550:     if (addr_hit[22] && reg_we && (RV_PLIC_PERMIT[22] != (RV_PLIC_PERMIT[22] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9551:     if (addr_hit[23] && reg_we && (RV_PLIC_PERMIT[23] != (RV_PLIC_PERMIT[23] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9552:     if (addr_hit[24] && reg_we && (RV_PLIC_PERMIT[24] != (RV_PLIC_PERMIT[24] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9553:     if (addr_hit[25] && reg_we && (RV_PLIC_PERMIT[25] != (RV_PLIC_PERMIT[25] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9554:     if (addr_hit[26] && reg_we && (RV_PLIC_PERMIT[26] != (RV_PLIC_PERMIT[26] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9555:     if (addr_hit[27] && reg_we && (RV_PLIC_PERMIT[27] != (RV_PLIC_PERMIT[27] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9556:     if (addr_hit[28] && reg_we && (RV_PLIC_PERMIT[28] != (RV_PLIC_PERMIT[28] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9557:     if (addr_hit[29] && reg_we && (RV_PLIC_PERMIT[29] != (RV_PLIC_PERMIT[29] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9558:     if (addr_hit[30] && reg_we && (RV_PLIC_PERMIT[30] != (RV_PLIC_PERMIT[30] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9559:     if (addr_hit[31] && reg_we && (RV_PLIC_PERMIT[31] != (RV_PLIC_PERMIT[31] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9560:     if (addr_hit[32] && reg_we && (RV_PLIC_PERMIT[32] != (RV_PLIC_PERMIT[32] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9561:     if (addr_hit[33] && reg_we && (RV_PLIC_PERMIT[33] != (RV_PLIC_PERMIT[33] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9562:     if (addr_hit[34] && reg_we && (RV_PLIC_PERMIT[34] != (RV_PLIC_PERMIT[34] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9563:     if (addr_hit[35] && reg_we && (RV_PLIC_PERMIT[35] != (RV_PLIC_PERMIT[35] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9564:     if (addr_hit[36] && reg_we && (RV_PLIC_PERMIT[36] != (RV_PLIC_PERMIT[36] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9565:     if (addr_hit[37] && reg_we && (RV_PLIC_PERMIT[37] != (RV_PLIC_PERMIT[37] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9566:     if (addr_hit[38] && reg_we && (RV_PLIC_PERMIT[38] != (RV_PLIC_PERMIT[38] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9567:     if (addr_hit[39] && reg_we && (RV_PLIC_PERMIT[39] != (RV_PLIC_PERMIT[39] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9568:     if (addr_hit[40] && reg_we && (RV_PLIC_PERMIT[40] != (RV_PLIC_PERMIT[40] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9569:     if (addr_hit[41] && reg_we && (RV_PLIC_PERMIT[41] != (RV_PLIC_PERMIT[41] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9570:     if (addr_hit[42] && reg_we && (RV_PLIC_PERMIT[42] != (RV_PLIC_PERMIT[42] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9571:     if (addr_hit[43] && reg_we && (RV_PLIC_PERMIT[43] != (RV_PLIC_PERMIT[43] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9572:     if (addr_hit[44] && reg_we && (RV_PLIC_PERMIT[44] != (RV_PLIC_PERMIT[44] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9573:     if (addr_hit[45] && reg_we && (RV_PLIC_PERMIT[45] != (RV_PLIC_PERMIT[45] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9574:     if (addr_hit[46] && reg_we && (RV_PLIC_PERMIT[46] != (RV_PLIC_PERMIT[46] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9575:     if (addr_hit[47] && reg_we && (RV_PLIC_PERMIT[47] != (RV_PLIC_PERMIT[47] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9576:     if (addr_hit[48] && reg_we && (RV_PLIC_PERMIT[48] != (RV_PLIC_PERMIT[48] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9577:     if (addr_hit[49] && reg_we && (RV_PLIC_PERMIT[49] != (RV_PLIC_PERMIT[49] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9578:     if (addr_hit[50] && reg_we && (RV_PLIC_PERMIT[50] != (RV_PLIC_PERMIT[50] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9579:     if (addr_hit[51] && reg_we && (RV_PLIC_PERMIT[51] != (RV_PLIC_PERMIT[51] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9580:     if (addr_hit[52] && reg_we && (RV_PLIC_PERMIT[52] != (RV_PLIC_PERMIT[52] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9581:     if (addr_hit[53] && reg_we && (RV_PLIC_PERMIT[53] != (RV_PLIC_PERMIT[53] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9582:     if (addr_hit[54] && reg_we && (RV_PLIC_PERMIT[54] != (RV_PLIC_PERMIT[54] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9583:     if (addr_hit[55] && reg_we && (RV_PLIC_PERMIT[55] != (RV_PLIC_PERMIT[55] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9584:     if (addr_hit[56] && reg_we && (RV_PLIC_PERMIT[56] != (RV_PLIC_PERMIT[56] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9585:     if (addr_hit[57] && reg_we && (RV_PLIC_PERMIT[57] != (RV_PLIC_PERMIT[57] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9586:     if (addr_hit[58] && reg_we && (RV_PLIC_PERMIT[58] != (RV_PLIC_PERMIT[58] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9587:     if (addr_hit[59] && reg_we && (RV_PLIC_PERMIT[59] != (RV_PLIC_PERMIT[59] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9588:     if (addr_hit[60] && reg_we && (RV_PLIC_PERMIT[60] != (RV_PLIC_PERMIT[60] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9589:     if (addr_hit[61] && reg_we && (RV_PLIC_PERMIT[61] != (RV_PLIC_PERMIT[61] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9590:     if (addr_hit[62] && reg_we && (RV_PLIC_PERMIT[62] != (RV_PLIC_PERMIT[62] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9591:     if (addr_hit[63] && reg_we && (RV_PLIC_PERMIT[63] != (RV_PLIC_PERMIT[63] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9592:     if (addr_hit[64] && reg_we && (RV_PLIC_PERMIT[64] != (RV_PLIC_PERMIT[64] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9593:     if (addr_hit[65] && reg_we && (RV_PLIC_PERMIT[65] != (RV_PLIC_PERMIT[65] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9594:     if (addr_hit[66] && reg_we && (RV_PLIC_PERMIT[66] != (RV_PLIC_PERMIT[66] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9595:     if (addr_hit[67] && reg_we && (RV_PLIC_PERMIT[67] != (RV_PLIC_PERMIT[67] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9596:     if (addr_hit[68] && reg_we && (RV_PLIC_PERMIT[68] != (RV_PLIC_PERMIT[68] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9597:     if (addr_hit[69] && reg_we && (RV_PLIC_PERMIT[69] != (RV_PLIC_PERMIT[69] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9598:     if (addr_hit[70] && reg_we && (RV_PLIC_PERMIT[70] != (RV_PLIC_PERMIT[70] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9599:     if (addr_hit[71] && reg_we && (RV_PLIC_PERMIT[71] != (RV_PLIC_PERMIT[71] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9600:     if (addr_hit[72] && reg_we && (RV_PLIC_PERMIT[72] != (RV_PLIC_PERMIT[72] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9601:     if (addr_hit[73] && reg_we && (RV_PLIC_PERMIT[73] != (RV_PLIC_PERMIT[73] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9602:     if (addr_hit[74] && reg_we && (RV_PLIC_PERMIT[74] != (RV_PLIC_PERMIT[74] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9603:     if (addr_hit[75] && reg_we && (RV_PLIC_PERMIT[75] != (RV_PLIC_PERMIT[75] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9604:     if (addr_hit[76] && reg_we && (RV_PLIC_PERMIT[76] != (RV_PLIC_PERMIT[76] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9605:     if (addr_hit[77] && reg_we && (RV_PLIC_PERMIT[77] != (RV_PLIC_PERMIT[77] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9606:     if (addr_hit[78] && reg_we && (RV_PLIC_PERMIT[78] != (RV_PLIC_PERMIT[78] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9607:     if (addr_hit[79] && reg_we && (RV_PLIC_PERMIT[79] != (RV_PLIC_PERMIT[79] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9608:     if (addr_hit[80] && reg_we && (RV_PLIC_PERMIT[80] != (RV_PLIC_PERMIT[80] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9609:     if (addr_hit[81] && reg_we && (RV_PLIC_PERMIT[81] != (RV_PLIC_PERMIT[81] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9610:     if (addr_hit[82] && reg_we && (RV_PLIC_PERMIT[82] != (RV_PLIC_PERMIT[82] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9611:     if (addr_hit[83] && reg_we && (RV_PLIC_PERMIT[83] != (RV_PLIC_PERMIT[83] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9612:     if (addr_hit[84] && reg_we && (RV_PLIC_PERMIT[84] != (RV_PLIC_PERMIT[84] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9613:     if (addr_hit[85] && reg_we && (RV_PLIC_PERMIT[85] != (RV_PLIC_PERMIT[85] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9614:     if (addr_hit[86] && reg_we && (RV_PLIC_PERMIT[86] != (RV_PLIC_PERMIT[86] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9615:     if (addr_hit[87] && reg_we && (RV_PLIC_PERMIT[87] != (RV_PLIC_PERMIT[87] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9616:     if (addr_hit[88] && reg_we && (RV_PLIC_PERMIT[88] != (RV_PLIC_PERMIT[88] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9617:     if (addr_hit[89] && reg_we && (RV_PLIC_PERMIT[89] != (RV_PLIC_PERMIT[89] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9618:     if (addr_hit[90] && reg_we && (RV_PLIC_PERMIT[90] != (RV_PLIC_PERMIT[90] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9619:     if (addr_hit[91] && reg_we && (RV_PLIC_PERMIT[91] != (RV_PLIC_PERMIT[91] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9620:     if (addr_hit[92] && reg_we && (RV_PLIC_PERMIT[92] != (RV_PLIC_PERMIT[92] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 ">9621:   end</pre>
<pre style="margin:0; padding:0 ">9622: </pre>
<pre style="margin:0; padding:0 ">9623: </pre>
<pre style="margin:0; padding:0 ">9624: </pre>
<pre style="margin:0; padding:0 ">9625: </pre>
<pre style="margin:0; padding:0 ">9626: </pre>
<pre style="margin:0; padding:0 ">9627: </pre>
<pre style="margin:0; padding:0 ">9628: </pre>
<pre style="margin:0; padding:0 ">9629: </pre>
<pre style="margin:0; padding:0 ">9630: </pre>
<pre style="margin:0; padding:0 ">9631: </pre>
<pre style="margin:0; padding:0 ">9632: </pre>
<pre style="margin:0; padding:0 ">9633: </pre>
<pre style="margin:0; padding:0 ">9634: </pre>
<pre style="margin:0; padding:0 ">9635: </pre>
<pre style="margin:0; padding:0 ">9636: </pre>
<pre style="margin:0; padding:0 ">9637: </pre>
<pre style="margin:0; padding:0 ">9638: </pre>
<pre style="margin:0; padding:0 ">9639: </pre>
<pre style="margin:0; padding:0 ">9640: </pre>
<pre style="margin:0; padding:0 ">9641: </pre>
<pre style="margin:0; padding:0 ">9642: </pre>
<pre style="margin:0; padding:0 ">9643: </pre>
<pre style="margin:0; padding:0 ">9644: </pre>
<pre style="margin:0; padding:0 ">9645: </pre>
<pre style="margin:0; padding:0 ">9646: </pre>
<pre style="margin:0; padding:0 ">9647: </pre>
<pre style="margin:0; padding:0 ">9648: </pre>
<pre style="margin:0; padding:0 ">9649: </pre>
<pre style="margin:0; padding:0 ">9650: </pre>
<pre style="margin:0; padding:0 ">9651: </pre>
<pre style="margin:0; padding:0 ">9652: </pre>
<pre style="margin:0; padding:0 ">9653: </pre>
<pre style="margin:0; padding:0 ">9654: </pre>
<pre style="margin:0; padding:0 ">9655: </pre>
<pre style="margin:0; padding:0 ">9656: </pre>
<pre style="margin:0; padding:0 ">9657: </pre>
<pre style="margin:0; padding:0 ">9658: </pre>
<pre style="margin:0; padding:0 ">9659: </pre>
<pre style="margin:0; padding:0 ">9660: </pre>
<pre style="margin:0; padding:0 ">9661: </pre>
<pre style="margin:0; padding:0 ">9662: </pre>
<pre style="margin:0; padding:0 ">9663: </pre>
<pre style="margin:0; padding:0 ">9664: </pre>
<pre style="margin:0; padding:0 ">9665: </pre>
<pre style="margin:0; padding:0 ">9666: </pre>
<pre style="margin:0; padding:0 ">9667: </pre>
<pre style="margin:0; padding:0 ">9668: </pre>
<pre style="margin:0; padding:0 ">9669: </pre>
<pre style="margin:0; padding:0 ">9670: </pre>
<pre style="margin:0; padding:0 ">9671: </pre>
<pre style="margin:0; padding:0 ">9672: </pre>
<pre style="margin:0; padding:0 ">9673: </pre>
<pre style="margin:0; padding:0 ">9674: </pre>
<pre style="margin:0; padding:0 ">9675: </pre>
<pre style="margin:0; padding:0 ">9676: </pre>
<pre style="margin:0; padding:0 ">9677: </pre>
<pre style="margin:0; padding:0 ">9678: </pre>
<pre style="margin:0; padding:0 ">9679: </pre>
<pre style="margin:0; padding:0 ">9680: </pre>
<pre style="margin:0; padding:0 ">9681: </pre>
<pre style="margin:0; padding:0 ">9682: </pre>
<pre style="margin:0; padding:0 ">9683: </pre>
<pre style="margin:0; padding:0 ">9684: </pre>
<pre style="margin:0; padding:0 ">9685: </pre>
<pre style="margin:0; padding:0 ">9686: </pre>
<pre style="margin:0; padding:0 ">9687: </pre>
<pre style="margin:0; padding:0 ">9688: </pre>
<pre style="margin:0; padding:0 ">9689: </pre>
<pre style="margin:0; padding:0 ">9690: </pre>
<pre style="margin:0; padding:0 ">9691: </pre>
<pre style="margin:0; padding:0 ">9692: </pre>
<pre style="margin:0; padding:0 ">9693: </pre>
<pre style="margin:0; padding:0 ">9694: </pre>
<pre style="margin:0; padding:0 ">9695: </pre>
<pre style="margin:0; padding:0 ">9696: </pre>
<pre style="margin:0; padding:0 ">9697: </pre>
<pre style="margin:0; padding:0 ">9698: </pre>
<pre style="margin:0; padding:0 ">9699: </pre>
<pre style="margin:0; padding:0 ">9700: </pre>
<pre style="margin:0; padding:0 ">9701: </pre>
<pre style="margin:0; padding:0 ">9702: </pre>
<pre style="margin:0; padding:0 ">9703: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9704:   assign le0_le0_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9705:   assign le0_le0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">9706: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9707:   assign le0_le1_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9708:   assign le0_le1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">9709: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9710:   assign le0_le2_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9711:   assign le0_le2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">9712: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9713:   assign le0_le3_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9714:   assign le0_le3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">9715: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9716:   assign le0_le4_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9717:   assign le0_le4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">9718: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9719:   assign le0_le5_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9720:   assign le0_le5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">9721: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9722:   assign le0_le6_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9723:   assign le0_le6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">9724: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9725:   assign le0_le7_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9726:   assign le0_le7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">9727: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9728:   assign le0_le8_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9729:   assign le0_le8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">9730: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9731:   assign le0_le9_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9732:   assign le0_le9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">9733: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9734:   assign le0_le10_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9735:   assign le0_le10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">9736: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9737:   assign le0_le11_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9738:   assign le0_le11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">9739: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9740:   assign le0_le12_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9741:   assign le0_le12_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">9742: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9743:   assign le0_le13_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9744:   assign le0_le13_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">9745: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9746:   assign le0_le14_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9747:   assign le0_le14_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">9748: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9749:   assign le0_le15_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9750:   assign le0_le15_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">9751: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9752:   assign le0_le16_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9753:   assign le0_le16_wd = reg_wdata[16];</pre>
<pre style="margin:0; padding:0 ">9754: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9755:   assign le0_le17_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9756:   assign le0_le17_wd = reg_wdata[17];</pre>
<pre style="margin:0; padding:0 ">9757: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9758:   assign le0_le18_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9759:   assign le0_le18_wd = reg_wdata[18];</pre>
<pre style="margin:0; padding:0 ">9760: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9761:   assign le0_le19_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9762:   assign le0_le19_wd = reg_wdata[19];</pre>
<pre style="margin:0; padding:0 ">9763: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9764:   assign le0_le20_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9765:   assign le0_le20_wd = reg_wdata[20];</pre>
<pre style="margin:0; padding:0 ">9766: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9767:   assign le0_le21_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9768:   assign le0_le21_wd = reg_wdata[21];</pre>
<pre style="margin:0; padding:0 ">9769: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9770:   assign le0_le22_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9771:   assign le0_le22_wd = reg_wdata[22];</pre>
<pre style="margin:0; padding:0 ">9772: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9773:   assign le0_le23_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9774:   assign le0_le23_wd = reg_wdata[23];</pre>
<pre style="margin:0; padding:0 ">9775: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9776:   assign le0_le24_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9777:   assign le0_le24_wd = reg_wdata[24];</pre>
<pre style="margin:0; padding:0 ">9778: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9779:   assign le0_le25_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9780:   assign le0_le25_wd = reg_wdata[25];</pre>
<pre style="margin:0; padding:0 ">9781: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9782:   assign le0_le26_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9783:   assign le0_le26_wd = reg_wdata[26];</pre>
<pre style="margin:0; padding:0 ">9784: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9785:   assign le0_le27_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9786:   assign le0_le27_wd = reg_wdata[27];</pre>
<pre style="margin:0; padding:0 ">9787: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9788:   assign le0_le28_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9789:   assign le0_le28_wd = reg_wdata[28];</pre>
<pre style="margin:0; padding:0 ">9790: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9791:   assign le0_le29_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9792:   assign le0_le29_wd = reg_wdata[29];</pre>
<pre style="margin:0; padding:0 ">9793: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9794:   assign le0_le30_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9795:   assign le0_le30_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">9796: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9797:   assign le0_le31_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9798:   assign le0_le31_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">9799: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9800:   assign le1_le32_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9801:   assign le1_le32_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">9802: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9803:   assign le1_le33_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9804:   assign le1_le33_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">9805: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9806:   assign le1_le34_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9807:   assign le1_le34_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">9808: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9809:   assign le1_le35_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9810:   assign le1_le35_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">9811: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9812:   assign le1_le36_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9813:   assign le1_le36_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">9814: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9815:   assign le1_le37_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9816:   assign le1_le37_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">9817: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9818:   assign le1_le38_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9819:   assign le1_le38_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">9820: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9821:   assign le1_le39_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9822:   assign le1_le39_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">9823: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9824:   assign le1_le40_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9825:   assign le1_le40_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">9826: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9827:   assign le1_le41_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9828:   assign le1_le41_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">9829: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9830:   assign le1_le42_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9831:   assign le1_le42_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">9832: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9833:   assign le1_le43_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9834:   assign le1_le43_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">9835: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9836:   assign le1_le44_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9837:   assign le1_le44_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">9838: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9839:   assign le1_le45_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9840:   assign le1_le45_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">9841: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9842:   assign le1_le46_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9843:   assign le1_le46_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">9844: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9845:   assign le1_le47_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9846:   assign le1_le47_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">9847: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9848:   assign le1_le48_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9849:   assign le1_le48_wd = reg_wdata[16];</pre>
<pre style="margin:0; padding:0 ">9850: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9851:   assign le1_le49_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9852:   assign le1_le49_wd = reg_wdata[17];</pre>
<pre style="margin:0; padding:0 ">9853: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9854:   assign le1_le50_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9855:   assign le1_le50_wd = reg_wdata[18];</pre>
<pre style="margin:0; padding:0 ">9856: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9857:   assign le1_le51_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9858:   assign le1_le51_wd = reg_wdata[19];</pre>
<pre style="margin:0; padding:0 ">9859: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9860:   assign le1_le52_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9861:   assign le1_le52_wd = reg_wdata[20];</pre>
<pre style="margin:0; padding:0 ">9862: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9863:   assign le1_le53_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9864:   assign le1_le53_wd = reg_wdata[21];</pre>
<pre style="margin:0; padding:0 ">9865: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9866:   assign le1_le54_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9867:   assign le1_le54_wd = reg_wdata[22];</pre>
<pre style="margin:0; padding:0 ">9868: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9869:   assign le1_le55_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9870:   assign le1_le55_wd = reg_wdata[23];</pre>
<pre style="margin:0; padding:0 ">9871: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9872:   assign le1_le56_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9873:   assign le1_le56_wd = reg_wdata[24];</pre>
<pre style="margin:0; padding:0 ">9874: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9875:   assign le1_le57_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9876:   assign le1_le57_wd = reg_wdata[25];</pre>
<pre style="margin:0; padding:0 ">9877: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9878:   assign le1_le58_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9879:   assign le1_le58_wd = reg_wdata[26];</pre>
<pre style="margin:0; padding:0 ">9880: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9881:   assign le1_le59_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9882:   assign le1_le59_wd = reg_wdata[27];</pre>
<pre style="margin:0; padding:0 ">9883: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9884:   assign le1_le60_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9885:   assign le1_le60_wd = reg_wdata[28];</pre>
<pre style="margin:0; padding:0 ">9886: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9887:   assign le1_le61_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9888:   assign le1_le61_wd = reg_wdata[29];</pre>
<pre style="margin:0; padding:0 ">9889: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9890:   assign le1_le62_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9891:   assign le1_le62_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">9892: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9893:   assign le1_le63_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9894:   assign le1_le63_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">9895: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9896:   assign le2_le64_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9897:   assign le2_le64_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">9898: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9899:   assign le2_le65_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9900:   assign le2_le65_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">9901: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9902:   assign le2_le66_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9903:   assign le2_le66_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">9904: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9905:   assign le2_le67_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9906:   assign le2_le67_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">9907: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9908:   assign le2_le68_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9909:   assign le2_le68_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">9910: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9911:   assign le2_le69_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9912:   assign le2_le69_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">9913: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9914:   assign le2_le70_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9915:   assign le2_le70_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">9916: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9917:   assign le2_le71_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9918:   assign le2_le71_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">9919: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9920:   assign le2_le72_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9921:   assign le2_le72_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">9922: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9923:   assign le2_le73_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9924:   assign le2_le73_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">9925: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9926:   assign le2_le74_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9927:   assign le2_le74_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">9928: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9929:   assign le2_le75_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9930:   assign le2_le75_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">9931: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9932:   assign le2_le76_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9933:   assign le2_le76_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">9934: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9935:   assign le2_le77_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9936:   assign le2_le77_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">9937: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9938:   assign le2_le78_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9939:   assign le2_le78_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">9940: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9941:   assign le2_le79_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9942:   assign le2_le79_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">9943: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9944:   assign le2_le80_we = addr_hit[5] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9945:   assign le2_le80_wd = reg_wdata[16];</pre>
<pre style="margin:0; padding:0 ">9946: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9947:   assign prio0_we = addr_hit[6] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9948:   assign prio0_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9949: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9950:   assign prio1_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9951:   assign prio1_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9952: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9953:   assign prio2_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9954:   assign prio2_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9955: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9956:   assign prio3_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9957:   assign prio3_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9958: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9959:   assign prio4_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9960:   assign prio4_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9961: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9962:   assign prio5_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9963:   assign prio5_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9964: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9965:   assign prio6_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9966:   assign prio6_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9967: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9968:   assign prio7_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9969:   assign prio7_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9970: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9971:   assign prio8_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9972:   assign prio8_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9973: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9974:   assign prio9_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9975:   assign prio9_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9976: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9977:   assign prio10_we = addr_hit[16] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9978:   assign prio10_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9979: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9980:   assign prio11_we = addr_hit[17] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9981:   assign prio11_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9982: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9983:   assign prio12_we = addr_hit[18] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9984:   assign prio12_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9985: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9986:   assign prio13_we = addr_hit[19] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9987:   assign prio13_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9988: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9989:   assign prio14_we = addr_hit[20] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9990:   assign prio14_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9991: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9992:   assign prio15_we = addr_hit[21] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9993:   assign prio15_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9994: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9995:   assign prio16_we = addr_hit[22] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9996:   assign prio16_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">9997: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9998:   assign prio17_we = addr_hit[23] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">9999:   assign prio17_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10000: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10001:   assign prio18_we = addr_hit[24] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10002:   assign prio18_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10003: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10004:   assign prio19_we = addr_hit[25] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10005:   assign prio19_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10006: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10007:   assign prio20_we = addr_hit[26] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10008:   assign prio20_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10009: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10010:   assign prio21_we = addr_hit[27] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10011:   assign prio21_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10012: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10013:   assign prio22_we = addr_hit[28] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10014:   assign prio22_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10015: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10016:   assign prio23_we = addr_hit[29] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10017:   assign prio23_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10018: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10019:   assign prio24_we = addr_hit[30] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10020:   assign prio24_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10021: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10022:   assign prio25_we = addr_hit[31] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10023:   assign prio25_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10024: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10025:   assign prio26_we = addr_hit[32] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10026:   assign prio26_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10027: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10028:   assign prio27_we = addr_hit[33] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10029:   assign prio27_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10030: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10031:   assign prio28_we = addr_hit[34] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10032:   assign prio28_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10033: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10034:   assign prio29_we = addr_hit[35] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10035:   assign prio29_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10036: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10037:   assign prio30_we = addr_hit[36] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10038:   assign prio30_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10039: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10040:   assign prio31_we = addr_hit[37] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10041:   assign prio31_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10042: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10043:   assign prio32_we = addr_hit[38] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10044:   assign prio32_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10045: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10046:   assign prio33_we = addr_hit[39] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10047:   assign prio33_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10048: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10049:   assign prio34_we = addr_hit[40] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10050:   assign prio34_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10051: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10052:   assign prio35_we = addr_hit[41] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10053:   assign prio35_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10054: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10055:   assign prio36_we = addr_hit[42] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10056:   assign prio36_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10057: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10058:   assign prio37_we = addr_hit[43] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10059:   assign prio37_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10060: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10061:   assign prio38_we = addr_hit[44] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10062:   assign prio38_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10063: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10064:   assign prio39_we = addr_hit[45] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10065:   assign prio39_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10066: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10067:   assign prio40_we = addr_hit[46] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10068:   assign prio40_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10069: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10070:   assign prio41_we = addr_hit[47] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10071:   assign prio41_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10072: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10073:   assign prio42_we = addr_hit[48] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10074:   assign prio42_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10075: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10076:   assign prio43_we = addr_hit[49] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10077:   assign prio43_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10078: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10079:   assign prio44_we = addr_hit[50] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10080:   assign prio44_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10081: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10082:   assign prio45_we = addr_hit[51] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10083:   assign prio45_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10084: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10085:   assign prio46_we = addr_hit[52] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10086:   assign prio46_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10087: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10088:   assign prio47_we = addr_hit[53] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10089:   assign prio47_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10090: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10091:   assign prio48_we = addr_hit[54] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10092:   assign prio48_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10093: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10094:   assign prio49_we = addr_hit[55] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10095:   assign prio49_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10096: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10097:   assign prio50_we = addr_hit[56] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10098:   assign prio50_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10099: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10100:   assign prio51_we = addr_hit[57] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10101:   assign prio51_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10102: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10103:   assign prio52_we = addr_hit[58] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10104:   assign prio52_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10105: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10106:   assign prio53_we = addr_hit[59] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10107:   assign prio53_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10108: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10109:   assign prio54_we = addr_hit[60] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10110:   assign prio54_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10111: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10112:   assign prio55_we = addr_hit[61] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10113:   assign prio55_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10114: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10115:   assign prio56_we = addr_hit[62] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10116:   assign prio56_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10117: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10118:   assign prio57_we = addr_hit[63] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10119:   assign prio57_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10120: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10121:   assign prio58_we = addr_hit[64] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10122:   assign prio58_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10123: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10124:   assign prio59_we = addr_hit[65] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10125:   assign prio59_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10126: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10127:   assign prio60_we = addr_hit[66] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10128:   assign prio60_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10129: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10130:   assign prio61_we = addr_hit[67] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10131:   assign prio61_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10132: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10133:   assign prio62_we = addr_hit[68] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10134:   assign prio62_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10135: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10136:   assign prio63_we = addr_hit[69] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10137:   assign prio63_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10138: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10139:   assign prio64_we = addr_hit[70] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10140:   assign prio64_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10141: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10142:   assign prio65_we = addr_hit[71] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10143:   assign prio65_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10144: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10145:   assign prio66_we = addr_hit[72] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10146:   assign prio66_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10147: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10148:   assign prio67_we = addr_hit[73] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10149:   assign prio67_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10150: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10151:   assign prio68_we = addr_hit[74] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10152:   assign prio68_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10153: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10154:   assign prio69_we = addr_hit[75] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10155:   assign prio69_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10156: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10157:   assign prio70_we = addr_hit[76] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10158:   assign prio70_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10159: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10160:   assign prio71_we = addr_hit[77] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10161:   assign prio71_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10162: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10163:   assign prio72_we = addr_hit[78] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10164:   assign prio72_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10165: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10166:   assign prio73_we = addr_hit[79] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10167:   assign prio73_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10168: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10169:   assign prio74_we = addr_hit[80] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10170:   assign prio74_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10171: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10172:   assign prio75_we = addr_hit[81] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10173:   assign prio75_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10174: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10175:   assign prio76_we = addr_hit[82] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10176:   assign prio76_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10177: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10178:   assign prio77_we = addr_hit[83] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10179:   assign prio77_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10180: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10181:   assign prio78_we = addr_hit[84] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10182:   assign prio78_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10183: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10184:   assign prio79_we = addr_hit[85] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10185:   assign prio79_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10186: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10187:   assign prio80_we = addr_hit[86] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10188:   assign prio80_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10189: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10190:   assign ie00_e0_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10191:   assign ie00_e0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">10192: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10193:   assign ie00_e1_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10194:   assign ie00_e1_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">10195: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10196:   assign ie00_e2_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10197:   assign ie00_e2_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">10198: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10199:   assign ie00_e3_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10200:   assign ie00_e3_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">10201: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10202:   assign ie00_e4_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10203:   assign ie00_e4_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">10204: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10205:   assign ie00_e5_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10206:   assign ie00_e5_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">10207: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10208:   assign ie00_e6_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10209:   assign ie00_e6_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">10210: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10211:   assign ie00_e7_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10212:   assign ie00_e7_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">10213: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10214:   assign ie00_e8_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10215:   assign ie00_e8_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">10216: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10217:   assign ie00_e9_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10218:   assign ie00_e9_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">10219: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10220:   assign ie00_e10_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10221:   assign ie00_e10_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">10222: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10223:   assign ie00_e11_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10224:   assign ie00_e11_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">10225: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10226:   assign ie00_e12_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10227:   assign ie00_e12_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">10228: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10229:   assign ie00_e13_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10230:   assign ie00_e13_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">10231: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10232:   assign ie00_e14_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10233:   assign ie00_e14_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">10234: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10235:   assign ie00_e15_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10236:   assign ie00_e15_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">10237: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10238:   assign ie00_e16_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10239:   assign ie00_e16_wd = reg_wdata[16];</pre>
<pre style="margin:0; padding:0 ">10240: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10241:   assign ie00_e17_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10242:   assign ie00_e17_wd = reg_wdata[17];</pre>
<pre style="margin:0; padding:0 ">10243: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10244:   assign ie00_e18_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10245:   assign ie00_e18_wd = reg_wdata[18];</pre>
<pre style="margin:0; padding:0 ">10246: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10247:   assign ie00_e19_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10248:   assign ie00_e19_wd = reg_wdata[19];</pre>
<pre style="margin:0; padding:0 ">10249: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10250:   assign ie00_e20_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10251:   assign ie00_e20_wd = reg_wdata[20];</pre>
<pre style="margin:0; padding:0 ">10252: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10253:   assign ie00_e21_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10254:   assign ie00_e21_wd = reg_wdata[21];</pre>
<pre style="margin:0; padding:0 ">10255: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10256:   assign ie00_e22_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10257:   assign ie00_e22_wd = reg_wdata[22];</pre>
<pre style="margin:0; padding:0 ">10258: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10259:   assign ie00_e23_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10260:   assign ie00_e23_wd = reg_wdata[23];</pre>
<pre style="margin:0; padding:0 ">10261: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10262:   assign ie00_e24_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10263:   assign ie00_e24_wd = reg_wdata[24];</pre>
<pre style="margin:0; padding:0 ">10264: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10265:   assign ie00_e25_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10266:   assign ie00_e25_wd = reg_wdata[25];</pre>
<pre style="margin:0; padding:0 ">10267: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10268:   assign ie00_e26_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10269:   assign ie00_e26_wd = reg_wdata[26];</pre>
<pre style="margin:0; padding:0 ">10270: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10271:   assign ie00_e27_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10272:   assign ie00_e27_wd = reg_wdata[27];</pre>
<pre style="margin:0; padding:0 ">10273: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10274:   assign ie00_e28_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10275:   assign ie00_e28_wd = reg_wdata[28];</pre>
<pre style="margin:0; padding:0 ">10276: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10277:   assign ie00_e29_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10278:   assign ie00_e29_wd = reg_wdata[29];</pre>
<pre style="margin:0; padding:0 ">10279: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10280:   assign ie00_e30_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10281:   assign ie00_e30_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">10282: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10283:   assign ie00_e31_we = addr_hit[87] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10284:   assign ie00_e31_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">10285: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10286:   assign ie01_e32_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10287:   assign ie01_e32_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">10288: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10289:   assign ie01_e33_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10290:   assign ie01_e33_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">10291: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10292:   assign ie01_e34_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10293:   assign ie01_e34_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">10294: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10295:   assign ie01_e35_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10296:   assign ie01_e35_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">10297: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10298:   assign ie01_e36_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10299:   assign ie01_e36_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">10300: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10301:   assign ie01_e37_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10302:   assign ie01_e37_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">10303: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10304:   assign ie01_e38_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10305:   assign ie01_e38_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">10306: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10307:   assign ie01_e39_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10308:   assign ie01_e39_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">10309: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10310:   assign ie01_e40_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10311:   assign ie01_e40_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">10312: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10313:   assign ie01_e41_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10314:   assign ie01_e41_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">10315: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10316:   assign ie01_e42_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10317:   assign ie01_e42_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">10318: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10319:   assign ie01_e43_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10320:   assign ie01_e43_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">10321: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10322:   assign ie01_e44_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10323:   assign ie01_e44_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">10324: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10325:   assign ie01_e45_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10326:   assign ie01_e45_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">10327: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10328:   assign ie01_e46_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10329:   assign ie01_e46_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">10330: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10331:   assign ie01_e47_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10332:   assign ie01_e47_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">10333: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10334:   assign ie01_e48_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10335:   assign ie01_e48_wd = reg_wdata[16];</pre>
<pre style="margin:0; padding:0 ">10336: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10337:   assign ie01_e49_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10338:   assign ie01_e49_wd = reg_wdata[17];</pre>
<pre style="margin:0; padding:0 ">10339: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10340:   assign ie01_e50_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10341:   assign ie01_e50_wd = reg_wdata[18];</pre>
<pre style="margin:0; padding:0 ">10342: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10343:   assign ie01_e51_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10344:   assign ie01_e51_wd = reg_wdata[19];</pre>
<pre style="margin:0; padding:0 ">10345: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10346:   assign ie01_e52_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10347:   assign ie01_e52_wd = reg_wdata[20];</pre>
<pre style="margin:0; padding:0 ">10348: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10349:   assign ie01_e53_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10350:   assign ie01_e53_wd = reg_wdata[21];</pre>
<pre style="margin:0; padding:0 ">10351: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10352:   assign ie01_e54_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10353:   assign ie01_e54_wd = reg_wdata[22];</pre>
<pre style="margin:0; padding:0 ">10354: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10355:   assign ie01_e55_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10356:   assign ie01_e55_wd = reg_wdata[23];</pre>
<pre style="margin:0; padding:0 ">10357: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10358:   assign ie01_e56_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10359:   assign ie01_e56_wd = reg_wdata[24];</pre>
<pre style="margin:0; padding:0 ">10360: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10361:   assign ie01_e57_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10362:   assign ie01_e57_wd = reg_wdata[25];</pre>
<pre style="margin:0; padding:0 ">10363: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10364:   assign ie01_e58_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10365:   assign ie01_e58_wd = reg_wdata[26];</pre>
<pre style="margin:0; padding:0 ">10366: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10367:   assign ie01_e59_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10368:   assign ie01_e59_wd = reg_wdata[27];</pre>
<pre style="margin:0; padding:0 ">10369: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10370:   assign ie01_e60_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10371:   assign ie01_e60_wd = reg_wdata[28];</pre>
<pre style="margin:0; padding:0 ">10372: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10373:   assign ie01_e61_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10374:   assign ie01_e61_wd = reg_wdata[29];</pre>
<pre style="margin:0; padding:0 ">10375: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10376:   assign ie01_e62_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10377:   assign ie01_e62_wd = reg_wdata[30];</pre>
<pre style="margin:0; padding:0 ">10378: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10379:   assign ie01_e63_we = addr_hit[88] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10380:   assign ie01_e63_wd = reg_wdata[31];</pre>
<pre style="margin:0; padding:0 ">10381: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10382:   assign ie02_e64_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10383:   assign ie02_e64_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">10384: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10385:   assign ie02_e65_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10386:   assign ie02_e65_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">10387: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10388:   assign ie02_e66_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10389:   assign ie02_e66_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">10390: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10391:   assign ie02_e67_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10392:   assign ie02_e67_wd = reg_wdata[3];</pre>
<pre style="margin:0; padding:0 ">10393: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10394:   assign ie02_e68_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10395:   assign ie02_e68_wd = reg_wdata[4];</pre>
<pre style="margin:0; padding:0 ">10396: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10397:   assign ie02_e69_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10398:   assign ie02_e69_wd = reg_wdata[5];</pre>
<pre style="margin:0; padding:0 ">10399: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10400:   assign ie02_e70_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10401:   assign ie02_e70_wd = reg_wdata[6];</pre>
<pre style="margin:0; padding:0 ">10402: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10403:   assign ie02_e71_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10404:   assign ie02_e71_wd = reg_wdata[7];</pre>
<pre style="margin:0; padding:0 ">10405: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10406:   assign ie02_e72_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10407:   assign ie02_e72_wd = reg_wdata[8];</pre>
<pre style="margin:0; padding:0 ">10408: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10409:   assign ie02_e73_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10410:   assign ie02_e73_wd = reg_wdata[9];</pre>
<pre style="margin:0; padding:0 ">10411: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10412:   assign ie02_e74_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10413:   assign ie02_e74_wd = reg_wdata[10];</pre>
<pre style="margin:0; padding:0 ">10414: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10415:   assign ie02_e75_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10416:   assign ie02_e75_wd = reg_wdata[11];</pre>
<pre style="margin:0; padding:0 ">10417: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10418:   assign ie02_e76_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10419:   assign ie02_e76_wd = reg_wdata[12];</pre>
<pre style="margin:0; padding:0 ">10420: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10421:   assign ie02_e77_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10422:   assign ie02_e77_wd = reg_wdata[13];</pre>
<pre style="margin:0; padding:0 ">10423: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10424:   assign ie02_e78_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10425:   assign ie02_e78_wd = reg_wdata[14];</pre>
<pre style="margin:0; padding:0 ">10426: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10427:   assign ie02_e79_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10428:   assign ie02_e79_wd = reg_wdata[15];</pre>
<pre style="margin:0; padding:0 ">10429: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10430:   assign ie02_e80_we = addr_hit[89] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10431:   assign ie02_e80_wd = reg_wdata[16];</pre>
<pre style="margin:0; padding:0 ">10432: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10433:   assign threshold0_we = addr_hit[90] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10434:   assign threshold0_wd = reg_wdata[1:0];</pre>
<pre style="margin:0; padding:0 ">10435: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10436:   assign cc0_we = addr_hit[91] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10437:   assign cc0_wd = reg_wdata[6:0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10438:   assign cc0_re = addr_hit[91] && reg_re;</pre>
<pre style="margin:0; padding:0 ">10439: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10440:   assign msip0_we = addr_hit[92] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10441:   assign msip0_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">10442: </pre>
<pre style="margin:0; padding:0 ">10443:   // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10444:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10445:     reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10446:     unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10447:       addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10448:         reg_rdata_next[0] = ip0_p0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10449:         reg_rdata_next[1] = ip0_p1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10450:         reg_rdata_next[2] = ip0_p2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10451:         reg_rdata_next[3] = ip0_p3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10452:         reg_rdata_next[4] = ip0_p4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10453:         reg_rdata_next[5] = ip0_p5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10454:         reg_rdata_next[6] = ip0_p6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10455:         reg_rdata_next[7] = ip0_p7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10456:         reg_rdata_next[8] = ip0_p8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10457:         reg_rdata_next[9] = ip0_p9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10458:         reg_rdata_next[10] = ip0_p10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10459:         reg_rdata_next[11] = ip0_p11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10460:         reg_rdata_next[12] = ip0_p12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10461:         reg_rdata_next[13] = ip0_p13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10462:         reg_rdata_next[14] = ip0_p14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10463:         reg_rdata_next[15] = ip0_p15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10464:         reg_rdata_next[16] = ip0_p16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10465:         reg_rdata_next[17] = ip0_p17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10466:         reg_rdata_next[18] = ip0_p18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10467:         reg_rdata_next[19] = ip0_p19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10468:         reg_rdata_next[20] = ip0_p20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10469:         reg_rdata_next[21] = ip0_p21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10470:         reg_rdata_next[22] = ip0_p22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10471:         reg_rdata_next[23] = ip0_p23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10472:         reg_rdata_next[24] = ip0_p24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10473:         reg_rdata_next[25] = ip0_p25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10474:         reg_rdata_next[26] = ip0_p26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10475:         reg_rdata_next[27] = ip0_p27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10476:         reg_rdata_next[28] = ip0_p28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10477:         reg_rdata_next[29] = ip0_p29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10478:         reg_rdata_next[30] = ip0_p30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10479:         reg_rdata_next[31] = ip0_p31_qs;</pre>
<pre style="margin:0; padding:0 ">10480:       end</pre>
<pre style="margin:0; padding:0 ">10481: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10482:       addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10483:         reg_rdata_next[0] = ip1_p32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10484:         reg_rdata_next[1] = ip1_p33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10485:         reg_rdata_next[2] = ip1_p34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10486:         reg_rdata_next[3] = ip1_p35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10487:         reg_rdata_next[4] = ip1_p36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10488:         reg_rdata_next[5] = ip1_p37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10489:         reg_rdata_next[6] = ip1_p38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10490:         reg_rdata_next[7] = ip1_p39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10491:         reg_rdata_next[8] = ip1_p40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10492:         reg_rdata_next[9] = ip1_p41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10493:         reg_rdata_next[10] = ip1_p42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10494:         reg_rdata_next[11] = ip1_p43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10495:         reg_rdata_next[12] = ip1_p44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10496:         reg_rdata_next[13] = ip1_p45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10497:         reg_rdata_next[14] = ip1_p46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10498:         reg_rdata_next[15] = ip1_p47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10499:         reg_rdata_next[16] = ip1_p48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10500:         reg_rdata_next[17] = ip1_p49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10501:         reg_rdata_next[18] = ip1_p50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10502:         reg_rdata_next[19] = ip1_p51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10503:         reg_rdata_next[20] = ip1_p52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10504:         reg_rdata_next[21] = ip1_p53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10505:         reg_rdata_next[22] = ip1_p54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10506:         reg_rdata_next[23] = ip1_p55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10507:         reg_rdata_next[24] = ip1_p56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10508:         reg_rdata_next[25] = ip1_p57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10509:         reg_rdata_next[26] = ip1_p58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10510:         reg_rdata_next[27] = ip1_p59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10511:         reg_rdata_next[28] = ip1_p60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10512:         reg_rdata_next[29] = ip1_p61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10513:         reg_rdata_next[30] = ip1_p62_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10514:         reg_rdata_next[31] = ip1_p63_qs;</pre>
<pre style="margin:0; padding:0 ">10515:       end</pre>
<pre style="margin:0; padding:0 ">10516: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10517:       addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10518:         reg_rdata_next[0] = ip2_p64_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10519:         reg_rdata_next[1] = ip2_p65_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10520:         reg_rdata_next[2] = ip2_p66_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10521:         reg_rdata_next[3] = ip2_p67_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10522:         reg_rdata_next[4] = ip2_p68_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10523:         reg_rdata_next[5] = ip2_p69_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10524:         reg_rdata_next[6] = ip2_p70_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10525:         reg_rdata_next[7] = ip2_p71_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10526:         reg_rdata_next[8] = ip2_p72_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10527:         reg_rdata_next[9] = ip2_p73_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10528:         reg_rdata_next[10] = ip2_p74_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10529:         reg_rdata_next[11] = ip2_p75_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10530:         reg_rdata_next[12] = ip2_p76_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10531:         reg_rdata_next[13] = ip2_p77_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10532:         reg_rdata_next[14] = ip2_p78_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10533:         reg_rdata_next[15] = ip2_p79_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10534:         reg_rdata_next[16] = ip2_p80_qs;</pre>
<pre style="margin:0; padding:0 ">10535:       end</pre>
<pre style="margin:0; padding:0 ">10536: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10537:       addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10538:         reg_rdata_next[0] = le0_le0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10539:         reg_rdata_next[1] = le0_le1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10540:         reg_rdata_next[2] = le0_le2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10541:         reg_rdata_next[3] = le0_le3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10542:         reg_rdata_next[4] = le0_le4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10543:         reg_rdata_next[5] = le0_le5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10544:         reg_rdata_next[6] = le0_le6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10545:         reg_rdata_next[7] = le0_le7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10546:         reg_rdata_next[8] = le0_le8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10547:         reg_rdata_next[9] = le0_le9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10548:         reg_rdata_next[10] = le0_le10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10549:         reg_rdata_next[11] = le0_le11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10550:         reg_rdata_next[12] = le0_le12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10551:         reg_rdata_next[13] = le0_le13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10552:         reg_rdata_next[14] = le0_le14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10553:         reg_rdata_next[15] = le0_le15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10554:         reg_rdata_next[16] = le0_le16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10555:         reg_rdata_next[17] = le0_le17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10556:         reg_rdata_next[18] = le0_le18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10557:         reg_rdata_next[19] = le0_le19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10558:         reg_rdata_next[20] = le0_le20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10559:         reg_rdata_next[21] = le0_le21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10560:         reg_rdata_next[22] = le0_le22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10561:         reg_rdata_next[23] = le0_le23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10562:         reg_rdata_next[24] = le0_le24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10563:         reg_rdata_next[25] = le0_le25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10564:         reg_rdata_next[26] = le0_le26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10565:         reg_rdata_next[27] = le0_le27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10566:         reg_rdata_next[28] = le0_le28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10567:         reg_rdata_next[29] = le0_le29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10568:         reg_rdata_next[30] = le0_le30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10569:         reg_rdata_next[31] = le0_le31_qs;</pre>
<pre style="margin:0; padding:0 ">10570:       end</pre>
<pre style="margin:0; padding:0 ">10571: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10572:       addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10573:         reg_rdata_next[0] = le1_le32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10574:         reg_rdata_next[1] = le1_le33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10575:         reg_rdata_next[2] = le1_le34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10576:         reg_rdata_next[3] = le1_le35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10577:         reg_rdata_next[4] = le1_le36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10578:         reg_rdata_next[5] = le1_le37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10579:         reg_rdata_next[6] = le1_le38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10580:         reg_rdata_next[7] = le1_le39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10581:         reg_rdata_next[8] = le1_le40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10582:         reg_rdata_next[9] = le1_le41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10583:         reg_rdata_next[10] = le1_le42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10584:         reg_rdata_next[11] = le1_le43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10585:         reg_rdata_next[12] = le1_le44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10586:         reg_rdata_next[13] = le1_le45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10587:         reg_rdata_next[14] = le1_le46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10588:         reg_rdata_next[15] = le1_le47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10589:         reg_rdata_next[16] = le1_le48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10590:         reg_rdata_next[17] = le1_le49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10591:         reg_rdata_next[18] = le1_le50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10592:         reg_rdata_next[19] = le1_le51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10593:         reg_rdata_next[20] = le1_le52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10594:         reg_rdata_next[21] = le1_le53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10595:         reg_rdata_next[22] = le1_le54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10596:         reg_rdata_next[23] = le1_le55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10597:         reg_rdata_next[24] = le1_le56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10598:         reg_rdata_next[25] = le1_le57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10599:         reg_rdata_next[26] = le1_le58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10600:         reg_rdata_next[27] = le1_le59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10601:         reg_rdata_next[28] = le1_le60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10602:         reg_rdata_next[29] = le1_le61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10603:         reg_rdata_next[30] = le1_le62_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10604:         reg_rdata_next[31] = le1_le63_qs;</pre>
<pre style="margin:0; padding:0 ">10605:       end</pre>
<pre style="margin:0; padding:0 ">10606: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10607:       addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10608:         reg_rdata_next[0] = le2_le64_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10609:         reg_rdata_next[1] = le2_le65_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10610:         reg_rdata_next[2] = le2_le66_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10611:         reg_rdata_next[3] = le2_le67_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10612:         reg_rdata_next[4] = le2_le68_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10613:         reg_rdata_next[5] = le2_le69_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10614:         reg_rdata_next[6] = le2_le70_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10615:         reg_rdata_next[7] = le2_le71_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10616:         reg_rdata_next[8] = le2_le72_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10617:         reg_rdata_next[9] = le2_le73_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10618:         reg_rdata_next[10] = le2_le74_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10619:         reg_rdata_next[11] = le2_le75_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10620:         reg_rdata_next[12] = le2_le76_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10621:         reg_rdata_next[13] = le2_le77_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10622:         reg_rdata_next[14] = le2_le78_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10623:         reg_rdata_next[15] = le2_le79_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10624:         reg_rdata_next[16] = le2_le80_qs;</pre>
<pre style="margin:0; padding:0 ">10625:       end</pre>
<pre style="margin:0; padding:0 ">10626: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10627:       addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10628:         reg_rdata_next[1:0] = prio0_qs;</pre>
<pre style="margin:0; padding:0 ">10629:       end</pre>
<pre style="margin:0; padding:0 ">10630: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10631:       addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10632:         reg_rdata_next[1:0] = prio1_qs;</pre>
<pre style="margin:0; padding:0 ">10633:       end</pre>
<pre style="margin:0; padding:0 ">10634: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10635:       addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10636:         reg_rdata_next[1:0] = prio2_qs;</pre>
<pre style="margin:0; padding:0 ">10637:       end</pre>
<pre style="margin:0; padding:0 ">10638: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10639:       addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10640:         reg_rdata_next[1:0] = prio3_qs;</pre>
<pre style="margin:0; padding:0 ">10641:       end</pre>
<pre style="margin:0; padding:0 ">10642: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10643:       addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10644:         reg_rdata_next[1:0] = prio4_qs;</pre>
<pre style="margin:0; padding:0 ">10645:       end</pre>
<pre style="margin:0; padding:0 ">10646: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10647:       addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10648:         reg_rdata_next[1:0] = prio5_qs;</pre>
<pre style="margin:0; padding:0 ">10649:       end</pre>
<pre style="margin:0; padding:0 ">10650: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10651:       addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10652:         reg_rdata_next[1:0] = prio6_qs;</pre>
<pre style="margin:0; padding:0 ">10653:       end</pre>
<pre style="margin:0; padding:0 ">10654: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10655:       addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10656:         reg_rdata_next[1:0] = prio7_qs;</pre>
<pre style="margin:0; padding:0 ">10657:       end</pre>
<pre style="margin:0; padding:0 ">10658: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10659:       addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10660:         reg_rdata_next[1:0] = prio8_qs;</pre>
<pre style="margin:0; padding:0 ">10661:       end</pre>
<pre style="margin:0; padding:0 ">10662: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10663:       addr_hit[15]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10664:         reg_rdata_next[1:0] = prio9_qs;</pre>
<pre style="margin:0; padding:0 ">10665:       end</pre>
<pre style="margin:0; padding:0 ">10666: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10667:       addr_hit[16]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10668:         reg_rdata_next[1:0] = prio10_qs;</pre>
<pre style="margin:0; padding:0 ">10669:       end</pre>
<pre style="margin:0; padding:0 ">10670: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10671:       addr_hit[17]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10672:         reg_rdata_next[1:0] = prio11_qs;</pre>
<pre style="margin:0; padding:0 ">10673:       end</pre>
<pre style="margin:0; padding:0 ">10674: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10675:       addr_hit[18]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10676:         reg_rdata_next[1:0] = prio12_qs;</pre>
<pre style="margin:0; padding:0 ">10677:       end</pre>
<pre style="margin:0; padding:0 ">10678: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10679:       addr_hit[19]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10680:         reg_rdata_next[1:0] = prio13_qs;</pre>
<pre style="margin:0; padding:0 ">10681:       end</pre>
<pre style="margin:0; padding:0 ">10682: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10683:       addr_hit[20]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10684:         reg_rdata_next[1:0] = prio14_qs;</pre>
<pre style="margin:0; padding:0 ">10685:       end</pre>
<pre style="margin:0; padding:0 ">10686: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10687:       addr_hit[21]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10688:         reg_rdata_next[1:0] = prio15_qs;</pre>
<pre style="margin:0; padding:0 ">10689:       end</pre>
<pre style="margin:0; padding:0 ">10690: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10691:       addr_hit[22]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10692:         reg_rdata_next[1:0] = prio16_qs;</pre>
<pre style="margin:0; padding:0 ">10693:       end</pre>
<pre style="margin:0; padding:0 ">10694: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10695:       addr_hit[23]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10696:         reg_rdata_next[1:0] = prio17_qs;</pre>
<pre style="margin:0; padding:0 ">10697:       end</pre>
<pre style="margin:0; padding:0 ">10698: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10699:       addr_hit[24]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10700:         reg_rdata_next[1:0] = prio18_qs;</pre>
<pre style="margin:0; padding:0 ">10701:       end</pre>
<pre style="margin:0; padding:0 ">10702: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10703:       addr_hit[25]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10704:         reg_rdata_next[1:0] = prio19_qs;</pre>
<pre style="margin:0; padding:0 ">10705:       end</pre>
<pre style="margin:0; padding:0 ">10706: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10707:       addr_hit[26]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10708:         reg_rdata_next[1:0] = prio20_qs;</pre>
<pre style="margin:0; padding:0 ">10709:       end</pre>
<pre style="margin:0; padding:0 ">10710: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10711:       addr_hit[27]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10712:         reg_rdata_next[1:0] = prio21_qs;</pre>
<pre style="margin:0; padding:0 ">10713:       end</pre>
<pre style="margin:0; padding:0 ">10714: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10715:       addr_hit[28]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10716:         reg_rdata_next[1:0] = prio22_qs;</pre>
<pre style="margin:0; padding:0 ">10717:       end</pre>
<pre style="margin:0; padding:0 ">10718: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10719:       addr_hit[29]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10720:         reg_rdata_next[1:0] = prio23_qs;</pre>
<pre style="margin:0; padding:0 ">10721:       end</pre>
<pre style="margin:0; padding:0 ">10722: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10723:       addr_hit[30]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10724:         reg_rdata_next[1:0] = prio24_qs;</pre>
<pre style="margin:0; padding:0 ">10725:       end</pre>
<pre style="margin:0; padding:0 ">10726: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10727:       addr_hit[31]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10728:         reg_rdata_next[1:0] = prio25_qs;</pre>
<pre style="margin:0; padding:0 ">10729:       end</pre>
<pre style="margin:0; padding:0 ">10730: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10731:       addr_hit[32]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10732:         reg_rdata_next[1:0] = prio26_qs;</pre>
<pre style="margin:0; padding:0 ">10733:       end</pre>
<pre style="margin:0; padding:0 ">10734: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10735:       addr_hit[33]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10736:         reg_rdata_next[1:0] = prio27_qs;</pre>
<pre style="margin:0; padding:0 ">10737:       end</pre>
<pre style="margin:0; padding:0 ">10738: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10739:       addr_hit[34]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10740:         reg_rdata_next[1:0] = prio28_qs;</pre>
<pre style="margin:0; padding:0 ">10741:       end</pre>
<pre style="margin:0; padding:0 ">10742: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10743:       addr_hit[35]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10744:         reg_rdata_next[1:0] = prio29_qs;</pre>
<pre style="margin:0; padding:0 ">10745:       end</pre>
<pre style="margin:0; padding:0 ">10746: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10747:       addr_hit[36]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10748:         reg_rdata_next[1:0] = prio30_qs;</pre>
<pre style="margin:0; padding:0 ">10749:       end</pre>
<pre style="margin:0; padding:0 ">10750: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10751:       addr_hit[37]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10752:         reg_rdata_next[1:0] = prio31_qs;</pre>
<pre style="margin:0; padding:0 ">10753:       end</pre>
<pre style="margin:0; padding:0 ">10754: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10755:       addr_hit[38]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10756:         reg_rdata_next[1:0] = prio32_qs;</pre>
<pre style="margin:0; padding:0 ">10757:       end</pre>
<pre style="margin:0; padding:0 ">10758: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10759:       addr_hit[39]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10760:         reg_rdata_next[1:0] = prio33_qs;</pre>
<pre style="margin:0; padding:0 ">10761:       end</pre>
<pre style="margin:0; padding:0 ">10762: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10763:       addr_hit[40]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10764:         reg_rdata_next[1:0] = prio34_qs;</pre>
<pre style="margin:0; padding:0 ">10765:       end</pre>
<pre style="margin:0; padding:0 ">10766: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10767:       addr_hit[41]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10768:         reg_rdata_next[1:0] = prio35_qs;</pre>
<pre style="margin:0; padding:0 ">10769:       end</pre>
<pre style="margin:0; padding:0 ">10770: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10771:       addr_hit[42]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10772:         reg_rdata_next[1:0] = prio36_qs;</pre>
<pre style="margin:0; padding:0 ">10773:       end</pre>
<pre style="margin:0; padding:0 ">10774: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10775:       addr_hit[43]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10776:         reg_rdata_next[1:0] = prio37_qs;</pre>
<pre style="margin:0; padding:0 ">10777:       end</pre>
<pre style="margin:0; padding:0 ">10778: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10779:       addr_hit[44]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10780:         reg_rdata_next[1:0] = prio38_qs;</pre>
<pre style="margin:0; padding:0 ">10781:       end</pre>
<pre style="margin:0; padding:0 ">10782: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10783:       addr_hit[45]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10784:         reg_rdata_next[1:0] = prio39_qs;</pre>
<pre style="margin:0; padding:0 ">10785:       end</pre>
<pre style="margin:0; padding:0 ">10786: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10787:       addr_hit[46]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10788:         reg_rdata_next[1:0] = prio40_qs;</pre>
<pre style="margin:0; padding:0 ">10789:       end</pre>
<pre style="margin:0; padding:0 ">10790: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10791:       addr_hit[47]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10792:         reg_rdata_next[1:0] = prio41_qs;</pre>
<pre style="margin:0; padding:0 ">10793:       end</pre>
<pre style="margin:0; padding:0 ">10794: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10795:       addr_hit[48]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10796:         reg_rdata_next[1:0] = prio42_qs;</pre>
<pre style="margin:0; padding:0 ">10797:       end</pre>
<pre style="margin:0; padding:0 ">10798: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10799:       addr_hit[49]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10800:         reg_rdata_next[1:0] = prio43_qs;</pre>
<pre style="margin:0; padding:0 ">10801:       end</pre>
<pre style="margin:0; padding:0 ">10802: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10803:       addr_hit[50]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10804:         reg_rdata_next[1:0] = prio44_qs;</pre>
<pre style="margin:0; padding:0 ">10805:       end</pre>
<pre style="margin:0; padding:0 ">10806: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10807:       addr_hit[51]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10808:         reg_rdata_next[1:0] = prio45_qs;</pre>
<pre style="margin:0; padding:0 ">10809:       end</pre>
<pre style="margin:0; padding:0 ">10810: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10811:       addr_hit[52]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10812:         reg_rdata_next[1:0] = prio46_qs;</pre>
<pre style="margin:0; padding:0 ">10813:       end</pre>
<pre style="margin:0; padding:0 ">10814: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10815:       addr_hit[53]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10816:         reg_rdata_next[1:0] = prio47_qs;</pre>
<pre style="margin:0; padding:0 ">10817:       end</pre>
<pre style="margin:0; padding:0 ">10818: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10819:       addr_hit[54]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10820:         reg_rdata_next[1:0] = prio48_qs;</pre>
<pre style="margin:0; padding:0 ">10821:       end</pre>
<pre style="margin:0; padding:0 ">10822: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10823:       addr_hit[55]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10824:         reg_rdata_next[1:0] = prio49_qs;</pre>
<pre style="margin:0; padding:0 ">10825:       end</pre>
<pre style="margin:0; padding:0 ">10826: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10827:       addr_hit[56]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10828:         reg_rdata_next[1:0] = prio50_qs;</pre>
<pre style="margin:0; padding:0 ">10829:       end</pre>
<pre style="margin:0; padding:0 ">10830: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10831:       addr_hit[57]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10832:         reg_rdata_next[1:0] = prio51_qs;</pre>
<pre style="margin:0; padding:0 ">10833:       end</pre>
<pre style="margin:0; padding:0 ">10834: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10835:       addr_hit[58]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10836:         reg_rdata_next[1:0] = prio52_qs;</pre>
<pre style="margin:0; padding:0 ">10837:       end</pre>
<pre style="margin:0; padding:0 ">10838: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10839:       addr_hit[59]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10840:         reg_rdata_next[1:0] = prio53_qs;</pre>
<pre style="margin:0; padding:0 ">10841:       end</pre>
<pre style="margin:0; padding:0 ">10842: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10843:       addr_hit[60]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10844:         reg_rdata_next[1:0] = prio54_qs;</pre>
<pre style="margin:0; padding:0 ">10845:       end</pre>
<pre style="margin:0; padding:0 ">10846: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10847:       addr_hit[61]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10848:         reg_rdata_next[1:0] = prio55_qs;</pre>
<pre style="margin:0; padding:0 ">10849:       end</pre>
<pre style="margin:0; padding:0 ">10850: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10851:       addr_hit[62]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10852:         reg_rdata_next[1:0] = prio56_qs;</pre>
<pre style="margin:0; padding:0 ">10853:       end</pre>
<pre style="margin:0; padding:0 ">10854: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10855:       addr_hit[63]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10856:         reg_rdata_next[1:0] = prio57_qs;</pre>
<pre style="margin:0; padding:0 ">10857:       end</pre>
<pre style="margin:0; padding:0 ">10858: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10859:       addr_hit[64]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10860:         reg_rdata_next[1:0] = prio58_qs;</pre>
<pre style="margin:0; padding:0 ">10861:       end</pre>
<pre style="margin:0; padding:0 ">10862: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10863:       addr_hit[65]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10864:         reg_rdata_next[1:0] = prio59_qs;</pre>
<pre style="margin:0; padding:0 ">10865:       end</pre>
<pre style="margin:0; padding:0 ">10866: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10867:       addr_hit[66]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10868:         reg_rdata_next[1:0] = prio60_qs;</pre>
<pre style="margin:0; padding:0 ">10869:       end</pre>
<pre style="margin:0; padding:0 ">10870: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10871:       addr_hit[67]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10872:         reg_rdata_next[1:0] = prio61_qs;</pre>
<pre style="margin:0; padding:0 ">10873:       end</pre>
<pre style="margin:0; padding:0 ">10874: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10875:       addr_hit[68]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10876:         reg_rdata_next[1:0] = prio62_qs;</pre>
<pre style="margin:0; padding:0 ">10877:       end</pre>
<pre style="margin:0; padding:0 ">10878: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10879:       addr_hit[69]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10880:         reg_rdata_next[1:0] = prio63_qs;</pre>
<pre style="margin:0; padding:0 ">10881:       end</pre>
<pre style="margin:0; padding:0 ">10882: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10883:       addr_hit[70]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10884:         reg_rdata_next[1:0] = prio64_qs;</pre>
<pre style="margin:0; padding:0 ">10885:       end</pre>
<pre style="margin:0; padding:0 ">10886: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10887:       addr_hit[71]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10888:         reg_rdata_next[1:0] = prio65_qs;</pre>
<pre style="margin:0; padding:0 ">10889:       end</pre>
<pre style="margin:0; padding:0 ">10890: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10891:       addr_hit[72]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10892:         reg_rdata_next[1:0] = prio66_qs;</pre>
<pre style="margin:0; padding:0 ">10893:       end</pre>
<pre style="margin:0; padding:0 ">10894: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10895:       addr_hit[73]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10896:         reg_rdata_next[1:0] = prio67_qs;</pre>
<pre style="margin:0; padding:0 ">10897:       end</pre>
<pre style="margin:0; padding:0 ">10898: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10899:       addr_hit[74]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10900:         reg_rdata_next[1:0] = prio68_qs;</pre>
<pre style="margin:0; padding:0 ">10901:       end</pre>
<pre style="margin:0; padding:0 ">10902: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10903:       addr_hit[75]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10904:         reg_rdata_next[1:0] = prio69_qs;</pre>
<pre style="margin:0; padding:0 ">10905:       end</pre>
<pre style="margin:0; padding:0 ">10906: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10907:       addr_hit[76]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10908:         reg_rdata_next[1:0] = prio70_qs;</pre>
<pre style="margin:0; padding:0 ">10909:       end</pre>
<pre style="margin:0; padding:0 ">10910: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10911:       addr_hit[77]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10912:         reg_rdata_next[1:0] = prio71_qs;</pre>
<pre style="margin:0; padding:0 ">10913:       end</pre>
<pre style="margin:0; padding:0 ">10914: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10915:       addr_hit[78]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10916:         reg_rdata_next[1:0] = prio72_qs;</pre>
<pre style="margin:0; padding:0 ">10917:       end</pre>
<pre style="margin:0; padding:0 ">10918: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10919:       addr_hit[79]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10920:         reg_rdata_next[1:0] = prio73_qs;</pre>
<pre style="margin:0; padding:0 ">10921:       end</pre>
<pre style="margin:0; padding:0 ">10922: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10923:       addr_hit[80]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10924:         reg_rdata_next[1:0] = prio74_qs;</pre>
<pre style="margin:0; padding:0 ">10925:       end</pre>
<pre style="margin:0; padding:0 ">10926: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10927:       addr_hit[81]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10928:         reg_rdata_next[1:0] = prio75_qs;</pre>
<pre style="margin:0; padding:0 ">10929:       end</pre>
<pre style="margin:0; padding:0 ">10930: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10931:       addr_hit[82]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10932:         reg_rdata_next[1:0] = prio76_qs;</pre>
<pre style="margin:0; padding:0 ">10933:       end</pre>
<pre style="margin:0; padding:0 ">10934: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10935:       addr_hit[83]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10936:         reg_rdata_next[1:0] = prio77_qs;</pre>
<pre style="margin:0; padding:0 ">10937:       end</pre>
<pre style="margin:0; padding:0 ">10938: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10939:       addr_hit[84]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10940:         reg_rdata_next[1:0] = prio78_qs;</pre>
<pre style="margin:0; padding:0 ">10941:       end</pre>
<pre style="margin:0; padding:0 ">10942: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10943:       addr_hit[85]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10944:         reg_rdata_next[1:0] = prio79_qs;</pre>
<pre style="margin:0; padding:0 ">10945:       end</pre>
<pre style="margin:0; padding:0 ">10946: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10947:       addr_hit[86]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10948:         reg_rdata_next[1:0] = prio80_qs;</pre>
<pre style="margin:0; padding:0 ">10949:       end</pre>
<pre style="margin:0; padding:0 ">10950: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10951:       addr_hit[87]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10952:         reg_rdata_next[0] = ie00_e0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10953:         reg_rdata_next[1] = ie00_e1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10954:         reg_rdata_next[2] = ie00_e2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10955:         reg_rdata_next[3] = ie00_e3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10956:         reg_rdata_next[4] = ie00_e4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10957:         reg_rdata_next[5] = ie00_e5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10958:         reg_rdata_next[6] = ie00_e6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10959:         reg_rdata_next[7] = ie00_e7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10960:         reg_rdata_next[8] = ie00_e8_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10961:         reg_rdata_next[9] = ie00_e9_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10962:         reg_rdata_next[10] = ie00_e10_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10963:         reg_rdata_next[11] = ie00_e11_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10964:         reg_rdata_next[12] = ie00_e12_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10965:         reg_rdata_next[13] = ie00_e13_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10966:         reg_rdata_next[14] = ie00_e14_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10967:         reg_rdata_next[15] = ie00_e15_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10968:         reg_rdata_next[16] = ie00_e16_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10969:         reg_rdata_next[17] = ie00_e17_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10970:         reg_rdata_next[18] = ie00_e18_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10971:         reg_rdata_next[19] = ie00_e19_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10972:         reg_rdata_next[20] = ie00_e20_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10973:         reg_rdata_next[21] = ie00_e21_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10974:         reg_rdata_next[22] = ie00_e22_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10975:         reg_rdata_next[23] = ie00_e23_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10976:         reg_rdata_next[24] = ie00_e24_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10977:         reg_rdata_next[25] = ie00_e25_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10978:         reg_rdata_next[26] = ie00_e26_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10979:         reg_rdata_next[27] = ie00_e27_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10980:         reg_rdata_next[28] = ie00_e28_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10981:         reg_rdata_next[29] = ie00_e29_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10982:         reg_rdata_next[30] = ie00_e30_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10983:         reg_rdata_next[31] = ie00_e31_qs;</pre>
<pre style="margin:0; padding:0 ">10984:       end</pre>
<pre style="margin:0; padding:0 ">10985: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10986:       addr_hit[88]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10987:         reg_rdata_next[0] = ie01_e32_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10988:         reg_rdata_next[1] = ie01_e33_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10989:         reg_rdata_next[2] = ie01_e34_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10990:         reg_rdata_next[3] = ie01_e35_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10991:         reg_rdata_next[4] = ie01_e36_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10992:         reg_rdata_next[5] = ie01_e37_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10993:         reg_rdata_next[6] = ie01_e38_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10994:         reg_rdata_next[7] = ie01_e39_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10995:         reg_rdata_next[8] = ie01_e40_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10996:         reg_rdata_next[9] = ie01_e41_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10997:         reg_rdata_next[10] = ie01_e42_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10998:         reg_rdata_next[11] = ie01_e43_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">10999:         reg_rdata_next[12] = ie01_e44_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11000:         reg_rdata_next[13] = ie01_e45_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11001:         reg_rdata_next[14] = ie01_e46_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11002:         reg_rdata_next[15] = ie01_e47_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11003:         reg_rdata_next[16] = ie01_e48_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11004:         reg_rdata_next[17] = ie01_e49_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11005:         reg_rdata_next[18] = ie01_e50_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11006:         reg_rdata_next[19] = ie01_e51_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11007:         reg_rdata_next[20] = ie01_e52_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11008:         reg_rdata_next[21] = ie01_e53_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11009:         reg_rdata_next[22] = ie01_e54_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11010:         reg_rdata_next[23] = ie01_e55_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11011:         reg_rdata_next[24] = ie01_e56_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11012:         reg_rdata_next[25] = ie01_e57_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11013:         reg_rdata_next[26] = ie01_e58_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11014:         reg_rdata_next[27] = ie01_e59_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11015:         reg_rdata_next[28] = ie01_e60_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11016:         reg_rdata_next[29] = ie01_e61_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11017:         reg_rdata_next[30] = ie01_e62_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11018:         reg_rdata_next[31] = ie01_e63_qs;</pre>
<pre style="margin:0; padding:0 ">11019:       end</pre>
<pre style="margin:0; padding:0 ">11020: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11021:       addr_hit[89]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11022:         reg_rdata_next[0] = ie02_e64_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11023:         reg_rdata_next[1] = ie02_e65_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11024:         reg_rdata_next[2] = ie02_e66_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11025:         reg_rdata_next[3] = ie02_e67_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11026:         reg_rdata_next[4] = ie02_e68_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11027:         reg_rdata_next[5] = ie02_e69_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11028:         reg_rdata_next[6] = ie02_e70_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11029:         reg_rdata_next[7] = ie02_e71_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11030:         reg_rdata_next[8] = ie02_e72_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11031:         reg_rdata_next[9] = ie02_e73_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11032:         reg_rdata_next[10] = ie02_e74_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11033:         reg_rdata_next[11] = ie02_e75_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11034:         reg_rdata_next[12] = ie02_e76_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11035:         reg_rdata_next[13] = ie02_e77_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11036:         reg_rdata_next[14] = ie02_e78_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11037:         reg_rdata_next[15] = ie02_e79_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11038:         reg_rdata_next[16] = ie02_e80_qs;</pre>
<pre style="margin:0; padding:0 ">11039:       end</pre>
<pre style="margin:0; padding:0 ">11040: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11041:       addr_hit[90]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11042:         reg_rdata_next[1:0] = threshold0_qs;</pre>
<pre style="margin:0; padding:0 ">11043:       end</pre>
<pre style="margin:0; padding:0 ">11044: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11045:       addr_hit[91]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11046:         reg_rdata_next[6:0] = cc0_qs;</pre>
<pre style="margin:0; padding:0 ">11047:       end</pre>
<pre style="margin:0; padding:0 ">11048: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11049:       addr_hit[92]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11050:         reg_rdata_next[0] = msip0_qs;</pre>
<pre style="margin:0; padding:0 ">11051:       end</pre>
<pre style="margin:0; padding:0 ">11052: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11053:       default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">11054:         reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">11055:       end</pre>
<pre style="margin:0; padding:0 ">11056:     endcase</pre>
<pre style="margin:0; padding:0 ">11057:   end</pre>
<pre style="margin:0; padding:0 ">11058: </pre>
<pre style="margin:0; padding:0 ">11059:   // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">11060:   `ASSERT_PULSE(wePulse, reg_we)</pre>
<pre style="margin:0; padding:0 ">11061:   `ASSERT_PULSE(rePulse, reg_re)</pre>
<pre style="margin:0; padding:0 ">11062: </pre>
<pre style="margin:0; padding:0 ">11063:   `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid)</pre>
<pre style="margin:0; padding:0 ">11064: </pre>
<pre style="margin:0; padding:0 ">11065:   `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))</pre>
<pre style="margin:0; padding:0 ">11066: </pre>
<pre style="margin:0; padding:0 ">11067:   // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">11068:   // property by mistake</pre>
<pre style="margin:0; padding:0 ">11069:   `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0)</pre>
<pre style="margin:0; padding:0 ">11070: </pre>
<pre style="margin:0; padding:0 ">11071: endmodule</pre>
<pre style="margin:0; padding:0 ">11072: </pre>
</body>
</html>
