Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 10 18:11:18 2024
| Host         : FocusedXYArchlinuxLaptop running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file TOP_wrapper_control_sets_placed.rpt
| Design       : TOP_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   215 |
|    Minimum number of control sets                        |   215 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   707 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   215 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |    33 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    30 |
| >= 10 to < 12      |    28 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     2 |
| >= 16              |    79 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             363 |          101 |
| No           | No                    | Yes                    |             208 |           65 |
| No           | Yes                   | No                     |             313 |          113 |
| Yes          | No                    | No                     |            2497 |         1004 |
| Yes          | No                    | Yes                    |             180 |           42 |
| Yes          | Yes                   | No                     |             324 |          124 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal         |                                                                                                                              Enable Signal                                                                                                                             |                                                                                                                Set/Reset Signal                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_1[0]                                                                                                        |                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                     |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                      |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                    | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                     |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                    | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                       |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                   | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                      |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                   | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.rst_d2                                                                      |                1 |              2 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                1 |              3 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                1 |              3 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                        |                1 |              3 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                         |                1 |              3 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                2 |              4 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | TOP_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                       |                2 |              4 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                2 |              4 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                     |                2 |              4 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                        |                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                     |                2 |              4 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                 |                3 |              4 |         1.33 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | TOP_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                     |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                           | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                2 |              4 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                        | TOP_i/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                   |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                       |                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                               |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/sys_rst/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/E[0]                                                                                                                                                                                    | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                                                 |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/addr_en_c                                                                                                                                                                                | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                                                 |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          |                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |         2.50 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/gaxif_ms_addr_gen.addr_cnt_enb1                                                                                                                                                          | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_awburst_1_sn_1                                                                                                                                             |                2 |              5 |         2.50 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                2 |              5 |         2.50 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        | TOP_i/sys_rst/U0/EXT_LPF/lpf_int                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                1 |              5 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.gaxifull_mem_slave.addr_cnt_enb_r1                                                                                                                                         | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/gaxi_full_sm.outstanding_read_r_reg_0                                                                                                                           |                2 |              6 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/sys_rst/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | TOP_i/sys_rst/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          | TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                  |                1 |              7 |         7.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | TOP_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                4 |              7 |         1.75 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                           |                3 |              8 |         2.67 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_LSU_io_out_valid                                                                                                                                                                                                                  | TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/LSU_io_in_bits_r_control_memOp_reg[2]                                                                                                                                                                      |                4 |              8 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |         2.67 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                             |                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                   |                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                          |                3 |              8 |         2.67 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                |                1 |              8 |         8.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                3 |              8 |         2.67 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/E[0]                                                                                                                                                                                     | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                                                 |                3 |              8 |         2.67 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/p_0_in1_out                                                                                                                                                                              |                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_1                                                                                                                           |                3 |              8 |         2.67 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/FSM_sequential_gaxi_full_sm.present_state_reg[0]_0[0]                                                                                                                                   | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                                                 |                3 |              8 |         2.67 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_0                                                                                                                                                                         | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                                                 |                4 |              8 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |         4.50 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                 | TOP_i/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |         4.50 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                3 |              9 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_uartlite/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                4 |             10 |         2.50 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                        |                2 |             10 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                        |                2 |             10 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |         3.33 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                5 |             10 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                |                5 |             10 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                            | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                        |                2 |             10 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                       |                3 |             10 |         3.33 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                       |                2 |             10 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                        |                2 |             10 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                            | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                        |                2 |             10 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                       |                2 |             10 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                           | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                       |                3 |             10 |         3.33 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                           | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                       |                2 |             10 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                      |                4 |             10 |         2.50 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |         3.33 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                       |                4 |             10 |         2.50 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_0[0]                                                                                                        |                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                3 |             10 |         3.33 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                        |                2 |             10 |         5.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                    |                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                3 |             12 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                4 |             12 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |         6.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                    | TOP_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                3 |             12 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |         6.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                |                4 |             15 |         3.75 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                |                4 |             15 |         3.75 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                |                6 |             18 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                                    |                                                                                                                                                                                                                                                |                4 |             18 |         4.50 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_rd_sm/axi_read_fsm/s_axi_arvalid_1[0]                                                                                                                                                                      | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                                                 |               14 |             19 |         1.36 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_wr_fsm/axi_wr_fsm/s_axi_wvalid_0[0]                                                                                                                                                                        | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                                                 |               11 |             19 |         1.73 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        | TOP_i/bram/inst/bram/U0/inst_blk_mem_gen/gnbram.gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/s_aresetn_0                                                                                                                 |               10 |             21 |         2.10 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                8 |             24 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                            |                8 |             26 |         3.25 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/readState_reg_0[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |                7 |             26 |         3.71 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/readState_reg_1[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |               10 |             26 |         2.60 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |                9 |             27 |         3.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                                          | TOP_i/axi_uartlite/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                            |                5 |             28 |         5.60 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_LSU_io_out_valid                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                |               12 |             29 |         2.42 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_in_valid_T                                                                                                                                                                                                                 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/IDU_io_in_bits_r_instruction_reg[3]                                                                                                                                                                        |               16 |             31 |         1.94 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_11[31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/csr_csrs_3_2[31]_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |               26 |             32 |         1.23 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_12[31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_13[31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_14[31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_15[31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_1[31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_2[31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_3[31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_4[31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                |               12 |             32 |         2.67 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_9[31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                |               23 |             32 |         1.39 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_5[31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_6[31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                |               26 |             32 |         1.23 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_7[31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_8[31]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                |               22 |             32 |         1.45 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/RegFile/reg_10[31]_i_1_n_0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |               21 |             32 |         1.52 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/readState_reg_2[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/ICache/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                |               13 |             32 |         2.46 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/EXU/csr_csrs_2_2                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rready[0]_2[0]                                                                                                        |                                                                                                                                                                                                                                                |                8 |             33 |         4.12 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                |               14 |             33 |         2.36 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                |                8 |             33 |         4.12 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                             |                                                                                                                                                                                                                                                |                6 |             33 |         5.50 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                |                7 |             33 |         4.71 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                |                6 |             33 |         5.50 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                |               10 |             35 |         3.50 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                |                9 |             35 |         3.89 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                |                9 |             35 |         3.89 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                |               10 |             35 |         3.50 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                |                9 |             36 |         4.00 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                |               11 |             36 |         3.27 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            |                                                                                                                                                                                                                                                |                9 |             37 |         4.11 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                            |                                                                                                                                                                                                                                                |                7 |             37 |         5.29 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                            |                                                                                                                                                                                                                                                |                6 |             37 |         6.17 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                            |                                                                                                                                                                                                                                                |                7 |             37 |         5.29 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                             |                                                                                                                                                                                                                                                |                7 |             39 |         5.57 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                |                8 |             39 |         4.88 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_1[0]                                                                                                          |                                                                                                                                                                                                                                                |               10 |             39 |         3.90 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                |               10 |             39 |         3.90 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                |                9 |             39 |         4.33 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                  |               18 |             39 |         2.17 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                             |                                                                                                                                                                                                                                                |                8 |             39 |         4.88 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     |                                                                                                                                                                                                                                                |                6 |             48 |         8.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                |                7 |             50 |         7.14 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                |                7 |             52 |         7.43 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                    |                                                                                                                                                                                                                                                |                7 |             52 |         7.43 |
|  TOP_i/clk_wiz/inst/clk_out2 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                |                7 |             56 |         8.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                |                7 |             56 |         8.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                |                7 |             56 |         8.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                     |                                                                                                                                                                                                                                                |                7 |             56 |         8.00 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/ICache/cacheBlocksData_1_0_1[31]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |               26 |             64 |         2.46 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/ICache/cacheBlocksData_1_0_2[31]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |               28 |             64 |         2.29 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/ICache/cacheBlocksData_1_0_3                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |               31 |             64 |         2.06 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                |               34 |             64 |         1.88 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/ICache/cacheBlocksData_1_0_4                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |               29 |             64 |         2.21 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/ICache/cacheBlocksData_1_0_0[31]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |               26 |             64 |         2.46 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/ICache/cacheBlocksData_1_0_7[31]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |               33 |             64 |         1.94 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/ICache/cacheBlocksData_1_0_6                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |               30 |             64 |         2.13 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/ICache/cacheBlocksData_1_0_5                                                                                                                                                                                                             |                                                                                                                                                                                                                                                |               28 |             64 |         2.29 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/EXU_io_in_valid_REG_reg[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                |               38 |             74 |         1.95 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        | TOP_i/sys_rst/U0/mb_reset                                                                                                                                                                                                                      |               35 |            112 |         3.20 |
|  TOP_i/clk_wiz/inst/clk_out1 | TOP_i/rvcpu/inst/FPGA_RVCPU_I/CLINT/_EXU_io_in_valid_T                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                |               46 |            126 |         2.74 |
|  TOP_i/clk_wiz/inst/clk_out2 |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                |               36 |            153 |         4.25 |
|  TOP_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                |               66 |            211 |         3.20 |
+------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


