                         Chronologic VCS (TM)
       Version W-2024.09-SP1_Full64 -- Sat Dec  6 22:55:42 2025

                    Copyright (c) 1991 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'cpu/cpu.v'
Parsing included file 'alu/alu.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'fpu/fpu.v'.
Parsing included file 'fpu/Addition-Subtraction.v'.
Parsing included file 'fpu/Priority Encoder.v'.
Back to file 'fpu/Addition-Subtraction.v'.
Back to file 'fpu/fpu.v'.
Parsing included file 'fpu/Multiplication.v'.
Back to file 'fpu/fpu.v'.
Parsing included file 'fpu/Division.v'.
Parsing included file 'fpu/Iteration.v'.
Back to file 'fpu/Division.v'.
Back to file 'fpu/fpu.v'.
Parsing included file 'fpu/Comparison.v'.
Back to file 'fpu/fpu.v'.
Parsing included file 'fpu/Converter.v'.
Back to file 'fpu/fpu.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'reg_file/reg_file.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'f_reg_file/f_reg_file.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'immediate_generation_unit/immediate_generation_unit.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'control_unit/control_unit.v'.
Parsing included file 'support_modules/mux_2to1_3bit.v'.
Back to file 'control_unit/control_unit.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'branch_control_unit/branch_control_unit.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'forwarding_units/ex_forward_unit.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'forwarding_units/mem_forward_unit.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'hazard_detection_unit/hazard_detection_unit.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'pipeline_flush_unit/pipeline_flush_unit.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'pipeline_registers/pr_if_id.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'pipeline_registers/pr_id_ex.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'pipeline_registers/pr_ex_mem.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'pipeline_registers/pr_mem_wb.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'support_modules/plus_4_adder.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'support_modules/mux_4to1_32bit.v'.
Back to file 'cpu/cpu.v'.
Parsing included file 'support_modules/mux_2to1_32bit.v'.
Back to file 'cpu/cpu.v'.
Top Level Modules:
       cpu
TimeScale is 1 ns / 100 ps
Starting vcs inline pass...
5 modules and 0 UDP read.
recompiling module cpu
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/storage/synopsys/vcs/W-2024.09-SP1/linux64/lib -L/storage/synopsys/vcs/W-2024.09-SP1/linux64/lib  -Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _213117_archive_1.so _prev_archive_1.so   SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o            -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /storage/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   /storage/synopsys/vcs/W-2024.09-SP1/linux64/lib/vcs_save_restore_new.o /storage/synopsys/verdi/W-2024.09-SP1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .446 seconds to compile + .235 seconds to elab + .193 seconds to link
Verdi KDB elaboration done and the database successfully generated
