
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106175                       # Number of seconds simulated
sim_ticks                                106174652241                       # Number of ticks simulated
final_tick                               633950028786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158328                       # Simulator instruction rate (inst/s)
host_op_rate                                   199638                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1913090                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375676                       # Number of bytes of host memory used
host_seconds                                 55499.05                       # Real time elapsed on the host
sim_insts                                  8787055512                       # Number of instructions simulated
sim_ops                                   11079697535                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1076992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2925312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       806016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1744768                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      3526784                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      3536896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      1754752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1830528                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17241216                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5263872                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5263872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8414                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22854                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6297                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13631                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        27553                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        27632                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        13709                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        14301                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                134697                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           41124                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                41124                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27551887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7591416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16432999                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        49428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     33216817                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     33312056                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        43400                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     16527033                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        40989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17240725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               162385425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50634                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        49428                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        43400                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        40989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             368902                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49577483                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49577483                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49577483                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27551887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7591416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16432999                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        49428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     33216817                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     33312056                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        43400                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     16527033                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        40989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17240725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              211962908                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20643724                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16890552                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025798                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8655781                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136994                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92361                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199171003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115387737                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20643724                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10273223                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24100508                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5503923                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5381916                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12185429                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2027005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232105314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610622                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208004806     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1125485      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1786201      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2422129      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2489119      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2104061      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1172543      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1755460      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11245510      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232105314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081078                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.453184                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197127952                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7442348                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24056276                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27219                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3451514                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398154                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141619145                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3451514                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197664854                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1460774                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4734317                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23553045                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1240805                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141568703                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          184                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        182516                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       533581                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197564196                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658555663                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658555663                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26018664                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35504                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18641                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3687941                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13266570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84783                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1759944                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141407033                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134419236                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18422                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15429325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36772676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1616                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232105314                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579130                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269986                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175155163     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23472359     10.11%     85.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11878474      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8914430      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7004470      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2834105      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1790241      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931788      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       124284      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232105314                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25195     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81812     36.63%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116367     52.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113057358     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001714      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12182639      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160663      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134419236                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527930                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223374                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501185581                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156872515                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132392191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134642610                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271623                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2122289                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94230                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3451514                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1161731                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121527                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141442799                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        22399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13266570                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183833                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18642                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        102393                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          536                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315390                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132552191                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11462506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1867044                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18622886                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18844182                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160380                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.520598                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132392406                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132392191                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75995707                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204764124                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519969                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18393862                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2051304                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228653800                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538145                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385919                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178133964     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25057154     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9451940      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4503870      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3823899      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2180998      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888947      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       862189      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2750839      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228653800                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2750839                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367345081                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286337200                       # The number of ROB writes
system.switch_cpus0.timesIdled                3022172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22510160                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.546155                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.546155                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392749                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392749                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596597807                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184430624                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131275090                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus1.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19652069                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16073386                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1920618                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8112332                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7749971                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2019595                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84973                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    190695498                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             111543423                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19652069                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9769566                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23371926                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5589316                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5249885                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11727888                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1934039                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    222944164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.611282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.960611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       199572238     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1269510      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2001677      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3187848      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1317887      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1468178      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1577188      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1027336      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11522302      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    222944164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077183                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.438086                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       188936153                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7023583                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23299143                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        58910                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3626371                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3221052                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          463                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     136196280                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2976                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3626371                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       189225751                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1799622                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4389047                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23072242                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       831127                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     136113270                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        21496                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        232535                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       312363                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        40785                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    188973595                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    633198981                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    633198981                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    161248613                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27724968                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34499                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18906                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2497371                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12961510                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6968821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       210629                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1589474                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         135925375                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        128619357                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       159701                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17225164                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38519421                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3147                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    222944164                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.576913                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269239                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    168701458     75.67%     75.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21780540      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11897178      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8122001      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7587518      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2177718      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1702282      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       577648      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       397821      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    222944164                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          29857     12.56%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         91536     38.51%     51.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       116326     48.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    107750847     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2034700      1.58%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15590      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11883924      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6934296      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     128619357                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.505151                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             237719                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001848                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    480580297                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    153186516                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    126557299                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     128857076                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       383727                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2318756                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          320                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1406                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       203208                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8009                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3626371                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1154193                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       114385                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    135960105                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        56547                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12961510                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6968821                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18891                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         83799                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1406                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1122402                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1095969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2218371                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    126792256                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11176347                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1827100                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18108928                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17842670                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6932581                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.497975                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             126558150                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            126557299                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         73993059                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        193325907                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.497053                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382737                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94716981                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116099146                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19861211                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31449                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1961087                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    219317793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529365                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382461                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    172185771     78.51%     78.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22826916     10.41%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8884835      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4787911      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3583500      1.63%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2002862      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1236013      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1105441      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2704544      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    219317793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94716981                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116099146                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17408367                       # Number of memory references committed
system.switch_cpus1.commit.loads             10642754                       # Number of loads committed
system.switch_cpus1.commit.membars              15690                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16665545                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        104614038                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2358534                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2704544                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           352572969                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          275547302                       # The number of ROB writes
system.switch_cpus1.timesIdled                3081591                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               31671310                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94716981                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116099146                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94716981                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.688171                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.688171                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.372000                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.372000                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       571759973                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      175431708                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      127036977                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31420                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus2.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22824238                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19002129                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2075690                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8961816                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8360765                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2457384                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97007                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    198715936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125224900                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22824238                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10818149                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26104558                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5764738                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       9705537                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12337207                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1983657                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    238196316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.645957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.017535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       212091758     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1602366      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2019984      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3218962      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1343239      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1734207      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2019745      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          925512      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13240543      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    238196316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089642                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491820                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       197549087                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     10984611                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25980673                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        12097                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3669841                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3474753                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          444                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     153037361                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3669841                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       197749603                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         637009                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      9791858                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25792503                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       555496                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     152090128                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         80562                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       387232                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    212458052                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    707281567                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    707281567                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177940494                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34517550                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37627                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19979                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1958295                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14220198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7446589                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83649                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1681205                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         148512894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37755                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142541368                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       142386                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17903861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36348760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2163                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    238196316                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.598420                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.320290                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    177788135     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27562623     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11266063      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6302553      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8552114      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2630076      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2592074      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1393744      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       108934      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    238196316                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         983031     79.16%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        131669     10.60%     89.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       127136     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120089595     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1949366      1.37%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17647      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13061559      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7423201      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142541368                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.559830                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1241836                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008712                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    524663274                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    166455187                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138841018                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143783204                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       105524                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2654799                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        97324                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3669841                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         485472                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        61300                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    148550653                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       115426                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14220198                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7446589                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19980                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         53603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           63                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1232109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1159594                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2391703                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140062811                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12848028                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2478557                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20270787                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19813201                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7422759                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.550095                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138841297                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138841018                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83177096                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        223407351                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545297                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372311                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103522284                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127563958                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20987272                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35592                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2093522                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    234526475                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543921                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.363948                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    180536531     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     27359737     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9933759      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4951048      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4528111      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1904414      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1879004      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       895947      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2537924      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    234526475                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103522284                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127563958                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18914657                       # Number of memory references committed
system.switch_cpus2.commit.loads             11565395                       # Number of loads committed
system.switch_cpus2.commit.membars              17756                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18490371                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114848921                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2634227                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2537924                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           380539066                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          300772325                       # The number of ROB writes
system.switch_cpus2.timesIdled                3011115                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16419158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103522284                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127563958                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103522284                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.459523                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.459523                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406583                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406583                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       630241282                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194018690                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      141570206                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35562                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus3.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20045012                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16434485                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1962166                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8249267                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7826749                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2057699                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88494                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    191354700                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             113990961                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20045012                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9884448                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25066865                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5578744                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10296484                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11789137                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1948678                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230302821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605150                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       205235956     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2719708      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3140119      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1726974      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1984486      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1093853      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          743873      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1946427      0.85%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11711425      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230302821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078727                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447698                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       189794462                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     11885791                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24859389                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       196731                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3566447                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3257336                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18325                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     139144654                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        91314                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3566447                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190097495                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4204432                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6833728                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24763778                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       836932                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     139061730                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          244                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        214951                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       387773                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           59                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    193260149                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    647504651                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    647504651                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164999742                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28260407                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36312                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20200                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2241810                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13271945                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7237043                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       189817                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1611939                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         138852122                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36391                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131208889                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       185550                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17369349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     40193753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         3985                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230302821                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569723                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260496                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    175023027     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22227534      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11945076      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8279657      3.60%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7227561      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3696549      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       896480      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       575133      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       431804      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230302821                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          34309     12.15%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        120832     42.80%     54.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       127149     45.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109820331     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2053876      1.57%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16069      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12134211      9.25%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7184402      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131208889                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515322                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282290                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002151                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    493188439                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    156259096                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    129029132                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     131491179                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       329748                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2338566                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          824                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1238                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       162717                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8037                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1428                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3566447                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3720436                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       144607                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    138888633                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        60703                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13271945                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7237043                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20204                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        102063                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1238                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1137379                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1101722                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2239101                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129274533                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11394700                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1934356                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18577611                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18087160                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7182911                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507725                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             129031023                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            129029132                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76687729                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        200851677                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506761                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381813                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96893283                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118876349                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20013435                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32406                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1973454                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226736374                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524293                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342536                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    178173156     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22520433      9.93%     88.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9437011      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5676063      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3920449      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2537803      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1314790      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1059198      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2097471      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226736374                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96893283                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118876349                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18007705                       # Number of memory references committed
system.switch_cpus3.commit.loads             10933379                       # Number of loads committed
system.switch_cpus3.commit.membars              16168                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17013166                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107171919                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2418573                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2097471                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           363528037                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          281346090                       # The number of ROB writes
system.switch_cpus3.timesIdled                2931827                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               24312653                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96893283                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118876349                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96893283                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.627793                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.627793                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380548                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380548                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       583147174                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      179072680                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      129870446                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32376                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus4.numCycles               254614709                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18890042                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17045364                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       989748                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7115915                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         6754897                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1043972                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        43864                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    200315664                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             118793164                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18890042                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      7798869                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             23491334                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3111401                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      13374363                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11495105                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       994503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    239278239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.582423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.900078                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       215786905     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          838280      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1713103      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          723330      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         3904230      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3476994      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          674479      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1409355      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10751563      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    239278239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074191                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.466560                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       198954656                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     14747776                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23404851                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        74581                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2096370                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1658011                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          509                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     139295391                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2801                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2096370                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       199174365                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       12979331                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1055323                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23278527                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       694316                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     139221561                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          237                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        315838                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       244213                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         5354                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    163448220                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    655729306                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    655729306                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    145024288                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        18423785                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16166                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8163                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1693336                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     32853571                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     16619195                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       151890                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       803419                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         138952423                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16216                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        133605923                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        73983                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     10693230                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     25634646                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    239278239                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558371                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.353634                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    191621814     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     14372893      6.01%     86.09% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11729754      4.90%     90.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5079756      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6392892      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      6144634      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      3488191      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       276070      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       172235      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    239278239                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         337778     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       2609107     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        75868      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     83810832     62.73%     62.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1167176      0.87%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         8001      0.01%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     32038845     23.98%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     16581069     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     133605923                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.524738                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3022753                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022624                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    509586821                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    149665345                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    132467098                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     136628676                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       239948                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1264036                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          502                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         3483                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       102003                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        11802                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2096370                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       12538078                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       202175                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    138968736                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1339                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     32853571                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     16619195                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8164                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        133860                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           88                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         3483                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       576847                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       584608                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1161455                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    132671420                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     31931246                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       934503                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   97                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            48510700                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17385033                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          16579454                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521067                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             132470680                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            132467098                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         71550760                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        141073349                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520265                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507188                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    107644167                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    126499271                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     12484170                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        16129                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1011497                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    237181869                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533343                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355520                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    191250360     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     16807674      7.09%     87.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      7867609      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      7764160      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2125877      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      8975881      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       674628      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       492222      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1223458      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    237181869                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    107644167                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     126499271                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              48106705                       # Number of memory references committed
system.switch_cpus4.commit.loads             31589522                       # Number of loads committed
system.switch_cpus4.commit.membars               8052                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16705067                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        112488078                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1225288                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1223458                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           374941527                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          280063544                       # The number of ROB writes
system.switch_cpus4.timesIdled                4356180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               15336470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          107644167                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            126499271                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    107644167                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.365337                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.365337                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.422773                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.422773                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       655897418                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      153830777                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      165880827                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         16104                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18925521                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17077453                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       991192                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7073591                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         6767771                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1045743                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        43819                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    200650113                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             119001183                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18925521                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      7813514                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23534369                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3116828                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      13117548                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.MiscStallCycles           53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus5.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus5.fetch.CacheLines         11513818                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       995852                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    239402971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.583133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.901091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       215868602     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          840278      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1717562      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          724644      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         3912806      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3483367      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          674539      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1410293      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10770880      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    239402971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074330                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.467376                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       199290436                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     14489698                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23447343                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        75133                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2100356                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1661213                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          506                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     139537649                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2807                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2100356                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       199510525                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       12725523                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1048309                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23320949                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       697302                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     139463402                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          136                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        317076                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       244871                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         6181                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    163724800                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    656859644                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    656859644                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    145280293                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        18444507                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16185                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8168                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1696712                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     32909849                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     16647986                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       151836                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       810046                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         139193047                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16236                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        133832209                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        73602                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     10712162                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     25694890                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           79                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    239402971                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.559025                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.354345                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    191669306     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     14393176      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11751996      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5085577      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6402904      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      6155511      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      3495022      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       276825      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       172654      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    239402971                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         338583     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       2614734     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        75956      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     83950864     62.73%     62.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1168932      0.87%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         8015      0.01%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     32094763     23.98%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     16609635     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     133832209                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.525625                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3029273                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022635                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    510170264                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    149924912                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    132692419                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     136861482                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       239637                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1264909                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          524                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         3477                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       101828                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        11819                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2100356                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       12282751                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       202012                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    139209368                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1261                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     32909849                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     16647986                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8170                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        133995                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           87                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         3477                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       577310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       585446                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1162756                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    132897144                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     31987484                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       935065                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   85                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            48595495                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17415192                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          16608011                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521952                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             132696117                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            132692419                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         71668186                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        141291209                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.521148                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507237                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    107833802                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    126722207                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     12502670                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        16157                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1012957                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    237302615                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.534011                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356240                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    191292372     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     16834086      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      7881337      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      7779738      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2126743      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      8993871      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       676190      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       493458      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1224820      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    237302615                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    107833802                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     126722207                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              48191098                       # Number of memory references committed
system.switch_cpus5.commit.loads             31644940                       # Number of loads committed
system.switch_cpus5.commit.membars               8066                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16734531                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        112686337                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1227464                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1224820                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           375302347                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          280550293                       # The number of ROB writes
system.switch_cpus5.timesIdled                4364303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               15212503                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          107833802                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            126722207                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    107833802                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.361184                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.361184                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.423516                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.423516                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       657018233                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      154084207                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      166171189                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         16132                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus6.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20040246                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16432318                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1961362                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8282136                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7826692                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2056920                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        87927                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    191249397                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             113931432                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20040246                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9883612                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             25057397                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5575968                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      10329368                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         11781984                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1947445                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    230219275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.951585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       205161878     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         2717782      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         3140865      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         1726965      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1984736      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1093979      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          743821      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1942301      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11706948      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    230219275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078708                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.447465                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       189691582                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11916457                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24849641                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles       196812                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3564782                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3254833                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred        18331                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     139080724                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts        90841                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3564782                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       189995573                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4233814                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      6833849                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24753476                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       837772                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     138995006                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          209                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        215660                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       388024                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    193164380                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    647178247                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    647178247                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    164929740                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        28234635                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        36343                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        20247                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2244879                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13268340                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7233534                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       190586                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1610049                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         138782805                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        36419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        131146825                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       185778                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17359002                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     40152925                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         4025                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    230219275                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.569660                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.260464                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    174964385     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22219708      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11942046      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8268991      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7226172      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      3695322      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       895534      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       575386      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       431731      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    230219275                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34492     12.23%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        120517     42.72%     54.95% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       127075     45.05%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    109768900     83.70%     83.70% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2050613      1.56%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16062      0.01%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12131206      9.25%     94.53% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7180044      5.47%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     131146825                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.515078                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             282084                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002151                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    492980787                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    156179454                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    128965862                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     131428909                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       330312                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2339624                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          859                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1231                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       162243                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8032                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked         1128                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3564782                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3745089                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       144845                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    138819343                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        59201                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13268340                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7233534                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        20242                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        101898                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1231                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1136221                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1101572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2237793                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    129212512                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11391126                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1934313                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18569417                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18078365                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7178291                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.507481                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             128967825                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            128965862                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         76646582                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        200762585                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.506512                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381777                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     96852130                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    118825846                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19994670                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32394                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1972635                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    226654493                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.524260                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.342475                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    178112604     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     22507831      9.93%     88.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9435341      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5672901      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3920492      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2536351      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1314222      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1058433      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2096318      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    226654493                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     96852130                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     118825846                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18000007                       # Number of memory references committed
system.switch_cpus6.commit.loads             10928716                       # Number of loads committed
system.switch_cpus6.commit.membars              16162                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17005921                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        107126393                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2417542                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2096318                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           363378041                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          281205893                       # The number of ROB writes
system.switch_cpus6.timesIdled                2929618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               24396199                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           96852130                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            118825846                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     96852130                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.628909                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.628909                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.380386                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.380386                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       582870015                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      178988636                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      129802603                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32364                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus7.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18748066                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16734331                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1495317                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups     12553784                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits        12219851                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1129629                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        45378                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    197991603                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             106448592                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18748066                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     13349480                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23738957                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        4891447                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4625895                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         11980336                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1467875                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    229744164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.519376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.759720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       206005207     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3612842      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1831875      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3574417      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1153821      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         3308942      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          524129      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          844536      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         8888395      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    229744164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.073633                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.418076                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       196051910                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6611236                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23691744                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        19183                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3370090                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1776921                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        17619                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     119133908                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        33292                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3370090                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       196273384                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4117564                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1804499                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23479129                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       699491                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     118966642                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          149                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         92858                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       536012                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    155987184                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    539255110                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    539255110                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    126615146                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        29372008                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        16029                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         8109                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1603116                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     21404782                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      3496566                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        22711                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       794791                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         118351362                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        16088                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        110854151                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        71935                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     21249972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     43567701                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    229744164                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.482511                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.095607                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    181147774     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     15300465      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     16267845      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9426939      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      4869171      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      1221049      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1449179      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        33760      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        27982      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    229744164                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         186222     57.36%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.36% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         75582     23.28%     80.64% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        62843     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     86966177     78.45%     78.45% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       872641      0.79%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         7922      0.01%     79.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     19540309     17.63%     96.87% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      3467102      3.13%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     110854151                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.435379                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             324647                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002929                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    451849048                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    139617713                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    108047353                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     111178798                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        89465                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      4341613                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        79462                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3370090                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3302957                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        85421                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    118367527                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        15254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     21404782                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      3496566                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         8106                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         39329                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents         1772                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          296                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1009837                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       575171                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1585008                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    109445490                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     19259598                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1408661                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   77                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            22726516                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16635174                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           3466918                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.429846                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             108071150                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            108047353                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         65381019                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        142601691                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.424355                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.458487                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     86091603                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     96967188                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21404626                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        15979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1485894                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    226374074                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.428349                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.298048                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    190250832     84.04%     84.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     14206963      6.28%     90.32% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9114180      4.03%     94.34% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      2869814      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4757152      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       928850      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       590391      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       539917      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3115975      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    226374074                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     86091603                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      96967188                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              20480264                       # Number of memory references committed
system.switch_cpus7.commit.loads             17063160                       # Number of loads committed
system.switch_cpus7.commit.membars               7972                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          14873818                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         84753416                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1216323                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3115975                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           341629588                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          240116397                       # The number of ROB writes
system.switch_cpus7.timesIdled                4407818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               24871310                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           86091603                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             96967188                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     86091603                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.957495                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.957495                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.338124                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.338124                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       508648992                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      140838565                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      126445170                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         15964                       # number of misc regfile writes
system.l20.replacements                          8455                       # number of replacements
system.l20.tagsinuse                      4095.359059                       # Cycle average of tags in use
system.l20.total_refs                          304346                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12551                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.248745                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.588096                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.826917                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2482.727036                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1522.217009                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002887                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.606135                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.371635                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        32300                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32302                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10010                       # number of Writeback hits
system.l20.Writeback_hits::total                10010                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          155                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  155                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        32455                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32457                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        32455                       # number of overall hits
system.l20.overall_hits::total                  32457                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8415                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8454                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8415                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8454                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8415                       # number of overall misses
system.l20.overall_misses::total                 8454                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35430372                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3822356859                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3857787231                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35430372                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3822356859                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3857787231                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35430372                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3822356859                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3857787231                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        40715                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              40756                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10010                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10010                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          155                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              155                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        40870                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               40911                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        40870                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              40911                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.206681                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.207430                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.205897                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.206644                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.205897                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.206644                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 454231.355793                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 456326.854862                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 454231.355793                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 456326.854862                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 454231.355793                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 456326.854862                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4448                       # number of writebacks
system.l20.writebacks::total                     4448                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8414                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8453                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8414                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8453                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8414                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8453                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     32628393                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3217370665                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3249999058                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     32628393                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3217370665                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3249999058                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     32628393                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3217370665                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3249999058                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.206656                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.207405                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.206619                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.206619                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 836625.461538                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 382383.012242                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 384478.771797                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 836625.461538                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 382383.012242                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 384478.771797                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 836625.461538                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 382383.012242                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 384478.771797                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         22898                       # number of replacements
system.l21.tagsinuse                      4095.577724                       # Cycle average of tags in use
system.l21.total_refs                          378700                       # Total number of references to valid blocks.
system.l21.sampled_refs                         26994                       # Sample count of references to valid blocks.
system.l21.avg_refs                         14.029043                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.283402                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    11.715535                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2616.447093                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1430.131694                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009102                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002860                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.638781                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.349153                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999897                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        46095                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  46096                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13883                       # number of Writeback hits
system.l21.Writeback_hits::total                13883                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          128                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  128                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        46223                       # number of demand (read+write) hits
system.l21.demand_hits::total                   46224                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        46223                       # number of overall hits
system.l21.overall_hits::total                  46224                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        22853                       # number of ReadReq misses
system.l21.ReadReq_misses::total                22895                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        22854                       # number of demand (read+write) misses
system.l21.demand_misses::total                 22896                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        22854                       # number of overall misses
system.l21.overall_misses::total                22896                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     36367154                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  12191568344                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    12227935498                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       792152                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       792152                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     36367154                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  12192360496                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     12228727650                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     36367154                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  12192360496                       # number of overall miss cycles
system.l21.overall_miss_latency::total    12228727650                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        68948                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              68991                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13883                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13883                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          129                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              129                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        69077                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               69120                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        69077                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              69120                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.331453                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.331855                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.007752                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.007752                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.330848                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.331250                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.976744                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.330848                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.331250                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 865884.619048                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 533477.807903                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 534087.595458                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       792152                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       792152                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 865884.619048                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 533489.126455                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 534098.866614                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 865884.619048                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 533489.126455                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 534098.866614                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4155                       # number of writebacks
system.l21.writebacks::total                     4155                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        22853                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           22895                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        22854                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            22896                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        22854                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           22896                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     33337762                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  10548792226                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  10582129988                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       719602                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       719602                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     33337762                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  10549511828                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  10582849590                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     33337762                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  10549511828                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  10582849590                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.331453                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.331855                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.007752                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.330848                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.331250                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.976744                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.330848                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.331250                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 793756.238095                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 461593.323677                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 462202.663813                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       719602                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       719602                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 793756.238095                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 461604.613109                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 462213.905922                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 793756.238095                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 461604.613109                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 462213.905922                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6334                       # number of replacements
system.l22.tagsinuse                      4095.189619                       # Cycle average of tags in use
system.l22.total_refs                          289461                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10430                       # Sample count of references to valid blocks.
system.l22.avg_refs                         27.752733                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          121.105261                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.088774                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2247.600669                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1708.394915                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029567                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004416                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.548731                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.417089                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999802                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        29991                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29993                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9545                       # number of Writeback hits
system.l22.Writeback_hits::total                 9545                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          207                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  207                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        30198                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30200                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        30198                       # number of overall hits
system.l22.overall_hits::total                  30200                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6297                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6334                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6297                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6334                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6297                       # number of overall misses
system.l22.overall_misses::total                 6334                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     44533365                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2814539771                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2859073136                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     44533365                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2814539771                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2859073136                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     44533365                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2814539771                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2859073136                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        36288                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              36327                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9545                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9545                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          207                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              207                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        36495                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               36534                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        36495                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              36534                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.173528                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.174361                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.172544                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.173373                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.172544                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.173373                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1203604.459459                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 446965.185168                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 451385.086201                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1203604.459459                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 446965.185168                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 451385.086201                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1203604.459459                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 446965.185168                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 451385.086201                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3703                       # number of writebacks
system.l22.writebacks::total                     3703                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6297                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6334                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6297                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6334                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6297                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6334                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     41876765                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2362272319                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2404149084                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     41876765                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2362272319                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2404149084                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     41876765                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2362272319                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2404149084                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.173528                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.174361                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.172544                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.173373                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.172544                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.173373                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1131804.459459                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 375142.499444                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 379562.532997                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1131804.459459                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 375142.499444                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 379562.532997                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1131804.459459                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 375142.499444                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 379562.532997                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         13672                       # number of replacements
system.l23.tagsinuse                      4095.459889                       # Cycle average of tags in use
system.l23.total_refs                          404506                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17768                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.765984                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           83.856647                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.278215                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2786.893894                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1216.431133                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020473                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002021                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.680394                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.296980                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999868                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        40637                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40638                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           22994                       # number of Writeback hits
system.l23.Writeback_hits::total                22994                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          150                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        40787                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40788                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        40787                       # number of overall hits
system.l23.overall_hits::total                  40788                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        13624                       # number of ReadReq misses
system.l23.ReadReq_misses::total                13662                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            7                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        13631                       # number of demand (read+write) misses
system.l23.demand_misses::total                 13669                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        13631                       # number of overall misses
system.l23.overall_misses::total                13669                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     33563566                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6860324746                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6893888312                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      3770841                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      3770841                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     33563566                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6864095587                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6897659153                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     33563566                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6864095587                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6897659153                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        54261                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              54300                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        22994                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            22994                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          157                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              157                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        54418                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               54457                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        54418                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              54457                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.251083                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.251602                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.044586                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.044586                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.250487                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.251005                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.250487                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.251005                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 883251.736842                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 503547.030681                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 504603.155614                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 538691.571429                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 538691.571429                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 883251.736842                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 503565.078644                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 504620.612554                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 883251.736842                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 503565.078644                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 504620.612554                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8269                       # number of writebacks
system.l23.writebacks::total                     8269                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        13624                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           13662                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            7                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        13631                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            13669                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        13631                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           13669                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     30832470                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5881392863                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5912225333                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      3267991                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      3267991                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     30832470                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5884660854                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5915493324                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     30832470                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5884660854                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5915493324                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.251083                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.251602                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.044586                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.044586                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.250487                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.251005                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.250487                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.251005                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 811380.789474                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 431693.545435                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 432749.621798                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 466855.857143                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 466855.857143                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 811380.789474                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 431711.602524                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 432767.087863                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 811380.789474                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 431711.602524                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 432767.087863                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         27594                       # number of replacements
system.l24.tagsinuse                      4095.910754                       # Cycle average of tags in use
system.l24.total_refs                          390001                       # Total number of references to valid blocks.
system.l24.sampled_refs                         31690                       # Sample count of references to valid blocks.
system.l24.avg_refs                         12.306753                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.066695                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     4.385607                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  3344.561435                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data           736.897018                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002458                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001071                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.816543                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.179906                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        50286                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  50287                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           20551                       # number of Writeback hits
system.l24.Writeback_hits::total                20551                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           76                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   76                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        50362                       # number of demand (read+write) hits
system.l24.demand_hits::total                   50363                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        50362                       # number of overall hits
system.l24.overall_hits::total                  50363                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           41                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        27553                       # number of ReadReq misses
system.l24.ReadReq_misses::total                27594                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           41                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        27553                       # number of demand (read+write) misses
system.l24.demand_misses::total                 27594                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           41                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        27553                       # number of overall misses
system.l24.overall_misses::total                27594                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     35342459                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  14536720010                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    14572062469                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     35342459                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  14536720010                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     14572062469                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     35342459                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  14536720010                       # number of overall miss cycles
system.l24.overall_miss_latency::total    14572062469                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           42                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        77839                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              77881                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        20551                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            20551                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           76                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               76                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           42                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        77915                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               77957                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           42                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        77915                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              77957                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.976190                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.353974                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.354310                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.976190                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.353629                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.353964                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.976190                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.353629                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.353964                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 862011.195122                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 527591.188255                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 528088.079619                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 862011.195122                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 527591.188255                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 528088.079619                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 862011.195122                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 527591.188255                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 528088.079619                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                5048                       # number of writebacks
system.l24.writebacks::total                     5048                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        27553                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           27594                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        27553                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            27594                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        27553                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           27594                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     32397584                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data  12557541921                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total  12589939505                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     32397584                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data  12557541921                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total  12589939505                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     32397584                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data  12557541921                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total  12589939505                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.353974                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.354310                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.976190                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.353629                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.353964                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.976190                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.353629                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.353964                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 790184.975610                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 455759.515153                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 456256.414619                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 790184.975610                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 455759.515153                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 456256.414619                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 790184.975610                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 455759.515153                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 456256.414619                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         27671                       # number of replacements
system.l25.tagsinuse                      4095.908931                       # Cycle average of tags in use
system.l25.total_refs                          390016                       # Total number of references to valid blocks.
system.l25.sampled_refs                         31767                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.277395                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.062257                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     4.398252                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  3347.153114                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data           734.295309                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002457                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001074                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.817176                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.179271                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        50353                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  50354                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           20499                       # number of Writeback hits
system.l25.Writeback_hits::total                20499                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           77                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   77                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        50430                       # number of demand (read+write) hits
system.l25.demand_hits::total                   50431                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        50430                       # number of overall hits
system.l25.overall_hits::total                  50431                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           39                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        27632                       # number of ReadReq misses
system.l25.ReadReq_misses::total                27671                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           39                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        27632                       # number of demand (read+write) misses
system.l25.demand_misses::total                 27671                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           39                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        27632                       # number of overall misses
system.l25.overall_misses::total                27671                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     42755806                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  14267274217                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    14310030023                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     42755806                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  14267274217                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     14310030023                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     42755806                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  14267274217                       # number of overall miss cycles
system.l25.overall_miss_latency::total    14310030023                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        77985                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              78025                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        20499                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            20499                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           77                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               77                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        78062                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               78102                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        78062                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              78102                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.354325                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.354643                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.353975                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.354293                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.975000                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.353975                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.354293                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 1096302.717949                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 516331.579944                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 517149.001590                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 1096302.717949                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 516331.579944                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 517149.001590                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 1096302.717949                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 516331.579944                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 517149.001590                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                5054                       # number of writebacks
system.l25.writebacks::total                     5054                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        27632                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           27671                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        27632                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            27671                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        27632                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           27671                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     39954935                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  12282606784                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  12322561719                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     39954935                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  12282606784                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  12322561719                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     39954935                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  12282606784                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  12322561719                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.354325                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.354643                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.353975                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.354293                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.975000                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.353975                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.354293                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1024485.512821                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 444506.614939                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 445324.047523                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 1024485.512821                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 444506.614939                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 445324.047523                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 1024485.512821                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 444506.614939                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 445324.047523                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         13748                       # number of replacements
system.l26.tagsinuse                      4095.465397                       # Cycle average of tags in use
system.l26.total_refs                          404492                       # Total number of references to valid blocks.
system.l26.sampled_refs                         17844                       # Sample count of references to valid blocks.
system.l26.avg_refs                         22.668236                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           83.645673                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     7.784527                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2790.405219                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1213.629977                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020421                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001901                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.681251                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.296296                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        40622                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  40623                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           22995                       # number of Writeback hits
system.l26.Writeback_hits::total                22995                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          150                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        40772                       # number of demand (read+write) hits
system.l26.demand_hits::total                   40773                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        40772                       # number of overall hits
system.l26.overall_hits::total                  40773                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        13702                       # number of ReadReq misses
system.l26.ReadReq_misses::total                13738                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            7                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        13709                       # number of demand (read+write) misses
system.l26.demand_misses::total                 13745                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        13709                       # number of overall misses
system.l26.overall_misses::total                13745                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     30281614                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   6940589321                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     6970870935                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      4332795                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      4332795                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     30281614                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   6944922116                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      6975203730                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     30281614                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   6944922116                       # number of overall miss cycles
system.l26.overall_miss_latency::total     6975203730                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        54324                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              54361                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        22995                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            22995                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          157                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              157                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        54481                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               54518                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        54481                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              54518                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.252227                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.252718                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.044586                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.044586                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.251629                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.252119                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.251629                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.252119                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 841155.944444                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 506538.411984                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 507415.266778                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 618970.714286                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 618970.714286                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 841155.944444                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 506595.821431                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 507472.079302                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 841155.944444                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 506595.821431                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 507472.079302                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                8295                       # number of writebacks
system.l26.writebacks::total                     8295                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        13702                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           13738                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            7                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        13709                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            13745                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        13709                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           13745                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     27693912                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   5955925228                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   5983619140                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data      3828920                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total      3828920                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     27693912                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   5959754148                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   5987448060                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     27693912                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   5959754148                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   5987448060                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.252227                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.252718                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.044586                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.044586                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.251629                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.252119                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.251629                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.252119                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 769275.333333                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 434675.611444                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 435552.419566                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 546988.571429                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 546988.571429                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 769275.333333                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 434732.959953                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 435609.171335                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 769275.333333                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 434732.959953                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 435609.171335                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         14335                       # number of replacements
system.l27.tagsinuse                      4095.806358                       # Cycle average of tags in use
system.l27.total_refs                          222265                       # Total number of references to valid blocks.
system.l27.sampled_refs                         18431                       # Sample count of references to valid blocks.
system.l27.avg_refs                         12.059302                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           53.063685                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     7.848817                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2912.430072                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1122.463784                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.012955                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001916                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.711042                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.274039                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        39214                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  39215                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            6881                       # number of Writeback hits
system.l27.Writeback_hits::total                 6881                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           72                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   72                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        39286                       # number of demand (read+write) hits
system.l27.demand_hits::total                   39287                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        39286                       # number of overall hits
system.l27.overall_hits::total                  39287                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        14301                       # number of ReadReq misses
system.l27.ReadReq_misses::total                14335                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        14301                       # number of demand (read+write) misses
system.l27.demand_misses::total                 14335                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        14301                       # number of overall misses
system.l27.overall_misses::total                14335                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     26400461                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   6245547542                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     6271948003                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     26400461                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   6245547542                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      6271948003                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     26400461                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   6245547542                       # number of overall miss cycles
system.l27.overall_miss_latency::total     6271948003                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        53515                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              53550                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         6881                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             6881                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           72                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               72                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        53587                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               53622                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        53587                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              53622                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.267233                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.267694                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.266874                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.267334                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.266874                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.267334                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 776484.147059                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 436721.036431                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 437526.892431                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 776484.147059                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 436721.036431                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 437526.892431                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 776484.147059                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 436721.036431                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 437526.892431                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                2152                       # number of writebacks
system.l27.writebacks::total                     2152                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        14301                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           14335                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        14301                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            14335                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        14301                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           14335                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     23959261                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   5218430874                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   5242390135                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     23959261                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   5218430874                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   5242390135                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     23959261                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   5218430874                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   5242390135                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.267233                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.267694                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.266874                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.267334                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.266874                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.267334                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 704684.147059                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 364899.718481                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 365705.625044                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 704684.147059                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 364899.718481                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 365705.625044                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 704684.147059                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 364899.718481                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 365705.625044                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.945293                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012193473                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1961615.257752                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.945293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064015                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825233                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12185377                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12185377                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12185377                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12185377                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12185377                       # number of overall hits
system.cpu0.icache.overall_hits::total       12185377                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     44464437                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44464437                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     44464437                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44464437                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     44464437                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44464437                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 855085.326923                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 855085.326923                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 855085.326923                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 855085.326923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 855085.326923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 855085.326923                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35954601                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35954601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35954601                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 876941.487805                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40870                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568646                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41126                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.202937                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.149221                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.850779                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910739                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089261                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382705                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382705                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056044                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438749                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438749                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438749                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438749                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130792                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130792                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          918                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131710                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131710                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131710                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24352364796                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24352364796                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     77432597                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     77432597                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24429797393                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24429797393                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24429797393                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24429797393                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186191.546853                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186191.546853                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84349.234205                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84349.234205                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185481.720393                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185481.720393                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185481.720393                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185481.720393                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10010                       # number of writebacks
system.cpu0.dcache.writebacks::total            10010                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90840                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90840                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40870                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40870                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5997246577                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5997246577                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6007238240                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6007238240                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6007238240                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6007238240                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147298.208940                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 147298.208940                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 146984.052851                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 146984.052851                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 146984.052851                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 146984.052851                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               530.328009                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017503147                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   533                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1909011.532833                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.261785                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   489.066224                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066125                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.783760                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.849885                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11727822                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11727822                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11727822                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11727822                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11727822                       # number of overall hits
system.cpu1.icache.overall_hits::total       11727822                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           66                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           66                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           66                       # number of overall misses
system.cpu1.icache.overall_misses::total           66                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     56023914                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     56023914                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     56023914                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     56023914                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     56023914                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     56023914                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11727888                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11727888                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11727888                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11727888                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11727888                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11727888                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000006                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000006                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 848847.181818                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 848847.181818                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 848847.181818                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 848847.181818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 848847.181818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 848847.181818                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           23                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           23                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     36836796                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     36836796                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     36836796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     36836796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     36836796                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     36836796                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 856669.674419                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 856669.674419                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 856669.674419                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 856669.674419                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 856669.674419                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 856669.674419                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 69077                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180760790                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 69333                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2607.139313                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.129577                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.870423                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914569                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085431                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8131046                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8131046                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6733092                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6733092                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18710                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18710                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15710                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15710                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14864138                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14864138                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14864138                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14864138                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       176748                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       176748                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          780                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          780                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       177528                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        177528                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       177528                       # number of overall misses
system.cpu1.dcache.overall_misses::total       177528                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  41125041558                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  41125041558                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     72262922                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     72262922                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  41197304480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  41197304480                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  41197304480                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  41197304480                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8307794                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8307794                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6733872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6733872                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15710                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15041666                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15041666                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15041666                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15041666                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021275                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021275                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000116                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011802                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011802                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011802                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011802                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 232676.135277                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 232676.135277                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 92644.771795                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92644.771795                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 232060.883241                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 232060.883241                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 232060.883241                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 232060.883241                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13883                       # number of writebacks
system.cpu1.dcache.writebacks::total            13883                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       107800                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       107800                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          651                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          651                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       108451                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       108451                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       108451                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       108451                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        68948                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        68948                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          129                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        69077                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        69077                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        69077                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        69077                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  15409263177                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15409263177                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9143087                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9143087                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  15418406264                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15418406264                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  15418406264                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15418406264                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008299                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008299                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004592                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004592                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223491.082802                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 223491.082802                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 70876.643411                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 70876.643411                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 223206.078203                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 223206.078203                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 223206.078203                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 223206.078203                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               493.087060                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015436593                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2055539.661943                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.087060                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061037                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.790204                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12337153                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12337153                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12337153                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12337153                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12337153                       # number of overall hits
system.cpu2.icache.overall_hits::total       12337153                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     69073289                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     69073289                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     69073289                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     69073289                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     69073289                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     69073289                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12337207                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12337207                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12337207                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12337207                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12337207                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12337207                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1279134.981481                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1279134.981481                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1279134.981481                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1279134.981481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1279134.981481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1279134.981481                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     44981880                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     44981880                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     44981880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     44981880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     44981880                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     44981880                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1153381.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1153381.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1153381.538462                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1153381.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1153381.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1153381.538462                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36495                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164421103                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36751                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4473.921880                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.440120                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.559880                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911875                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088125                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9836312                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9836312                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7311234                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7311234                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19695                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19695                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17781                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17781                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17147546                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17147546                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17147546                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17147546                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        93806                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        93806                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95911                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95911                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95911                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95911                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12711371438                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12711371438                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    135239041                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    135239041                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12846610479                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12846610479                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12846610479                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12846610479                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9930118                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9930118                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7313339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7313339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17781                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17781                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17243457                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17243457                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17243457                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17243457                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009447                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009447                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005562                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005562                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005562                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005562                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 135507.019146                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 135507.019146                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 64246.575297                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64246.575297                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 133943.035512                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 133943.035512                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 133943.035512                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 133943.035512                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9545                       # number of writebacks
system.cpu2.dcache.writebacks::total             9545                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        57517                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        57517                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         1898                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1898                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        59415                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        59415                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        59415                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        59415                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36289                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36289                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          207                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36496                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36496                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4818388139                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4818388139                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     15088051                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     15088051                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4833476190                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4833476190                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4833476190                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4833476190                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002117                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002117                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 132778.201080                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 132778.201080                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 72889.135266                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72889.135266                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 132438.519016                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 132438.519016                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 132438.519016                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 132438.519016                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               519.552821                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013113234                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1944555.151631                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.552821                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060181                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.832617                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11789083                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11789083                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11789083                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11789083                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11789083                       # number of overall hits
system.cpu3.icache.overall_hits::total       11789083                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     52205344                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     52205344                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     52205344                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     52205344                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     52205344                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     52205344                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11789137                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11789137                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11789137                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11789137                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11789137                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11789137                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 966765.629630                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 966765.629630                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 966765.629630                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 966765.629630                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 966765.629630                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 966765.629630                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     33986602                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     33986602                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     33986602                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     33986602                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     33986602                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     33986602                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 871451.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 871451.333333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 871451.333333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 871451.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 871451.333333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 871451.333333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 54418                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172374311                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 54674                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3152.765684                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.956707                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.043293                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913893                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086107                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8318788                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8318788                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7034119                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7034119                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17176                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17176                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16188                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16188                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15352907                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15352907                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15352907                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15352907                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       185720                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       185720                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5512                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5512                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       191232                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        191232                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       191232                       # number of overall misses
system.cpu3.dcache.overall_misses::total       191232                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  43587349786                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  43587349786                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2114068915                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2114068915                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  45701418701                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  45701418701                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  45701418701                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  45701418701                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8504508                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8504508                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7039631                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7039631                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16188                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16188                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15544139                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15544139                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15544139                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15544139                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021838                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021838                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000783                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000783                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012303                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012303                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012303                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012303                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 234693.892882                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 234693.892882                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 383539.353229                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 383539.353229                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238984.159037                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238984.159037                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238984.159037                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238984.159037                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     16348103                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             90                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 181645.588889                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22994                       # number of writebacks
system.cpu3.dcache.writebacks::total            22994                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       131459                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       131459                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5355                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5355                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       136814                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       136814                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       136814                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       136814                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        54261                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        54261                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          157                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        54418                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        54418                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        54418                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        54418                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9642689645                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9642689645                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     13555031                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     13555031                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9656244676                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9656244676                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9656244676                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9656244676                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006380                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006380                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003501                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003501                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003501                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003501                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 177709.398002                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 177709.398002                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 86337.777070                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86337.777070                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 177445.784042                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 177445.784042                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 177445.784042                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 177445.784042                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               581.265456                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1042451808                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1781968.902564                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    40.252842                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.012615                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.064508                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867007                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.931515                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11495043                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11495043                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11495043                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11495043                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11495043                       # number of overall hits
system.cpu4.icache.overall_hits::total       11495043                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           62                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           62                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           62                       # number of overall misses
system.cpu4.icache.overall_misses::total           62                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     53237751                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     53237751                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     53237751                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     53237751                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     53237751                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     53237751                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11495105                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11495105                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11495105                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11495105                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11495105                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11495105                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 858673.403226                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 858673.403226                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 858673.403226                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 858673.403226                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 858673.403226                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 858673.403226                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           20                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           20                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           42                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           42                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     35793519                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     35793519                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     35793519                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     35793519                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     35793519                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     35793519                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 852226.642857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 852226.642857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 852226.642857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 852226.642857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 852226.642857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 852226.642857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 77914                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               448784326                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 78170                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5741.132480                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.896452                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.103548                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437096                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562904                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     30129162                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       30129162                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     16500570                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      16500570                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8066                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8066                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         8052                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         8052                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     46629732                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        46629732                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     46629732                       # number of overall hits
system.cpu4.dcache.overall_hits::total       46629732                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       280518                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       280518                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          275                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       280793                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        280793                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       280793                       # number of overall misses
system.cpu4.dcache.overall_misses::total       280793                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  70844016326                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  70844016326                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     30178444                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     30178444                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  70874194770                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  70874194770                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  70874194770                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  70874194770                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     30409680                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     30409680                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     16500845                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     16500845                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         8052                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         8052                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     46910525                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     46910525                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     46910525                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     46910525                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009225                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009225                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000017                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005986                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005986                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005986                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005986                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 252547.131828                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 252547.131828                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 109739.796364                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 109739.796364                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 252407.270730                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 252407.270730                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 252407.270730                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 252407.270730                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        20551                       # number of writebacks
system.cpu4.dcache.writebacks::total            20551                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       202679                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       202679                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          199                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          199                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       202878                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       202878                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       202878                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       202878                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        77839                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        77839                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           76                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        77915                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        77915                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        77915                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        77915                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  18204220960                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  18204220960                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      5235231                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      5235231                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  18209456191                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  18209456191                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  18209456191                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  18209456191                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001661                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001661                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 233870.180244                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 233870.180244                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68884.618421                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68884.618421                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 233709.249708                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 233709.249708                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 233709.249708                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 233709.249708                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               579.874382                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1042470523                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1788114.104631                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.861860                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.012522                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.062279                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867007                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.929286                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11513758                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11513758                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11513758                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11513758                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11513758                       # number of overall hits
system.cpu5.icache.overall_hits::total       11513758                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           58                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           58                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           58                       # number of overall misses
system.cpu5.icache.overall_misses::total           58                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     60864785                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     60864785                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     60864785                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     60864785                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     60864785                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     60864785                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11513816                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11513816                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11513816                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11513816                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11513816                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11513816                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 1049392.844828                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 1049392.844828                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 1049392.844828                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 1049392.844828                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 1049392.844828                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 1049392.844828                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs        80874                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs        40437                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           18                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           18                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     43166043                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     43166043                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     43166043                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     43166043                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     43166043                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     43166043                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 1079151.075000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 1079151.075000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 1079151.075000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 1079151.075000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 1079151.075000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 1079151.075000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 78062                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               448866615                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 78318                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5731.333985                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.897003                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.102997                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437098                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562902                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     30182468                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       30182468                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     16529519                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      16529519                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8086                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8086                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8066                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8066                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     46711987                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        46711987                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     46711987                       # number of overall hits
system.cpu5.dcache.overall_hits::total       46711987                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       281490                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       281490                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          273                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          273                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       281763                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        281763                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       281763                       # number of overall misses
system.cpu5.dcache.overall_misses::total       281763                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  69856466628                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  69856466628                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     25303586                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     25303586                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  69881770214                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  69881770214                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  69881770214                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  69881770214                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     30463958                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     30463958                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     16529792                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     16529792                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8086                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         8066                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         8066                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     46993750                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     46993750                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     46993750                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     46993750                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009240                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009240                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005996                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005996                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005996                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005996                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 248166.779026                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 248166.779026                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 92687.128205                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 92687.128205                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 248016.134886                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 248016.134886                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 248016.134886                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 248016.134886                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        20499                       # number of writebacks
system.cpu5.dcache.writebacks::total            20499                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       203505                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       203505                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          196                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          196                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       203701                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       203701                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       203701                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       203701                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        77985                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        77985                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           77                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        78062                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        78062                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        78062                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        78062                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  17944633495                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  17944633495                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      5261855                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      5261855                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  17949895350                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  17949895350                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  17949895350                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  17949895350                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002560                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001661                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001661                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001661                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001661                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 230103.654485                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 230103.654485                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 68335.779221                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 68335.779221                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 229944.087392                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 229944.087392                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 229944.087392                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 229944.087392                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               517.669066                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1013106082                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1952034.840077                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    35.669066                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.057162                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.829598                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11781931                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11781931                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11781931                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11781931                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11781931                       # number of overall hits
system.cpu6.icache.overall_hits::total       11781931                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     45609927                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     45609927                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     45609927                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     45609927                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     45609927                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     45609927                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11781984                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11781984                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11781984                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11781984                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11781984                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11781984                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 860564.660377                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 860564.660377                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 860564.660377                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 860564.660377                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 860564.660377                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 860564.660377                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           16                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           16                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     30653664                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     30653664                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     30653664                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     30653664                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     30653664                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     30653664                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 828477.405405                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 828477.405405                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 828477.405405                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 828477.405405                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 828477.405405                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 828477.405405                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 54481                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               172368794                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 54737                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               3149.036191                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.956080                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.043920                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.913891                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.086109                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8316183                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8316183                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7031166                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7031166                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17223                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17223                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16182                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16182                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15347349                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15347349                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15347349                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15347349                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       185530                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       185530                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         5447                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         5447                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       190977                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        190977                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       190977                       # number of overall misses
system.cpu6.dcache.overall_misses::total       190977                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  43837351134                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  43837351134                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data   2093520259                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total   2093520259                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  45930871393                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  45930871393                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  45930871393                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  45930871393                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8501713                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8501713                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7036613                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7036613                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17223                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16182                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16182                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15538326                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15538326                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15538326                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15538326                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021823                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021823                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000774                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000774                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.012291                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.012291                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.012291                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.012291                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 236281.739525                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 236281.739525                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 384343.722967                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 384343.722967                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 240504.727758                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 240504.727758                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 240504.727758                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 240504.727758                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets     12868198                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets             85                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets 151390.564706                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        22995                       # number of writebacks
system.cpu6.dcache.writebacks::total            22995                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       131206                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       131206                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         5290                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         5290                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       136496                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       136496                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       136496                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       136496                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        54324                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        54324                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          157                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        54481                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        54481                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        54481                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        54481                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   9722278859                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   9722278859                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     14109625                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     14109625                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   9736388484                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   9736388484                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   9736388484                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   9736388484                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.006390                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.006390                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003506                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003506                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003506                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003506                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 178968.390748                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 178968.390748                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 89870.222930                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 89870.222930                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 178711.633120                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 178711.633120                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 178711.633120                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 178711.633120                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               558.882922                       # Cycle average of tags in use
system.cpu7.icache.total_refs               932125322                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1658585.982206                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    33.721502                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.161421                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.054041                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.841605                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.895646                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11980290                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11980290                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11980290                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11980290                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11980290                       # number of overall hits
system.cpu7.icache.overall_hits::total       11980290                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           46                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           46                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           46                       # number of overall misses
system.cpu7.icache.overall_misses::total           46                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     32536461                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     32536461                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     32536461                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     32536461                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     32536461                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     32536461                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11980336                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11980336                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11980336                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11980336                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11980336                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11980336                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 707314.369565                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 707314.369565                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 707314.369565                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 707314.369565                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 707314.369565                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 707314.369565                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     26790574                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     26790574                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     26790574                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     26790574                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     26790574                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     26790574                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 765444.971429                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 765444.971429                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 765444.971429                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 765444.971429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 765444.971429                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 765444.971429                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 53587                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               224356883                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 53843                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4166.871887                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   203.370052                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    52.629948                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.794414                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.205586                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     17582430                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       17582430                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      3400615                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       3400615                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         8036                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         8036                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         7982                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         7982                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     20983045                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        20983045                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     20983045                       # number of overall hits
system.cpu7.dcache.overall_hits::total       20983045                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       184225                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       184225                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          348                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          348                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       184573                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        184573                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       184573                       # number of overall misses
system.cpu7.dcache.overall_misses::total       184573                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  42111519307                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  42111519307                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     30097059                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     30097059                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  42141616366                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  42141616366                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  42141616366                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  42141616366                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     17766655                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     17766655                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      3400963                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      3400963                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         8036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         8036                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         7982                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         7982                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     21167618                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     21167618                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     21167618                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     21167618                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010369                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010369                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000102                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008720                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008720                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008720                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008720                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 228587.430083                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 228587.430083                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 86485.801724                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 86485.801724                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 228319.507003                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 228319.507003                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 228319.507003                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 228319.507003                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         6881                       # number of writebacks
system.cpu7.dcache.writebacks::total             6881                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       130710                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       130710                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          276                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          276                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       130986                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       130986                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       130986                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       130986                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        53515                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        53515                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           72                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        53587                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        53587                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        53587                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        53587                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   8932946874                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   8932946874                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      4706804                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      4706804                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   8937653678                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8937653678                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   8937653678                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8937653678                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002532                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002532                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 166924.168439                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 166924.168439                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65372.277778                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65372.277778                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 166787.722358                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 166787.722358                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 166787.722358                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 166787.722358                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
