<stg><name>process_word</name>


<trans_list>

<trans id="319" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="2" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="5" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="9" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="11" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="14" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="19" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %wrd_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %wrd_V)

]]></Node>
<StgValue><ssdm name="wrd_V_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %words_per_image_V_re = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %words_per_image_V)

]]></Node>
<StgValue><ssdm name="words_per_image_V_re"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %log_width_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %log_width_V)

]]></Node>
<StgValue><ssdm name="log_width_V_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %word_buffer_m_V_offs = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %word_buffer_m_V_offset)

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_offs"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:4  %tmp = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %word_buffer_m_V_offs, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="5">
<![CDATA[
:5  %zext_ln99 = zext i5 %tmp to i7

]]></Node>
<StgValue><ssdm name="zext_ln99"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="5">
<![CDATA[
:6  %zext_ln99_1 = zext i5 %tmp to i6

]]></Node>
<StgValue><ssdm name="zext_ln99_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="3">
<![CDATA[
:7  %zext_ln111 = zext i3 %log_width_V_read to i4

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:8  %add_ln111 = add i4 -3, %zext_ln111

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="4">
<![CDATA[
:9  %sext_ln111 = sext i4 %add_ln111 to i5

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10  %slices_per_line_V = shl i5 1, %sext_ln111

]]></Node>
<StgValue><ssdm name="slices_per_line_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11  %first_wrd = icmp eq i8 %wrd_V_read, 0

]]></Node>
<StgValue><ssdm name="first_wrd"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="5">
<![CDATA[
:12  %zext_ln879 = zext i5 %words_per_image_V_re to i8

]]></Node>
<StgValue><ssdm name="zext_ln879"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %last_wrd = icmp eq i8 %zext_ln879, %wrd_V_read

]]></Node>
<StgValue><ssdm name="last_wrd"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="5">
<![CDATA[
:14  %rhs_V = zext i5 %slices_per_line_V to i6

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="5">
<![CDATA[
:15  %trunc_ln68 = trunc i5 %slices_per_line_V to i4

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %p_095_0 = phi i4 [ 0, %0 ], [ %bank_V, %4 ]

]]></Node>
<StgValue><ssdm name="p_095_0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln118 = icmp eq i4 %p_095_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln118"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %bank_V = add i4 %p_095_0, 1

]]></Node>
<StgValue><ssdm name="bank_V"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln118, label %5, label %2

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %xor_ln68 = xor i4 %p_095_0, -8

]]></Node>
<StgValue><ssdm name="xor_ln68"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="4">
<![CDATA[
:1  %sext_ln68 = sext i4 %xor_ln68 to i6

]]></Node>
<StgValue><ssdm name="sext_ln68"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %s_idx_V = add i6 %rhs_V, %sext_ln68

]]></Node>
<StgValue><ssdm name="s_idx_V"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:3  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %s_idx_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
:4  %zext_ln544 = zext i4 %p_095_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="4">
<![CDATA[
:5  %zext_ln180 = zext i4 %p_095_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %add_ln180 = add i6 %zext_ln99_1, %zext_ln180

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="6">
<![CDATA[
:7  %trunc_ln180 = trunc i6 %add_ln180 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:8  %p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln180, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:9  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="7">
<![CDATA[
:10  %zext_ln180_7 = zext i7 %tmp_9 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:11  %sub_ln180 = sub i10 %p_shl_cast, %zext_ln180_7

]]></Node>
<StgValue><ssdm name="sub_ln180"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:12  %add_ln180_2 = add i10 20, %sub_ln180

]]></Node>
<StgValue><ssdm name="add_ln180_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="10">
<![CDATA[
:13  %zext_ln180_8 = zext i10 %add_ln180_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_8"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %line_buffer_m_V_addr_2 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_8

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:15  %add_ln180_3 = add i10 29, %sub_ln180

]]></Node>
<StgValue><ssdm name="add_ln180_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
:16  %zext_ln180_9 = zext i10 %add_ln180_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_9"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %line_buffer_m_V_addr_4 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_9

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_4"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %tmp_8, label %.preheader930.preheader, label %.preheader929.preheader

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader929.preheader:0  %add_ln132 = add i6 %s_idx_V, %zext_ln99_1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader929.preheader:1  %p_shl5_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln132, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader929.preheader:2  %tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln132, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="7">
<![CDATA[
.preheader929.preheader:3  %zext_ln132 = zext i7 %tmp_11 to i9

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader:4  %add_ln132_1 = add i9 %p_shl5_cast, %zext_ln132

]]></Node>
<StgValue><ssdm name="add_ln132_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader:5  %zext_ln132_1 = zext i9 %add_ln132_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln132_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader:6  %word_buffer_m_V_addr_2 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln132_1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader929.preheader:7  %add_ln135 = add i9 %add_ln132_1, 9

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="9">
<![CDATA[
.preheader929.preheader:8  %zext_ln135 = zext i9 %add_ln135 to i64

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader929.preheader:9  %word_buffer_m_V_addr_5 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.preheader929.preheader:10  br label %.preheader929

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader930.preheader:0  %add_ln1353 = add i4 %trunc_ln68, %xor_ln68

]]></Node>
<StgValue><ssdm name="add_ln1353"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader930.preheader:1  %ret_V = xor i4 %add_ln1353, -8

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="4">
<![CDATA[
.preheader930.preheader:2  %zext_ln180_10 = zext i4 %ret_V to i6

]]></Node>
<StgValue><ssdm name="zext_ln180_10"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader930.preheader:3  %add_ln180_4 = add i6 %zext_ln180_10, %zext_ln99_1

]]></Node>
<StgValue><ssdm name="add_ln180_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader930.preheader:4  %p_shl3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_4, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader930.preheader:5  %tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="7">
<![CDATA[
.preheader930.preheader:6  %zext_ln180_11 = zext i7 %tmp_10 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_11"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader930.preheader:7  %add_ln180_5 = add i9 %p_shl3_cast, %zext_ln180_11

]]></Node>
<StgValue><ssdm name="add_ln180_5"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="9">
<![CDATA[
.preheader930.preheader:8  %zext_ln180_12 = zext i9 %add_ln180_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_12"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader:9  %old_word_buffer_m_V_s = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln180_12

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_s"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader930.preheader:10  %add_ln127 = add i9 %add_ln180_5, 9

]]></Node>
<StgValue><ssdm name="add_ln127"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="9">
<![CDATA[
.preheader930.preheader:11  %zext_ln127 = zext i9 %add_ln127 to i64

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader930.preheader:12  %old_word_buffer_m_V_1 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_1"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.preheader930.preheader:13  br label %.preheader930

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="2">
<![CDATA[
:0  %trunc_ln145 = trunc i2 %word_buffer_m_V_offs to i1

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="1" op_3_bw="1" op_4_bw="5">
<![CDATA[
:1  call fastcc void @conv_word([480 x i2]* %line_buffer_m_V, i1 %trunc_ln145, [18 x i1]* %conv_params_m_V, [128 x i5]* %conv_out_buffer_m_V)

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader929:0  %p_0249_0 = phi i4 [ %cc_V_1, %_ifconv ], [ 1, %.preheader929.preheader ]

]]></Node>
<StgValue><ssdm name="p_0249_0"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader929:1  %icmp_ln130 = icmp eq i4 %p_0249_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader929:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader929:3  br i1 %icmp_ln130, label %_ifconv2, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="4">
<![CDATA[
_ifconv:1  %zext_ln132_3 = zext i4 %p_0249_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln132_3"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:2  %add_ln132_2 = add i9 %add_ln132_1, %zext_ln132_3

]]></Node>
<StgValue><ssdm name="add_ln132_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="9">
<![CDATA[
_ifconv:3  %zext_ln132_4 = zext i9 %add_ln132_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln132_4"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %word_buffer_m_V_addr = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln132_4

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
<literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:8  %word_buffer_m_V_load = load i2* %word_buffer_m_V_addr, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:0  %lb_addr_1 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="lb_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="3">
<![CDATA[
_ifconv2:1  %lb_load_1 = load i1* %lb_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lb_load_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:2  %word_buffer_m_V_load_2 = load i2* %word_buffer_m_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:6  %rb_addr_2 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="rb_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3">
<![CDATA[
_ifconv2:7  %rb_load_2 = load i1* %rb_addr_2, align 1

]]></Node>
<StgValue><ssdm name="rb_load_2"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:8  %word_buffer_m_V_load_5 = load i2* %word_buffer_m_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="4">
<![CDATA[
_ifconv:0  %zext_ln132_2 = zext i4 %p_0249_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln132_2"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:5  %add_ln180_15 = add i10 %add_ln180_2, %zext_ln132_2

]]></Node>
<StgValue><ssdm name="add_ln180_15"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:6  %zext_ln180_26 = zext i10 %add_ln180_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_26"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %line_buffer_m_V_addr_3 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_26

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_3"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="last_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="8">
<![CDATA[
_ifconv:8  %word_buffer_m_V_load = load i2* %word_buffer_m_V_addr, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:9  %select_ln879 = select i1 %last_wrd, i2 0, i2 %word_buffer_m_V_load

]]></Node>
<StgValue><ssdm name="select_ln879"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv:10  store i2 %select_ln879, i2* %line_buffer_m_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:11  %cc_V_1 = add i4 %p_0249_0, 1

]]></Node>
<StgValue><ssdm name="cc_V_1"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:12  br label %.preheader929

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="112" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="3">
<![CDATA[
_ifconv2:1  %lb_load_1 = load i1* %lb_addr_1, align 1

]]></Node>
<StgValue><ssdm name="lb_load_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:2  %word_buffer_m_V_load_2 = load i2* %word_buffer_m_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_2"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:3  %or_ln134 = or i1 %lb_load_1, %last_wrd

]]></Node>
<StgValue><ssdm name="or_ln134"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv2:4  %select_ln134 = select i1 %or_ln134, i2 0, i2 %word_buffer_m_V_load_2

]]></Node>
<StgValue><ssdm name="select_ln134"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv2:5  store i2 %select_ln134, i2* %line_buffer_m_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3">
<![CDATA[
_ifconv2:7  %rb_load_2 = load i1* %rb_addr_2, align 1

]]></Node>
<StgValue><ssdm name="rb_load_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="8">
<![CDATA[
_ifconv2:8  %word_buffer_m_V_load_5 = load i2* %word_buffer_m_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_5"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv2:9  %or_ln135 = or i1 %rb_load_2, %last_wrd

]]></Node>
<StgValue><ssdm name="or_ln135"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv2:10  %select_ln135 = select i1 %or_ln135, i2 0, i2 %word_buffer_m_V_load_5

]]></Node>
<StgValue><ssdm name="select_ln135"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
_ifconv2:11  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader930:0  %p_027_0 = phi i4 [ %cc_V, %3 ], [ 1, %.preheader930.preheader ]

]]></Node>
<StgValue><ssdm name="p_027_0"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader930:1  %icmp_ln122 = icmp eq i4 %p_027_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader930:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader930:3  br i1 %icmp_ln122, label %_ifconv1, label %3

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="4">
<![CDATA[
:1  %zext_ln180_23 = zext i4 %p_027_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_23"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln180_13 = add i9 %add_ln180_5, %zext_ln180_23

]]></Node>
<StgValue><ssdm name="add_ln180_13"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln180_24 = zext i9 %add_ln180_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_24"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %old_word_buffer_m_V_2 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln180_24

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_2"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="8">
<![CDATA[
:8  %old_word_buffer_m_V_3 = load i2* %old_word_buffer_m_V_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_3"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:0  %lb_addr = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="lb_addr"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="3">
<![CDATA[
_ifconv1:1  %lb_load = load i1* %lb_addr, align 1

]]></Node>
<StgValue><ssdm name="lb_load"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:2  %old_word_buffer_m_V_4 = load i2* %old_word_buffer_m_V_s, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_4"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:5  %rb_addr = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="rb_addr"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="3">
<![CDATA[
_ifconv1:6  %rb_load = load i1* %rb_addr, align 1

]]></Node>
<StgValue><ssdm name="rb_load"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln122" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:7  %old_word_buffer_m_V_5 = load i2* %old_word_buffer_m_V_1, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="4">
<![CDATA[
:0  %zext_ln180_22 = zext i4 %p_027_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180_22"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln180_14 = add i10 %add_ln180_2, %zext_ln180_22

]]></Node>
<StgValue><ssdm name="add_ln180_14"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="10">
<![CDATA[
:6  %zext_ln180_25 = zext i10 %add_ln180_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_25"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %line_buffer_m_V_addr = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_25

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="8">
<![CDATA[
:8  %old_word_buffer_m_V_3 = load i2* %old_word_buffer_m_V_2, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_3"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
:9  store i2 %old_word_buffer_m_V_3, i2* %line_buffer_m_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %cc_V = add i4 %p_027_0, 1

]]></Node>
<StgValue><ssdm name="cc_V"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader930

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="145" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="3">
<![CDATA[
_ifconv1:1  %lb_load = load i1* %lb_addr, align 1

]]></Node>
<StgValue><ssdm name="lb_load"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:2  %old_word_buffer_m_V_4 = load i2* %old_word_buffer_m_V_s, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_4"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv1:3  %select_ln126 = select i1 %lb_load, i2 0, i2 %old_word_buffer_m_V_4

]]></Node>
<StgValue><ssdm name="select_ln126"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv1:4  store i2 %select_ln126, i2* %line_buffer_m_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="3">
<![CDATA[
_ifconv1:6  %rb_load = load i1* %rb_addr, align 1

]]></Node>
<StgValue><ssdm name="rb_load"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="8">
<![CDATA[
_ifconv1:7  %old_word_buffer_m_V_5 = load i2* %old_word_buffer_m_V_1, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_5"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv1:8  %select_ln127 = select i1 %rb_load, i2 0, i2 %old_word_buffer_m_V_5

]]></Node>
<StgValue><ssdm name="select_ln127"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:9  br label %4

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi i2 [ %select_ln135, %_ifconv2 ], [ %select_ln127, %_ifconv1 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
:1  store i2 %storemerge, i2* %line_buffer_m_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln118"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="156" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="1" op_3_bw="1" op_4_bw="5">
<![CDATA[
:1  call fastcc void @conv_word([480 x i2]* %line_buffer_m_V, i1 %trunc_ln145, [18 x i1]* %conv_params_m_V, [128 x i5]* %conv_out_buffer_m_V)

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %p_0198_0 = phi i4 [ 0, %5 ], [ %bank_V_1, %_ifconv16 ]

]]></Node>
<StgValue><ssdm name="p_0198_0"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln149 = icmp eq i4 %p_0198_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %bank_V_1 = add i4 %p_0198_0, 1

]]></Node>
<StgValue><ssdm name="bank_V_1"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln149, label %12, label %7

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="4">
<![CDATA[
:0  %lhs_V = zext i4 %p_0198_0 to i6

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %ret_V_10 = sub i6 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
:2  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %ret_V_10, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="4">
<![CDATA[
:3  %zext_ln544_5 = zext i4 %p_0198_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_5"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %add_ln180_6 = add i6 %zext_ln99_1, %lhs_V

]]></Node>
<StgValue><ssdm name="add_ln180_6"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:5  %p_shl9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_6, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl9_cast"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:6  %tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="7">
<![CDATA[
:7  %zext_ln180_13 = zext i7 %tmp_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_13"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="7">
<![CDATA[
:8  %zext_ln180_14 = zext i7 %tmp_13 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180_14"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %add_ln180_7 = add i9 %zext_ln180_13, %p_shl9_cast

]]></Node>
<StgValue><ssdm name="add_ln180_7"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="9">
<![CDATA[
:10  %zext_ln180_15 = zext i9 %add_ln180_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_15"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %word_buffer_m_V_addr_7 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_7"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:12  %add_ln179 = add i9 9, %add_ln180_7

]]></Node>
<StgValue><ssdm name="add_ln179"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="9">
<![CDATA[
:13  %zext_ln179 = zext i9 %add_ln179 to i64

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %word_buffer_m_V_addr_8 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_8"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="6">
<![CDATA[
:15  %trunc_ln180_1 = trunc i6 %add_ln180_6 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180_1"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
:16  %p_shl7_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln180_1, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:17  %sub_ln180_1 = sub i10 %p_shl7_cast, %zext_ln180_14

]]></Node>
<StgValue><ssdm name="sub_ln180_1"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="10">
<![CDATA[
:18  %zext_ln180_16 = zext i10 %sub_ln180_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_16"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %line_buffer_m_V_addr_5 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_5"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:20  %add_ln180_8 = add i10 9, %sub_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln180_8"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="10">
<![CDATA[
:21  %zext_ln180_17 = zext i10 %add_ln180_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_17"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %line_buffer_m_V_addr_7 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_17

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_7"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:23  %add_ln180_9 = add i10 10, %sub_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln180_9"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="10">
<![CDATA[
:24  %zext_ln180_18 = zext i10 %add_ln180_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_18"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %line_buffer_m_V_addr_8 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_18

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_8"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26  %add_ln180_10 = add i10 19, %sub_ln180_1

]]></Node>
<StgValue><ssdm name="add_ln180_10"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="10">
<![CDATA[
:27  %zext_ln180_19 = zext i10 %add_ln180_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_19"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %line_buffer_m_V_addr_9 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_19

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_9"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:29  br i1 %tmp_12, label %.preheader.preheader, label %.preheader928.preheader

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader928.preheader:0  %add_ln180_11 = add i6 %ret_V_10, %zext_ln99_1

]]></Node>
<StgValue><ssdm name="add_ln180_11"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader928.preheader:1  %p_shl10_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln180_11, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader928.preheader:2  %tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln180_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="7">
<![CDATA[
.preheader928.preheader:3  %zext_ln180_20 = zext i7 %tmp_15 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_20"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader:4  %add_ln180_12 = add i9 %p_shl10_cast, %zext_ln180_20

]]></Node>
<StgValue><ssdm name="add_ln180_12"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader:5  %zext_ln180_21 = zext i9 %add_ln180_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_21"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader:6  %word_buffer_m_V_addr_3 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_21

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_3"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader928.preheader:7  %add_ln160 = add i9 %add_ln180_12, 9

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="9">
<![CDATA[
.preheader928.preheader:8  %zext_ln160 = zext i9 %add_ln160 to i64

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader928.preheader:9  %word_buffer_m_V_addr_4 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_4"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.preheader928.preheader:10  br label %.preheader928

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.preheader:0  %ret_V_9 = add i6 8, %ret_V_10

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="6">
<![CDATA[
.preheader.preheader:1  %sext_ln165 = sext i6 %ret_V_9 to i7

]]></Node>
<StgValue><ssdm name="sext_ln165"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader:2  %add_ln165 = add i7 %zext_ln99, %sext_ln165

]]></Node>
<StgValue><ssdm name="add_ln165"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %trunc_ln165 = trunc i7 %add_ln165 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln165"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
.preheader.preheader:4  %p_shl12_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln165, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
.preheader.preheader:5  %tmp_14 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %add_ln165, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:6  %sext_ln165_1 = sext i8 %tmp_14 to i9

]]></Node>
<StgValue><ssdm name="sext_ln165_1"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:7  %add_ln165_1 = add i9 %sext_ln165_1, %p_shl12_cast

]]></Node>
<StgValue><ssdm name="add_ln165_1"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:8  %zext_ln165 = zext i9 %add_ln165_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:9  %old_word_buffer_m_V_6 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln165

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_6"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:10  %add_ln168 = add i9 9, %add_ln165_1

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="9">
<![CDATA[
.preheader.preheader:11  %zext_ln168 = zext i9 %add_ln168 to i64

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %old_word_buffer_m_V_7 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_7"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:13  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln186"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader928:0  %p_0324_0 = phi i4 [ %cc_V_5, %8 ], [ 1, %.preheader928.preheader ]

]]></Node>
<StgValue><ssdm name="p_0324_0"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader928:1  %icmp_ln155 = icmp eq i4 %p_0324_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader928:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader928:3  br i1 %icmp_ln155, label %_ifconv8, label %8

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="4">
<![CDATA[
:1  %zext_ln180_29 = zext i4 %p_0324_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_29"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln180_16 = add i9 %add_ln180_12, %zext_ln180_29

]]></Node>
<StgValue><ssdm name="add_ln180_16"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln180_30 = zext i9 %add_ln180_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_30"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %word_buffer_m_V_addr_1 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_30

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_1"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="8">
<![CDATA[
:8  %word_buffer_m_V_load_1 = load i2* %word_buffer_m_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_1"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:0  %lb_addr_2 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="lb_addr_2"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="3">
<![CDATA[
_ifconv8:1  %lb_load_2 = load i1* %lb_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lb_load_2"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="8">
<![CDATA[
_ifconv8:2  %word_buffer_m_V_load_3 = load i2* %word_buffer_m_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_3"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv8:5  %rb_addr_1 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="rb_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="3">
<![CDATA[
_ifconv8:6  %rb_load_1 = load i1* %rb_addr_1, align 1

]]></Node>
<StgValue><ssdm name="rb_load_1"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="8">
<![CDATA[
_ifconv8:7  %word_buffer_m_V_load_4 = load i2* %word_buffer_m_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="10" op_0_bw="4">
<![CDATA[
:0  %zext_ln180_28 = zext i4 %p_0324_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180_28"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln180_17 = add i10 %sub_ln180_1, %zext_ln180_28

]]></Node>
<StgValue><ssdm name="add_ln180_17"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="10">
<![CDATA[
:6  %zext_ln180_31 = zext i10 %add_ln180_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_31"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %line_buffer_m_V_addr_1 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_31

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="2" op_0_bw="8">
<![CDATA[
:8  %word_buffer_m_V_load_1 = load i2* %word_buffer_m_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_1"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
:9  store i2 %word_buffer_m_V_load_1, i2* %line_buffer_m_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %cc_V_5 = add i4 %p_0324_0, 1

]]></Node>
<StgValue><ssdm name="cc_V_5"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader928

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="242" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="3">
<![CDATA[
_ifconv8:1  %lb_load_2 = load i1* %lb_addr_2, align 1

]]></Node>
<StgValue><ssdm name="lb_load_2"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="8">
<![CDATA[
_ifconv8:2  %word_buffer_m_V_load_3 = load i2* %word_buffer_m_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_3"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv8:3  %select_ln159 = select i1 %lb_load_2, i2 0, i2 %word_buffer_m_V_load_3

]]></Node>
<StgValue><ssdm name="select_ln159"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv8:4  store i2 %select_ln159, i2* %line_buffer_m_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="3">
<![CDATA[
_ifconv8:6  %rb_load_1 = load i1* %rb_addr_1, align 1

]]></Node>
<StgValue><ssdm name="rb_load_1"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="8">
<![CDATA[
_ifconv8:7  %word_buffer_m_V_load_4 = load i2* %word_buffer_m_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_4"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv8:8  %select_ln160 = select i1 %rb_load_1, i2 0, i2 %word_buffer_m_V_load_4

]]></Node>
<StgValue><ssdm name="select_ln160"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
_ifconv8:9  br label %9

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="3">
<![CDATA[
_ifconv11:1  %lb_load_3 = load i1* %lb_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lb_load_3"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="8">
<![CDATA[
_ifconv11:2  %old_word_buffer_m_V_10 = load i2* %old_word_buffer_m_V_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_10"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv11:3  %or_ln167 = or i1 %lb_load_3, %first_wrd

]]></Node>
<StgValue><ssdm name="or_ln167"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv11:4  %select_ln167 = select i1 %or_ln167, i2 0, i2 %old_word_buffer_m_V_10

]]></Node>
<StgValue><ssdm name="select_ln167"/></StgValue>
</operation>

<operation id="254" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv11:5  store i2 %select_ln167, i2* %line_buffer_m_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="255" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="3">
<![CDATA[
_ifconv11:7  %rb_load_3 = load i1* %rb_addr_3, align 1

]]></Node>
<StgValue><ssdm name="rb_load_3"/></StgValue>
</operation>

<operation id="256" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="8">
<![CDATA[
_ifconv11:8  %old_word_buffer_m_V_11 = load i2* %old_word_buffer_m_V_7, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_11"/></StgValue>
</operation>

<operation id="257" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv11:9  %or_ln168 = or i1 %rb_load_3, %first_wrd

]]></Node>
<StgValue><ssdm name="or_ln168"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv11:10  %select_ln168 = select i1 %or_ln168, i2 0, i2 %old_word_buffer_m_V_11

]]></Node>
<StgValue><ssdm name="select_ln168"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
_ifconv11:11  br label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %storemerge1 = phi i2 [ %select_ln168, %_ifconv11 ], [ %select_ln160, %_ifconv8 ]

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
:1  store i2 %storemerge1, i2* %line_buffer_m_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %10

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %p_0284_0 = phi i4 [ %cc_V_3, %_ifconv6 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_0284_0"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln163 = icmp eq i4 %p_0284_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln163, label %_ifconv11, label %_ifconv6

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
<literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="4">
<![CDATA[
_ifconv6:1  %zext_ln165_2 = zext i4 %p_0284_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln165_2"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
<literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv6:2  %add_ln165_2 = add i9 %add_ln165_1, %zext_ln165_2

]]></Node>
<StgValue><ssdm name="add_ln165_2"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
<literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="9">
<![CDATA[
_ifconv6:3  %zext_ln165_3 = zext i9 %add_ln165_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln165_3"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
<literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv6:4  %old_word_buffer_m_V_8 = getelementptr [160 x i2]* %old_word_buffer_m_V, i64 0, i64 %zext_ln165_3

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_8"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
<literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:8  %old_word_buffer_m_V_9 = load i2* %old_word_buffer_m_V_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_9"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv11:0  %lb_addr_3 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="lb_addr_3"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="3">
<![CDATA[
_ifconv11:1  %lb_load_3 = load i1* %lb_addr_3, align 1

]]></Node>
<StgValue><ssdm name="lb_load_3"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="8">
<![CDATA[
_ifconv11:2  %old_word_buffer_m_V_10 = load i2* %old_word_buffer_m_V_6, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_10"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv11:6  %rb_addr_3 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="rb_addr_3"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="3">
<![CDATA[
_ifconv11:7  %rb_load_3 = load i1* %rb_addr_3, align 1

]]></Node>
<StgValue><ssdm name="rb_load_3"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="8">
<![CDATA[
_ifconv11:8  %old_word_buffer_m_V_11 = load i2* %old_word_buffer_m_V_7, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="4">
<![CDATA[
_ifconv6:0  %zext_ln165_1 = zext i4 %p_0284_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln165_1"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv6:5  %add_ln180_18 = add i10 %sub_ln180_1, %zext_ln165_1

]]></Node>
<StgValue><ssdm name="add_ln180_18"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="10">
<![CDATA[
_ifconv6:6  %zext_ln180_27 = zext i10 %add_ln180_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_27"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv6:7  %line_buffer_m_V_addr_6 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_27

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_6"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="first_wrd" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="8">
<![CDATA[
_ifconv6:8  %old_word_buffer_m_V_9 = load i2* %old_word_buffer_m_V_8, align 1

]]></Node>
<StgValue><ssdm name="old_word_buffer_m_V_9"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv6:9  %select_ln879_2 = select i1 %first_wrd, i2 0, i2 %old_word_buffer_m_V_9

]]></Node>
<StgValue><ssdm name="select_ln879_2"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv6:10  store i2 %select_ln879_2, i2* %line_buffer_m_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv6:11  %cc_V_3 = add i4 %p_0284_0, 1

]]></Node>
<StgValue><ssdm name="cc_V_3"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
_ifconv6:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="287" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %p_0501_0 = phi i4 [ 1, %9 ], [ %cc_V_6, %11 ]

]]></Node>
<StgValue><ssdm name="p_0501_0"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln173 = icmp eq i4 %p_0501_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln173, label %_ifconv16, label %11

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="4">
<![CDATA[
:0  %zext_ln180_32 = zext i4 %p_0501_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln180_32"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="4">
<![CDATA[
:1  %zext_ln180_33 = zext i4 %p_0501_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln180_33"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln180_19 = add i9 %add_ln180_7, %zext_ln180_33

]]></Node>
<StgValue><ssdm name="add_ln180_19"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="9">
<![CDATA[
:3  %zext_ln180_34 = zext i9 %add_ln180_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_34"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %word_buffer_m_V_addr_6 = getelementptr [160 x i2]* %word_buffer_m_V, i64 0, i64 %zext_ln180_34

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_addr_6"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %add_ln180_20 = add i10 %add_ln180_9, %zext_ln180_32

]]></Node>
<StgValue><ssdm name="add_ln180_20"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="8">
<![CDATA[
:8  %word_buffer_m_V_load_6 = load i2* %word_buffer_m_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_6"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:10  %cc_V_6 = add i4 %p_0501_0, 1

]]></Node>
<StgValue><ssdm name="cc_V_6"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:0  %lb_addr_4 = getelementptr [8 x i1]* %lb, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="lb_addr_4"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="3">
<![CDATA[
_ifconv16:1  %lb_load_4 = load i1* %lb_addr_4, align 1

]]></Node>
<StgValue><ssdm name="lb_load_4"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="8">
<![CDATA[
_ifconv16:2  %word_buffer_m_V_load_7 = load i2* %word_buffer_m_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_7"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv16:5  %rb_addr_4 = getelementptr [8 x i1]* %rb, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="rb_addr_4"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="3">
<![CDATA[
_ifconv16:6  %rb_load_4 = load i1* %rb_addr_4, align 1

]]></Node>
<StgValue><ssdm name="rb_load_4"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="8">
<![CDATA[
_ifconv16:7  %word_buffer_m_V_load_8 = load i2* %word_buffer_m_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_8"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="10">
<![CDATA[
:6  %zext_ln180_35 = zext i10 %add_ln180_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_35"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %line_buffer_m_V_addr_10 = getelementptr [480 x i2]* %line_buffer_m_V, i64 0, i64 %zext_ln180_35

]]></Node>
<StgValue><ssdm name="line_buffer_m_V_addr_10"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="8">
<![CDATA[
:8  %word_buffer_m_V_load_6 = load i2* %word_buffer_m_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_6"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
:9  store i2 %word_buffer_m_V_load_6, i2* %line_buffer_m_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %10

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="310" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="3">
<![CDATA[
_ifconv16:1  %lb_load_4 = load i1* %lb_addr_4, align 1

]]></Node>
<StgValue><ssdm name="lb_load_4"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="2" op_0_bw="8">
<![CDATA[
_ifconv16:2  %word_buffer_m_V_load_7 = load i2* %word_buffer_m_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_7"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv16:3  %select_ln178 = select i1 %lb_load_4, i2 0, i2 %word_buffer_m_V_load_7

]]></Node>
<StgValue><ssdm name="select_ln178"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv16:4  store i2 %select_ln178, i2* %line_buffer_m_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="3">
<![CDATA[
_ifconv16:6  %rb_load_4 = load i1* %rb_addr_4, align 1

]]></Node>
<StgValue><ssdm name="rb_load_4"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="8">
<![CDATA[
_ifconv16:7  %word_buffer_m_V_load_8 = load i2* %word_buffer_m_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="word_buffer_m_V_load_8"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv16:8  %select_ln179 = select i1 %rb_load_4, i2 0, i2 %word_buffer_m_V_load_8

]]></Node>
<StgValue><ssdm name="select_ln179"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="2" op_1_bw="9">
<![CDATA[
_ifconv16:9  store i2 %select_ln179, i2* %line_buffer_m_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
_ifconv16:10  br label %6

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="357" name="word_buffer_m_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="word_buffer_m_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="358" name="word_buffer_m_V_offset" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="word_buffer_m_V_offset"/></StgValue>
</port>
<port id="359" name="old_word_buffer_m_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="old_word_buffer_m_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="360" name="lb" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="lb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="361" name="rb" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="rb"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="362" name="line_buffer_m_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="line_buffer_m_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</port>
<port id="363" name="conv_params_m_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_params_m_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="364" name="conv_out_buffer_m_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv_out_buffer_m_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="365" name="log_width_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="log_width_V"/></StgValue>
</port>
<port id="366" name="words_per_image_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="words_per_image_V"/></StgValue>
</port>
<port id="367" name="wrd_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wrd_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="369" from="_ssdm_op_Read.ap_auto.i8" to="wrd_V_read" fromId="368" toId="20">
</dataflow>
<dataflow id="370" from="wrd_V" to="wrd_V_read" fromId="367" toId="20">
</dataflow>
<dataflow id="372" from="_ssdm_op_Read.ap_auto.i5" to="words_per_image_V_re" fromId="371" toId="21">
</dataflow>
<dataflow id="373" from="words_per_image_V" to="words_per_image_V_re" fromId="366" toId="21">
</dataflow>
<dataflow id="375" from="_ssdm_op_Read.ap_auto.i3" to="log_width_V_read" fromId="374" toId="22">
</dataflow>
<dataflow id="376" from="log_width_V" to="log_width_V_read" fromId="365" toId="22">
</dataflow>
<dataflow id="378" from="_ssdm_op_Read.ap_auto.i2" to="word_buffer_m_V_offs" fromId="377" toId="23">
</dataflow>
<dataflow id="379" from="word_buffer_m_V_offset" to="word_buffer_m_V_offs" fromId="358" toId="23">
</dataflow>
<dataflow id="381" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="tmp" fromId="380" toId="24">
</dataflow>
<dataflow id="382" from="word_buffer_m_V_offs" to="tmp" fromId="23" toId="24">
</dataflow>
<dataflow id="384" from="StgValue_383" to="tmp" fromId="383" toId="24">
</dataflow>
<dataflow id="385" from="tmp" to="zext_ln99" fromId="24" toId="25">
</dataflow>
<dataflow id="386" from="tmp" to="zext_ln99_1" fromId="24" toId="26">
</dataflow>
<dataflow id="387" from="log_width_V_read" to="zext_ln111" fromId="22" toId="27">
</dataflow>
<dataflow id="389" from="StgValue_388" to="add_ln111" fromId="388" toId="28">
</dataflow>
<dataflow id="390" from="zext_ln111" to="add_ln111" fromId="27" toId="28">
</dataflow>
<dataflow id="391" from="add_ln111" to="sext_ln111" fromId="28" toId="29">
</dataflow>
<dataflow id="393" from="StgValue_392" to="slices_per_line_V" fromId="392" toId="30">
</dataflow>
<dataflow id="394" from="sext_ln111" to="slices_per_line_V" fromId="29" toId="30">
</dataflow>
<dataflow id="395" from="wrd_V_read" to="first_wrd" fromId="20" toId="31">
</dataflow>
<dataflow id="397" from="StgValue_396" to="first_wrd" fromId="396" toId="31">
</dataflow>
<dataflow id="398" from="words_per_image_V_re" to="zext_ln879" fromId="21" toId="32">
</dataflow>
<dataflow id="399" from="zext_ln879" to="last_wrd" fromId="32" toId="33">
</dataflow>
<dataflow id="400" from="wrd_V_read" to="last_wrd" fromId="20" toId="33">
</dataflow>
<dataflow id="401" from="slices_per_line_V" to="rhs_V" fromId="30" toId="34">
</dataflow>
<dataflow id="402" from="slices_per_line_V" to="trunc_ln68" fromId="30" toId="35">
</dataflow>
<dataflow id="404" from="StgValue_403" to="p_095_0" fromId="403" toId="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="405" from="br_ln118" to="p_095_0" fromId="36" toId="37">
</dataflow>
<dataflow id="406" from="bank_V" to="p_095_0" fromId="40" toId="37">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="407" from="br_ln118" to="p_095_0" fromId="155" toId="37">
<BackEdge/>
</dataflow>
<dataflow id="408" from="p_095_0" to="icmp_ln118" fromId="37" toId="38">
</dataflow>
<dataflow id="410" from="StgValue_409" to="icmp_ln118" fromId="409" toId="38">
</dataflow>
<dataflow id="412" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="411" toId="39">
</dataflow>
<dataflow id="414" from="StgValue_413" to="empty" fromId="413" toId="39">
</dataflow>
<dataflow id="415" from="StgValue_413" to="empty" fromId="413" toId="39">
</dataflow>
<dataflow id="416" from="StgValue_413" to="empty" fromId="413" toId="39">
</dataflow>
<dataflow id="417" from="p_095_0" to="bank_V" fromId="37" toId="40">
</dataflow>
<dataflow id="419" from="StgValue_418" to="bank_V" fromId="418" toId="40">
</dataflow>
<dataflow id="420" from="icmp_ln118" to="br_ln118" fromId="38" toId="41">
</dataflow>
<dataflow id="421" from="p_095_0" to="xor_ln68" fromId="37" toId="42">
</dataflow>
<dataflow id="422" from="StgValue_409" to="xor_ln68" fromId="409" toId="42">
</dataflow>
<dataflow id="423" from="xor_ln68" to="sext_ln68" fromId="42" toId="43">
</dataflow>
<dataflow id="424" from="rhs_V" to="s_idx_V" fromId="34" toId="44">
</dataflow>
<dataflow id="425" from="sext_ln68" to="s_idx_V" fromId="43" toId="44">
</dataflow>
<dataflow id="427" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_8" fromId="426" toId="45">
</dataflow>
<dataflow id="428" from="s_idx_V" to="tmp_8" fromId="44" toId="45">
</dataflow>
<dataflow id="430" from="StgValue_429" to="tmp_8" fromId="429" toId="45">
</dataflow>
<dataflow id="431" from="p_095_0" to="zext_ln544" fromId="37" toId="46">
</dataflow>
<dataflow id="432" from="p_095_0" to="zext_ln180" fromId="37" toId="47">
</dataflow>
<dataflow id="433" from="zext_ln99_1" to="add_ln180" fromId="26" toId="48">
</dataflow>
<dataflow id="434" from="zext_ln180" to="add_ln180" fromId="47" toId="48">
</dataflow>
<dataflow id="435" from="add_ln180" to="trunc_ln180" fromId="48" toId="49">
</dataflow>
<dataflow id="437" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl_cast" fromId="436" toId="50">
</dataflow>
<dataflow id="438" from="trunc_ln180" to="p_shl_cast" fromId="49" toId="50">
</dataflow>
<dataflow id="440" from="StgValue_439" to="p_shl_cast" fromId="439" toId="50">
</dataflow>
<dataflow id="442" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_9" fromId="441" toId="51">
</dataflow>
<dataflow id="443" from="add_ln180" to="tmp_9" fromId="48" toId="51">
</dataflow>
<dataflow id="445" from="StgValue_444" to="tmp_9" fromId="444" toId="51">
</dataflow>
<dataflow id="446" from="tmp_9" to="zext_ln180_7" fromId="51" toId="52">
</dataflow>
<dataflow id="447" from="p_shl_cast" to="sub_ln180" fromId="50" toId="53">
</dataflow>
<dataflow id="448" from="zext_ln180_7" to="sub_ln180" fromId="52" toId="53">
</dataflow>
<dataflow id="450" from="StgValue_449" to="add_ln180_2" fromId="449" toId="54">
</dataflow>
<dataflow id="451" from="sub_ln180" to="add_ln180_2" fromId="53" toId="54">
</dataflow>
<dataflow id="452" from="add_ln180_2" to="zext_ln180_8" fromId="54" toId="55">
</dataflow>
<dataflow id="453" from="line_buffer_m_V" to="line_buffer_m_V_addr_2" fromId="362" toId="56">
</dataflow>
<dataflow id="455" from="StgValue_454" to="line_buffer_m_V_addr_2" fromId="454" toId="56">
</dataflow>
<dataflow id="456" from="zext_ln180_8" to="line_buffer_m_V_addr_2" fromId="55" toId="56">
</dataflow>
<dataflow id="458" from="StgValue_457" to="add_ln180_3" fromId="457" toId="57">
</dataflow>
<dataflow id="459" from="sub_ln180" to="add_ln180_3" fromId="53" toId="57">
</dataflow>
<dataflow id="460" from="add_ln180_3" to="zext_ln180_9" fromId="57" toId="58">
</dataflow>
<dataflow id="461" from="line_buffer_m_V" to="line_buffer_m_V_addr_4" fromId="362" toId="59">
</dataflow>
<dataflow id="462" from="StgValue_454" to="line_buffer_m_V_addr_4" fromId="454" toId="59">
</dataflow>
<dataflow id="463" from="zext_ln180_9" to="line_buffer_m_V_addr_4" fromId="58" toId="59">
</dataflow>
<dataflow id="464" from="tmp_8" to="br_ln120" fromId="45" toId="60">
</dataflow>
<dataflow id="465" from="s_idx_V" to="add_ln132" fromId="44" toId="61">
</dataflow>
<dataflow id="466" from="zext_ln99_1" to="add_ln132" fromId="26" toId="61">
</dataflow>
<dataflow id="468" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="p_shl5_cast" fromId="467" toId="62">
</dataflow>
<dataflow id="469" from="add_ln132" to="p_shl5_cast" fromId="61" toId="62">
</dataflow>
<dataflow id="470" from="StgValue_383" to="p_shl5_cast" fromId="383" toId="62">
</dataflow>
<dataflow id="471" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_11" fromId="441" toId="63">
</dataflow>
<dataflow id="472" from="add_ln132" to="tmp_11" fromId="61" toId="63">
</dataflow>
<dataflow id="473" from="StgValue_444" to="tmp_11" fromId="444" toId="63">
</dataflow>
<dataflow id="474" from="tmp_11" to="zext_ln132" fromId="63" toId="64">
</dataflow>
<dataflow id="475" from="p_shl5_cast" to="add_ln132_1" fromId="62" toId="65">
</dataflow>
<dataflow id="476" from="zext_ln132" to="add_ln132_1" fromId="64" toId="65">
</dataflow>
<dataflow id="477" from="add_ln132_1" to="zext_ln132_1" fromId="65" toId="66">
</dataflow>
<dataflow id="478" from="word_buffer_m_V" to="word_buffer_m_V_addr_2" fromId="357" toId="67">
</dataflow>
<dataflow id="479" from="StgValue_454" to="word_buffer_m_V_addr_2" fromId="454" toId="67">
</dataflow>
<dataflow id="480" from="zext_ln132_1" to="word_buffer_m_V_addr_2" fromId="66" toId="67">
</dataflow>
<dataflow id="481" from="add_ln132_1" to="add_ln135" fromId="65" toId="68">
</dataflow>
<dataflow id="483" from="StgValue_482" to="add_ln135" fromId="482" toId="68">
</dataflow>
<dataflow id="484" from="add_ln135" to="zext_ln135" fromId="68" toId="69">
</dataflow>
<dataflow id="485" from="word_buffer_m_V" to="word_buffer_m_V_addr_5" fromId="357" toId="70">
</dataflow>
<dataflow id="486" from="StgValue_454" to="word_buffer_m_V_addr_5" fromId="454" toId="70">
</dataflow>
<dataflow id="487" from="zext_ln135" to="word_buffer_m_V_addr_5" fromId="69" toId="70">
</dataflow>
<dataflow id="488" from="trunc_ln68" to="add_ln1353" fromId="35" toId="72">
</dataflow>
<dataflow id="489" from="xor_ln68" to="add_ln1353" fromId="42" toId="72">
</dataflow>
<dataflow id="490" from="add_ln1353" to="ret_V" fromId="72" toId="73">
</dataflow>
<dataflow id="491" from="StgValue_409" to="ret_V" fromId="409" toId="73">
</dataflow>
<dataflow id="492" from="ret_V" to="zext_ln180_10" fromId="73" toId="74">
</dataflow>
<dataflow id="493" from="zext_ln180_10" to="add_ln180_4" fromId="74" toId="75">
</dataflow>
<dataflow id="494" from="zext_ln99_1" to="add_ln180_4" fromId="26" toId="75">
</dataflow>
<dataflow id="495" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="p_shl3_cast" fromId="467" toId="76">
</dataflow>
<dataflow id="496" from="add_ln180_4" to="p_shl3_cast" fromId="75" toId="76">
</dataflow>
<dataflow id="497" from="StgValue_383" to="p_shl3_cast" fromId="383" toId="76">
</dataflow>
<dataflow id="498" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_10" fromId="441" toId="77">
</dataflow>
<dataflow id="499" from="add_ln180_4" to="tmp_10" fromId="75" toId="77">
</dataflow>
<dataflow id="500" from="StgValue_444" to="tmp_10" fromId="444" toId="77">
</dataflow>
<dataflow id="501" from="tmp_10" to="zext_ln180_11" fromId="77" toId="78">
</dataflow>
<dataflow id="502" from="p_shl3_cast" to="add_ln180_5" fromId="76" toId="79">
</dataflow>
<dataflow id="503" from="zext_ln180_11" to="add_ln180_5" fromId="78" toId="79">
</dataflow>
<dataflow id="504" from="add_ln180_5" to="zext_ln180_12" fromId="79" toId="80">
</dataflow>
<dataflow id="505" from="old_word_buffer_m_V" to="old_word_buffer_m_V_s" fromId="359" toId="81">
</dataflow>
<dataflow id="506" from="StgValue_454" to="old_word_buffer_m_V_s" fromId="454" toId="81">
</dataflow>
<dataflow id="507" from="zext_ln180_12" to="old_word_buffer_m_V_s" fromId="80" toId="81">
</dataflow>
<dataflow id="508" from="add_ln180_5" to="add_ln127" fromId="79" toId="82">
</dataflow>
<dataflow id="509" from="StgValue_482" to="add_ln127" fromId="482" toId="82">
</dataflow>
<dataflow id="510" from="add_ln127" to="zext_ln127" fromId="82" toId="83">
</dataflow>
<dataflow id="511" from="old_word_buffer_m_V" to="old_word_buffer_m_V_1" fromId="359" toId="84">
</dataflow>
<dataflow id="512" from="StgValue_454" to="old_word_buffer_m_V_1" fromId="454" toId="84">
</dataflow>
<dataflow id="513" from="zext_ln127" to="old_word_buffer_m_V_1" fromId="83" toId="84">
</dataflow>
<dataflow id="514" from="word_buffer_m_V_offs" to="trunc_ln145" fromId="23" toId="86">
</dataflow>
<dataflow id="516" from="conv_word" to="call_ln145" fromId="515" toId="87">
</dataflow>
<dataflow id="517" from="line_buffer_m_V" to="call_ln145" fromId="362" toId="87">
</dataflow>
<dataflow id="518" from="trunc_ln145" to="call_ln145" fromId="86" toId="87">
</dataflow>
<dataflow id="519" from="conv_params_m_V" to="call_ln145" fromId="363" toId="87">
</dataflow>
<dataflow id="520" from="conv_out_buffer_m_V" to="call_ln145" fromId="364" toId="87">
</dataflow>
<dataflow id="521" from="cc_V_1" to="p_0249_0" fromId="110" toId="88">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="522" from="br_ln130" to="p_0249_0" fromId="111" toId="88">
<BackEdge/>
</dataflow>
<dataflow id="523" from="StgValue_418" to="p_0249_0" fromId="418" toId="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="524" from="br_ln130" to="p_0249_0" fromId="71" toId="88">
</dataflow>
<dataflow id="525" from="p_0249_0" to="icmp_ln130" fromId="88" toId="89">
</dataflow>
<dataflow id="527" from="StgValue_526" to="icmp_ln130" fromId="526" toId="89">
</dataflow>
<dataflow id="528" from="_ssdm_op_SpecLoopTripCount" to="empty_34" fromId="411" toId="90">
</dataflow>
<dataflow id="529" from="StgValue_413" to="empty_34" fromId="413" toId="90">
</dataflow>
<dataflow id="530" from="StgValue_413" to="empty_34" fromId="413" toId="90">
</dataflow>
<dataflow id="531" from="StgValue_413" to="empty_34" fromId="413" toId="90">
</dataflow>
<dataflow id="532" from="icmp_ln130" to="br_ln130" fromId="89" toId="91">
</dataflow>
<dataflow id="533" from="p_0249_0" to="zext_ln132_3" fromId="88" toId="92">
</dataflow>
<dataflow id="534" from="add_ln132_1" to="add_ln132_2" fromId="65" toId="93">
</dataflow>
<dataflow id="535" from="zext_ln132_3" to="add_ln132_2" fromId="92" toId="93">
</dataflow>
<dataflow id="536" from="add_ln132_2" to="zext_ln132_4" fromId="93" toId="94">
</dataflow>
<dataflow id="537" from="word_buffer_m_V" to="word_buffer_m_V_addr" fromId="357" toId="95">
</dataflow>
<dataflow id="538" from="StgValue_454" to="word_buffer_m_V_addr" fromId="454" toId="95">
</dataflow>
<dataflow id="539" from="zext_ln132_4" to="word_buffer_m_V_addr" fromId="94" toId="95">
</dataflow>
<dataflow id="540" from="word_buffer_m_V_addr" to="word_buffer_m_V_load" fromId="95" toId="96">
</dataflow>
<dataflow id="541" from="lb" to="lb_addr_1" fromId="360" toId="97">
</dataflow>
<dataflow id="542" from="StgValue_454" to="lb_addr_1" fromId="454" toId="97">
</dataflow>
<dataflow id="543" from="zext_ln544" to="lb_addr_1" fromId="46" toId="97">
</dataflow>
<dataflow id="544" from="lb_addr_1" to="lb_load_1" fromId="97" toId="98">
</dataflow>
<dataflow id="545" from="word_buffer_m_V_addr_2" to="word_buffer_m_V_load_2" fromId="67" toId="99">
</dataflow>
<dataflow id="546" from="rb" to="rb_addr_2" fromId="361" toId="100">
</dataflow>
<dataflow id="547" from="StgValue_454" to="rb_addr_2" fromId="454" toId="100">
</dataflow>
<dataflow id="548" from="zext_ln544" to="rb_addr_2" fromId="46" toId="100">
</dataflow>
<dataflow id="549" from="rb_addr_2" to="rb_load_2" fromId="100" toId="101">
</dataflow>
<dataflow id="550" from="word_buffer_m_V_addr_5" to="word_buffer_m_V_load_5" fromId="70" toId="102">
</dataflow>
<dataflow id="551" from="p_0249_0" to="zext_ln132_2" fromId="88" toId="103">
</dataflow>
<dataflow id="552" from="add_ln180_2" to="add_ln180_15" fromId="54" toId="104">
</dataflow>
<dataflow id="553" from="zext_ln132_2" to="add_ln180_15" fromId="103" toId="104">
</dataflow>
<dataflow id="554" from="add_ln180_15" to="zext_ln180_26" fromId="104" toId="105">
</dataflow>
<dataflow id="555" from="line_buffer_m_V" to="line_buffer_m_V_addr_3" fromId="362" toId="106">
</dataflow>
<dataflow id="556" from="StgValue_454" to="line_buffer_m_V_addr_3" fromId="454" toId="106">
</dataflow>
<dataflow id="557" from="zext_ln180_26" to="line_buffer_m_V_addr_3" fromId="105" toId="106">
</dataflow>
<dataflow id="558" from="word_buffer_m_V_addr" to="word_buffer_m_V_load" fromId="95" toId="107">
</dataflow>
<dataflow id="559" from="last_wrd" to="select_ln879" fromId="33" toId="108">
</dataflow>
<dataflow id="561" from="StgValue_560" to="select_ln879" fromId="560" toId="108">
</dataflow>
<dataflow id="562" from="word_buffer_m_V_load" to="select_ln879" fromId="107" toId="108">
</dataflow>
<dataflow id="563" from="select_ln879" to="store_ln132" fromId="108" toId="109">
</dataflow>
<dataflow id="564" from="line_buffer_m_V_addr_3" to="store_ln132" fromId="106" toId="109">
</dataflow>
<dataflow id="565" from="p_0249_0" to="cc_V_1" fromId="88" toId="110">
</dataflow>
<dataflow id="566" from="StgValue_418" to="cc_V_1" fromId="418" toId="110">
</dataflow>
<dataflow id="567" from="lb_addr_1" to="lb_load_1" fromId="97" toId="112">
</dataflow>
<dataflow id="568" from="word_buffer_m_V_addr_2" to="word_buffer_m_V_load_2" fromId="67" toId="113">
</dataflow>
<dataflow id="569" from="lb_load_1" to="or_ln134" fromId="112" toId="114">
</dataflow>
<dataflow id="570" from="last_wrd" to="or_ln134" fromId="33" toId="114">
</dataflow>
<dataflow id="571" from="or_ln134" to="select_ln134" fromId="114" toId="115">
</dataflow>
<dataflow id="572" from="StgValue_560" to="select_ln134" fromId="560" toId="115">
</dataflow>
<dataflow id="573" from="word_buffer_m_V_load_2" to="select_ln134" fromId="113" toId="115">
</dataflow>
<dataflow id="574" from="select_ln134" to="store_ln134" fromId="115" toId="116">
</dataflow>
<dataflow id="575" from="line_buffer_m_V_addr_2" to="store_ln134" fromId="56" toId="116">
</dataflow>
<dataflow id="576" from="rb_addr_2" to="rb_load_2" fromId="100" toId="117">
</dataflow>
<dataflow id="577" from="word_buffer_m_V_addr_5" to="word_buffer_m_V_load_5" fromId="70" toId="118">
</dataflow>
<dataflow id="578" from="rb_load_2" to="or_ln135" fromId="117" toId="119">
</dataflow>
<dataflow id="579" from="last_wrd" to="or_ln135" fromId="33" toId="119">
</dataflow>
<dataflow id="580" from="or_ln135" to="select_ln135" fromId="119" toId="120">
</dataflow>
<dataflow id="581" from="StgValue_560" to="select_ln135" fromId="560" toId="120">
</dataflow>
<dataflow id="582" from="word_buffer_m_V_load_5" to="select_ln135" fromId="118" toId="120">
</dataflow>
<dataflow id="583" from="cc_V" to="p_027_0" fromId="143" toId="122">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="584" from="br_ln122" to="p_027_0" fromId="144" toId="122">
<BackEdge/>
</dataflow>
<dataflow id="585" from="StgValue_418" to="p_027_0" fromId="418" toId="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln118" val="0"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="586" from="br_ln122" to="p_027_0" fromId="85" toId="122">
</dataflow>
<dataflow id="587" from="p_027_0" to="icmp_ln122" fromId="122" toId="123">
</dataflow>
<dataflow id="588" from="StgValue_526" to="icmp_ln122" fromId="526" toId="123">
</dataflow>
<dataflow id="589" from="_ssdm_op_SpecLoopTripCount" to="empty_33" fromId="411" toId="124">
</dataflow>
<dataflow id="590" from="StgValue_413" to="empty_33" fromId="413" toId="124">
</dataflow>
<dataflow id="591" from="StgValue_413" to="empty_33" fromId="413" toId="124">
</dataflow>
<dataflow id="592" from="StgValue_413" to="empty_33" fromId="413" toId="124">
</dataflow>
<dataflow id="593" from="icmp_ln122" to="br_ln122" fromId="123" toId="125">
</dataflow>
<dataflow id="594" from="p_027_0" to="zext_ln180_23" fromId="122" toId="126">
</dataflow>
<dataflow id="595" from="add_ln180_5" to="add_ln180_13" fromId="79" toId="127">
</dataflow>
<dataflow id="596" from="zext_ln180_23" to="add_ln180_13" fromId="126" toId="127">
</dataflow>
<dataflow id="597" from="add_ln180_13" to="zext_ln180_24" fromId="127" toId="128">
</dataflow>
<dataflow id="598" from="old_word_buffer_m_V" to="old_word_buffer_m_V_2" fromId="359" toId="129">
</dataflow>
<dataflow id="599" from="StgValue_454" to="old_word_buffer_m_V_2" fromId="454" toId="129">
</dataflow>
<dataflow id="600" from="zext_ln180_24" to="old_word_buffer_m_V_2" fromId="128" toId="129">
</dataflow>
<dataflow id="601" from="old_word_buffer_m_V_2" to="old_word_buffer_m_V_3" fromId="129" toId="130">
</dataflow>
<dataflow id="602" from="lb" to="lb_addr" fromId="360" toId="131">
</dataflow>
<dataflow id="603" from="StgValue_454" to="lb_addr" fromId="454" toId="131">
</dataflow>
<dataflow id="604" from="zext_ln544" to="lb_addr" fromId="46" toId="131">
</dataflow>
<dataflow id="605" from="lb_addr" to="lb_load" fromId="131" toId="132">
</dataflow>
<dataflow id="606" from="old_word_buffer_m_V_s" to="old_word_buffer_m_V_4" fromId="81" toId="133">
</dataflow>
<dataflow id="607" from="rb" to="rb_addr" fromId="361" toId="134">
</dataflow>
<dataflow id="608" from="StgValue_454" to="rb_addr" fromId="454" toId="134">
</dataflow>
<dataflow id="609" from="zext_ln544" to="rb_addr" fromId="46" toId="134">
</dataflow>
<dataflow id="610" from="rb_addr" to="rb_load" fromId="134" toId="135">
</dataflow>
<dataflow id="611" from="old_word_buffer_m_V_1" to="old_word_buffer_m_V_5" fromId="84" toId="136">
</dataflow>
<dataflow id="612" from="p_027_0" to="zext_ln180_22" fromId="122" toId="137">
</dataflow>
<dataflow id="613" from="add_ln180_2" to="add_ln180_14" fromId="54" toId="138">
</dataflow>
<dataflow id="614" from="zext_ln180_22" to="add_ln180_14" fromId="137" toId="138">
</dataflow>
<dataflow id="615" from="add_ln180_14" to="zext_ln180_25" fromId="138" toId="139">
</dataflow>
<dataflow id="616" from="line_buffer_m_V" to="line_buffer_m_V_addr" fromId="362" toId="140">
</dataflow>
<dataflow id="617" from="StgValue_454" to="line_buffer_m_V_addr" fromId="454" toId="140">
</dataflow>
<dataflow id="618" from="zext_ln180_25" to="line_buffer_m_V_addr" fromId="139" toId="140">
</dataflow>
<dataflow id="619" from="old_word_buffer_m_V_2" to="old_word_buffer_m_V_3" fromId="129" toId="141">
</dataflow>
<dataflow id="620" from="old_word_buffer_m_V_3" to="store_ln124" fromId="141" toId="142">
</dataflow>
<dataflow id="621" from="line_buffer_m_V_addr" to="store_ln124" fromId="140" toId="142">
</dataflow>
<dataflow id="622" from="p_027_0" to="cc_V" fromId="122" toId="143">
</dataflow>
<dataflow id="623" from="StgValue_418" to="cc_V" fromId="418" toId="143">
</dataflow>
<dataflow id="624" from="lb_addr" to="lb_load" fromId="131" toId="145">
</dataflow>
<dataflow id="625" from="old_word_buffer_m_V_s" to="old_word_buffer_m_V_4" fromId="81" toId="146">
</dataflow>
<dataflow id="626" from="lb_load" to="select_ln126" fromId="145" toId="147">
</dataflow>
<dataflow id="627" from="StgValue_560" to="select_ln126" fromId="560" toId="147">
</dataflow>
<dataflow id="628" from="old_word_buffer_m_V_4" to="select_ln126" fromId="146" toId="147">
</dataflow>
<dataflow id="629" from="select_ln126" to="store_ln126" fromId="147" toId="148">
</dataflow>
<dataflow id="630" from="line_buffer_m_V_addr_2" to="store_ln126" fromId="56" toId="148">
</dataflow>
<dataflow id="631" from="rb_addr" to="rb_load" fromId="134" toId="149">
</dataflow>
<dataflow id="632" from="old_word_buffer_m_V_1" to="old_word_buffer_m_V_5" fromId="84" toId="150">
</dataflow>
<dataflow id="633" from="rb_load" to="select_ln127" fromId="149" toId="151">
</dataflow>
<dataflow id="634" from="StgValue_560" to="select_ln127" fromId="560" toId="151">
</dataflow>
<dataflow id="635" from="old_word_buffer_m_V_5" to="select_ln127" fromId="150" toId="151">
</dataflow>
<dataflow id="636" from="select_ln135" to="storemerge" fromId="120" toId="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="637" from="br_ln0" to="storemerge" fromId="121" toId="153">
</dataflow>
<dataflow id="638" from="select_ln127" to="storemerge" fromId="151" toId="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="639" from="br_ln128" to="storemerge" fromId="152" toId="153">
</dataflow>
<dataflow id="640" from="storemerge" to="store_ln127" fromId="153" toId="154">
</dataflow>
<dataflow id="641" from="line_buffer_m_V_addr_4" to="store_ln127" fromId="59" toId="154">
</dataflow>
<dataflow id="642" from="conv_word" to="call_ln145" fromId="515" toId="156">
</dataflow>
<dataflow id="643" from="line_buffer_m_V" to="call_ln145" fromId="362" toId="156">
</dataflow>
<dataflow id="644" from="trunc_ln145" to="call_ln145" fromId="86" toId="156">
</dataflow>
<dataflow id="645" from="conv_params_m_V" to="call_ln145" fromId="363" toId="156">
</dataflow>
<dataflow id="646" from="conv_out_buffer_m_V" to="call_ln145" fromId="364" toId="156">
</dataflow>
<dataflow id="647" from="StgValue_403" to="p_0198_0" fromId="403" toId="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="648" from="br_ln149" to="p_0198_0" fromId="157" toId="158">
</dataflow>
<dataflow id="649" from="bank_V_1" to="p_0198_0" fromId="161" toId="158">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="650" from="br_ln149" to="p_0198_0" fromId="318" toId="158">
<BackEdge/>
</dataflow>
<dataflow id="651" from="p_0198_0" to="icmp_ln149" fromId="158" toId="159">
</dataflow>
<dataflow id="652" from="StgValue_409" to="icmp_ln149" fromId="409" toId="159">
</dataflow>
<dataflow id="653" from="_ssdm_op_SpecLoopTripCount" to="empty_35" fromId="411" toId="160">
</dataflow>
<dataflow id="654" from="StgValue_413" to="empty_35" fromId="413" toId="160">
</dataflow>
<dataflow id="655" from="StgValue_413" to="empty_35" fromId="413" toId="160">
</dataflow>
<dataflow id="656" from="StgValue_413" to="empty_35" fromId="413" toId="160">
</dataflow>
<dataflow id="657" from="p_0198_0" to="bank_V_1" fromId="158" toId="161">
</dataflow>
<dataflow id="658" from="StgValue_418" to="bank_V_1" fromId="418" toId="161">
</dataflow>
<dataflow id="659" from="icmp_ln149" to="br_ln149" fromId="159" toId="162">
</dataflow>
<dataflow id="660" from="p_0198_0" to="lhs_V" fromId="158" toId="163">
</dataflow>
<dataflow id="661" from="lhs_V" to="ret_V_10" fromId="163" toId="164">
</dataflow>
<dataflow id="662" from="rhs_V" to="ret_V_10" fromId="34" toId="164">
</dataflow>
<dataflow id="663" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_12" fromId="426" toId="165">
</dataflow>
<dataflow id="664" from="ret_V_10" to="tmp_12" fromId="164" toId="165">
</dataflow>
<dataflow id="665" from="StgValue_429" to="tmp_12" fromId="429" toId="165">
</dataflow>
<dataflow id="666" from="p_0198_0" to="zext_ln544_5" fromId="158" toId="166">
</dataflow>
<dataflow id="667" from="zext_ln99_1" to="add_ln180_6" fromId="26" toId="167">
</dataflow>
<dataflow id="668" from="lhs_V" to="add_ln180_6" fromId="163" toId="167">
</dataflow>
<dataflow id="669" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="p_shl9_cast" fromId="467" toId="168">
</dataflow>
<dataflow id="670" from="add_ln180_6" to="p_shl9_cast" fromId="167" toId="168">
</dataflow>
<dataflow id="671" from="StgValue_383" to="p_shl9_cast" fromId="383" toId="168">
</dataflow>
<dataflow id="672" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_13" fromId="441" toId="169">
</dataflow>
<dataflow id="673" from="add_ln180_6" to="tmp_13" fromId="167" toId="169">
</dataflow>
<dataflow id="674" from="StgValue_444" to="tmp_13" fromId="444" toId="169">
</dataflow>
<dataflow id="675" from="tmp_13" to="zext_ln180_13" fromId="169" toId="170">
</dataflow>
<dataflow id="676" from="tmp_13" to="zext_ln180_14" fromId="169" toId="171">
</dataflow>
<dataflow id="677" from="zext_ln180_13" to="add_ln180_7" fromId="170" toId="172">
</dataflow>
<dataflow id="678" from="p_shl9_cast" to="add_ln180_7" fromId="168" toId="172">
</dataflow>
<dataflow id="679" from="add_ln180_7" to="zext_ln180_15" fromId="172" toId="173">
</dataflow>
<dataflow id="680" from="word_buffer_m_V" to="word_buffer_m_V_addr_7" fromId="357" toId="174">
</dataflow>
<dataflow id="681" from="StgValue_454" to="word_buffer_m_V_addr_7" fromId="454" toId="174">
</dataflow>
<dataflow id="682" from="zext_ln180_15" to="word_buffer_m_V_addr_7" fromId="173" toId="174">
</dataflow>
<dataflow id="683" from="StgValue_482" to="add_ln179" fromId="482" toId="175">
</dataflow>
<dataflow id="684" from="add_ln180_7" to="add_ln179" fromId="172" toId="175">
</dataflow>
<dataflow id="685" from="add_ln179" to="zext_ln179" fromId="175" toId="176">
</dataflow>
<dataflow id="686" from="word_buffer_m_V" to="word_buffer_m_V_addr_8" fromId="357" toId="177">
</dataflow>
<dataflow id="687" from="StgValue_454" to="word_buffer_m_V_addr_8" fromId="454" toId="177">
</dataflow>
<dataflow id="688" from="zext_ln179" to="word_buffer_m_V_addr_8" fromId="176" toId="177">
</dataflow>
<dataflow id="689" from="add_ln180_6" to="trunc_ln180_1" fromId="167" toId="178">
</dataflow>
<dataflow id="690" from="_ssdm_op_BitConcatenate.i10.i5.i5" to="p_shl7_cast" fromId="436" toId="179">
</dataflow>
<dataflow id="691" from="trunc_ln180_1" to="p_shl7_cast" fromId="178" toId="179">
</dataflow>
<dataflow id="692" from="StgValue_439" to="p_shl7_cast" fromId="439" toId="179">
</dataflow>
<dataflow id="693" from="p_shl7_cast" to="sub_ln180_1" fromId="179" toId="180">
</dataflow>
<dataflow id="694" from="zext_ln180_14" to="sub_ln180_1" fromId="171" toId="180">
</dataflow>
<dataflow id="695" from="sub_ln180_1" to="zext_ln180_16" fromId="180" toId="181">
</dataflow>
<dataflow id="696" from="line_buffer_m_V" to="line_buffer_m_V_addr_5" fromId="362" toId="182">
</dataflow>
<dataflow id="697" from="StgValue_454" to="line_buffer_m_V_addr_5" fromId="454" toId="182">
</dataflow>
<dataflow id="698" from="zext_ln180_16" to="line_buffer_m_V_addr_5" fromId="181" toId="182">
</dataflow>
<dataflow id="700" from="StgValue_699" to="add_ln180_8" fromId="699" toId="183">
</dataflow>
<dataflow id="701" from="sub_ln180_1" to="add_ln180_8" fromId="180" toId="183">
</dataflow>
<dataflow id="702" from="add_ln180_8" to="zext_ln180_17" fromId="183" toId="184">
</dataflow>
<dataflow id="703" from="line_buffer_m_V" to="line_buffer_m_V_addr_7" fromId="362" toId="185">
</dataflow>
<dataflow id="704" from="StgValue_454" to="line_buffer_m_V_addr_7" fromId="454" toId="185">
</dataflow>
<dataflow id="705" from="zext_ln180_17" to="line_buffer_m_V_addr_7" fromId="184" toId="185">
</dataflow>
<dataflow id="707" from="StgValue_706" to="add_ln180_9" fromId="706" toId="186">
</dataflow>
<dataflow id="708" from="sub_ln180_1" to="add_ln180_9" fromId="180" toId="186">
</dataflow>
<dataflow id="709" from="add_ln180_9" to="zext_ln180_18" fromId="186" toId="187">
</dataflow>
<dataflow id="710" from="line_buffer_m_V" to="line_buffer_m_V_addr_8" fromId="362" toId="188">
</dataflow>
<dataflow id="711" from="StgValue_454" to="line_buffer_m_V_addr_8" fromId="454" toId="188">
</dataflow>
<dataflow id="712" from="zext_ln180_18" to="line_buffer_m_V_addr_8" fromId="187" toId="188">
</dataflow>
<dataflow id="714" from="StgValue_713" to="add_ln180_10" fromId="713" toId="189">
</dataflow>
<dataflow id="715" from="sub_ln180_1" to="add_ln180_10" fromId="180" toId="189">
</dataflow>
<dataflow id="716" from="add_ln180_10" to="zext_ln180_19" fromId="189" toId="190">
</dataflow>
<dataflow id="717" from="line_buffer_m_V" to="line_buffer_m_V_addr_9" fromId="362" toId="191">
</dataflow>
<dataflow id="718" from="StgValue_454" to="line_buffer_m_V_addr_9" fromId="454" toId="191">
</dataflow>
<dataflow id="719" from="zext_ln180_19" to="line_buffer_m_V_addr_9" fromId="190" toId="191">
</dataflow>
<dataflow id="720" from="tmp_12" to="br_ln153" fromId="165" toId="192">
</dataflow>
<dataflow id="721" from="ret_V_10" to="add_ln180_11" fromId="164" toId="193">
</dataflow>
<dataflow id="722" from="zext_ln99_1" to="add_ln180_11" fromId="26" toId="193">
</dataflow>
<dataflow id="723" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="p_shl10_cast" fromId="467" toId="194">
</dataflow>
<dataflow id="724" from="add_ln180_11" to="p_shl10_cast" fromId="193" toId="194">
</dataflow>
<dataflow id="725" from="StgValue_383" to="p_shl10_cast" fromId="383" toId="194">
</dataflow>
<dataflow id="726" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="tmp_15" fromId="441" toId="195">
</dataflow>
<dataflow id="727" from="add_ln180_11" to="tmp_15" fromId="193" toId="195">
</dataflow>
<dataflow id="728" from="StgValue_444" to="tmp_15" fromId="444" toId="195">
</dataflow>
<dataflow id="729" from="tmp_15" to="zext_ln180_20" fromId="195" toId="196">
</dataflow>
<dataflow id="730" from="p_shl10_cast" to="add_ln180_12" fromId="194" toId="197">
</dataflow>
<dataflow id="731" from="zext_ln180_20" to="add_ln180_12" fromId="196" toId="197">
</dataflow>
<dataflow id="732" from="add_ln180_12" to="zext_ln180_21" fromId="197" toId="198">
</dataflow>
<dataflow id="733" from="word_buffer_m_V" to="word_buffer_m_V_addr_3" fromId="357" toId="199">
</dataflow>
<dataflow id="734" from="StgValue_454" to="word_buffer_m_V_addr_3" fromId="454" toId="199">
</dataflow>
<dataflow id="735" from="zext_ln180_21" to="word_buffer_m_V_addr_3" fromId="198" toId="199">
</dataflow>
<dataflow id="736" from="add_ln180_12" to="add_ln160" fromId="197" toId="200">
</dataflow>
<dataflow id="737" from="StgValue_482" to="add_ln160" fromId="482" toId="200">
</dataflow>
<dataflow id="738" from="add_ln160" to="zext_ln160" fromId="200" toId="201">
</dataflow>
<dataflow id="739" from="word_buffer_m_V" to="word_buffer_m_V_addr_4" fromId="357" toId="202">
</dataflow>
<dataflow id="740" from="StgValue_454" to="word_buffer_m_V_addr_4" fromId="454" toId="202">
</dataflow>
<dataflow id="741" from="zext_ln160" to="word_buffer_m_V_addr_4" fromId="201" toId="202">
</dataflow>
<dataflow id="743" from="StgValue_742" to="ret_V_9" fromId="742" toId="204">
</dataflow>
<dataflow id="744" from="ret_V_10" to="ret_V_9" fromId="164" toId="204">
</dataflow>
<dataflow id="745" from="ret_V_9" to="sext_ln165" fromId="204" toId="205">
</dataflow>
<dataflow id="746" from="zext_ln99" to="add_ln165" fromId="25" toId="206">
</dataflow>
<dataflow id="747" from="sext_ln165" to="add_ln165" fromId="205" toId="206">
</dataflow>
<dataflow id="748" from="add_ln165" to="trunc_ln165" fromId="206" toId="207">
</dataflow>
<dataflow id="749" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="p_shl12_cast" fromId="467" toId="208">
</dataflow>
<dataflow id="750" from="trunc_ln165" to="p_shl12_cast" fromId="207" toId="208">
</dataflow>
<dataflow id="751" from="StgValue_383" to="p_shl12_cast" fromId="383" toId="208">
</dataflow>
<dataflow id="753" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="tmp_14" fromId="752" toId="209">
</dataflow>
<dataflow id="754" from="add_ln165" to="tmp_14" fromId="206" toId="209">
</dataflow>
<dataflow id="755" from="StgValue_444" to="tmp_14" fromId="444" toId="209">
</dataflow>
<dataflow id="756" from="tmp_14" to="sext_ln165_1" fromId="209" toId="210">
</dataflow>
<dataflow id="757" from="sext_ln165_1" to="add_ln165_1" fromId="210" toId="211">
</dataflow>
<dataflow id="758" from="p_shl12_cast" to="add_ln165_1" fromId="208" toId="211">
</dataflow>
<dataflow id="759" from="add_ln165_1" to="zext_ln165" fromId="211" toId="212">
</dataflow>
<dataflow id="760" from="old_word_buffer_m_V" to="old_word_buffer_m_V_6" fromId="359" toId="213">
</dataflow>
<dataflow id="761" from="StgValue_454" to="old_word_buffer_m_V_6" fromId="454" toId="213">
</dataflow>
<dataflow id="762" from="zext_ln165" to="old_word_buffer_m_V_6" fromId="212" toId="213">
</dataflow>
<dataflow id="763" from="StgValue_482" to="add_ln168" fromId="482" toId="214">
</dataflow>
<dataflow id="764" from="add_ln165_1" to="add_ln168" fromId="211" toId="214">
</dataflow>
<dataflow id="765" from="add_ln168" to="zext_ln168" fromId="214" toId="215">
</dataflow>
<dataflow id="766" from="old_word_buffer_m_V" to="old_word_buffer_m_V_7" fromId="359" toId="216">
</dataflow>
<dataflow id="767" from="StgValue_454" to="old_word_buffer_m_V_7" fromId="454" toId="216">
</dataflow>
<dataflow id="768" from="zext_ln168" to="old_word_buffer_m_V_7" fromId="215" toId="216">
</dataflow>
<dataflow id="769" from="cc_V_5" to="p_0324_0" fromId="240" toId="219">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="770" from="br_ln155" to="p_0324_0" fromId="241" toId="219">
<BackEdge/>
</dataflow>
<dataflow id="771" from="StgValue_418" to="p_0324_0" fromId="418" toId="219">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="772" from="br_ln155" to="p_0324_0" fromId="203" toId="219">
</dataflow>
<dataflow id="773" from="p_0324_0" to="icmp_ln155" fromId="219" toId="220">
</dataflow>
<dataflow id="774" from="StgValue_526" to="icmp_ln155" fromId="526" toId="220">
</dataflow>
<dataflow id="775" from="_ssdm_op_SpecLoopTripCount" to="empty_36" fromId="411" toId="221">
</dataflow>
<dataflow id="776" from="StgValue_413" to="empty_36" fromId="413" toId="221">
</dataflow>
<dataflow id="777" from="StgValue_413" to="empty_36" fromId="413" toId="221">
</dataflow>
<dataflow id="778" from="StgValue_413" to="empty_36" fromId="413" toId="221">
</dataflow>
<dataflow id="779" from="icmp_ln155" to="br_ln155" fromId="220" toId="222">
</dataflow>
<dataflow id="780" from="p_0324_0" to="zext_ln180_29" fromId="219" toId="223">
</dataflow>
<dataflow id="781" from="add_ln180_12" to="add_ln180_16" fromId="197" toId="224">
</dataflow>
<dataflow id="782" from="zext_ln180_29" to="add_ln180_16" fromId="223" toId="224">
</dataflow>
<dataflow id="783" from="add_ln180_16" to="zext_ln180_30" fromId="224" toId="225">
</dataflow>
<dataflow id="784" from="word_buffer_m_V" to="word_buffer_m_V_addr_1" fromId="357" toId="226">
</dataflow>
<dataflow id="785" from="StgValue_454" to="word_buffer_m_V_addr_1" fromId="454" toId="226">
</dataflow>
<dataflow id="786" from="zext_ln180_30" to="word_buffer_m_V_addr_1" fromId="225" toId="226">
</dataflow>
<dataflow id="787" from="word_buffer_m_V_addr_1" to="word_buffer_m_V_load_1" fromId="226" toId="227">
</dataflow>
<dataflow id="788" from="lb" to="lb_addr_2" fromId="360" toId="228">
</dataflow>
<dataflow id="789" from="StgValue_454" to="lb_addr_2" fromId="454" toId="228">
</dataflow>
<dataflow id="790" from="zext_ln544_5" to="lb_addr_2" fromId="166" toId="228">
</dataflow>
<dataflow id="791" from="lb_addr_2" to="lb_load_2" fromId="228" toId="229">
</dataflow>
<dataflow id="792" from="word_buffer_m_V_addr_3" to="word_buffer_m_V_load_3" fromId="199" toId="230">
</dataflow>
<dataflow id="793" from="rb" to="rb_addr_1" fromId="361" toId="231">
</dataflow>
<dataflow id="794" from="StgValue_454" to="rb_addr_1" fromId="454" toId="231">
</dataflow>
<dataflow id="795" from="zext_ln544_5" to="rb_addr_1" fromId="166" toId="231">
</dataflow>
<dataflow id="796" from="rb_addr_1" to="rb_load_1" fromId="231" toId="232">
</dataflow>
<dataflow id="797" from="word_buffer_m_V_addr_4" to="word_buffer_m_V_load_4" fromId="202" toId="233">
</dataflow>
<dataflow id="798" from="p_0324_0" to="zext_ln180_28" fromId="219" toId="234">
</dataflow>
<dataflow id="799" from="sub_ln180_1" to="add_ln180_17" fromId="180" toId="235">
</dataflow>
<dataflow id="800" from="zext_ln180_28" to="add_ln180_17" fromId="234" toId="235">
</dataflow>
<dataflow id="801" from="add_ln180_17" to="zext_ln180_31" fromId="235" toId="236">
</dataflow>
<dataflow id="802" from="line_buffer_m_V" to="line_buffer_m_V_addr_1" fromId="362" toId="237">
</dataflow>
<dataflow id="803" from="StgValue_454" to="line_buffer_m_V_addr_1" fromId="454" toId="237">
</dataflow>
<dataflow id="804" from="zext_ln180_31" to="line_buffer_m_V_addr_1" fromId="236" toId="237">
</dataflow>
<dataflow id="805" from="word_buffer_m_V_addr_1" to="word_buffer_m_V_load_1" fromId="226" toId="238">
</dataflow>
<dataflow id="806" from="word_buffer_m_V_load_1" to="store_ln157" fromId="238" toId="239">
</dataflow>
<dataflow id="807" from="line_buffer_m_V_addr_1" to="store_ln157" fromId="237" toId="239">
</dataflow>
<dataflow id="808" from="p_0324_0" to="cc_V_5" fromId="219" toId="240">
</dataflow>
<dataflow id="809" from="StgValue_418" to="cc_V_5" fromId="418" toId="240">
</dataflow>
<dataflow id="810" from="lb_addr_2" to="lb_load_2" fromId="228" toId="242">
</dataflow>
<dataflow id="811" from="word_buffer_m_V_addr_3" to="word_buffer_m_V_load_3" fromId="199" toId="243">
</dataflow>
<dataflow id="812" from="lb_load_2" to="select_ln159" fromId="242" toId="244">
</dataflow>
<dataflow id="813" from="StgValue_560" to="select_ln159" fromId="560" toId="244">
</dataflow>
<dataflow id="814" from="word_buffer_m_V_load_3" to="select_ln159" fromId="243" toId="244">
</dataflow>
<dataflow id="815" from="select_ln159" to="store_ln159" fromId="244" toId="245">
</dataflow>
<dataflow id="816" from="line_buffer_m_V_addr_5" to="store_ln159" fromId="182" toId="245">
</dataflow>
<dataflow id="817" from="rb_addr_1" to="rb_load_1" fromId="231" toId="246">
</dataflow>
<dataflow id="818" from="word_buffer_m_V_addr_4" to="word_buffer_m_V_load_4" fromId="202" toId="247">
</dataflow>
<dataflow id="819" from="rb_load_1" to="select_ln160" fromId="246" toId="248">
</dataflow>
<dataflow id="820" from="StgValue_560" to="select_ln160" fromId="560" toId="248">
</dataflow>
<dataflow id="821" from="word_buffer_m_V_load_4" to="select_ln160" fromId="247" toId="248">
</dataflow>
<dataflow id="822" from="lb_addr_3" to="lb_load_3" fromId="272" toId="250">
</dataflow>
<dataflow id="823" from="old_word_buffer_m_V_6" to="old_word_buffer_m_V_10" fromId="213" toId="251">
</dataflow>
<dataflow id="824" from="lb_load_3" to="or_ln167" fromId="250" toId="252">
</dataflow>
<dataflow id="825" from="first_wrd" to="or_ln167" fromId="31" toId="252">
</dataflow>
<dataflow id="826" from="or_ln167" to="select_ln167" fromId="252" toId="253">
</dataflow>
<dataflow id="827" from="StgValue_560" to="select_ln167" fromId="560" toId="253">
</dataflow>
<dataflow id="828" from="old_word_buffer_m_V_10" to="select_ln167" fromId="251" toId="253">
</dataflow>
<dataflow id="829" from="select_ln167" to="store_ln167" fromId="253" toId="254">
</dataflow>
<dataflow id="830" from="line_buffer_m_V_addr_5" to="store_ln167" fromId="182" toId="254">
</dataflow>
<dataflow id="831" from="rb_addr_3" to="rb_load_3" fromId="275" toId="255">
</dataflow>
<dataflow id="832" from="old_word_buffer_m_V_7" to="old_word_buffer_m_V_11" fromId="216" toId="256">
</dataflow>
<dataflow id="833" from="rb_load_3" to="or_ln168" fromId="255" toId="257">
</dataflow>
<dataflow id="834" from="first_wrd" to="or_ln168" fromId="31" toId="257">
</dataflow>
<dataflow id="835" from="or_ln168" to="select_ln168" fromId="257" toId="258">
</dataflow>
<dataflow id="836" from="StgValue_560" to="select_ln168" fromId="560" toId="258">
</dataflow>
<dataflow id="837" from="old_word_buffer_m_V_11" to="select_ln168" fromId="256" toId="258">
</dataflow>
<dataflow id="838" from="select_ln168" to="storemerge1" fromId="258" toId="260">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="839" from="br_ln0" to="storemerge1" fromId="259" toId="260">
</dataflow>
<dataflow id="840" from="select_ln160" to="storemerge1" fromId="248" toId="260">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="841" from="br_ln161" to="storemerge1" fromId="249" toId="260">
</dataflow>
<dataflow id="842" from="storemerge1" to="store_ln160" fromId="260" toId="261">
</dataflow>
<dataflow id="843" from="line_buffer_m_V_addr_7" to="store_ln160" fromId="185" toId="261">
</dataflow>
<dataflow id="844" from="cc_V_3" to="p_0284_0" fromId="285" toId="263">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="845" from="br_ln163" to="p_0284_0" fromId="286" toId="263">
<BackEdge/>
</dataflow>
<dataflow id="846" from="StgValue_418" to="p_0284_0" fromId="418" toId="263">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="847" from="br_ln163" to="p_0284_0" fromId="217" toId="263">
</dataflow>
<dataflow id="848" from="p_0284_0" to="icmp_ln163" fromId="263" toId="264">
</dataflow>
<dataflow id="849" from="StgValue_526" to="icmp_ln163" fromId="526" toId="264">
</dataflow>
<dataflow id="850" from="_ssdm_op_SpecLoopTripCount" to="empty_37" fromId="411" toId="265">
</dataflow>
<dataflow id="851" from="StgValue_413" to="empty_37" fromId="413" toId="265">
</dataflow>
<dataflow id="852" from="StgValue_413" to="empty_37" fromId="413" toId="265">
</dataflow>
<dataflow id="853" from="StgValue_413" to="empty_37" fromId="413" toId="265">
</dataflow>
<dataflow id="854" from="icmp_ln163" to="br_ln163" fromId="264" toId="266">
</dataflow>
<dataflow id="855" from="p_0284_0" to="zext_ln165_2" fromId="263" toId="267">
</dataflow>
<dataflow id="856" from="add_ln165_1" to="add_ln165_2" fromId="211" toId="268">
</dataflow>
<dataflow id="857" from="zext_ln165_2" to="add_ln165_2" fromId="267" toId="268">
</dataflow>
<dataflow id="858" from="add_ln165_2" to="zext_ln165_3" fromId="268" toId="269">
</dataflow>
<dataflow id="859" from="old_word_buffer_m_V" to="old_word_buffer_m_V_8" fromId="359" toId="270">
</dataflow>
<dataflow id="860" from="StgValue_454" to="old_word_buffer_m_V_8" fromId="454" toId="270">
</dataflow>
<dataflow id="861" from="zext_ln165_3" to="old_word_buffer_m_V_8" fromId="269" toId="270">
</dataflow>
<dataflow id="862" from="old_word_buffer_m_V_8" to="old_word_buffer_m_V_9" fromId="270" toId="271">
</dataflow>
<dataflow id="863" from="lb" to="lb_addr_3" fromId="360" toId="272">
</dataflow>
<dataflow id="864" from="StgValue_454" to="lb_addr_3" fromId="454" toId="272">
</dataflow>
<dataflow id="865" from="zext_ln544_5" to="lb_addr_3" fromId="166" toId="272">
</dataflow>
<dataflow id="866" from="lb_addr_3" to="lb_load_3" fromId="272" toId="273">
</dataflow>
<dataflow id="867" from="old_word_buffer_m_V_6" to="old_word_buffer_m_V_10" fromId="213" toId="274">
</dataflow>
<dataflow id="868" from="rb" to="rb_addr_3" fromId="361" toId="275">
</dataflow>
<dataflow id="869" from="StgValue_454" to="rb_addr_3" fromId="454" toId="275">
</dataflow>
<dataflow id="870" from="zext_ln544_5" to="rb_addr_3" fromId="166" toId="275">
</dataflow>
<dataflow id="871" from="rb_addr_3" to="rb_load_3" fromId="275" toId="276">
</dataflow>
<dataflow id="872" from="old_word_buffer_m_V_7" to="old_word_buffer_m_V_11" fromId="216" toId="277">
</dataflow>
<dataflow id="873" from="p_0284_0" to="zext_ln165_1" fromId="263" toId="278">
</dataflow>
<dataflow id="874" from="sub_ln180_1" to="add_ln180_18" fromId="180" toId="279">
</dataflow>
<dataflow id="875" from="zext_ln165_1" to="add_ln180_18" fromId="278" toId="279">
</dataflow>
<dataflow id="876" from="add_ln180_18" to="zext_ln180_27" fromId="279" toId="280">
</dataflow>
<dataflow id="877" from="line_buffer_m_V" to="line_buffer_m_V_addr_6" fromId="362" toId="281">
</dataflow>
<dataflow id="878" from="StgValue_454" to="line_buffer_m_V_addr_6" fromId="454" toId="281">
</dataflow>
<dataflow id="879" from="zext_ln180_27" to="line_buffer_m_V_addr_6" fromId="280" toId="281">
</dataflow>
<dataflow id="880" from="old_word_buffer_m_V_8" to="old_word_buffer_m_V_9" fromId="270" toId="282">
</dataflow>
<dataflow id="881" from="first_wrd" to="select_ln879_2" fromId="31" toId="283">
</dataflow>
<dataflow id="882" from="StgValue_560" to="select_ln879_2" fromId="560" toId="283">
</dataflow>
<dataflow id="883" from="old_word_buffer_m_V_9" to="select_ln879_2" fromId="282" toId="283">
</dataflow>
<dataflow id="884" from="select_ln879_2" to="store_ln165" fromId="283" toId="284">
</dataflow>
<dataflow id="885" from="line_buffer_m_V_addr_6" to="store_ln165" fromId="281" toId="284">
</dataflow>
<dataflow id="886" from="p_0284_0" to="cc_V_3" fromId="263" toId="285">
</dataflow>
<dataflow id="887" from="StgValue_418" to="cc_V_3" fromId="418" toId="285">
</dataflow>
<dataflow id="888" from="StgValue_418" to="p_0501_0" fromId="418" toId="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="889" from="br_ln173" to="p_0501_0" fromId="262" toId="287">
</dataflow>
<dataflow id="890" from="cc_V_6" to="p_0501_0" fromId="298" toId="287">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="891" from="br_ln173" to="p_0501_0" fromId="309" toId="287">
<BackEdge/>
</dataflow>
<dataflow id="892" from="p_0501_0" to="icmp_ln173" fromId="287" toId="288">
</dataflow>
<dataflow id="893" from="StgValue_526" to="icmp_ln173" fromId="526" toId="288">
</dataflow>
<dataflow id="894" from="_ssdm_op_SpecLoopTripCount" to="empty_38" fromId="411" toId="289">
</dataflow>
<dataflow id="895" from="StgValue_413" to="empty_38" fromId="413" toId="289">
</dataflow>
<dataflow id="896" from="StgValue_413" to="empty_38" fromId="413" toId="289">
</dataflow>
<dataflow id="897" from="StgValue_413" to="empty_38" fromId="413" toId="289">
</dataflow>
<dataflow id="898" from="icmp_ln173" to="br_ln173" fromId="288" toId="290">
</dataflow>
<dataflow id="899" from="p_0501_0" to="zext_ln180_32" fromId="287" toId="291">
</dataflow>
<dataflow id="900" from="p_0501_0" to="zext_ln180_33" fromId="287" toId="292">
</dataflow>
<dataflow id="901" from="add_ln180_7" to="add_ln180_19" fromId="172" toId="293">
</dataflow>
<dataflow id="902" from="zext_ln180_33" to="add_ln180_19" fromId="292" toId="293">
</dataflow>
<dataflow id="903" from="add_ln180_19" to="zext_ln180_34" fromId="293" toId="294">
</dataflow>
<dataflow id="904" from="word_buffer_m_V" to="word_buffer_m_V_addr_6" fromId="357" toId="295">
</dataflow>
<dataflow id="905" from="StgValue_454" to="word_buffer_m_V_addr_6" fromId="454" toId="295">
</dataflow>
<dataflow id="906" from="zext_ln180_34" to="word_buffer_m_V_addr_6" fromId="294" toId="295">
</dataflow>
<dataflow id="907" from="add_ln180_9" to="add_ln180_20" fromId="186" toId="296">
</dataflow>
<dataflow id="908" from="zext_ln180_32" to="add_ln180_20" fromId="291" toId="296">
</dataflow>
<dataflow id="909" from="word_buffer_m_V_addr_6" to="word_buffer_m_V_load_6" fromId="295" toId="297">
</dataflow>
<dataflow id="910" from="p_0501_0" to="cc_V_6" fromId="287" toId="298">
</dataflow>
<dataflow id="911" from="StgValue_418" to="cc_V_6" fromId="418" toId="298">
</dataflow>
<dataflow id="912" from="lb" to="lb_addr_4" fromId="360" toId="299">
</dataflow>
<dataflow id="913" from="StgValue_454" to="lb_addr_4" fromId="454" toId="299">
</dataflow>
<dataflow id="914" from="zext_ln544_5" to="lb_addr_4" fromId="166" toId="299">
</dataflow>
<dataflow id="915" from="lb_addr_4" to="lb_load_4" fromId="299" toId="300">
</dataflow>
<dataflow id="916" from="word_buffer_m_V_addr_7" to="word_buffer_m_V_load_7" fromId="174" toId="301">
</dataflow>
<dataflow id="917" from="rb" to="rb_addr_4" fromId="361" toId="302">
</dataflow>
<dataflow id="918" from="StgValue_454" to="rb_addr_4" fromId="454" toId="302">
</dataflow>
<dataflow id="919" from="zext_ln544_5" to="rb_addr_4" fromId="166" toId="302">
</dataflow>
<dataflow id="920" from="rb_addr_4" to="rb_load_4" fromId="302" toId="303">
</dataflow>
<dataflow id="921" from="word_buffer_m_V_addr_8" to="word_buffer_m_V_load_8" fromId="177" toId="304">
</dataflow>
<dataflow id="922" from="add_ln180_20" to="zext_ln180_35" fromId="296" toId="305">
</dataflow>
<dataflow id="923" from="line_buffer_m_V" to="line_buffer_m_V_addr_10" fromId="362" toId="306">
</dataflow>
<dataflow id="924" from="StgValue_454" to="line_buffer_m_V_addr_10" fromId="454" toId="306">
</dataflow>
<dataflow id="925" from="zext_ln180_35" to="line_buffer_m_V_addr_10" fromId="305" toId="306">
</dataflow>
<dataflow id="926" from="word_buffer_m_V_addr_6" to="word_buffer_m_V_load_6" fromId="295" toId="307">
</dataflow>
<dataflow id="927" from="word_buffer_m_V_load_6" to="store_ln175" fromId="307" toId="308">
</dataflow>
<dataflow id="928" from="line_buffer_m_V_addr_10" to="store_ln175" fromId="306" toId="308">
</dataflow>
<dataflow id="929" from="lb_addr_4" to="lb_load_4" fromId="299" toId="310">
</dataflow>
<dataflow id="930" from="word_buffer_m_V_addr_7" to="word_buffer_m_V_load_7" fromId="174" toId="311">
</dataflow>
<dataflow id="931" from="lb_load_4" to="select_ln178" fromId="310" toId="312">
</dataflow>
<dataflow id="932" from="StgValue_560" to="select_ln178" fromId="560" toId="312">
</dataflow>
<dataflow id="933" from="word_buffer_m_V_load_7" to="select_ln178" fromId="311" toId="312">
</dataflow>
<dataflow id="934" from="select_ln178" to="store_ln178" fromId="312" toId="313">
</dataflow>
<dataflow id="935" from="line_buffer_m_V_addr_8" to="store_ln178" fromId="188" toId="313">
</dataflow>
<dataflow id="936" from="rb_addr_4" to="rb_load_4" fromId="302" toId="314">
</dataflow>
<dataflow id="937" from="word_buffer_m_V_addr_8" to="word_buffer_m_V_load_8" fromId="177" toId="315">
</dataflow>
<dataflow id="938" from="rb_load_4" to="select_ln179" fromId="314" toId="316">
</dataflow>
<dataflow id="939" from="StgValue_560" to="select_ln179" fromId="560" toId="316">
</dataflow>
<dataflow id="940" from="word_buffer_m_V_load_8" to="select_ln179" fromId="315" toId="316">
</dataflow>
<dataflow id="941" from="select_ln179" to="store_ln179" fromId="316" toId="317">
</dataflow>
<dataflow id="942" from="line_buffer_m_V_addr_9" to="store_ln179" fromId="191" toId="317">
</dataflow>
<dataflow id="943" from="icmp_ln118" to="StgValue_2" fromId="38" toId="2">
</dataflow>
<dataflow id="944" from="tmp_8" to="StgValue_2" fromId="45" toId="2">
</dataflow>
<dataflow id="945" from="icmp_ln130" to="StgValue_3" fromId="89" toId="3">
</dataflow>
<dataflow id="946" from="last_wrd" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="947" from="last_wrd" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="948" from="icmp_ln122" to="StgValue_6" fromId="123" toId="6">
</dataflow>
<dataflow id="949" from="icmp_ln149" to="StgValue_11" fromId="159" toId="11">
</dataflow>
<dataflow id="950" from="tmp_12" to="StgValue_11" fromId="165" toId="11">
</dataflow>
<dataflow id="951" from="icmp_ln155" to="StgValue_12" fromId="220" toId="12">
</dataflow>
<dataflow id="952" from="tmp_12" to="StgValue_14" fromId="165" toId="14">
</dataflow>
<dataflow id="953" from="icmp_ln163" to="StgValue_15" fromId="264" toId="15">
</dataflow>
<dataflow id="954" from="first_wrd" to="StgValue_15" fromId="31" toId="15">
</dataflow>
<dataflow id="955" from="first_wrd" to="StgValue_16" fromId="31" toId="16">
</dataflow>
<dataflow id="956" from="icmp_ln173" to="StgValue_17" fromId="288" toId="17">
</dataflow>
</dataflows>


</stg>
