Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Mon Feb  7 15:46:56 2022
| Host         : labish-OptiPlex-9010 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Zed_SPI_wrapper_timing_summary_routed.rpt -pb Zed_SPI_wrapper_timing_summary_routed.pb -rpx Zed_SPI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Zed_SPI_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      4           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           2           
LUTAR-1    Warning           LUT drives async reset alert                        5           
TIMING-16  Warning           Large setup violation                               78          
TIMING-18  Warning           Missing input or output delay                       30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.729     -565.017                   1013                11679        0.011        0.000                      0                11679        0.417        0.000                       0                  5131  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
Zed_SPI_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_Zed_SPI_clk_wiz_0_0    {0.000 1.667}        3.333           300.000         
  clkfbout_Zed_SPI_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
Zed_SPI_i/clk_wiz_1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_Zed_SPI_clk_wiz_1_0    {0.000 2.000}        4.000           250.000         
  clkfbout_Zed_SPI_clk_wiz_1_0    {0.000 5.000}        10.000          100.000         
clk_fpga_0                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Zed_SPI_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_Zed_SPI_clk_wiz_0_0         -1.059     -463.689                    946                 3940        0.011        0.000                      0                 3940        0.417        0.000                       0                  1285  
  clkfbout_Zed_SPI_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  
Zed_SPI_i/clk_wiz_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_Zed_SPI_clk_wiz_1_0         -1.580      -32.803                     22                   91        0.219        0.000                      0                   91        1.500        0.000                       0                    45  
  clkfbout_Zed_SPI_clk_wiz_1_0                                                                                                                                                      7.845        0.000                       0                     3  
clk_fpga_0                              0.190        0.000                      0                 7467        0.018        0.000                      0                 7467        4.020        0.000                       0                  3793  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Zed_SPI_clk_wiz_1_0  clk_out1_Zed_SPI_clk_wiz_0_0       -1.661      -18.827                     12                   12        0.053        0.000                      0                   12  
clk_fpga_0                    clk_out1_Zed_SPI_clk_wiz_0_0       -0.266       -0.266                      1                    1        0.414        0.000                      0                    1  
clk_fpga_0                    clk_out1_Zed_SPI_clk_wiz_1_0       -1.729      -81.725                     54                   54        0.051        0.000                      0                   54  
clk_out1_Zed_SPI_clk_wiz_1_0  clk_fpga_0                          0.053        0.000                      0                    1        0.158        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_Zed_SPI_clk_wiz_0_0  clk_out1_Zed_SPI_clk_wiz_0_0        0.196        0.000                      0                  168        0.431        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                                                      clk_fpga_0                    
(none)                                                      clk_out1_Zed_SPI_clk_wiz_0_0  
(none)                        clk_out1_Zed_SPI_clk_wiz_0_0  clk_out1_Zed_SPI_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clk_fpga_0                                                  
(none)                        clk_out1_Zed_SPI_clk_wiz_1_0                                
(none)                        clkfbout_Zed_SPI_clk_wiz_0_0                                
(none)                        clkfbout_Zed_SPI_clk_wiz_1_0                                
(none)                                                      clk_fpga_0                    
(none)                                                      clk_out1_Zed_SPI_clk_wiz_1_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Zed_SPI_i/clk_wiz_0/inst/clk_in1
  To Clock:  Zed_SPI_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Zed_SPI_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Zed_SPI_clk_wiz_0_0
  To Clock:  clk_out1_Zed_SPI_clk_wiz_0_0

Setup :          946  Failing Endpoints,  Worst Slack       -1.059ns,  Total Violation     -463.689ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.059ns  (required time - arrival time)
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 1.773ns (43.378%)  route 2.314ns (56.622%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 4.865 - 3.333 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.823     1.826    Zed_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     3.103 f  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=16, routed)          0.626     3.729    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X26Y53         LUT3 (Prop_lut3_I2_O)        0.124     3.853 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=10, routed)          0.503     4.357    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X27Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.481 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=3, routed)           0.171     4.652    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X27Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.776 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.679     5.455    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.579 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.335     5.914    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X31Y50         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.529     4.865    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X31Y50         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.114     4.979    
                         clock uncertainty           -0.064     4.916    
    SLICE_X31Y50         FDPE (Setup_fdpe_C_D)       -0.061     4.855    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          4.855    
                         arrival time                          -5.914    
  -------------------------------------------------------------------
                         slack                                 -1.059    

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 1.423ns (36.787%)  route 2.445ns (63.213%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 4.913 - 3.333 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.823     1.826    Zed_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     3.001 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=6, routed)           1.093     4.094    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_axi_rvalid
    SLICE_X21Y48         LUT4 (Prop_lut4_I1_O)        0.124     4.218 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_3/O
                         net (fo=3, routed)           0.721     4.939    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124     5.063 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.632     5.695    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X13Y42         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.576     4.913    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y42         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.000     4.913    
                         clock uncertainty           -0.064     4.849    
    SLICE_X13Y42         FDRE (Setup_fdre_C_CE)      -0.205     4.644    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.644    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                 -1.050    

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.868ns  (logic 1.423ns (36.787%)  route 2.445ns (63.213%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 4.913 - 3.333 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.823     1.826    Zed_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     3.001 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=6, routed)           1.093     4.094    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_axi_rvalid
    SLICE_X21Y48         LUT4 (Prop_lut4_I1_O)        0.124     4.218 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp_i_3/O
                         net (fo=3, routed)           0.721     4.939    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X14Y41         LUT2 (Prop_lut2_I0_O)        0.124     5.063 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_d1[8]_i_1/O
                         net (fo=18, routed)          0.632     5.695    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X13Y42         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.576     4.913    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y42         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.000     4.913    
                         clock uncertainty           -0.064     4.849    
    SLICE_X13Y42         FDRE (Setup_fdre_C_CE)      -0.205     4.644    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_rresp/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          4.644    
                         arrival time                          -5.695    
  -------------------------------------------------------------------
                         slack                                 -1.050    

Slack (VIOLATED) :        -1.046ns  (required time - arrival time)
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.773ns (43.368%)  route 2.315ns (56.632%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 4.865 - 3.333 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.823     1.826    Zed_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0WREADY)
                                                      1.277     3.103 f  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0WREADY
                         net (fo=16, routed)          0.626     3.729    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/m_axi_wready
    SLICE_X26Y53         LUT3 (Prop_lut3_I2_O)        0.124     3.853 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4/O
                         net (fo=10, routed)          0.503     4.357    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_4_n_0
    SLICE_X27Y50         LUT5 (Prop_lut5_I4_O)        0.124     4.481 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw_i_2/O
                         net (fo=3, routed)           0.171     4.652    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_awready
    SLICE_X27Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.776 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.679     5.455    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.124     5.579 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.336     5.915    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X31Y51         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.529     4.865    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X31Y51         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.114     4.979    
                         clock uncertainty           -0.064     4.916    
    SLICE_X31Y51         FDPE (Setup_fdpe_C_D)       -0.047     4.869    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.869    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                 -1.046    

Slack (VIOLATED) :        -1.018ns  (required time - arrival time)
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 1.584ns (39.322%)  route 2.444ns (60.678%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 4.913 - 3.333 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.823     1.826    Zed_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0ARREADY)
                                                      1.212     3.038 f  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ARREADY
                         net (fo=2, routed)           1.117     4.156    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_axi_arready
    SLICE_X17Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.280 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar_i_14/O
                         net (fo=10, routed)          0.211     4.491    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_arready
    SLICE_X17Y48         LUT4 (Prop_lut4_I2_O)        0.124     4.615 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.581     5.195    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X17Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.319 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.535     5.855    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X12Y42         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.576     4.913    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X12Y42         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     4.913    
                         clock uncertainty           -0.064     4.849    
    SLICE_X12Y42         FDPE (Setup_fdpe_C_D)       -0.013     4.836    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                 -1.018    

Slack (VIOLATED) :        -1.018ns  (required time - arrival time)
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 1.584ns (39.322%)  route 2.444ns (60.678%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 4.913 - 3.333 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.823     1.826    Zed_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0ARREADY)
                                                      1.212     3.038 f  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ARREADY
                         net (fo=2, routed)           1.117     4.156    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_axi_arready
    SLICE_X17Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.280 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar_i_14/O
                         net (fo=10, routed)          0.211     4.491    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_arready
    SLICE_X17Y48         LUT4 (Prop_lut4_I2_O)        0.124     4.615 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[4]_i_1/O
                         net (fo=12, routed)          0.581     5.195    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/E[0]
    SLICE_X17Y45         LUT6 (Prop_lut6_I2_O)        0.124     5.319 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.535     5.855    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X12Y42         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.576     4.913    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X12Y42         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     4.913    
                         clock uncertainty           -0.064     4.849    
    SLICE_X12Y42         FDPE (Setup_fdpe_C_D)       -0.013     4.836    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          4.836    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                 -1.018    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.460ns (37.885%)  route 2.394ns (62.115%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 4.912 - 3.333 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.823     1.826    Zed_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0ARREADY)
                                                      1.212     3.038 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ARREADY
                         net (fo=2, routed)           1.117     4.156    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_axi_arready
    SLICE_X17Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.280 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar_i_14/O
                         net (fo=10, routed)          0.535     4.814    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_arready
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.938 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[60]_i_1/O
                         net (fo=52, routed)          0.742     5.680    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y45         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.575     4.912    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X22Y45         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]/C
                         clock pessimism              0.000     4.912    
                         clock uncertainty           -0.064     4.848    
    SLICE_X22Y45         FDRE (Setup_fdre_C_CE)      -0.169     4.679    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[54]
  -------------------------------------------------------------------
                         required time                          4.679    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[55]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.460ns (37.885%)  route 2.394ns (62.115%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 4.912 - 3.333 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.823     1.826    Zed_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0ARREADY)
                                                      1.212     3.038 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ARREADY
                         net (fo=2, routed)           1.117     4.156    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_axi_arready
    SLICE_X17Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.280 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar_i_14/O
                         net (fo=10, routed)          0.535     4.814    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_arready
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.938 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[60]_i_1/O
                         net (fo=52, routed)          0.742     5.680    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y45         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.575     4.912    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X22Y45         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[55]/C
                         clock pessimism              0.000     4.912    
                         clock uncertainty           -0.064     4.848    
    SLICE_X22Y45         FDRE (Setup_fdre_C_CE)      -0.169     4.679    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[55]
  -------------------------------------------------------------------
                         required time                          4.679    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.460ns (37.885%)  route 2.394ns (62.115%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 4.912 - 3.333 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.823     1.826    Zed_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0ARREADY)
                                                      1.212     3.038 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ARREADY
                         net (fo=2, routed)           1.117     4.156    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_axi_arready
    SLICE_X17Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.280 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar_i_14/O
                         net (fo=10, routed)          0.535     4.814    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_arready
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.938 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[60]_i_1/O
                         net (fo=52, routed)          0.742     5.680    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y45         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.575     4.912    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X22Y45         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]/C
                         clock pessimism              0.000     4.912    
                         clock uncertainty           -0.064     4.848    
    SLICE_X22Y45         FDRE (Setup_fdre_C_CE)      -0.169     4.679    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[56]
  -------------------------------------------------------------------
                         required time                          4.679    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                 -1.001    

Slack (VIOLATED) :        -1.001ns  (required time - arrival time)
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.854ns  (logic 1.460ns (37.885%)  route 2.394ns (62.115%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 4.912 - 3.333 ) 
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.823     1.826    Zed_SPI_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0ARREADY)
                                                      1.212     3.038 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/SAXIHP0ARREADY
                         net (fo=2, routed)           1.117     4.156    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/m_axi_arready
    SLICE_X17Y48         LUT2 (Prop_lut2_I0_O)        0.124     4.280 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar_i_14/O
                         net (fo=10, routed)          0.535     4.814    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_arready
    SLICE_X15Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.938 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[60]_i_1/O
                         net (fo=52, routed)          0.742     5.680    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/E[0]
    SLICE_X22Y45         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.575     4.912    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X22Y45         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[57]/C
                         clock pessimism              0.000     4.912    
                         clock uncertainty           -0.064     4.848    
    SLICE_X22Y45         FDRE (Setup_fdre_C_CE)      -0.169     4.679    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[57]
  -------------------------------------------------------------------
                         required time                          4.679    
                         arrival time                          -5.680    
  -------------------------------------------------------------------
                         slack                                 -1.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.013%)  route 0.274ns (65.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.589     0.591    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[35]_0
    SLICE_X31Y47         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=1, routed)           0.274     1.005    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/DIB0
    SLICE_X26Y52         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.846     0.848    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X26Y52         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB/CLK
                         clock pessimism              0.000     0.848    
    SLICE_X26Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     0.994    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.879%)  route 0.275ns (66.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.589     0.591    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[35]_0
    SLICE_X31Y47         FDRE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/s_aw_reg/aw.aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=1, routed)           0.275     1.007    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/DIA0
    SLICE_X26Y52         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.846     0.848    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X26Y52         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
                         clock pessimism              0.000     0.848    
    SLICE_X26Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.995    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.995    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.010%)  route 0.153ns (51.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.584     0.586    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y35         FDCE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.153     0.879    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X26Y35         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.852     0.854    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X26Y35         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
                         clock pessimism             -0.233     0.621    
    SLICE_X26Y35         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.821    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (48.010%)  route 0.153ns (51.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.584     0.586    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y35         FDCE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.153     0.879    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/A4
    SLICE_X26Y35         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.852     0.854    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/WCLK
    SLICE_X26Y35         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.233     0.621    
    SLICE_X26Y35         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     0.821    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.067%)  route 0.220ns (60.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.561     0.563    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y48         FDCE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.220     0.924    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X38Y47         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y47         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
                         clock pessimism             -0.233     0.597    
    SLICE_X38Y47         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.851    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.067%)  route 0.220ns (60.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.561     0.563    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y48         FDCE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.220     0.924    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X38Y47         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y47         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
                         clock pessimism             -0.233     0.597    
    SLICE_X38Y47         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.851    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.067%)  route 0.220ns (60.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.561     0.563    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y48         FDCE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.220     0.924    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X38Y47         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y47         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
                         clock pessimism             -0.233     0.597    
    SLICE_X38Y47         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.851    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.067%)  route 0.220ns (60.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.561     0.563    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y48         FDCE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.220     0.924    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X38Y47         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y47         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
                         clock pessimism             -0.233     0.597    
    SLICE_X38Y47         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.851    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.067%)  route 0.220ns (60.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.561     0.563    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y48         FDCE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.220     0.924    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X38Y47         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y47         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
                         clock pessimism             -0.233     0.597    
    SLICE_X38Y47         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.851    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.067%)  route 0.220ns (60.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.561     0.563    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X41Y48         FDCE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=10, routed)          0.220     0.924    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/ADDRD2
    SLICE_X38Y47         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/WCLK
    SLICE_X38Y47         RAMD32                                       r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
                         clock pessimism             -0.233     0.597    
    SLICE_X38Y47         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.851    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Zed_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         3.333       0.757      RAMB36_X1Y9      Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         3.333       0.757      RAMB36_X1Y9      Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/w_buffer/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         3.333       1.178      BUFGCTRL_X0Y0    Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         3.333       2.084      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X32Y41     Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/FSM_sequential_mst_exec_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X32Y42     Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/FSM_sequential_mst_exec_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X24Y40     Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_araddr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X24Y40     Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_araddr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X24Y40     Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_araddr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         3.333       2.333      SLICE_X24Y40     Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_araddr_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.333       210.027    MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X26Y35     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X26Y35     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X26Y35     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X26Y35     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X38Y47     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X38Y47     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X38Y47     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X38Y47     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X38Y47     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X38Y47     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X26Y35     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X26Y35     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X26Y35     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X26Y35     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X38Y47     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X38Y47     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X38Y47     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X38Y47     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X38Y47     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         1.667       0.417      SLICE_X38Y47     Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Zed_SPI_clk_wiz_0_0
  To Clock:  clkfbout_Zed_SPI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Zed_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Zed_SPI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Zed_SPI_i/clk_wiz_1/inst/clk_in1
  To Clock:  Zed_SPI_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Zed_SPI_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Zed_SPI_clk_wiz_1_0
  To Clock:  clk_out1_Zed_SPI_clk_wiz_1_0

Setup :           22  Failing Endpoints,  Worst Slack       -1.580ns,  Total Violation      -32.803ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.580ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@4.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 2.290ns (45.547%)  route 2.738ns (54.454%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.486 - 4.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806     1.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655     1.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.478     2.136 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.566     2.702    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     3.401 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.401    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.515 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.515    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.629    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.963 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4/O[1]
                         net (fo=1, routed)           0.947     4.910    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4_n_6
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.303     5.213 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3/O
                         net (fo=1, routed)           0.574     5.787    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.911 f  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2/O
                         net (fo=3, routed)           0.164     6.074    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2_n_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.198 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487     6.686    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     5.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     5.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]/C
                         clock pessimism              0.114     5.600    
                         clock uncertainty           -0.065     5.535    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429     5.106    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                          5.106    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                 -1.580    

Slack (VIOLATED) :        -1.580ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@4.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 2.290ns (45.547%)  route 2.738ns (54.454%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.486 - 4.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806     1.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655     1.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.478     2.136 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.566     2.702    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     3.401 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.401    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.515 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.515    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.629    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.963 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4/O[1]
                         net (fo=1, routed)           0.947     4.910    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4_n_6
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.303     5.213 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3/O
                         net (fo=1, routed)           0.574     5.787    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.911 f  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2/O
                         net (fo=3, routed)           0.164     6.074    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2_n_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.198 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487     6.686    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     5.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     5.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[16]/C
                         clock pessimism              0.114     5.600    
                         clock uncertainty           -0.065     5.535    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429     5.106    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                          5.106    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                 -1.580    

Slack (VIOLATED) :        -1.580ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@4.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 2.290ns (45.547%)  route 2.738ns (54.454%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.486 - 4.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806     1.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655     1.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.478     2.136 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.566     2.702    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     3.401 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.401    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.515 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.515    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.629    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.963 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4/O[1]
                         net (fo=1, routed)           0.947     4.910    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4_n_6
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.303     5.213 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3/O
                         net (fo=1, routed)           0.574     5.787    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.911 f  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2/O
                         net (fo=3, routed)           0.164     6.074    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2_n_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.198 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487     6.686    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     5.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     5.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[17]/C
                         clock pessimism              0.114     5.600    
                         clock uncertainty           -0.065     5.535    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429     5.106    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                          5.106    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                 -1.580    

Slack (VIOLATED) :        -1.580ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@4.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 2.290ns (45.547%)  route 2.738ns (54.454%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.486 - 4.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806     1.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655     1.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.478     2.136 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.566     2.702    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     3.401 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.401    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.515 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.515    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.629    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.963 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4/O[1]
                         net (fo=1, routed)           0.947     4.910    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4_n_6
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.303     5.213 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3/O
                         net (fo=1, routed)           0.574     5.787    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.911 f  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2/O
                         net (fo=3, routed)           0.164     6.074    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2_n_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.198 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487     6.686    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     5.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     5.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[18]/C
                         clock pessimism              0.114     5.600    
                         clock uncertainty           -0.065     5.535    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429     5.106    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[18]
  -------------------------------------------------------------------
                         required time                          5.106    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                 -1.580    

Slack (VIOLATED) :        -1.580ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@4.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 2.290ns (45.547%)  route 2.738ns (54.454%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.486 - 4.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806     1.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655     1.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.478     2.136 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.566     2.702    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     3.401 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.401    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.515 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.515    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.629    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.963 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4/O[1]
                         net (fo=1, routed)           0.947     4.910    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4_n_6
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.303     5.213 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3/O
                         net (fo=1, routed)           0.574     5.787    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.911 f  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2/O
                         net (fo=3, routed)           0.164     6.074    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2_n_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.198 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487     6.686    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     5.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     5.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[19]/C
                         clock pessimism              0.114     5.600    
                         clock uncertainty           -0.065     5.535    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429     5.106    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[19]
  -------------------------------------------------------------------
                         required time                          5.106    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                 -1.580    

Slack (VIOLATED) :        -1.580ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@4.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 2.290ns (45.547%)  route 2.738ns (54.454%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.486 - 4.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806     1.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655     1.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.478     2.136 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.566     2.702    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     3.401 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.401    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.515 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.515    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.629    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.963 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4/O[1]
                         net (fo=1, routed)           0.947     4.910    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4_n_6
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.303     5.213 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3/O
                         net (fo=1, routed)           0.574     5.787    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.911 f  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2/O
                         net (fo=3, routed)           0.164     6.074    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2_n_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.198 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487     6.686    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     5.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     5.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[5]/C
                         clock pessimism              0.114     5.600    
                         clock uncertainty           -0.065     5.535    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429     5.106    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.106    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                 -1.580    

Slack (VIOLATED) :        -1.580ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@4.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 2.290ns (45.547%)  route 2.738ns (54.454%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.486 - 4.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806     1.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655     1.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.478     2.136 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.566     2.702    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     3.401 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.401    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.515 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.515    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.629    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.963 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4/O[1]
                         net (fo=1, routed)           0.947     4.910    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4_n_6
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.303     5.213 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3/O
                         net (fo=1, routed)           0.574     5.787    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.911 f  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2/O
                         net (fo=3, routed)           0.164     6.074    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2_n_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.198 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487     6.686    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     5.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     5.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/C
                         clock pessimism              0.114     5.600    
                         clock uncertainty           -0.065     5.535    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429     5.106    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.106    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                 -1.580    

Slack (VIOLATED) :        -1.580ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@4.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 2.290ns (45.547%)  route 2.738ns (54.454%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5.486 - 4.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806     1.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655     1.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.478     2.136 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/Q
                         net (fo=2, routed)           0.566     2.702    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]
    SLICE_X33Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.699     3.401 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.401    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_9_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.515 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.515    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.629 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.629    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.963 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4/O[1]
                         net (fo=1, routed)           0.947     4.910    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4_n_6
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.303     5.213 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3/O
                         net (fo=1, routed)           0.574     5.787    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.911 f  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2/O
                         net (fo=3, routed)           0.164     6.074    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2_n_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.198 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487     6.686    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     5.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     5.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[7]/C
                         clock pessimism              0.114     5.600    
                         clock uncertainty           -0.065     5.535    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429     5.106    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.106    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                 -1.580    

Slack (VIOLATED) :        -1.540ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@4.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 2.129ns (43.527%)  route 2.762ns (56.473%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5.485 - 4.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806     1.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655     1.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.456     2.114 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/Q
                         net (fo=2, routed)           0.711     2.825    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.499 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.499    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.613 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.613    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.947 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4/O[1]
                         net (fo=1, routed)           0.947     4.894    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4_n_6
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.303     5.197 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3/O
                         net (fo=1, routed)           0.574     5.771    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.895 f  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2/O
                         net (fo=3, routed)           0.164     6.058    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2_n_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.182 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.367     6.549    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     5.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.482     5.485    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]/C
                         clock pessimism              0.114     5.599    
                         clock uncertainty           -0.065     5.534    
    SLICE_X32Y54         FDRE (Setup_fdre_C_R)       -0.524     5.010    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                 -1.540    

Slack (VIOLATED) :        -1.540ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@4.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 2.129ns (43.527%)  route 2.762ns (56.473%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5.485 - 4.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806     1.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655     1.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDRE (Prop_fdre_C_Q)         0.456     2.114 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/Q
                         net (fo=2, routed)           0.711     2.825    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]
    SLICE_X33Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     3.499 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.499    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_8_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.613 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.613    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_6_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.947 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4/O[1]
                         net (fo=1, routed)           0.947     4.894    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg_i_4_n_6
    SLICE_X34Y54         LUT5 (Prop_lut5_I2_O)        0.303     5.197 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3/O
                         net (fo=1, routed)           0.574     5.771    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_3_n_0
    SLICE_X35Y54         LUT6 (Prop_lut6_I0_O)        0.124     5.895 f  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2/O
                         net (fo=3, routed)           0.164     6.058    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_2_n_0
    SLICE_X35Y54         LUT4 (Prop_lut4_I3_O)        0.124     6.182 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.367     6.549    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     4.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     5.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     2.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     3.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.482     5.485    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/C
                         clock pessimism              0.114     5.599    
                         clock uncertainty           -0.065     5.534    
    SLICE_X32Y54         FDRE (Setup_fdre_C_R)       -0.524     5.010    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -6.549    
  -------------------------------------------------------------------
                         slack                                 -1.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.596    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X8Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     0.760 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/Q
                         net (fo=7, routed)           0.127     0.886    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]
    SLICE_X9Y5           LUT5 (Prop_lut5_I2_O)        0.048     0.934 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.934    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt[4]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863     0.865    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X9Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[4]/C
                         clock pessimism             -0.256     0.609    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.107     0.716    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.596    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X8Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     0.760 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/Q
                         net (fo=7, routed)           0.127     0.886    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]
    SLICE_X9Y5           LUT4 (Prop_lut4_I2_O)        0.045     0.931 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.931    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt[3]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863     0.865    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X9Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[3]/C
                         clock pessimism             -0.256     0.609    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.091     0.700    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.596    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X8Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     0.760 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/Q
                         net (fo=7, routed)           0.128     0.887    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]
    SLICE_X9Y5           LUT6 (Prop_lut6_I3_O)        0.045     0.932 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.932    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt[5]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863     0.865    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X9Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[5]/C
                         clock pessimism             -0.256     0.609    
    SLICE_X9Y5           FDRE (Hold_fdre_C_D)         0.092     0.701    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.156%)  route 0.163ns (43.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.596    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X8Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     0.760 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[6]/Q
                         net (fo=4, routed)           0.163     0.923    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[6]
    SLICE_X8Y6           LUT5 (Prop_lut5_I2_O)        0.045     0.968 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_sync_i_1/O
                         net (fo=1, routed)           0.000     0.968    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_sync_i_1_n_0
    SLICE_X8Y6           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863     0.865    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X8Y6           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_sync_reg/C
                         clock pessimism             -0.253     0.612    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.120     0.732    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.732    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.208ns (55.964%)  route 0.164ns (44.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.561     0.563    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     0.727 f  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/Q
                         net (fo=5, routed)           0.164     0.890    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I2_O)        0.044     0.934 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_1/O
                         net (fo=1, routed)           0.000     0.934    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_1_n_0
    SLICE_X34Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.828     0.830    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg/C
                         clock pessimism             -0.267     0.563    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.131     0.694    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.082%)  route 0.164ns (43.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.561     0.563    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/Q
                         net (fo=5, routed)           0.164     0.890    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I2_O)        0.045     0.935 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_i_1/O
                         net (fo=1, routed)           0.000     0.935    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_i_1_n_0
    SLICE_X34Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.828     0.830    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/C
                         clock pessimism             -0.267     0.563    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.121     0.684    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.207ns (49.937%)  route 0.208ns (50.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.596    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X8Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     0.760 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/Q
                         net (fo=7, routed)           0.208     0.967    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]
    SLICE_X8Y5           LUT3 (Prop_lut3_I1_O)        0.043     1.010 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.010    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt[2]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863     0.865    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X8Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[2]/C
                         clock pessimism             -0.269     0.596    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.131     0.727    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560     0.562    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/Q
                         net (fo=2, routed)           0.148     0.874    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     0.983 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.983    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[8]_i_1_n_4
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X32Y54         FDRE (Hold_fdre_C_D)         0.134     0.696    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.178%)  route 0.208ns (49.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.596    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X8Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     0.760 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/Q
                         net (fo=7, routed)           0.208     0.967    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]
    SLICE_X8Y5           LUT2 (Prop_lut2_I1_O)        0.045     1.012 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.012    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt[1]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863     0.865    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X8Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
                         clock pessimism             -0.269     0.596    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.120     0.716    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.596    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X8Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     0.760 f  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[0]/Q
                         net (fo=8, routed)           0.232     0.992    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[0]
    SLICE_X8Y5           LUT1 (Prop_lut1_I0_O)        0.045     1.037 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.037    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/p_0_in[0]
    SLICE_X8Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.863     0.865    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X8Y5           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[0]/C
                         clock pessimism             -0.269     0.596    
    SLICE_X8Y5           FDRE (Hold_fdre_C_D)         0.121     0.717    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.320    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Zed_SPI_clk_wiz_1_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X9Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X9Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X9Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y5       Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/clk_cnt_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Zed_SPI_clk_wiz_1_0
  To Clock:  clkfbout_Zed_SPI_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Zed_SPI_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    Zed_SPI_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 2.122ns (22.628%)  route 7.256ns (77.372%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.716     3.010    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/Q
                         net (fo=6, routed)           0.851     4.317    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[25]
    SLICE_X63Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.441 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8/O
                         net (fo=2, routed)           0.605     5.046    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.170 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12/O
                         net (fo=4, routed)           0.787     5.957    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.081 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4/O
                         net (fo=8, routed)           0.483     6.564    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.688 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=2, routed)           0.412     7.100    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.224 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1/O
                         net (fo=15, routed)          0.776     8.000    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.124 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15/O
                         net (fo=1, routed)           0.000     8.124    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.674 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4/CO[3]
                         net (fo=17, routed)          0.962     9.636    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.760 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5/O
                         net (fo=2, routed)           0.883    10.643    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.767 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3/O
                         net (fo=9, routed)           0.638    11.405    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I2_O)        0.124    11.529 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1/O
                         net (fo=8, routed)           0.859    12.388    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.529    12.708    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X59Y82         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[5]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X59Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.578    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.378ns  (logic 2.122ns (22.628%)  route 7.256ns (77.372%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.716     3.010    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/Q
                         net (fo=6, routed)           0.851     4.317    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[25]
    SLICE_X63Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.441 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8/O
                         net (fo=2, routed)           0.605     5.046    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.170 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12/O
                         net (fo=4, routed)           0.787     5.957    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.081 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4/O
                         net (fo=8, routed)           0.483     6.564    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.688 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=2, routed)           0.412     7.100    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.224 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1/O
                         net (fo=15, routed)          0.776     8.000    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.124 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15/O
                         net (fo=1, routed)           0.000     8.124    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.674 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4/CO[3]
                         net (fo=17, routed)          0.962     9.636    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.760 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5/O
                         net (fo=2, routed)           0.883    10.643    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.767 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3/O
                         net (fo=9, routed)           0.638    11.405    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I2_O)        0.124    11.529 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1/O
                         net (fo=8, routed)           0.859    12.388    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.529    12.708    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X59Y82         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[6]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X59Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.578    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -12.388    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 2.122ns (22.678%)  route 7.235ns (77.322%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.716     3.010    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/Q
                         net (fo=6, routed)           0.851     4.317    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[25]
    SLICE_X63Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.441 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8/O
                         net (fo=2, routed)           0.605     5.046    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.170 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12/O
                         net (fo=4, routed)           0.787     5.957    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.081 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4/O
                         net (fo=8, routed)           0.483     6.564    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.688 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=2, routed)           0.412     7.100    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.224 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1/O
                         net (fo=15, routed)          0.776     8.000    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.124 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15/O
                         net (fo=1, routed)           0.000     8.124    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.674 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4/CO[3]
                         net (fo=17, routed)          0.962     9.636    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.760 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5/O
                         net (fo=2, routed)           0.883    10.643    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.767 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3/O
                         net (fo=9, routed)           0.638    11.405    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I2_O)        0.124    11.529 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1/O
                         net (fo=8, routed)           0.838    12.367    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0
    SLICE_X60Y86         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.535    12.714    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X60Y86         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[2]/C
                         clock pessimism              0.229    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X60Y86         FDRE (Setup_fdre_C_CE)      -0.205    12.584    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.357ns  (logic 2.122ns (22.678%)  route 7.235ns (77.322%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 12.714 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.716     3.010    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/Q
                         net (fo=6, routed)           0.851     4.317    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[25]
    SLICE_X63Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.441 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8/O
                         net (fo=2, routed)           0.605     5.046    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.170 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12/O
                         net (fo=4, routed)           0.787     5.957    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.081 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4/O
                         net (fo=8, routed)           0.483     6.564    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.688 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=2, routed)           0.412     7.100    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.224 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1/O
                         net (fo=15, routed)          0.776     8.000    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.124 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15/O
                         net (fo=1, routed)           0.000     8.124    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.674 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4/CO[3]
                         net (fo=17, routed)          0.962     9.636    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.760 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5/O
                         net (fo=2, routed)           0.883    10.643    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.767 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3/O
                         net (fo=9, routed)           0.638    11.405    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I2_O)        0.124    11.529 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1/O
                         net (fo=8, routed)           0.838    12.367    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0
    SLICE_X60Y86         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.535    12.714    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X60Y86         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[3]/C
                         clock pessimism              0.229    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X60Y86         FDRE (Setup_fdre_C_CE)      -0.205    12.584    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         12.584    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.304ns  (logic 2.122ns (22.807%)  route 7.182ns (77.193%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.716     3.010    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/Q
                         net (fo=6, routed)           0.851     4.317    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[25]
    SLICE_X63Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.441 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8/O
                         net (fo=2, routed)           0.605     5.046    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.170 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12/O
                         net (fo=4, routed)           0.787     5.957    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.081 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4/O
                         net (fo=8, routed)           0.483     6.564    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.688 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=2, routed)           0.412     7.100    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.224 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1/O
                         net (fo=15, routed)          0.776     8.000    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.124 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15/O
                         net (fo=1, routed)           0.000     8.124    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.674 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4/CO[3]
                         net (fo=17, routed)          0.962     9.636    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.760 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5/O
                         net (fo=2, routed)           0.883    10.643    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.767 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3/O
                         net (fo=9, routed)           0.638    11.405    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I2_O)        0.124    11.529 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1/O
                         net (fo=8, routed)           0.785    12.314    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0
    SLICE_X61Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.533    12.712    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X61Y83         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[0]/C
                         clock pessimism              0.229    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X61Y83         FDRE (Setup_fdre_C_CE)      -0.205    12.582    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 2.122ns (22.877%)  route 7.154ns (77.123%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.716     3.010    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/Q
                         net (fo=6, routed)           0.851     4.317    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[25]
    SLICE_X63Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.441 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8/O
                         net (fo=2, routed)           0.605     5.046    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.170 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12/O
                         net (fo=4, routed)           0.787     5.957    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.081 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4/O
                         net (fo=8, routed)           0.483     6.564    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.688 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=2, routed)           0.412     7.100    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.224 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1/O
                         net (fo=15, routed)          0.776     8.000    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.124 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15/O
                         net (fo=1, routed)           0.000     8.124    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.674 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4/CO[3]
                         net (fo=17, routed)          0.962     9.636    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.760 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5/O
                         net (fo=2, routed)           0.883    10.643    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.767 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3/O
                         net (fo=9, routed)           0.638    11.405    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I2_O)        0.124    11.529 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1/O
                         net (fo=8, routed)           0.757    12.286    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.532    12.711    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X60Y82         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[1]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X60Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.581    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.276ns  (logic 2.122ns (22.877%)  route 7.154ns (77.123%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.716     3.010    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/Q
                         net (fo=6, routed)           0.851     4.317    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[25]
    SLICE_X63Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.441 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8/O
                         net (fo=2, routed)           0.605     5.046    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.170 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12/O
                         net (fo=4, routed)           0.787     5.957    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.081 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4/O
                         net (fo=8, routed)           0.483     6.564    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.688 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=2, routed)           0.412     7.100    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.224 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1/O
                         net (fo=15, routed)          0.776     8.000    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.124 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15/O
                         net (fo=1, routed)           0.000     8.124    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.674 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4/CO[3]
                         net (fo=17, routed)          0.962     9.636    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.760 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5/O
                         net (fo=2, routed)           0.883    10.643    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.767 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3/O
                         net (fo=9, routed)           0.638    11.405    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I2_O)        0.124    11.529 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1/O
                         net (fo=8, routed)           0.757    12.286    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.532    12.711    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X60Y82         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[7]/C
                         clock pessimism              0.229    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X60Y82         FDRE (Setup_fdre_C_CE)      -0.205    12.581    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 2.122ns (23.009%)  route 7.101ns (76.991%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.716     3.010    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/Q
                         net (fo=6, routed)           0.851     4.317    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[25]
    SLICE_X63Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.441 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8/O
                         net (fo=2, routed)           0.605     5.046    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.170 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12/O
                         net (fo=4, routed)           0.787     5.957    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.081 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4/O
                         net (fo=8, routed)           0.483     6.564    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.688 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=2, routed)           0.412     7.100    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.224 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1/O
                         net (fo=15, routed)          0.776     8.000    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X53Y88         LUT4 (Prop_lut4_I2_O)        0.124     8.124 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15/O
                         net (fo=1, routed)           0.000     8.124    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_15_n_0
    SLICE_X53Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.674 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4/CO[3]
                         net (fo=17, routed)          0.962     9.636    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_4_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I5_O)        0.124     9.760 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5/O
                         net (fo=2, routed)           0.883    10.643    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[0]_i_5_n_0
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124    10.767 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3/O
                         net (fo=9, routed)           0.638    11.405    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_3_n_0
    SLICE_X59Y90         LUT3 (Prop_lut3_I2_O)        0.124    11.529 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1/O
                         net (fo=8, routed)           0.704    12.233    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte[7]_i_1_n_0
    SLICE_X61Y88         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.537    12.716    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X61Y88         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[4]/C
                         clock pessimism              0.229    12.945    
                         clock uncertainty           -0.154    12.791    
    SLICE_X61Y88         FDRE (Setup_fdre_C_CE)      -0.205    12.586    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                         -12.233    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.327ns  (logic 2.863ns (30.695%)  route 6.464ns (69.305%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.716     3.010    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/Q
                         net (fo=6, routed)           0.851     4.317    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[25]
    SLICE_X63Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.441 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8/O
                         net (fo=2, routed)           0.605     5.046    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.170 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12/O
                         net (fo=4, routed)           0.787     5.957    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.081 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4/O
                         net (fo=8, routed)           0.483     6.564    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.688 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=2, routed)           0.412     7.100    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.224 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1/O
                         net (fo=15, routed)          0.865     8.089    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X52Y88         LUT4 (Prop_lut4_I0_O)        0.124     8.213 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_44/O
                         net (fo=1, routed)           0.000     8.213    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_44_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.745 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.745    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_36_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.859 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.859    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_17_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.087 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_5/CO[2]
                         net (fo=12, routed)          1.154    10.241    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Bit_Count1
    SLICE_X59Y93         LUT2 (Prop_lut2_I1_O)        0.339    10.580 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_9/O
                         net (fo=1, routed)           0.736    11.316    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_9_n_0
    SLICE_X60Y90         LUT6 (Prop_lut6_I3_O)        0.326    11.642 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_6/O
                         net (fo=1, routed)           0.571    12.213    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_6_n_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I4_O)        0.124    12.337 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    12.337    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[7]_i_1_n_0
    SLICE_X61Y89         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.538    12.717    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X61Y89         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[7]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)        0.031    12.823    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                         -12.337    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 2.511ns (28.728%)  route 6.230ns (71.272%))
  Logic Levels:           11  (CARRY4=3 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.716     3.010    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X65Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y98         FDRE (Prop_fdre_C_Q)         0.456     3.466 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest_reg[25]/Q
                         net (fo=6, routed)           0.851     4.317    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest__0[25]
    SLICE_X63Y98         LUT4 (Prop_lut4_I1_O)        0.124     4.441 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8/O
                         net (fo=2, routed)           0.605     5.046    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Byte_Rest[31]_i_8_n_0
    SLICE_X63Y95         LUT5 (Prop_lut5_I4_O)        0.124     5.170 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12/O
                         net (fo=4, routed)           0.787     5.957    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_12_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.081 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4/O
                         net (fo=8, routed)           0.483     6.564    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Next[11]_i_4_n_0
    SLICE_X57Y91         LUT4 (Prop_lut4_I1_O)        0.124     6.688 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2/O
                         net (fo=2, routed)           0.412     7.100    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_2_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124     7.224 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1/O
                         net (fo=15, routed)          0.865     8.089    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_i_1_n_0
    SLICE_X52Y88         LUT4 (Prop_lut4_I0_O)        0.124     8.213 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_44/O
                         net (fo=1, routed)           0.000     8.213    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt[1]_i_44_n_0
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.745 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.745    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_36_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.859 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.859    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_17_n_0
    SLICE_X52Y90         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.087 f  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_Tx_Cnt_reg[1]_i_5/CO[2]
                         net (fo=12, routed)          1.082    10.169    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_TX_Bit_Count1
    SLICE_X57Y94         LUT5 (Prop_lut5_I2_O)        0.313    10.482 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1/O
                         net (fo=27, routed)          0.386    10.868    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_END[11]_i_1_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I5_O)        0.124    10.992 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1/O
                         net (fo=32, routed)          0.758    11.751    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START[31]_i_1_n_0
    SLICE_X56Y92         FDSE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.536    12.715    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X56Y92         FDSE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[17]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X56Y92         FDSE (Setup_fdse_C_S)       -0.429    12.361    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_START_reg[17]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                         -11.751    
  -------------------------------------------------------------------
                         slack                                  0.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.301ns (59.986%)  route 0.201ns (40.014%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.553     0.889    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.128     1.017 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4_reg[8]/Q
                         net (fo=1, routed)           0.201     1.217    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4_reg_n_0_[8]
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.098     1.315 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[8]_i_3/O
                         net (fo=1, routed)           0.000     1.315    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[8]_i_3_n_0
    SLICE_X50Y100        MUXF7 (Prop_muxf7_I1_O)      0.075     1.390 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.390    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X50Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.907     1.273    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y100        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.134     1.372    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.248ns (62.666%)  route 0.148ns (37.334%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.634     0.970    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y105        FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg2_reg[10]/Q
                         net (fo=1, routed)           0.148     1.259    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[10]
    SLICE_X49Y104        LUT6 (Prop_lut6_I1_O)        0.045     1.304 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata[10]_i_2/O
                         net (fo=1, routed)           0.000     1.304    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata[10]_i_2_n_0
    SLICE_X49Y104        MUXF7 (Prop_muxf7_I0_O)      0.062     1.366 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.366    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X49Y104        FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.910     1.276    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y104        FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y104        FDRE (Hold_fdre_C_D)         0.105     1.342    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.300ns (71.972%)  route 0.117ns (28.028%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.634     0.970    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y104        FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.128     1.098 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4_reg[8]/Q
                         net (fo=1, routed)           0.117     1.215    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4[8]
    SLICE_X49Y104        LUT6 (Prop_lut6_I5_O)        0.098     1.313 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata[8]_i_3/O
                         net (fo=1, routed)           0.000     1.313    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata[8]_i_3_n_0
    SLICE_X49Y104        MUXF7 (Prop_muxf7_I1_O)      0.074     1.387 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.387    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X49Y104        FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.910     1.276    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y104        FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y104        FDRE (Hold_fdre_C_D)         0.105     1.342    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.271ns (64.413%)  route 0.150ns (35.587%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.553     0.889    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y99         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg[10]/Q
                         net (fo=1, routed)           0.150     1.202    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg_n_0_[10]
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.247 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[10]_i_2/O
                         net (fo=1, routed)           0.000     1.247    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[10]_i_2_n_0
    SLICE_X49Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.309 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.309    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X49Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.825     1.191    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.105     1.261    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.259ns (56.488%)  route 0.200ns (43.512%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.633     0.969    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y107        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1_reg[5]/Q
                         net (fo=82, routed)          0.200     1.310    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1[5]
    SLICE_X46Y106        LUT6 (Prop_lut6_I3_O)        0.045     1.355 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata[5]_i_2/O
                         net (fo=1, routed)           0.000     1.355    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata[5]_i_2_n_0
    SLICE_X46Y106        MUXF7 (Prop_muxf7_I0_O)      0.073     1.428 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.428    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X46Y106        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.910     1.276    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y106        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)         0.134     1.371    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.616%)  route 0.204ns (55.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.659     0.995    Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y100        FDRE                                         r  Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  Zed_SPI_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.204     1.363    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X30Y92         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.843     1.209    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.289    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[27][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.931%)  route 0.268ns (59.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.555     0.891    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=63, routed)          0.268     1.300    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[30][7]_0[4]
    SLICE_X50Y88         LUT6 (Prop_lut6_I0_O)        0.045     1.345 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_TX_Byte[27][4]_i_1/O
                         net (fo=1, routed)           0.000     1.345    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/data27[4]
    SLICE_X50Y88         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[27][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.818     1.184    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X50Y88         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[27][4]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y88         FDRE (Hold_fdre_C_D)         0.121     1.270    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_TX_Byte_reg[27][4]
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.248ns (68.605%)  route 0.113ns (31.395%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.635     0.971    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y101        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y101        FDRE (Prop_fdre_C_Q)         0.141     1.112 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg[13]/Q
                         net (fo=1, routed)           0.113     1.225    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[13]
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.270 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[13]_i_2/O
                         net (fo=1, routed)           0.000     1.270    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[13]_i_2_n_0
    SLICE_X53Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.332 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.332    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X53Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.821     1.187    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X53Y99         FDRE (Hold_fdre_C_D)         0.105     1.257    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.257ns (56.421%)  route 0.199ns (43.579%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.633     0.969    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y108        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=82, routed)          0.199     1.309    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/slv_reg1[4]
    SLICE_X47Y108        LUT6 (Prop_lut6_I3_O)        0.045     1.354 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.000     1.354    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata[4]_i_2_n_0
    SLICE_X47Y108        MUXF7 (Prop_muxf7_I0_O)      0.071     1.425 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.425    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X47Y108        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.909     1.275    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y108        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X47Y108        FDRE (Hold_fdre_C_D)         0.105     1.341    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.257ns (69.340%)  route 0.114ns (30.660%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.638     0.974    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y101        FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg[9]/Q
                         net (fo=1, routed)           0.114     1.229    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2_reg_n_0_[9]
    SLICE_X49Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.274 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[9]_i_2/O
                         net (fo=1, routed)           0.000     1.274    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata[9]_i_2_n_0
    SLICE_X49Y99         MUXF7 (Prop_muxf7_I0_O)      0.071     1.345 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.345    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X49Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.825     1.191    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y99         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y99         FDRE (Hold_fdre_C_D)         0.105     1.261    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X36Y99    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y98    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y98    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y98    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y100   Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y100   Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y100   Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y99    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X43Y98    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Zed_SPI_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Zed_SPI_clk_wiz_1_0
  To Clock:  clk_out1_Zed_SPI_clk_wiz_0_0

Setup :           12  Failing Endpoints,  Worst Slack       -1.661ns,  Total Violation      -18.827ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@16.667ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@16.000ns)
  Data Path Delay:        1.668ns  (logic 0.478ns (28.655%)  route 1.190ns (71.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 18.153 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 17.658 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806    17.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    15.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655    17.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.478    18.136 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/Q
                         net (fo=1, routed)           1.190    19.326    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[11]
    SLICE_X35Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570    18.237    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    14.888 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.579    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.484    18.153    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X35Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[11]/C
                         clock pessimism              0.000    18.153    
                         clock uncertainty           -0.252    17.901    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)       -0.236    17.665    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[11]
  -------------------------------------------------------------------
                         required time                         17.665    
                         arrival time                         -19.326    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.653ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@16.667ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@16.000ns)
  Data Path Delay:        1.676ns  (logic 0.478ns (28.514%)  route 1.198ns (71.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 18.151 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 17.658 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806    17.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    15.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655    17.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.478    18.136 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/Q
                         net (fo=1, routed)           1.198    19.334    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[7]
    SLICE_X37Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570    18.237    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    14.888 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.579    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.482    18.151    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X37Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[7]/C
                         clock pessimism              0.000    18.151    
                         clock uncertainty           -0.252    17.899    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)       -0.218    17.681    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[7]
  -------------------------------------------------------------------
                         required time                         17.681    
                         arrival time                         -19.334    
  -------------------------------------------------------------------
                         slack                                 -1.653    

Slack (VIOLATED) :        -1.637ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@16.667ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@16.000ns)
  Data Path Delay:        1.818ns  (logic 0.518ns (28.493%)  route 1.300ns (71.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 18.153 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 17.658 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806    17.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    15.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655    17.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518    18.176 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/Q
                         net (fo=1, routed)           1.300    19.476    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[6]
    SLICE_X35Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570    18.237    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    14.888 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.579    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.484    18.153    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X35Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[6]/C
                         clock pessimism              0.000    18.153    
                         clock uncertainty           -0.252    17.901    
    SLICE_X35Y51         FDRE (Setup_fdre_C_D)       -0.062    17.839    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         17.839    
                         arrival time                         -19.476    
  -------------------------------------------------------------------
                         slack                                 -1.637    

Slack (VIOLATED) :        -1.633ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@16.667ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@16.000ns)
  Data Path Delay:        1.836ns  (logic 0.518ns (28.219%)  route 1.318ns (71.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 18.153 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 17.658 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806    17.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    15.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655    17.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518    18.176 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[4]/Q
                         net (fo=1, routed)           1.318    19.494    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[4]
    SLICE_X35Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570    18.237    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    14.888 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.579    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.484    18.153    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X35Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[4]/C
                         clock pessimism              0.000    18.153    
                         clock uncertainty           -0.252    17.901    
    SLICE_X35Y52         FDRE (Setup_fdre_C_D)       -0.040    17.861    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         17.861    
                         arrival time                         -19.494    
  -------------------------------------------------------------------
                         slack                                 -1.633    

Slack (VIOLATED) :        -1.611ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@16.667ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@16.000ns)
  Data Path Delay:        1.809ns  (logic 0.518ns (28.628%)  route 1.291ns (71.372%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 18.153 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 17.658 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806    17.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    15.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655    17.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518    18.176 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/Q
                         net (fo=1, routed)           1.291    19.467    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[3]
    SLICE_X34Y50         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570    18.237    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    14.888 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.579    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.484    18.153    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X34Y50         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[3]/C
                         clock pessimism              0.000    18.153    
                         clock uncertainty           -0.252    17.901    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)       -0.045    17.856    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         17.856    
                         arrival time                         -19.467    
  -------------------------------------------------------------------
                         slack                                 -1.611    

Slack (VIOLATED) :        -1.610ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@16.667ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@16.000ns)
  Data Path Delay:        1.806ns  (logic 0.518ns (28.676%)  route 1.288ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 18.153 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 17.658 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806    17.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    15.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655    17.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.518    18.176 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[0]/Q
                         net (fo=1, routed)           1.288    19.464    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[0]
    SLICE_X35Y52         FDSE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570    18.237    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    14.888 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.579    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.484    18.153    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X35Y52         FDSE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[0]/C
                         clock pessimism              0.000    18.153    
                         clock uncertainty           -0.252    17.901    
    SLICE_X35Y52         FDSE (Setup_fdse_C_D)       -0.047    17.854    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         17.854    
                         arrival time                         -19.464    
  -------------------------------------------------------------------
                         slack                                 -1.610    

Slack (VIOLATED) :        -1.577ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@16.667ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@16.000ns)
  Data Path Delay:        1.636ns  (logic 0.478ns (29.214%)  route 1.158ns (70.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 18.153 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 17.658 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806    17.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    15.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655    17.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.478    18.136 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/Q
                         net (fo=1, routed)           1.158    19.294    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[10]
    SLICE_X34Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570    18.237    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    14.888 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.579    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.484    18.153    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X34Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[10]/C
                         clock pessimism              0.000    18.153    
                         clock uncertainty           -0.252    17.901    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)       -0.184    17.717    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                         17.717    
                         arrival time                         -19.294    
  -------------------------------------------------------------------
                         slack                                 -1.577    

Slack (VIOLATED) :        -1.567ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@16.667ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@16.000ns)
  Data Path Delay:        1.622ns  (logic 0.478ns (29.475%)  route 1.144ns (70.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 18.153 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 17.658 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806    17.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    15.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655    17.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.478    18.136 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/Q
                         net (fo=1, routed)           1.144    19.280    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[1]
    SLICE_X34Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570    18.237    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    14.888 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.579    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.484    18.153    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X34Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[1]/C
                         clock pessimism              0.000    18.153    
                         clock uncertainty           -0.252    17.901    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)       -0.188    17.713    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         17.713    
                         arrival time                         -19.280    
  -------------------------------------------------------------------
                         slack                                 -1.567    

Slack (VIOLATED) :        -1.562ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@16.667ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@16.000ns)
  Data Path Delay:        1.764ns  (logic 0.518ns (29.364%)  route 1.246ns (70.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 18.152 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 17.658 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806    17.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    15.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655    17.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518    18.176 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[8]/Q
                         net (fo=1, routed)           1.246    19.422    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[8]
    SLICE_X35Y56         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570    18.237    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    14.888 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.579    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.483    18.152    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X35Y56         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[8]/C
                         clock pessimism              0.000    18.152    
                         clock uncertainty           -0.252    17.900    
    SLICE_X35Y56         FDRE (Setup_fdre_C_D)       -0.040    17.860    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[8]
  -------------------------------------------------------------------
                         required time                         17.860    
                         arrival time                         -19.422    
  -------------------------------------------------------------------
                         slack                                 -1.562    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@16.667ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@16.000ns)
  Data Path Delay:        1.584ns  (logic 0.478ns (30.176%)  route 1.106ns (69.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 18.152 - 16.667 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 17.658 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806    17.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    14.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    15.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    16.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.655    17.658    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.478    18.136 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[9]/Q
                         net (fo=1, routed)           1.106    19.242    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[9]
    SLICE_X34Y56         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.667 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570    18.237    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    14.888 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    16.579    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.670 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.483    18.152    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X34Y56         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[9]/C
                         clock pessimism              0.000    18.152    
                         clock uncertainty           -0.252    17.900    
    SLICE_X34Y56         FDRE (Setup_fdre_C_D)       -0.190    17.710    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                         17.710    
                         arrival time                         -19.242    
  -------------------------------------------------------------------
                         slack                                 -1.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.148ns (25.487%)  route 0.433ns (74.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560     0.562    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/Q
                         net (fo=1, routed)           0.433     1.142    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[1]
    SLICE_X34Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X34Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[1]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.252     1.082    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.007     1.089    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.164ns (25.892%)  route 0.469ns (74.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560     0.562    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[2]/Q
                         net (fo=1, routed)           0.469     1.195    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[2]
    SLICE_X34Y50         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X34Y50         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[2]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.252     1.082    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.059     1.141    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.148ns (25.118%)  route 0.441ns (74.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560     0.562    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/Q
                         net (fo=1, routed)           0.441     1.151    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[10]
    SLICE_X34Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X34Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[10]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.252     1.082    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.011     1.093    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.164ns (24.750%)  route 0.499ns (75.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560     0.562    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[4]/Q
                         net (fo=1, routed)           0.499     1.224    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[4]
    SLICE_X35Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X35Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[4]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.252     1.082    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.078     1.160    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.164ns (24.514%)  route 0.505ns (75.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560     0.562    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/Q
                         net (fo=1, routed)           0.505     1.231    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[6]
    SLICE_X35Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X35Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[6]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.252     1.082    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.071     1.153    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.148ns (23.895%)  route 0.471ns (76.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560     0.562    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/Q
                         net (fo=1, routed)           0.471     1.181    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[7]
    SLICE_X37Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.826     0.828    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X37Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[7]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.252     1.080    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.022     1.102    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.148ns (23.675%)  route 0.477ns (76.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560     0.562    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/Q
                         net (fo=1, routed)           0.477     1.187    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[11]
    SLICE_X35Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X35Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[11]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.252     1.082    
    SLICE_X35Y52         FDRE (Hold_fdre_C_D)         0.018     1.100    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.164ns (23.928%)  route 0.521ns (76.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560     0.562    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/Q
                         net (fo=1, routed)           0.521     1.247    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[3]
    SLICE_X34Y50         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X34Y50         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[3]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.252     1.082    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.052     1.134    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.148ns (22.464%)  route 0.511ns (77.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560     0.562    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[5]/Q
                         net (fo=1, routed)           0.511     1.221    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[5]
    SLICE_X35Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X35Y51         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[5]/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.252     1.082    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.024     1.106    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.148ns (22.255%)  route 0.517ns (77.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.252ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.560     0.562    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.148     0.710 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[9]/Q
                         net (fo=1, routed)           0.517     1.227    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_output[9]
    SLICE_X34Y56         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X34Y56         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[9]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.252     1.081    
    SLICE_X34Y56         FDRE (Hold_fdre_C_D)         0.007     1.088    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/axi_wdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Zed_SPI_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.266ns,  Total Violation       -0.266ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.414ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.266ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/init_txn_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 0.456ns (25.032%)  route 1.366ns (74.968%))
  Logic Levels:           0  
  Clock Path Skew:        -1.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 4.829 - 3.333 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.652     2.946    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           1.366     4.768    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_init_axi_txn
    SLICE_X35Y41         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/init_txn_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.492     4.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X35Y41         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/init_txn_ff_reg/C
                         clock pessimism              0.000     4.829    
                         clock uncertainty           -0.261     4.568    
    SLICE_X35Y41         FDRE (Setup_fdre_C_D)       -0.067     4.501    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/init_txn_ff_reg
  -------------------------------------------------------------------
                         required time                          4.501    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                 -0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/init_txn_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.141ns (20.746%)  route 0.539ns (79.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.098ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.558     0.894    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.539     1.573    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_init_axi_txn
    SLICE_X35Y41         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/init_txn_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X35Y41         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/init_txn_ff_reg/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.261     1.090    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.070     1.160    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/init_txn_ff_reg
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.414    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Zed_SPI_clk_wiz_1_0

Setup :           54  Failing Endpoints,  Worst Slack       -1.729ns,  Total Violation      -81.725ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.578ns  (logic 0.580ns (36.763%)  route 0.998ns (63.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.652    12.946    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.510    13.912    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.036 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487    14.524    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612    13.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483    13.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429    12.794    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[15]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.578ns  (logic 0.580ns (36.763%)  route 0.998ns (63.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.652    12.946    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.510    13.912    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.036 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487    14.524    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612    13.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483    13.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[16]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429    12.794    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.578ns  (logic 0.580ns (36.763%)  route 0.998ns (63.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.652    12.946    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.510    13.912    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.036 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487    14.524    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612    13.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483    13.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[17]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429    12.794    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.578ns  (logic 0.580ns (36.763%)  route 0.998ns (63.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.652    12.946    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.510    13.912    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.036 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487    14.524    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612    13.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483    13.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[18]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429    12.794    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[18]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.578ns  (logic 0.580ns (36.763%)  route 0.998ns (63.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.652    12.946    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.510    13.912    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.036 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487    14.524    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612    13.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483    13.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[19]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429    12.794    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[19]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.578ns  (logic 0.580ns (36.763%)  route 0.998ns (63.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.652    12.946    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.510    13.912    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.036 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487    14.524    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612    13.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483    13.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[5]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429    12.794    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.578ns  (logic 0.580ns (36.763%)  route 0.998ns (63.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.652    12.946    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.510    13.912    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.036 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487    14.524    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612    13.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483    13.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429    12.794    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.729ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.578ns  (logic 0.580ns (36.763%)  route 0.998ns (63.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 13.486 - 12.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.652    12.946    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.510    13.912    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.036 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.487    14.524    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612    13.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483    13.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X35Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[7]/C
                         clock pessimism              0.000    13.486    
                         clock uncertainty           -0.262    13.223    
    SLICE_X35Y55         FDRE (Setup_fdre_C_R)       -0.429    12.794    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                 -1.729    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.457ns  (logic 0.580ns (39.803%)  route 0.877ns (60.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 13.485 - 12.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.652    12.946    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.510    13.912    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.036 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.367    14.403    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612    13.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.482    13.485    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]/C
                         clock pessimism              0.000    13.485    
                         clock uncertainty           -0.262    13.222    
    SLICE_X32Y54         FDRE (Setup_fdre_C_R)       -0.524    12.698    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                 -1.705    

Slack (VIOLATED) :        -1.705ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@12.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.457ns  (logic 0.580ns (39.803%)  route 0.877ns (60.197%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 13.485 - 12.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.652    12.946    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.456    13.402 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.510    13.912    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.124    14.036 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.367    14.403    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                     12.000    12.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    12.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612    13.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    10.187 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    11.912    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.482    13.485    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/C
                         clock pessimism              0.000    13.485    
                         clock uncertainty           -0.262    13.222    
    SLICE_X32Y54         FDRE (Setup_fdre_C_R)       -0.524    12.698    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                         -14.403    
  -------------------------------------------------------------------
                         slack                                 -1.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.190ns (49.862%)  route 0.191ns (50.138%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.558     0.894    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg_replica/Q
                         net (fo=2, routed)           0.191     1.226    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn_repN_alias
    SLICE_X34Y52         LUT4 (Prop_lut4_I1_O)        0.049     1.275 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_1/O
                         net (fo=1, routed)           0.000     1.275    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_i_1_n_0
    SLICE_X34Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.828     0.830    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.262     1.092    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.131     1.223    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Work_reg
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.330%)  route 0.191ns (50.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.558     0.894    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg_replica/Q
                         net (fo=2, routed)           0.191     1.226    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn_repN_alias
    SLICE_X34Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.271 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_i_1/O
                         net (fo=1, routed)           0.000     1.271    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_i_1_n_0
    SLICE_X34Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.828     0.830    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.262     1.092    
    SLICE_X34Y52         FDRE (Hold_fdre_C_D)         0.121     1.213    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.488%)  route 0.310ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.558     0.894    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.170     1.205    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.250 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.140     1.390    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X32Y54         FDRE (Hold_fdre_C_R)         0.009     1.100    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.488%)  route 0.310ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.558     0.894    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.170     1.205    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.250 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.140     1.390    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X32Y54         FDRE (Hold_fdre_C_R)         0.009     1.100    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.488%)  route 0.310ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.558     0.894    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.170     1.205    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.250 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.140     1.390    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[12]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X32Y54         FDRE (Hold_fdre_C_R)         0.009     1.100    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.488%)  route 0.310ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.558     0.894    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.170     1.205    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.250 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.140     1.390    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[13]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X32Y54         FDRE (Hold_fdre_C_R)         0.009     1.100    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.488%)  route 0.310ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.558     0.894    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.170     1.205    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.250 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.140     1.390    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[3]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X32Y54         FDRE (Hold_fdre_C_R)         0.009     1.100    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.488%)  route 0.310ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.558     0.894    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.170     1.205    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.250 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.140     1.390    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X32Y54         FDRE (Hold_fdre_C_R)         0.009     1.100    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.488%)  route 0.310ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.558     0.894    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.170     1.205    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.250 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.140     1.390    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[8]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X32Y54         FDRE (Hold_fdre_C_R)         0.009     1.100    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_Zed_SPI_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.488%)  route 0.310ns (62.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.558     0.894    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X35Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/o_AXI_Init_reg/Q
                         net (fo=4, routed)           0.170     1.205    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/m00_axi_init_axi_txn
    SLICE_X35Y54         LUT4 (Prop_lut4_I0_O)        0.045     1.250 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1/O
                         net (fo=20, routed)          0.140     1.390    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count[0]_i_1_n_0
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X32Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[9]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.262     1.091    
    SLICE_X32Y54         FDRE (Hold_fdre_C_R)         0.009     1.100    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Zed_SPI_clk_wiz_1_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@8.000ns)
  Data Path Delay:        2.761ns  (logic 0.642ns (23.249%)  route 2.119ns (76.751%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 9.659 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     8.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806     9.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793     6.013 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     7.902    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     8.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.656     9.659    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518    10.177 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/Q
                         net (fo=5, routed)           2.119    12.296    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/w_ADC_Done
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.124    12.420 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4[0]_i_1/O
                         net (fo=1, routed)           0.000    12.420    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4[0]_i_1_n_0
    SLICE_X34Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.480    12.659    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                         clock pessimism              0.000    12.659    
                         clock uncertainty           -0.262    12.397    
    SLICE_X34Y55         FDRE (Setup_fdre_C_D)        0.077    12.474    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4_reg[0]
  -------------------------------------------------------------------
                         required time                         12.474    
                         arrival time                         -12.420    
  -------------------------------------------------------------------
                         slack                                  0.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.168ns  (logic 0.209ns (17.887%)  route 0.959ns (82.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.628ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.561     0.563    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y52         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_Done_reg/Q
                         net (fo=5, routed)           0.959     1.686    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/w_ADC_Done
    SLICE_X34Y55         LUT6 (Prop_lut6_I0_O)        0.045     1.731 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4[0]_i_1/O
                         net (fo=1, routed)           0.000     1.731    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4[0]_i_1_n_0
    SLICE_X34Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.825     1.191    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y55         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4_reg[0]/C
                         clock pessimism              0.000     1.191    
                         clock uncertainty            0.262     1.453    
    SLICE_X34Y55         FDRE (Hold_fdre_C_D)         0.120     1.573    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/slv_reg4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Zed_SPI_clk_wiz_0_0
  To Clock:  clk_out1_Zed_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.718ns (28.410%)  route 1.809ns (71.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 4.861 - 3.333 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.666     1.669    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.088 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.649     2.737    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.299     3.036 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.161     4.196    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X27Y50         FDCE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.525     4.861    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X27Y50         FDCE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty           -0.064     4.797    
    SLICE_X27Y50         FDCE (Recov_fdce_C_CLR)     -0.405     4.392    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.392    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.718ns (28.632%)  route 1.790ns (71.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 4.861 - 3.333 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.666     1.669    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.088 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.649     2.737    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.299     3.036 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.141     4.177    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y52         FDCE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.525     4.861    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X27Y52         FDCE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty           -0.064     4.797    
    SLICE_X27Y52         FDCE (Recov_fdce_C_CLR)     -0.405     4.392    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          4.392    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 0.718ns (28.632%)  route 1.790ns (71.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 4.861 - 3.333 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.666     1.669    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.088 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.649     2.737    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.299     3.036 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.141     4.177    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y52         FDCE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.525     4.861    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X27Y52         FDCE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty           -0.064     4.797    
    SLICE_X27Y52         FDCE (Recov_fdce_C_CLR)     -0.405     4.392    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          4.392    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.718ns (28.410%)  route 1.809ns (71.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 4.861 - 3.333 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.666     1.669    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.088 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.649     2.737    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.299     3.036 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.161     4.196    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X26Y50         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.525     4.861    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X26Y50         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty           -0.064     4.797    
    SLICE_X26Y50         FDPE (Recov_fdpe_C_PRE)     -0.361     4.436    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.436    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.718ns (28.410%)  route 1.809ns (71.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 4.861 - 3.333 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.666     1.669    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.088 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.649     2.737    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.299     3.036 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.161     4.196    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X26Y50         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.525     4.861    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X26Y50         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty           -0.064     4.797    
    SLICE_X26Y50         FDPE (Recov_fdpe_C_PRE)     -0.361     4.436    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          4.436    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.718ns (28.410%)  route 1.809ns (71.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 4.861 - 3.333 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.666     1.669    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.088 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.649     2.737    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.299     3.036 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.161     4.196    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X26Y50         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.525     4.861    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X26Y50         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty           -0.064     4.797    
    SLICE_X26Y50         FDPE (Recov_fdpe_C_PRE)     -0.361     4.436    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          4.436    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.718ns (28.410%)  route 1.809ns (71.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 4.861 - 3.333 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.666     1.669    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.088 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.649     2.737    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.299     3.036 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.161     4.196    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X26Y50         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.525     4.861    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X26Y50         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty           -0.064     4.797    
    SLICE_X26Y50         FDPE (Recov_fdpe_C_PRE)     -0.361     4.436    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          4.436    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.718ns (28.410%)  route 1.809ns (71.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 4.861 - 3.333 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.666     1.669    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.088 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.649     2.737    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.299     3.036 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.161     4.196    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X27Y50         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.525     4.861    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X27Y50         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty           -0.064     4.797    
    SLICE_X27Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     4.438    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          4.438    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.718ns (28.410%)  route 1.809ns (71.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 4.861 - 3.333 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.666     1.669    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.088 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.649     2.737    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.299     3.036 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.161     4.196    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm2.user_valid_reg_0
    SLICE_X27Y50         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.525     4.861    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X27Y50         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty           -0.064     4.797    
    SLICE_X27Y50         FDPE (Recov_fdpe_C_PRE)     -0.359     4.438    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gprege2.empty_d1_reg
  -------------------------------------------------------------------
                         required time                          4.438    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.282ns  (required time - arrival time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@3.333ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.718ns (28.410%)  route 1.809ns (71.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 4.861 - 3.333 ) 
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.666     1.669    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDPE (Prop_fdpe_C_Q)         0.419     2.088 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.649     2.737    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X34Y45         LUT3 (Prop_lut3_I2_O)        0.299     3.036 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gpregsm2.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.161     4.196    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X26Y50         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      3.333     3.333 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     3.333 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     4.904    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     1.554 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.245    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.336 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.525     4.861    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/s_aclk
    SLICE_X26Y50         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty           -0.064     4.797    
    SLICE_X26Y50         FDPE (Recov_fdpe_C_PRE)     -0.319     4.478    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          4.478    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                  0.282    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.148ns (25.957%)  route 0.422ns (74.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.560     0.562    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X36Y45         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.148     0.710 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.422     1.132    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X31Y50         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.847     0.849    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X31Y50         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.000     0.849    
    SLICE_X31Y50         FDPE (Remov_fdpe_C_PRE)     -0.148     0.701    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.132    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.200%)  route 0.246ns (65.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.594     0.596    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X11Y43         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDPE (Prop_fdpe_C_Q)         0.128     0.724 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.246     0.970    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X12Y42         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.862     0.864    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X12Y42         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.233     0.631    
    SLICE_X12Y42         FDPE (Remov_fdpe_C_PRE)     -0.125     0.506    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.200%)  route 0.246ns (65.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.594     0.596    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X11Y43         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDPE (Prop_fdpe_C_Q)         0.128     0.724 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.246     0.970    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X12Y42         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.862     0.864    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X12Y42         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.233     0.631    
    SLICE_X12Y42         FDPE (Remov_fdpe_C_PRE)     -0.125     0.506    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.506    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.840%)  route 0.229ns (64.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.594     0.596    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y43          FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDPE (Prop_fdpe_C_Q)         0.128     0.724 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.229     0.953    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y43         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.863     0.865    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X11Y43         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.233     0.632    
    SLICE_X11Y43         FDPE (Remov_fdpe_C_PRE)     -0.149     0.483    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.840%)  route 0.229ns (64.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.594     0.596    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y43          FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDPE (Prop_fdpe_C_Q)         0.128     0.724 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.229     0.953    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y43         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.863     0.865    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X11Y43         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.233     0.632    
    SLICE_X11Y43         FDPE (Remov_fdpe_C_PRE)     -0.149     0.483    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.840%)  route 0.229ns (64.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.594     0.596    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y43          FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDPE (Prop_fdpe_C_Q)         0.128     0.724 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.229     0.953    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X11Y43         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.863     0.865    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X11Y43         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.233     0.632    
    SLICE_X11Y43         FDPE (Remov_fdpe_C_PRE)     -0.149     0.483    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.483    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.554%)  route 0.278ns (68.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.562     0.564    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.278     0.969    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y45         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.827     0.829    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X36Y45         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.233     0.596    
    SLICE_X36Y45         FDPE (Remov_fdpe_C_PRE)     -0.125     0.471    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.554%)  route 0.278ns (68.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.562     0.564    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.278     0.969    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y45         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.827     0.829    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X36Y45         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.233     0.596    
    SLICE_X36Y45         FDPE (Remov_fdpe_C_PRE)     -0.125     0.471    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.554%)  route 0.278ns (68.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.562     0.564    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDPE (Prop_fdpe_C_Q)         0.128     0.692 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.278     0.969    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y45         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.827     0.829    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X36Y45         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.233     0.596    
    SLICE_X36Y45         FDPE (Remov_fdpe_C_PRE)     -0.125     0.471    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.471    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_Zed_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.148ns (21.522%)  route 0.540ns (78.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.560     0.562    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X36Y45         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDPE (Prop_fdpe_C_Q)         0.148     0.710 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.540     1.249    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg_0
    SLICE_X31Y51         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.847     0.849    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X31Y51         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.000     0.849    
    SLICE_X31Y51         FDPE (Remov_fdpe_C_PRE)     -0.148     0.701    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.548    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.919ns  (logic 0.124ns (6.461%)  route 1.795ns (93.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.795     1.795    Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y70         LUT1 (Prop_lut1_I0_O)        0.124     1.919 r  Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.919    Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X29Y70         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.514     2.693    Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y70         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.045ns (6.063%)  route 0.697ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.697     0.697    Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X29Y70         LUT1 (Prop_lut1_I0_O)        0.045     0.742 r  Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.742    Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X29Y70         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.833     1.199    Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X29Y70         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Zed_SPI_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.391ns  (logic 0.124ns (3.657%)  route 3.267ns (96.343%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           3.267     3.267    Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X7Y37          LUT1 (Prop_lut1_I0_O)        0.124     3.391 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.391    Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X7Y37          FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     1.570    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.651     1.654    Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y37          FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.418ns  (logic 0.045ns (3.174%)  route 1.373ns (96.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.373     1.373    Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X7Y37          LUT1 (Prop_lut1_I0_O)        0.045     1.418 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.418    Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X7Y37          FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.888     0.890    Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X7Y37          FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Zed_SPI_clk_wiz_0_0
  To Clock:  clk_out1_Zed_SPI_clk_wiz_0_0

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.055ns  (logic 0.580ns (18.985%)  route 2.475ns (81.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.750     1.753    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     2.209 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.719     2.928    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.052 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=116, routed)         1.756     4.808    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y53         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     1.570    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.483     1.486    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y53         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.055ns  (logic 0.580ns (18.985%)  route 2.475ns (81.015%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.750     1.753    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     2.209 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.719     2.928    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.052 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=116, routed)         1.756     4.808    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y53         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     1.570    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.483     1.486    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y53         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.768ns  (logic 0.580ns (20.954%)  route 2.188ns (79.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.750     1.753    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     2.209 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.390     3.599    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.124     3.723 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.798     4.521    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y43          FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     1.570    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.577     1.580    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y43          FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.768ns  (logic 0.580ns (20.954%)  route 2.188ns (79.046%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.580ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.750     1.753    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     2.209 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.390     3.599    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.124     3.723 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.798     4.521    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y43          FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     1.570    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.577     1.580    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y43          FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.617ns  (logic 0.609ns (23.275%)  route 2.008ns (76.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.750     1.753    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     2.209 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.334     3.543    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.153     3.696 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.674     4.370    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y44         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     1.570    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.492     1.495    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.617ns  (logic 0.609ns (23.275%)  route 2.008ns (76.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.750     1.753    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     2.209 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          1.334     3.543    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.153     3.696 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.674     4.370    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y44         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     1.570    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.492     1.495    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.505ns  (logic 0.580ns (23.155%)  route 1.925ns (76.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.750     1.753    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     2.209 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.719     2.928    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.052 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=116, routed)         1.206     4.258    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y44         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     1.570    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.493     1.496    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.505ns  (logic 0.580ns (23.155%)  route 1.925ns (76.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.750     1.753    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     2.209 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.719     2.928    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.052 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=116, routed)         1.206     4.258    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y44         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     1.570    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.493     1.496    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.167ns  (logic 0.580ns (26.760%)  route 1.587ns (73.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.750     1.753    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     2.209 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.719     2.928    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.052 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=116, routed)         0.869     3.920    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X24Y37         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     1.570    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.565     1.568    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y37         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.167ns  (logic 0.580ns (26.760%)  route 1.587ns (73.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     1.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715    -1.953 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -0.098    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.750     1.753    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.456     2.209 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.719     2.928    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.124     3.052 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=116, routed)         0.869     3.920    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X24Y37         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.570     1.570    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349    -1.779 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -0.088    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        1.565     1.568    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y37         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.445%)  route 0.822ns (81.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.591     0.593    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.356     1.089    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.134 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=116, routed)         0.467     1.601    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X24Y37         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.853     0.855    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y37         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.445%)  route 0.822ns (81.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.591     0.593    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.356     1.089    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.134 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=116, routed)         0.467     1.601    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X24Y37         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.853     0.855    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X24Y37         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.052ns  (logic 0.190ns (18.068%)  route 0.862ns (81.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.591     0.593    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.625     1.358    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.049     1.407 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.237     1.644    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y44         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.052ns  (logic 0.190ns (18.068%)  route 0.862ns (81.932%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.591     0.593    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.625     1.358    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/s_aresetn
    SLICE_X32Y42         LUT1 (Prop_lut1_I0_O)        0.049     1.407 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.237     1.644    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y44         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst/dw_fifogen_aw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.774%)  route 0.923ns (83.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.591     0.593    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.356     1.089    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.134 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=116, routed)         0.567     1.701    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y44         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.774%)  route 0.923ns (83.226%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.591     0.593    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.356     1.089    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.134 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=116, routed)         0.567     1.701    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y44         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.828     0.830    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y44         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.186ns (15.710%)  route 0.998ns (84.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.591     0.593    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.604     1.338    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.394     1.777    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y43          FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.863     0.865    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y43          FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.186ns (15.710%)  route 0.998ns (84.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.591     0.593    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.604     1.338    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/s_aresetn
    SLICE_X9Y43          LUT1 (Prop_lut1_I0_O)        0.045     1.383 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/inverted_reset/O
                         net (fo=2, routed)           0.394     1.777    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X9Y43          FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.863     0.865    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y43          FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.912%)  route 1.151ns (86.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.591     0.593    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.356     1.089    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.134 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=116, routed)         0.795     1.930    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y53         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.827     0.829    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y53         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_Zed_SPI_clk_wiz_0_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.186ns (13.912%)  route 1.151ns (86.088%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.591     0.593    Zed_SPI_i/rst_ps7_0_100M_1/U0/slowest_sync_clk
    SLICE_X21Y39         FDRE                                         r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  Zed_SPI_i/rst_ps7_0_100M_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=26, routed)          0.356     1.089    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X27Y38         LUT1 (Prop_lut1_I0_O)        0.045     1.134 f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=116, routed)         0.795     1.930    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X35Y53         FDPE                                         f  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.846     0.846    Zed_SPI_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.591 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -0.027    Zed_SPI_i/clk_wiz_0/inst/clk_out1_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1284, routed)        0.827     0.829    Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X35Y53         FDPE                                         r  Zed_SPI_i/axi_interconnect_HP/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.459ns  (logic 4.096ns (39.161%)  route 6.363ns (60.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.652     2.946    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X44Y97         FDSE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDSE (Prop_fdse_C_Q)         0.419     3.365 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[7]/Q
                         net (fo=1, routed)           6.363     9.728    o_LED_0_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.677    13.405 r  o_LED_0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.405    o_LED_0[7]
    U14                                                               r  o_LED_0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_GPIO_0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.377ns  (logic 4.023ns (38.769%)  route 6.354ns (61.231%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.651     2.945    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X38Y91         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[4]/Q
                         net (fo=1, routed)           6.354     9.817    o_GPIO_0_OBUF[4]
    W6                   OBUF (Prop_obuf_I_O)         3.505    13.322 r  o_GPIO_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.322    o_GPIO_0[4]
    W6                                                                r  o_GPIO_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.177ns  (logic 4.052ns (39.812%)  route 6.125ns (60.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.711     3.005    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X58Y92         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/Q
                         net (fo=14, routed)          6.125     9.648    o_SPI_CS_2_OBUF
    AA4                  OBUF (Prop_obuf_I_O)         3.534    13.182 r  o_SPI_CS_2_OBUF_inst/O
                         net (fo=0)                   0.000    13.182    o_SPI_CS_2
    AA4                                                               r  o_SPI_CS_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_Clk_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.088ns  (logic 4.032ns (39.971%)  route 6.056ns (60.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.711     3.005    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X58Y91         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y91         FDRE (Prop_fdre_C_Q)         0.518     3.523 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/Q
                         net (fo=2, routed)           6.056     9.579    o_SPI_Clk_2_OBUF
    Y4                   OBUF (Prop_obuf_I_O)         3.514    13.093 r  o_SPI_Clk_2_OBUF_inst/O
                         net (fo=0)                   0.000    13.093    o_SPI_Clk_2
    Y4                                                                r  o_SPI_Clk_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_MOSI_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.844ns  (logic 4.076ns (41.403%)  route 5.768ns (58.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.841     3.135    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y111        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y111        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/Q
                         net (fo=2, routed)           5.768     9.359    o_SPI_MOSI_0_OBUF
    AB11                 OBUF (Prop_obuf_I_O)         3.620    12.979 r  o_SPI_MOSI_0_OBUF_inst/O
                         net (fo=0)                   0.000    12.979    o_SPI_MOSI_0
    AB11                                                              r  o_SPI_MOSI_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_Clk_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.691ns  (logic 4.058ns (41.874%)  route 5.633ns (58.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.841     3.135    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X40Y110        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y110        FDRE (Prop_fdre_C_Q)         0.456     3.591 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/Q
                         net (fo=2, routed)           5.633     9.224    o_SPI_Clk_0_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.602    12.826 r  o_SPI_Clk_0_OBUF_inst/O
                         net (fo=0)                   0.000    12.826    o_SPI_Clk_0
    Y11                                                               r  o_SPI_Clk_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_MOSI_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.721ns  (logic 3.978ns (40.920%)  route 5.743ns (59.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.707     3.001    Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X59Y86         FDRE                                         r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  Zed_SPI_i/PL_SPI_ADF4159_v1_0_0/inst/PL_SPI_ADF4159_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/Q
                         net (fo=2, routed)           5.743     9.200    o_SPI_MOSI_2_OBUF
    T4                   OBUF (Prop_obuf_I_O)         3.522    12.722 r  o_SPI_MOSI_2_OBUF_inst/O
                         net (fo=0)                   0.000    12.722    o_SPI_MOSI_2
    T4                                                                r  o_SPI_MOSI_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_MOSI_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.627ns  (logic 3.982ns (41.357%)  route 5.646ns (58.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.650     2.944    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y90         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/Q
                         net (fo=2, routed)           5.646     9.046    o_SPI_MOSI_1_OBUF
    R6                   OBUF (Prop_obuf_I_O)         3.526    12.571 r  o_SPI_MOSI_1_OBUF_inst/O
                         net (fo=0)                   0.000    12.571    o_SPI_MOSI_1
    R6                                                                r  o_SPI_MOSI_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CLK_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.618ns  (logic 4.006ns (41.648%)  route 5.613ns (58.352%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.650     2.944    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X41Y91         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/Q
                         net (fo=2, routed)           5.613     9.013    o_SPI_CLK_1_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         3.550    12.562 r  o_SPI_CLK_1_OBUF_inst/O
                         net (fo=0)                   0.000    12.562    o_SPI_CLK_1
    AB7                                                               r  o_SPI_CLK_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_GPIO_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.543ns  (logic 3.951ns (41.408%)  route 5.591ns (58.592%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.651     2.945    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X48Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]/Q
                         net (fo=17, routed)          5.591     8.992    o_GPIO_0_OBUF[1]
    W7                   OBUF (Prop_obuf_I_O)         3.495    12.488 r  o_GPIO_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.488    o_GPIO_0[1]
    W7                                                                r  o_GPIO_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.318ns (48.105%)  route 1.422ns (51.895%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.543     0.879    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X38Y74         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/Q
                         net (fo=12, routed)          1.422     2.465    o_SPI_CS_3_OBUF
    R21                  OBUF (Prop_obuf_I_O)         1.154     3.619 r  o_SPI_CS_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.619    o_SPI_CS_3
    R21                                                               r  o_SPI_CS_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_MOSI_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.875ns  (logic 1.338ns (46.549%)  route 1.537ns (53.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.544     0.880    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X42Y76         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164     1.044 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_SPI_MOSI_reg/Q
                         net (fo=2, routed)           1.537     2.580    o_SPI_MOSI_3_OBUF
    L17                  OBUF (Prop_obuf_I_O)         1.174     3.755 r  o_SPI_MOSI_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.755    o_SPI_MOSI_3
    L17                                                               r  o_SPI_MOSI_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_Clk_3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.946ns  (logic 1.328ns (45.080%)  route 1.618ns (54.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.546     0.882    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y77         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_SPI_Clk_reg/Q
                         net (fo=2, routed)           1.618     2.641    o_SPI_Clk_3_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.187     3.828 r  o_SPI_Clk_3_OBUF_inst/O
                         net (fo=0)                   0.000     3.828    o_SPI_Clk_3
    M17                                                               r  o_SPI_Clk_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.004ns  (logic 1.372ns (45.663%)  route 1.632ns (54.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.557     0.893    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X44Y97         FDRE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[3]/Q
                         net (fo=1, routed)           1.632     2.666    o_LED_0_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.897 r  o_LED_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.897    o_LED_0[3]
    U21                                                               r  o_LED_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.138ns  (logic 1.413ns (45.033%)  route 1.725ns (54.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.557     0.893    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X44Y97         FDRE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[5]/Q
                         net (fo=1, routed)           1.725     2.745    o_LED_0_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.285     4.030 r  o_LED_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.030    o_LED_0[5]
    W22                                                               r  o_LED_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.284ns  (logic 1.394ns (42.456%)  route 1.890ns (57.544%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.557     0.893    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X44Y97         FDRE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[6]/Q
                         net (fo=1, routed)           1.890     2.910    o_LED_0_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.266     4.177 r  o_LED_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.177    o_LED_0[6]
    U19                                                               r  o_LED_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.296ns  (logic 1.356ns (41.134%)  route 1.940ns (58.866%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.557     0.893    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X44Y97         FDSE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDSE (Prop_fdse_C_Q)         0.141     1.034 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[1]/Q
                         net (fo=1, routed)           1.940     2.974    o_LED_0_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     4.188 r  o_LED_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.188    o_LED_0[1]
    T21                                                               r  o_LED_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.349ns  (logic 1.373ns (40.996%)  route 1.976ns (59.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.557     0.893    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X44Y97         FDSE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDSE (Prop_fdse_C_Q)         0.141     1.034 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[2]/Q
                         net (fo=1, routed)           1.976     3.010    o_LED_0_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     4.242 r  o_LED_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.242    o_LED_0[2]
    U22                                                               r  o_LED_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_LED_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.367ns  (logic 1.364ns (40.522%)  route 2.003ns (59.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.557     0.893    Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/s00_axi_aclk
    SLICE_X44Y97         FDSE                                         r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDSE (Prop_fdse_C_Q)         0.141     1.034 r  Zed_SPI_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED_reg[0]/Q
                         net (fo=1, routed)           2.003     3.036    o_LED_0_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     4.259 r  o_LED_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.259    o_LED_0[0]
    T22                                                               r  o_LED_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SPI_CS_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.425ns  (logic 1.383ns (40.385%)  route 2.042ns (59.615%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.555     0.891    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X39Y91         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_CS_reg/Q
                         net (fo=13, routed)          2.042     3.073    o_SPI_CS_1_OBUF
    AB6                  OBUF (Prop_obuf_I_O)         1.242     4.316 r  o_SPI_CS_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.316    o_SPI_CS_1
    AB6                                                               r  o_SPI_CS_1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Zed_SPI_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            o_SYNC_Clk_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.952ns  (logic 4.005ns (67.283%)  route 1.947ns (32.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806     1.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.753     1.756    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X8Y6           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.518     2.274 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_sync_reg/Q
                         net (fo=2, routed)           1.947     4.221    o_SYNC_Clk_0_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.487     7.708 r  o_SYNC_Clk_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.708    o_SYNC_Clk_0
    U5                                                                r  o_SYNC_Clk_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            o_SYNC_Clk_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.352ns (73.507%)  route 0.487ns (26.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.594     0.596    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/i_CMOS_Clk
    SLICE_X8Y6           FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y6           FDRE (Prop_fdre_C_Q)         0.164     0.760 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/r_sync_reg/Q
                         net (fo=2, routed)           0.487     1.247    o_SYNC_Clk_0_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.188     2.435 r  o_SYNC_Clk_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.435    o_SYNC_Clk_0
    U5                                                                r  o_SYNC_Clk_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Zed_SPI_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Zed_SPI_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.715ns  (logic 0.101ns (2.719%)  route 3.614ns (97.281%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Zed_SPI_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.762     6.762    Zed_SPI_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.715     3.047 f  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.855     4.902    Zed_SPI_i/clk_wiz_0/inst/clkfbout_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.003 f  Zed_SPI_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.759     6.762    Zed_SPI_i/clk_wiz_0/inst/clkfbout_buf_Zed_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Zed_SPI_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.122ns  (logic 0.026ns (2.318%)  route 1.095ns (97.682%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Zed_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.580     0.580    Zed_SPI_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.122    -0.542 r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.518    -0.024    Zed_SPI_i/clk_wiz_0/inst/clkfbout_Zed_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.578     0.580    Zed_SPI_i/clk_wiz_0/inst/clkfbout_buf_Zed_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  Zed_SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Zed_SPI_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Zed_SPI_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.793ns  (logic 0.101ns (2.663%)  route 3.692ns (97.337%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Zed_SPI_clk_wiz_1_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.806     6.806    Zed_SPI_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.793     3.013 f  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.889     4.902    Zed_SPI_i/clk_wiz_1/inst/clkfbout_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     5.003 f  Zed_SPI_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.803     6.806    Zed_SPI_i/clk_wiz_1/inst/clkfbout_buf_Zed_SPI_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Zed_SPI_clk_wiz_1_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.150ns  (logic 0.026ns (2.262%)  route 1.123ns (97.738%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.597     0.597    Zed_SPI_i/clk_wiz_1/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.150    -0.553 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.529    -0.024    Zed_SPI_i/clk_wiz_1/inst/clkfbout_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.595     0.597    Zed_SPI_i/clk_wiz_1/inst/clkfbout_buf_Zed_SPI_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.670ns  (logic 3.552ns (33.295%)  route 7.117ns (66.705%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          5.691     7.141    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X47Y95         LUT5 (Prop_lut5_I3_O)        0.124     7.265 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.265    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.815 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.815    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.054 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/O[2]
                         net (fo=3, routed)           0.824     8.878    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/r_GPIO2[7]
    SLICE_X48Y95         LUT4 (Prop_lut4_I1_O)        0.302     9.180 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/r_GPIO[1]_i_12/O
                         net (fo=1, routed)           0.000     9.180    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_2_0[2]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.581 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.581    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_3_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.738 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.603    10.341    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/CO[0]
    SLICE_X48Y97         LUT5 (Prop_lut5_I3_O)        0.329    10.670 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO[1]_i_1/O
                         net (fo=1, routed)           0.000    10.670    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/p_2_out[1]
    SLICE_X48Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.478     2.657    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X48Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Rest_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.384ns  (logic 3.552ns (34.211%)  route 6.832ns (65.789%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          5.691     7.141    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X47Y95         LUT5 (Prop_lut5_I3_O)        0.124     7.265 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.265    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.815 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.815    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.054 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/O[2]
                         net (fo=3, routed)           0.824     8.878    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/r_GPIO2[7]
    SLICE_X48Y95         LUT4 (Prop_lut4_I1_O)        0.302     9.180 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/r_GPIO[1]_i_12/O
                         net (fo=1, routed)           0.000     9.180    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_2_0[2]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.581 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.581    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_3_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.738 f  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO_reg[1]_i_2/CO[1]
                         net (fo=2, routed)           0.317    10.055    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI_n_30
    SLICE_X48Y97         LUT5 (Prop_lut5_I4_O)        0.329    10.384 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/r_Rest_i_1/O
                         net (fo=1, routed)           0.000    10.384    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Rest_reg_0
    SLICE_X48Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Rest_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.478     2.657    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X48Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Rest_reg/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.129ns  (logic 2.779ns (30.446%)  route 6.350ns (69.554%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT5=2)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          5.691     7.141    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X47Y95         LUT5 (Prop_lut5_I3_O)        0.124     7.265 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.265    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.815 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.815    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.929    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.168 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_i_2/O[2]
                         net (fo=3, routed)           0.659     8.827    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_0[9]
    SLICE_X47Y98         LUT5 (Prop_lut5_I0_O)        0.302     9.129 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     9.129    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[11]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.479     2.658    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X47Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.023ns  (logic 2.875ns (31.868%)  route 6.148ns (68.132%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT5=2)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          5.691     7.141    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X47Y95         LUT5 (Prop_lut5_I3_O)        0.124     7.265 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.265    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.815 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.815    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.929    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.263 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_i_2/O[1]
                         net (fo=3, routed)           0.457     8.720    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_0[8]
    SLICE_X47Y98         LUT5 (Prop_lut5_I0_O)        0.303     9.023 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.023    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[10]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.479     2.658    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X47Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[10]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.017ns  (logic 2.743ns (30.426%)  route 6.274ns (69.574%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          5.691     7.141    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X47Y95         LUT5 (Prop_lut5_I3_O)        0.124     7.265 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.265    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.815 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.815    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.128 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/O[3]
                         net (fo=3, routed)           0.583     8.711    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_0[6]
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.306     9.017 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.017    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[8]_i_1_n_0
    SLICE_X48Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.478     2.657    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X48Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.939ns  (logic 2.665ns (29.818%)  route 6.274ns (70.182%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          5.691     7.141    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X47Y95         LUT5 (Prop_lut5_I3_O)        0.124     7.265 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.265    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.815 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.815    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.054 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/O[2]
                         net (fo=3, routed)           0.583     8.637    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_0[5]
    SLICE_X46Y97         LUT5 (Prop_lut5_I0_O)        0.302     8.939 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     8.939    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[7]_i_1_n_0
    SLICE_X46Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.479     2.658    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X46Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[7]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.916ns  (logic 2.520ns (28.268%)  route 6.396ns (71.732%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=2)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          5.691     7.141    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X47Y95         LUT5 (Prop_lut5_I3_O)        0.124     7.265 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.265    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.905 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/O[3]
                         net (fo=3, routed)           0.705     8.610    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_0[2]
    SLICE_X47Y98         LUT5 (Prop_lut5_I0_O)        0.306     8.916 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.916    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.479     2.658    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X47Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.836ns  (logic 2.355ns (26.657%)  route 6.481ns (73.343%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=2)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          5.072     6.523    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X49Y95         LUT5 (Prop_lut5_I3_O)        0.124     6.647 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_3/O
                         net (fo=1, routed)           0.530     7.177    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[0]
    SLICE_X47Y95         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     7.659 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/O[0]
                         net (fo=3, routed)           0.878     8.537    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_GPIO2[1]
    SLICE_X46Y95         LUT5 (Prop_lut5_I0_O)        0.299     8.836 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.836    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[1]_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.478     2.657    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X46Y95         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[1]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.775ns  (logic 2.761ns (31.470%)  route 6.014ns (68.530%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT5=2)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          5.691     7.141    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X47Y95         LUT5 (Prop_lut5_I3_O)        0.124     7.265 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.265    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.815 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.815    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.149 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/O[1]
                         net (fo=3, routed)           0.323     8.472    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_0[4]
    SLICE_X46Y97         LUT5 (Prop_lut5_I0_O)        0.303     8.775 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     8.775    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[6]_i_1_n_0
    SLICE_X46Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.479     2.658    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X46Y97         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[6]/C

Slack:                    inf
  Source:                 i_Over_GPIO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.764ns  (logic 2.759ns (31.487%)  route 6.004ns (68.513%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT5=2)
  Clock Path Skew:        2.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 f  i_Over_GPIO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_Over_GPIO_0
    W5                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  i_Over_GPIO_0_IBUF_inst/O
                         net (fo=16, routed)          5.691     7.141    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/i_Over_GPIO
    SLICE_X47Y95         LUT5 (Prop_lut5_I3_O)        0.124     7.265 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[4]_i_6/O
                         net (fo=1, routed)           0.000     7.265    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[2]
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.815 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.815    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[4]_i_2_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.929 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.929    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[8]_i_2_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.151 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_i_2/O[0]
                         net (fo=3, routed)           0.314     8.465    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[11]_0[7]
    SLICE_X47Y98         LUT5 (Prop_lut5_I0_O)        0.299     8.764 r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     8.764    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt[9]_i_1_n_0
    SLICE_X47Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.479     2.658    Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X47Y98         FDRE                                         r  Zed_SPI_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Over_Cnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.031ns  (logic 0.257ns (12.662%)  route 1.774ns (87.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.774     1.986    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.045     2.031 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     2.031    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[4]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.814     1.180    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X33Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.031ns  (logic 0.257ns (12.662%)  route 1.774ns (87.338%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.774     1.986    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.045     2.031 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     2.031    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[5]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.814     1.180    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X33Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.050ns  (logic 0.257ns (12.546%)  route 1.793ns (87.454%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.793     2.005    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.045     2.050 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     2.050    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[6]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.814     1.180    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X33Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.119ns  (logic 0.257ns (12.136%)  route 1.862ns (87.864%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.862     2.074    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.045     2.119 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     2.119    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[0]_i_1_n_0
    SLICE_X32Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.814     1.180    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.257ns (12.003%)  route 1.886ns (87.997%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.886     2.098    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.045     2.143 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     2.143    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[3]_i_1_n_0
    SLICE_X32Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.814     1.180    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[3]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.152ns  (logic 0.257ns (11.953%)  route 1.895ns (88.047%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           1.895     2.107    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.045     2.152 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     2.152    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[2]_i_1_n_0
    SLICE_X32Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.814     1.180    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.260ns  (logic 0.257ns (11.379%)  route 2.003ns (88.621%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           2.003     2.215    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.045     2.260 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     2.260    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[7]_i_1_n_0
    SLICE_X33Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.814     1.180    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X33Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 i_SPI_MISO_3
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.257ns (11.247%)  route 2.030ns (88.753%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  i_SPI_MISO_3 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_3
    R20                  IBUF (Prop_ibuf_I_O)         0.212     0.212 r  i_SPI_MISO_3_IBUF_inst/O
                         net (fo=8, routed)           2.030     2.242    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X32Y79         LUT6 (Prop_lut6_I0_O)        0.045     2.287 r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     2.287    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte[1]_i_1_n_0
    SLICE_X32Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.814     1.180    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X32Y79         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[1]/C

Slack:                    inf
  Source:                 i_SPI_MISO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.445ns  (logic 0.355ns (14.525%)  route 2.090ns (85.475%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  i_SPI_MISO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_0
    AB10                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  i_SPI_MISO_0_IBUF_inst/O
                         net (fo=8, routed)           2.090     2.400    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X49Y108        LUT6 (Prop_lut6_I0_O)        0.045     2.445 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     2.445    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Byte[0]_i_1_n_0
    SLICE_X49Y108        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.909     1.275    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X49Y108        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 i_SPI_MISO_0
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.471ns  (logic 0.355ns (14.375%)  route 2.116ns (85.625%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  i_SPI_MISO_0 (IN)
                         net (fo=0)                   0.000     0.000    i_SPI_MISO_0
    AB10                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  i_SPI_MISO_0_IBUF_inst/O
                         net (fo=8, routed)           2.116     2.426    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/i_SPI_MISO
    SLICE_X49Y108        LUT6 (Prop_lut6_I0_O)        0.045     2.471 r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     2.471    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Byte[7]_i_1_n_0
    SLICE_X49Y108        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zed_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.909     1.275    Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/s00_axi_aclk
    SLICE_X49Y108        FDRE                                         r  Zed_SPI_i/PL_SPI_ADAR_v1_0_0/inst/PL_SPI_ADAR_v1_0_S00_AXI_inst/SPI/r_RX_Byte_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Zed_SPI_clk_wiz_1_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_CMOS_Data_0[4]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.236ns  (logic 0.956ns (15.329%)  route 5.280ns (84.671%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  i_CMOS_Data_0[4] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[4]
    G15                  IBUF (Prop_ibuf_I_O)         0.956     0.956 r  i_CMOS_Data_0_IBUF[4]_inst/O
                         net (fo=1, routed)           5.280     6.236    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[4]
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     1.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[4]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[5]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.196ns  (logic 0.949ns (15.318%)  route 5.247ns (84.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G16                                               0.000     0.000 r  i_CMOS_Data_0[5] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[5]
    G16                  IBUF (Prop_ibuf_I_O)         0.949     0.949 r  i_CMOS_Data_0_IBUF[5]_inst/O
                         net (fo=1, routed)           5.247     6.196    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[5]
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     1.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[5]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[1]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.789ns  (logic 0.946ns (16.347%)  route 4.843ns (83.653%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 r  i_CMOS_Data_0[1] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[1]
    F19                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  i_CMOS_Data_0_IBUF[1]_inst/O
                         net (fo=1, routed)           4.843     5.789    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[1]
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     1.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[6]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.771ns  (logic 0.979ns (16.963%)  route 4.792ns (83.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  i_CMOS_Data_0[6] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[6]
    J16                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  i_CMOS_Data_0_IBUF[6]_inst/O
                         net (fo=1, routed)           4.792     5.771    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[6]
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     1.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[0]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.741ns  (logic 0.929ns (16.186%)  route 4.812ns (83.814%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  i_CMOS_Data_0[0] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[0]
    G19                  IBUF (Prop_ibuf_I_O)         0.929     0.929 r  i_CMOS_Data_0_IBUF[0]_inst/O
                         net (fo=1, routed)           4.812     5.741    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[0]
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     1.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[0]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[3]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.516ns  (logic 0.943ns (17.104%)  route 4.572ns (82.896%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  i_CMOS_Data_0[3] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[3]
    G21                  IBUF (Prop_ibuf_I_O)         0.943     0.943 r  i_CMOS_Data_0_IBUF[3]_inst/O
                         net (fo=1, routed)           4.572     5.516    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[3]
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     1.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[11]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.430ns  (logic 1.007ns (18.535%)  route 4.424ns (81.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  i_CMOS_Data_0[11] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[11]
    N18                  IBUF (Prop_ibuf_I_O)         1.007     1.007 r  i_CMOS_Data_0_IBUF[11]_inst/O
                         net (fo=1, routed)           4.424     5.430    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[11]
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     1.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[10]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.195ns  (logic 1.024ns (19.708%)  route 4.171ns (80.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_CMOS_Data_0[10] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[10]
    N17                  IBUF (Prop_ibuf_I_O)         1.024     1.024 r  i_CMOS_Data_0_IBUF[10]_inst/O
                         net (fo=1, routed)           4.171     5.195    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[10]
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     1.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[8]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.147ns  (logic 0.939ns (18.244%)  route 4.208ns (81.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  i_CMOS_Data_0[8] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[8]
    J20                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  i_CMOS_Data_0_IBUF[8]_inst/O
                         net (fo=1, routed)           4.208     5.147    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[8]
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     1.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[8]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[7]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.144ns  (logic 0.932ns (18.117%)  route 4.212ns (81.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  i_CMOS_Data_0[7] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[7]
    J17                  IBUF (Prop_ibuf_I_O)         0.932     0.932 r  i_CMOS_Data_0_IBUF[7]_inst/O
                         net (fo=1, routed)           4.212     5.144    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[7]
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        1.612     1.612    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    -1.813 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -0.088    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          1.483     1.486    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_CMOS_Data_0[9]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.027ns  (logic 0.167ns (8.257%)  route 1.860ns (91.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K21                                               0.000     0.000 r  i_CMOS_Data_0[9] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[9]
    K21                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  i_CMOS_Data_0_IBUF[9]_inst/O
                         net (fo=1, routed)           1.860     2.027    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[9]
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[9]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[2]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.031ns  (logic 0.169ns (8.319%)  route 1.862ns (91.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G20                                               0.000     0.000 r  i_CMOS_Data_0[2] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[2]
    G20                  IBUF (Prop_ibuf_I_O)         0.169     0.169 r  i_CMOS_Data_0_IBUF[2]_inst/O
                         net (fo=1, routed)           1.862     2.031    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[2]
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[2]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[8]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.080ns  (logic 0.168ns (8.083%)  route 1.912ns (91.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  i_CMOS_Data_0[8] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[8]
    J20                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  i_CMOS_Data_0_IBUF[8]_inst/O
                         net (fo=1, routed)           1.912     2.080    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[8]
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[8]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[7]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.132ns  (logic 0.161ns (7.556%)  route 1.971ns (92.444%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  i_CMOS_Data_0[7] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[7]
    J17                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  i_CMOS_Data_0_IBUF[7]_inst/O
                         net (fo=1, routed)           1.971     2.132    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[7]
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[7]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[10]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.204ns  (logic 0.252ns (11.437%)  route 1.952ns (88.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  i_CMOS_Data_0[10] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[10]
    N17                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  i_CMOS_Data_0_IBUF[10]_inst/O
                         net (fo=1, routed)           1.952     2.204    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[10]
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[10]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[11]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.280ns  (logic 0.235ns (10.307%)  route 2.045ns (89.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  i_CMOS_Data_0[11] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[11]
    N18                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  i_CMOS_Data_0_IBUF[11]_inst/O
                         net (fo=1, routed)           2.045     2.280    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[11]
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[11]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[3]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.333ns  (logic 0.173ns (7.394%)  route 2.160ns (92.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G21                                               0.000     0.000 r  i_CMOS_Data_0[3] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[3]
    G21                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  i_CMOS_Data_0_IBUF[3]_inst/O
                         net (fo=1, routed)           2.160     2.333    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[3]
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[3]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[6]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.401ns  (logic 0.208ns (8.649%)  route 2.193ns (91.351%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  i_CMOS_Data_0[6] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[6]
    J16                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  i_CMOS_Data_0_IBUF[6]_inst/O
                         net (fo=1, routed)           2.193     2.401    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[6]
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y54         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[6]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[0]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.411ns  (logic 0.158ns (6.570%)  route 2.253ns (93.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G19                                               0.000     0.000 r  i_CMOS_Data_0[0] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[0]
    G19                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  i_CMOS_Data_0_IBUF[0]_inst/O
                         net (fo=1, routed)           2.253     2.411    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[0]
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[0]/C

Slack:                    inf
  Source:                 i_CMOS_Data_0[1]
                            (input port)
  Destination:            Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Zed_SPI_clk_wiz_1_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.455ns  (logic 0.175ns (7.143%)  route 2.280ns (92.857%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 r  i_CMOS_Data_0[1] (IN)
                         net (fo=0)                   0.000     0.000    i_CMOS_Data_0[1]
    F19                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  i_CMOS_Data_0_IBUF[1]_inst/O
                         net (fo=1, routed)           2.280     2.455    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Data[1]
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Zed_SPI_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Zed_SPI_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3795, routed)        0.864     0.864    Zed_SPI_i/clk_wiz_1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  Zed_SPI_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    Zed_SPI_i/clk_wiz_1/inst/clk_out1_Zed_SPI_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  Zed_SPI_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=43, routed)          0.827     0.829    Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/i_CMOS_Clk
    SLICE_X34Y53         FDRE                                         r  Zed_SPI_i/PL_SPI_ADC_Master_v1_0/inst/PL_SPI_ADC_Master_v1_0_M00_AXI_inst/ADC/r_output_reg[1]/C





