/home/vrion/rust_4motor_firmware/target/thumbv7em-none-eabi/debug/deps/stm32_metapac-78e17cd63e890e9e.d: /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/lib.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/common.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/../README.md /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/pac.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/adc_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/adccommon_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/crc_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/dbgmcu_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/dma_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/exti_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/flash_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/gpio_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/i2c_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/iwdg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/otg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/pwr_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/rcc_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/rtc_v2_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/sdmmc_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/spi_v2_i2s.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/syscfg_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/timer_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/uid_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/usart_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/wwdg_v1.rs

/home/vrion/rust_4motor_firmware/target/thumbv7em-none-eabi/debug/deps/libstm32_metapac-78e17cd63e890e9e.rlib: /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/lib.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/common.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/../README.md /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/pac.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/adc_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/adccommon_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/crc_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/dbgmcu_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/dma_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/exti_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/flash_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/gpio_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/i2c_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/iwdg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/otg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/pwr_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/rcc_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/rtc_v2_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/sdmmc_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/spi_v2_i2s.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/syscfg_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/timer_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/uid_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/usart_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/wwdg_v1.rs

/home/vrion/rust_4motor_firmware/target/thumbv7em-none-eabi/debug/deps/libstm32_metapac-78e17cd63e890e9e.rmeta: /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/lib.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/common.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/../README.md /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/pac.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/adc_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/adccommon_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/crc_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/dbgmcu_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/dma_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/exti_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/flash_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/gpio_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/i2c_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/iwdg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/otg_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/pwr_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/rcc_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/rtc_v2_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/sdmmc_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/spi_v2_i2s.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/syscfg_f4.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/timer_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/uid_v1.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/usart_v2.rs /home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/wwdg_v1.rs

/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/lib.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/common.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/../README.md:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/pac.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/adc_v2.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/adccommon_v2.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/crc_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/dbgmcu_f4.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/dma_v2.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/exti_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/flash_f4.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/gpio_v2.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/i2c_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/iwdg_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/otg_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/pwr_f4.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/rcc_f4.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/rtc_v2_f4.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/sdmmc_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/spi_v2_i2s.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/syscfg_f4.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/timer_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/uid_v1.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/usart_v2.rs:
/home/vrion/.cargo/git/checkouts/stm32-data-generated-a5ed3f1859eb8323/9b8fb67/stm32-metapac/src/chips/stm32f411ce/../../peripherals/wwdg_v1.rs:

# env-dep:DEFMT_LOG=trace
# env-dep:STM32_METAPAC_PAC_PATH=chips/stm32f411ce/pac.rs
