#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001fca04526e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fca0452870 .scope module, "test_cache_system_direct" "test_cache_system_direct" 3 3;
 .timescale -9 -12;
P_000001fca04075d0 .param/l "ADDR_WIDTH" 0 3 5, +C4<00000000000000000000000000001011>;
P_000001fca0407608 .param/l "DATA_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
L_000001fca0510088 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001fca04c6600_0 .net *"_ivl_3", 20 0, L_000001fca0510088;  1 drivers
v000001fca04c66a0_0 .var "addr", 10 0;
v000001fca04c7460_0 .var "clk", 0 0;
v000001fca04c7640_0 .net "l1_hit", 0 0, v000001fca04c5870_0;  1 drivers
v000001fca04c6740_0 .net "l2_hit", 0 0, v000001fca04c5a50_0;  1 drivers
v000001fca04c6880_0 .var "read", 0 0;
v000001fca04c70a0_0 .net "read_data", 31 0, L_000001fca04c6ba0;  1 drivers
v000001fca04c6100_0 .var "rst", 0 0;
L_000001fca04c6ba0 .concat [ 11 21 0 0], v000001fca04c5cd0_0, L_000001fca0510088;
S_000001fca0469f90 .scope module, "dut" "cache_system_direct" 3 16, 4 3 0, S_000001fca0452870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 11 "addr";
    .port_info 4 /OUTPUT 11 "read_data";
    .port_info 5 /OUTPUT 1 "l1_hit";
    .port_info 6 /OUTPUT 1 "l2_hit";
P_000001fca04076d0 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000001011>;
P_000001fca0407708 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000001011>;
v000001fca04c50f0_0 .net "addr", 10 0, v000001fca04c66a0_0;  1 drivers
v000001fca04c5f50_0 .net "clk", 0 0, v000001fca04c7460_0;  1 drivers
v000001fca04c5230_0 .net "l1_data_out", 10 0, v000001fca0462020_0;  1 drivers
v000001fca04c5870_0 .var "l1_hit", 0 0;
v000001fca04c5c30_0 .net "l1_valid", 0 0, v000001fca046a2b0_0;  1 drivers
v000001fca04c5910_0 .net "l2_data_out", 10 0, v000001fca04c5190_0;  1 drivers
v000001fca04c5a50_0 .var "l2_hit", 0 0;
v000001fca04c59b0_0 .net "l2_valid", 0 0, v000001fca04c5e10_0;  1 drivers
v000001fca04c5ff0_0 .net "read", 0 0, v000001fca04c6880_0;  1 drivers
v000001fca04c5cd0_0 .var "read_data", 10 0;
v000001fca04c5d70_0 .net "rst", 0 0, v000001fca04c6100_0;  1 drivers
E_000001fca044e790 .event posedge, v000001fca04620c0_0, v000001fca0452a00_0;
S_000001fca046a120 .scope module, "l1" "cache_direct" 4 22, 5 3 0, S_000001fca0469f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 11 "addr";
    .port_info 4 /OUTPUT 11 "read_data";
    .port_info 5 /OUTPUT 1 "hit";
P_000001fca0407550 .param/l "BLOCKS" 1 5 13, +C4<00000000000000000000000000010000>;
P_000001fca0407588 .param/l "TAG_WIDTH" 1 5 14, +C4<00000000000000000000000000000011>;
v000001fca0422b70_0 .net "addr", 10 0, v000001fca04c66a0_0;  alias, 1 drivers
v000001fca0452a00_0 .net "clk", 0 0, v000001fca04c7460_0;  alias, 1 drivers
v000001fca046a2b0_0 .var "hit", 0 0;
v000001fca046a350_0 .net "index", 3 0, L_000001fca04c71e0;  1 drivers
v000001fca0461f80_0 .net "read", 0 0, v000001fca04c6880_0;  alias, 1 drivers
v000001fca0462020_0 .var "read_data", 10 0;
v000001fca04620c0_0 .net "rst", 0 0, v000001fca04c6100_0;  alias, 1 drivers
v000001fca04c5550_0 .net "tag", 2 0, L_000001fca04c67e0;  1 drivers
v000001fca04c5af0 .array "tag_array", 15 0, 2 0;
v000001fca04c5410 .array "valid_array", 15 0, 0 0;
E_000001fca044ed90 .event posedge, v000001fca0452a00_0;
L_000001fca04c71e0 .part v000001fca04c66a0_0, 4, 4;
L_000001fca04c67e0 .part v000001fca04c66a0_0, 8, 3;
S_000001fca0461df0 .scope begin, "$unm_blk_2" "$unm_blk_2" 5 25, 5 25 0, S_000001fca046a120;
 .timescale -9 -12;
v000001fca044cb40_0 .var/i "i", 31 0;
S_000001fca04224d0 .scope module, "l2" "cache_directl2" 4 32, 6 1 0, S_000001fca0469f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 11 "addr";
    .port_info 4 /OUTPUT 11 "read_data";
    .port_info 5 /OUTPUT 1 "hit";
P_000001fca0407b50 .param/l "BLOCKS" 1 6 11, +C4<00000000000000000000000000010000>;
P_000001fca0407b88 .param/l "TAG_WIDTH" 1 6 12, +C4<00000000000000000000000000000010>;
v000001fca04c5690_0 .net "addr", 10 0, v000001fca04c66a0_0;  alias, 1 drivers
v000001fca04c5730_0 .net "clk", 0 0, v000001fca04c7460_0;  alias, 1 drivers
v000001fca04c5e10_0 .var "hit", 0 0;
v000001fca04c5b90_0 .var/i "i", 31 0;
v000001fca04c55f0_0 .net "index", 3 0, L_000001fca04c7780;  1 drivers
v000001fca04c5eb0_0 .net "read", 0 0, v000001fca04c6880_0;  alias, 1 drivers
v000001fca04c5190_0 .var "read_data", 10 0;
v000001fca04c52d0_0 .net "rst", 0 0, v000001fca04c6100_0;  alias, 1 drivers
v000001fca04c57d0_0 .net "tag", 1 0, L_000001fca04c76e0;  1 drivers
v000001fca04c5370 .array "tag_array", 15 0, 1 0;
v000001fca04c54b0 .array "valid_array", 15 0, 0 0;
L_000001fca04c7780 .part v000001fca04c66a0_0, 5, 4;
L_000001fca04c76e0 .part v000001fca04c66a0_0, 9, 2;
S_000001fca0422660 .scope task, "test_read" "test_read" 3 52, 3 52 0, S_000001fca0452870;
 .timescale -9 -12;
v000001fca04c6ec0_0 .var "test_addr", 10 0;
E_000001fca044e190 .event negedge, v000001fca0452a00_0;
TD_test_cache_system_direct.test_read ;
    %wait E_000001fca044e190;
    %load/vec4 v000001fca04c6ec0_0;
    %store/vec4 v000001fca04c66a0_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fca04c6880_0, 0, 1;
    %wait E_000001fca044e190;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fca04c6880_0, 0, 1;
    %wait E_000001fca044e190;
    %vpi_call/w 3 60 "$display", "%0t\011%0h\011%0h\011%b\011%b", $time, v000001fca04c6ec0_0, v000001fca04c70a0_0, v000001fca04c7640_0, v000001fca04c6740_0 {0 0 0};
    %end;
    .scope S_000001fca046a120;
T_1 ;
    %wait E_000001fca044ed90;
    %load/vec4 v000001fca04620c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_000001fca0461df0;
    %jmp t_0;
    .scope S_000001fca0461df0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fca044cb40_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001fca044cb40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001fca044cb40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca04c5410, 0, 4;
    %pushi/vec4 0, 0, 3;
    %ix/getv/s 3, v000001fca044cb40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca04c5af0, 0, 4;
    %load/vec4 v000001fca044cb40_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fca044cb40_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca046a2b0_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001fca0462020_0, 0;
    %end;
    .scope S_000001fca046a120;
t_0 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001fca0461f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001fca046a350_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001fca04c5410, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.8, 9;
    %load/vec4 v000001fca046a350_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001fca04c5af0, 4;
    %load/vec4 v000001fca04c5550_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca046a2b0_0, 0;
    %pushi/vec4 1011, 0, 11;
    %assign/vec4 v000001fca0462020_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca046a2b0_0, 0;
    %pushi/vec4 1011, 0, 11;
    %assign/vec4 v000001fca0462020_0, 0;
    %load/vec4 v000001fca04c5550_0;
    %load/vec4 v000001fca046a350_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca04c5af0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001fca046a350_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca04c5410, 0, 4;
T_1.7 ;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001fca04224d0;
T_2 ;
    %wait E_000001fca044ed90;
    %load/vec4 v000001fca04c52d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001fca04c5b90_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001fca04c5b90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001fca04c5b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca04c54b0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v000001fca04c5b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca04c5370, 0, 4;
    %load/vec4 v000001fca04c5b90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001fca04c5b90_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca04c5e10_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001fca04c5190_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001fca04c5eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001fca04c55f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001fca04c54b0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.8, 9;
    %load/vec4 v000001fca04c55f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001fca04c5370, 4;
    %load/vec4 v000001fca04c57d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca04c5e10_0, 0;
    %load/vec4 v000001fca04c5690_0;
    %assign/vec4 v000001fca04c5190_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca04c5e10_0, 0;
    %load/vec4 v000001fca04c57d0_0;
    %load/vec4 v000001fca04c55f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca04c5370, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001fca04c55f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001fca04c54b0, 0, 4;
    %pushi/vec4 1011, 0, 11;
    %assign/vec4 v000001fca04c5190_0, 0;
T_2.7 ;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001fca0469f90;
T_3 ;
    %wait E_000001fca044e790;
    %load/vec4 v000001fca04c5d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca04c5870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca04c5a50_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001fca04c5cd0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fca04c5ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001fca04c5c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca04c5870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca04c5a50_0, 0;
    %load/vec4 v000001fca04c5230_0;
    %assign/vec4 v000001fca04c5cd0_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v000001fca04c59b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca04c5870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fca04c5a50_0, 0;
    %load/vec4 v000001fca04c5910_0;
    %assign/vec4 v000001fca04c5cd0_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca04c5870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001fca04c5a50_0, 0;
    %pushi/vec4 702, 0, 11;
    %assign/vec4 v000001fca04c5cd0_0, 0;
T_3.7 ;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fca0452870;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v000001fca04c7460_0;
    %inv;
    %store/vec4 v000001fca04c7460_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000001fca0452870;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fca04c7460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fca04c6100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fca04c6880_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001fca04c66a0_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fca04c6100_0, 0, 1;
    %vpi_call/w 3 38 "$display", "Time\011Addr\011ReadData\011L1_Hit\011L2_Hit" {0 0 0};
    %pushi/vec4 52, 0, 11;
    %store/vec4 v000001fca04c6ec0_0, 0, 11;
    %fork TD_test_cache_system_direct.test_read, S_000001fca0422660;
    %join;
    %pushi/vec4 512, 0, 11;
    %store/vec4 v000001fca04c6ec0_0, 0, 11;
    %fork TD_test_cache_system_direct.test_read, S_000001fca0422660;
    %join;
    %pushi/vec4 52, 0, 11;
    %store/vec4 v000001fca04c6ec0_0, 0, 11;
    %fork TD_test_cache_system_direct.test_read, S_000001fca0422660;
    %join;
    %pushi/vec4 1298, 0, 11;
    %store/vec4 v000001fca04c6ec0_0, 0, 11;
    %fork TD_test_cache_system_direct.test_read, S_000001fca0422660;
    %join;
    %pushi/vec4 512, 0, 11;
    %store/vec4 v000001fca04c6ec0_0, 0, 11;
    %fork TD_test_cache_system_direct.test_read, S_000001fca0422660;
    %join;
    %pushi/vec4 52, 0, 11;
    %store/vec4 v000001fca04c6ec0_0, 0, 11;
    %fork TD_test_cache_system_direct.test_read, S_000001fca0422660;
    %join;
    %pushi/vec4 256, 0, 11;
    %store/vec4 v000001fca04c6ec0_0, 0, 11;
    %fork TD_test_cache_system_direct.test_read, S_000001fca0422660;
    %join;
    %delay 50000, 0;
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "test_cache_system_direct.v";
    "cache_system_direct.v";
    "cache_direct.v";
    "cache_directl2.v";
