// Seed: 298396194
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  logic [7:0] id_4 = id_4[1-1];
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output supply0 id_2,
    input tri1 id_3,
    output uwire id_4,
    input wand id_5,
    output tri1 id_6,
    output wor id_7,
    input supply1 id_8,
    output wand id_9,
    output wor id_10,
    input tri id_11,
    input uwire id_12,
    input supply0 id_13,
    input supply0 id_14,
    input supply1 id_15
);
  wire id_17;
  xor primCall (id_10, id_3, id_1, id_13, id_0, id_12, id_15);
  module_0 modCall_1 (
      id_17,
      id_17
  );
endmodule
