<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw</TD>
<TD >110</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >107</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >222</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >222</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >222</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >109</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >68</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >77</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >70</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >186</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >220</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >35</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
<TD >0</TD>
<TD >108</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.global_icavmm_1_rw</TD>
<TD >321</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >213</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.t[3].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.t[2].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thetriangular_B4_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thetriangular_B4_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thetriangular_B3_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thetriangular_B3_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thetriangular_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thetriangular_B1_start_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thetriangular_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_triangular0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_triangular1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region|thetriangular_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thebb_triangular_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce|thetriangular_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >199</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >197</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >200</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >200</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x|theiord</TD>
<TD >233</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >196</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_iord_bl_call_triangular_unnamed_triangular1_triangular7_aunroll_x</TD>
<TD >198</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_triangular3</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1</TD>
<TD >31</TD>
<TD >23</TD>
<TD >0</TD>
<TD >23</TD>
<TD >28</TD>
<TD >23</TD>
<TD >23</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_triangulars_c0_exit_triangular1_aunroll_x</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_triangular3|thei_llvm_fpga_push_i1_notexitcond33_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_triangular3|thei_llvm_fpga_push_i1_notexitcond33_triangular1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond33_triangular3</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going32_triangular2|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going32_triangular2|thei_llvm_fpga_pipeline_keep_going32_triangular1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going32_triangular2|thei_llvm_fpga_pipeline_keep_going32_triangular1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going32_triangular2|thei_llvm_fpga_pipeline_keep_going32_triangular1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going32_triangular2</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_triangulars_c0_enter6_triangular0_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_triangulars_c0_enter6_triangular1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thetriangular_B1_start_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1</TD>
<TD >71</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >68</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_wt_entry_triangulars_c1_exit_triangular1_aunroll_x</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular2|thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular2|thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_pop_i16_reorder_limiter_count_pop9_triangular2</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1|fifo</TD>
<TD >20</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >20</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular1</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x|thei_llvm_fpga_push_i16_reorder_limiter_count_push9_triangular4</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x|thei_sfc_logic_s_c1_in_wt_entry_triangulars_c1_enter_triangular0_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_sfc_s_c1_in_wt_entry_triangulars_c1_enter_triangular5_aunroll_x</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|limiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1|limiter</TD>
<TD >9</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >6</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular1</TD>
<TD >70</TD>
<TD >63</TD>
<TD >31</TD>
<TD >63</TD>
<TD >36</TD>
<TD >63</TD>
<TD >63</TD>
<TD >63</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_wg_limiter_enter_reorder_limiter_enter_triangular8</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_triangular2_triangular11_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_triangular2_triangular11_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_triangular2_triangular11|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_triangular2_triangular1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025s_class_ihc_mm_hosts_unnamed_triangular2_triangular11</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_triangular4_triangular17_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_p1025i32_unnamed_triangular4_triangular17_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_triangular4_triangular17|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_triangular4_triangular1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_triangular4_triangular17</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular19_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular19_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular19|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular6_triangular19</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular16_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thebubble_out_i_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular16_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular16|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular1</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i32_unnamed_triangular3_triangular16</TD>
<TD >37</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular26|thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular1</TD>
<TD >67</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >64</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i33_unnamed_triangular7_triangular26</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular18|thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular1</TD>
<TD >11</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >8</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region|thei_llvm_fpga_ffwd_source_i1_unnamed_triangular5_triangular18</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thebb_triangular_B1_start_stall_region</TD>
<TD >203</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >300</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thetriangular_B1_start_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start|thetriangular_B1_start_branch</TD>
<TD >68</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B1_start</TD>
<TD >205</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >300</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1|theiowr</TD>
<TD >73</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_iowr_bl_return_triangular_unnamed_triangular17_triangular1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular2|thei_llvm_fpga_push_token_i1_throttle_push_triangular2_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular2|thei_llvm_fpga_push_token_i1_throttle_push_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular2|thei_llvm_fpga_push_token_i1_throttle_push_triangular1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular2|thei_llvm_fpga_push_token_i1_throttle_push_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular2|thei_llvm_fpga_push_token_i1_throttle_push_triangular1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_triangular2</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_wg_limiter_exit_unnamed_triangular16_triangular0|thewgl_exit_storage</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region|thei_llvm_fpga_wg_limiter_exit_unnamed_triangular16_triangular0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thebb_triangular_B5_stall_region</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thetriangular_B5_merge</TD>
<TD >36</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5|thetriangular_B5_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going32_triangular2_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular0|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular0|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3_sr_1_aunroll_x</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi4_pop13_triangular3</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >526</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >512</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0|ms.acl_mid_speed_fifo_inst</TD>
<TD >516</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >519</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular0</TD>
<TD >516</TD>
<TD >218</TD>
<TD >0</TD>
<TD >218</TD>
<TD >515</TD>
<TD >218</TD>
<TD >218</TD>
<TD >218</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_data_fifo_aunroll_x</TD>
<TD >298</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_triangulars_c0_exit67_triangular1_aunroll_x</TD>
<TD >300</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >296</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_triangular2|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_triangular2|thei_llvm_fpga_pipeline_keep_going28_triangular1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_triangular2|thei_llvm_fpga_pipeline_keep_going28_triangular1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_triangular2|thei_llvm_fpga_pipeline_keep_going28_triangular1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going28_triangular2</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond29_triangular33|thei_llvm_fpga_push_i1_notexitcond29_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond29_triangular33|thei_llvm_fpga_push_i1_notexitcond29_triangular1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond29_triangular33</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_triangular7|thei_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_triangular7|thei_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_triangular1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_fpga_indvars_iv_pop11_triangular7</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular37|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular37|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular37|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular37|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_fpga_indvars_iv_push11_triangular37</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_triangular9_triangular6|thei_llvm_fpga_ffwd_dest_i32_unnamed_triangular9_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_triangular9_triangular6|thei_llvm_fpga_ffwd_dest_i32_unnamed_triangular9_triangular1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_unnamed_triangular9_triangular6</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp3420_triangular22|thei_llvm_fpga_ffwd_dest_i1_cmp3420_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp3420_triangular22|thei_llvm_fpga_ffwd_dest_i1_cmp3420_triangular1</TD>
<TD >12</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >10</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp3420_triangular22</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_triangular25|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_triangular25|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_triangular1</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast4122_triangular25</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i_036_in_pop12_triangular10|thei_llvm_fpga_pop_i32_i_036_in_pop12_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i_036_in_pop12_triangular10|thei_llvm_fpga_pop_i32_i_036_in_pop12_triangular1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_i_036_in_pop12_triangular10</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_036_in_push12_triangular31|thei_llvm_fpga_push_i32_i_036_in_push12_triangular1|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_036_in_push12_triangular31|thei_llvm_fpga_push_i32_i_036_in_push12_triangular1|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_036_in_push12_triangular31|thei_llvm_fpga_push_i32_i_036_in_push12_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_036_in_push12_triangular31|thei_llvm_fpga_push_i32_i_036_in_push12_triangular1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_i_036_in_push12_triangular31</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_n4619_triangular9|thei_llvm_fpga_ffwd_dest_i32_n4619_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_n4619_triangular9|thei_llvm_fpga_ffwd_dest_i32_n4619_triangular1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i32_n4619_triangular9</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular29|thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular29|thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular1</TD>
<TD >12</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >10</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i1_cmp3421_triangular29</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_triangular4|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_triangular4|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_triangular1</TD>
<TD >135</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >67</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv10_pop10_triangular4</TD>
<TD >104</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >34</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular1|fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular1</TD>
<TD >71</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >131</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv10_push10_triangular35</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular3|thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular3|thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular1</TD>
<TD >68</TD>
<TD >32</TD>
<TD >1</TD>
<TD >32</TD>
<TD >66</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_ffwd_dest_i33_unnamed_triangular8_triangular3</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_lim_ext35_pop14_triangular38|thei_llvm_fpga_pop_i32_lim_ext35_pop14_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_lim_ext35_pop14_triangular38|thei_llvm_fpga_pop_i32_lim_ext35_pop14_triangular1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_lim_ext35_pop14_triangular38</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular39|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular39|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular39|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular39|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext35_push14_triangular39</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_triangular40|thei_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_triangular40|thei_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_triangular1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter37_pop15_triangular40</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter37_push15_triangular41</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|redist14_sync_together89_aunroll_x_in_c0_eni3_2_tpl_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|redist14_sync_together89_aunroll_x_in_c0_eni3_2_tpl_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x|redist15_sync_together89_aunroll_x_in_c0_eni3_3_tpl_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_triangulars_c0_enter637_triangular0_aunroll_x</TD>
<TD >232</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >298</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thei_sfc_s_c0_in_for_body_triangulars_c0_enter637_triangular1_aunroll_x</TD>
<TD >233</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >298</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region|thetriangular_B3_merge_reg_aunroll_x</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thebb_triangular_B3_stall_region</TD>
<TD >234</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >299</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thetriangular_B3_merge</TD>
<TD >135</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3|thetriangular_B3_branch</TD>
<TD >297</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >295</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B3</TD>
<TD >300</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >302</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region|thei_llvm_fpga_push_i1_memdep_phi4_push13_triangular0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thebb_triangular_B2_stall_region</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thetriangular_B2_merge</TD>
<TD >39</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2|thetriangular_B2_branch</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B5_sr_0_aunroll_x</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going28_triangular2_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular1|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular1|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|theloop_limiter_triangular1</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4_sr_1_aunroll_x</TD>
<TD >298</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thetriangular_B4_branch</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thei_llvm_fpga_mem_lm62_triangular1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22|thereaddata_reg_lm62_triangular0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm62_triangular22</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im0_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im0_cma_data_reg|staging_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im0_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im0_cma_data_reg|fifo</TD>
<TD >40</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >43</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im0_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im0_cma_data_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|i_mul6_triangular31_im0_cma_delay</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im8_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im8_cma_data_reg|staging_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im8_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im8_cma_data_reg|fifo</TD>
<TD >32</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >35</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im8_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_im8_cma_data_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|i_mul6_triangular31_im8_cma_delay</TD>
<TD >31</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_ma3_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_ma3_cma_data_reg|staging_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_ma3_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_ma3_cma_data_reg|fifo</TD>
<TD >37</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >40</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_ma3_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_mul6_triangular31_ma3_cma_data_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|i_mul6_triangular31_ma3_cma_delay</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thei_llvm_fpga_mem_lm1_triangular1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29|thereaddata_reg_lm1_triangular1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm1_triangular29</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular1</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index41_pop25_triangular8</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|staging_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >70</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >131</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index41_push25_triangular15</TD>
<TD >70</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|i_first_cleanup_xor_or_triangular20_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_i_03639_pop23_triangular6</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular14_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >38</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14|thei_llvm_fpga_push_i32_i_03639_push23_triangular1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_i_03639_push23_triangular14</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_k_032_pop17_triangular7|thei_llvm_fpga_pop_i32_k_032_pop17_triangular7_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_k_032_pop17_triangular7|thei_llvm_fpga_pop_i32_k_032_pop17_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_k_032_pop17_triangular7|thei_llvm_fpga_pop_i32_k_032_pop17_triangular1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i32_k_032_pop17_triangular7</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular19_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >38</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19|thei_llvm_fpga_push_i32_k_032_push17_triangular1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i32_k_032_push17_triangular19</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >344</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >320</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >344</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >320</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0|ms.acl_mid_speed_fifo_inst</TD>
<TD >324</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >327</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular0</TD>
<TD >324</TD>
<TD >87</TD>
<TD >0</TD>
<TD >87</TD>
<TD >323</TD>
<TD >87</TD>
<TD >87</TD>
<TD >87</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_data_fifo_aunroll_x</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >235</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body4_triangulars_c0_exit89_triangular1_aunroll_x</TD>
<TD >239</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >235</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|push|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|push|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|push</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >7</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6|thei_llvm_fpga_pipeline_keep_going_triangular1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_keep_going_triangular6</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_triangular11|thei_llvm_fpga_push_i1_lastiniteration_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_triangular11|thei_llvm_fpga_push_i1_lastiniteration_triangular1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_triangular11|thei_llvm_fpga_push_i1_lastiniteration_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_triangular11|thei_llvm_fpga_push_i1_lastiniteration_triangular1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration_triangular11</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_initerations_pop19_triangular7|thei_llvm_fpga_pop_i2_initerations_pop19_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_initerations_pop19_triangular7|thei_llvm_fpga_pop_i2_initerations_pop19_triangular1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >11</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_initerations_pop19_triangular7</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push19_triangular9|thei_llvm_fpga_push_i2_initerations_push19_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push19_triangular9|thei_llvm_fpga_push_i2_initerations_push19_triangular1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push19_triangular9|thei_llvm_fpga_push_i2_initerations_push19_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push19_triangular9|thei_llvm_fpga_push_i2_initerations_push19_triangular1</TD>
<TD >15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >19</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_initerations_push19_triangular9</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_triangular23|thei_llvm_fpga_push_i1_notexitcond_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_triangular23|thei_llvm_fpga_push_i1_notexitcond_triangular1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_triangular23|thei_llvm_fpga_push_i1_notexitcond_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_triangular23|thei_llvm_fpga_push_i1_notexitcond_triangular1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_triangular23</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_triangular14|thei_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_triangular14|thei_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_triangular1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_memdep_phi4_pop1343_pop28_triangular14</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist17_sync_together88_aunroll_x_in_c0_eni13_3_tpl_68</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular15|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular15|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular15|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular15|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_memdep_phi4_pop1343_push28_triangular15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular32|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular1|GEN_NO_PASSTHROUGH.acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular32|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pipeline_order_parent_loop_i32_reorder_parent_triangular32</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist8_i_llvm_fpga_pop_i1_pop24_triangular12_out_data_out_65_split_0_mem_dmem|auto_generated</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop24_triangular12|thei_llvm_fpga_pop_i1_pop24_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop24_triangular12|thei_llvm_fpga_pop_i1_pop24_triangular1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop24_triangular12</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push24_triangular13|thei_llvm_fpga_push_i1_push24_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push24_triangular13|thei_llvm_fpga_push_i1_push24_triangular1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push24_triangular13|thei_llvm_fpga_push_i1_push24_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push24_triangular13|thei_llvm_fpga_push_i1_push24_triangular1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push24_triangular13</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular16|thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular16|thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular1</TD>
<TD >135</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >67</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i33_fpga_indvars_iv7_pop16_triangular16</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem|auto_generated|altsyncram1</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist18_sync_together88_aunroll_x_in_c0_eni13_4_tpl_64_mem_dmem|auto_generated</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1|fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular1</TD>
<TD >71</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >131</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i33_fpga_indvars_iv7_push16_triangular20</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop20_triangular2|thei_llvm_fpga_pop_i2_cleanups_pop20_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop20_triangular2|thei_llvm_fpga_pop_i2_cleanups_pop20_triangular1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >11</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i2_cleanups_pop20_triangular2</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push20_triangular26|thei_llvm_fpga_push_i2_cleanups_push20_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push20_triangular26|thei_llvm_fpga_push_i2_cleanups_push20_triangular1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push20_triangular26|thei_llvm_fpga_push_i2_cleanups_push20_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push20_triangular26|thei_llvm_fpga_push_i2_cleanups_push20_triangular1</TD>
<TD >15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >19</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i2_cleanups_push20_triangular26</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist10_i_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30_out_data_out_64_split_0_mem_dmem|auto_generated</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30|thei_llvm_fpga_pop_i1_notcmp2742_pop27_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30|thei_llvm_fpga_pop_i1_notcmp2742_pop27_triangular1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_notcmp2742_pop27_triangular30</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_notcmp2742_push27_triangular31</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem|auto_generated|altsyncram1</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist5_i_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28_out_data_out_64_mem_dmem|auto_generated</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28|thei_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28|thei_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_reorder_limiter_enter38_pop22_triangular28</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular29|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular29|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular29|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular29|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_reorder_limiter_enter38_push22_triangular29</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem|auto_generated|altsyncram1</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist7_i_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33_out_data_out_67_mem_dmem|auto_generated</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33|thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33|thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i32_lim_ext36_pop21_triangular33</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i32_lim_ext36_push21_triangular34</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop26_triangular35|thei_llvm_fpga_pop_i1_pop26_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop26_triangular35|thei_llvm_fpga_pop_i1_pop26_triangular1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_pop_i1_pop26_triangular35</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist22_sync_together88_aunroll_x_in_c0_eni13_8_tpl_68</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push26_triangular36|thei_llvm_fpga_push_i1_push26_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push26_triangular36|thei_llvm_fpga_push_i1_push26_triangular1|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push26_triangular36|thei_llvm_fpga_push_i1_push26_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push26_triangular36|thei_llvm_fpga_push_i1_push26_triangular1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|thei_llvm_fpga_push_i1_push26_triangular36</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist14_sync_together88_aunroll_x_in_c0_eni13_1_tpl_64_split_0_mem_dmem|auto_generated</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist23_sync_together88_aunroll_x_in_c0_eni13_9_tpl_68_mem_dmem|auto_generated|altsyncram1</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist23_sync_together88_aunroll_x_in_c0_eni13_9_tpl_68_mem_dmem|auto_generated</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist24_sync_together88_aunroll_x_in_c0_eni13_10_tpl_68_mem_dmem|auto_generated|altsyncram1</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist24_sync_together88_aunroll_x_in_c0_eni13_10_tpl_68_mem_dmem|auto_generated</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist25_sync_together88_aunroll_x_in_c0_eni13_11_tpl_68_mem_dmem|auto_generated|altsyncram1</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist25_sync_together88_aunroll_x_in_c0_eni13_11_tpl_68_mem_dmem|auto_generated</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem|auto_generated|altsyncram1</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist26_sync_together88_aunroll_x_in_c0_eni13_12_tpl_68_mem_dmem|auto_generated</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem|auto_generated|altsyncram1</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist27_sync_together88_aunroll_x_in_c0_eni13_13_tpl_68_mem_dmem|auto_generated</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist28_sync_together88_aunroll_x_in_i_valid_64</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem|auto_generated|altsyncram1</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x|redist28_sync_together88_aunroll_x_in_i_valid_64_split_0_mem_dmem|auto_generated</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x|thei_sfc_logic_s_c0_in_for_body4_triangulars_c0_enter738_triangular0_aunroll_x</TD>
<TD >299</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x</TD>
<TD >300</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >173</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_2_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thebubble_out_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_2_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >55</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >39</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >42</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|fifo</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_1_fifo</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|data_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|pipelined_write</TD>
<TD >75</TD>
<TD >13</TD>
<TD >4</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33|thei_llvm_fpga_mem_memdep_triangular1</TD>
<TD >242</TD>
<TD >12</TD>
<TD >130</TD>
<TD >12</TD>
<TD >76</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_memdep_triangular33</TD>
<TD >137</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thei_llvm_fpga_mem_lm83_triangular1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30|thereaddata_reg_lm83_triangular2</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_mem_lm83_triangular30</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular3|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular3|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_p1025s_class_ihc_mm_hosts_a4517_triangular3</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4618_triangular4|thei_llvm_fpga_ffwd_dest_i32_n4618_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4618_triangular4|thei_llvm_fpga_ffwd_dest_i32_n4618_triangular1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_ffwd_dest_i32_n4618_triangular4</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >72</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|fifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thecoalesced_delay_2_fifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|theredist27_i_sfc_s_c0_in_for_body4_triangulars_c0_enter738_triangular1_aunroll_x_out_c0_exit89_2_tpl_74_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push18_triangular34</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop18_triangular5</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region|thetriangular_B4_merge_reg_aunroll_x</TD>
<TD >298</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thebb_triangular_B4_stall_region</TD>
<TD >536</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >330</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4|thetriangular_B4_merge</TD>
<TD >593</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >297</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B4</TD>
<TD >832</TD>
<TD >97</TD>
<TD >0</TD>
<TD >97</TD>
<TD >333</TD>
<TD >97</TD>
<TD >97</TD>
<TD >97</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going_triangular6_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thebb_triangular_B2_sr_0_aunroll_x</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going_triangular6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_triangular6_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going_triangular6_valid_fifo|thei_llvm_fpga_pipeline_keep_going_triangular6_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going_triangular6_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going28_triangular2_valid_fifo|thei_llvm_fpga_pipeline_keep_going28_triangular2_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going28_triangular2_valid_fifo|thei_llvm_fpga_pipeline_keep_going28_triangular2_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going28_triangular2_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo|thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo|thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function|thei_llvm_fpga_pipeline_keep_going32_triangular2_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal|thetriangular_function</TD>
<TD >595</TD>
<TD >33</TD>
<TD >257</TD>
<TD >33</TD>
<TD >292</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst|triangular_internal</TD>
<TD >304</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst|triangular_internal_inst</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >triangular_inst</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
