<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538084249526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538084249527 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 18:37:29 2018 " "Processing started: Thu Sep 27 18:37:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538084249527 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1538084249527 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Relogio -c Relogio " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1538084249527 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1538084249816 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_7_1200mv_85c_slow.vho /home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_7_1200mv_85c_slow.vho in folder \"/home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538084250150 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_7_1200mv_0c_slow.vho /home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_7_1200mv_0c_slow.vho in folder \"/home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538084250341 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_min_1200mv_0c_fast.vho /home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_min_1200mv_0c_fast.vho in folder \"/home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538084250549 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio.vho /home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio.vho in folder \"/home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538084250743 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_7_1200mv_85c_vhd_slow.sdo /home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_7_1200mv_85c_vhd_slow.sdo in folder \"/home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538084250856 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_7_1200mv_0c_vhd_slow.sdo /home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_7_1200mv_0c_vhd_slow.sdo in folder \"/home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538084250968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_min_1200mv_0c_vhd_fast.sdo /home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_min_1200mv_0c_vhd_fast.sdo in folder \"/home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538084251088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_vhd.sdo /home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_vhd.sdo in folder \"/home/sabrina/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538084251209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1074 " "Peak virtual memory: 1074 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538084251256 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 18:37:31 2018 " "Processing ended: Thu Sep 27 18:37:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538084251256 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538084251256 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538084251256 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1538084251256 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538105653075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538105653082 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 27 21:34:12 2018 " "Processing started: Thu Sep 27 21:34:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538105653082 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1538105653082 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Relogio -c Relogio " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Relogio -c Relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1538105653082 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1538105653915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_7_1200mv_85c_slow.vho C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_7_1200mv_85c_slow.vho in folder \"C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538105654464 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_7_1200mv_0c_slow.vho C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_7_1200mv_0c_slow.vho in folder \"C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538105654770 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_min_1200mv_0c_fast.vho C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_min_1200mv_0c_fast.vho in folder \"C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538105655060 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio.vho C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio.vho in folder \"C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538105655333 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_7_1200mv_85c_vhd_slow.sdo C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538105655570 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_7_1200mv_0c_vhd_slow.sdo C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538105655789 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_min_1200mv_0c_vhd_fast.sdo C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538105656010 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Relogio_vhd.sdo C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/ simulation " "Generated file Relogio_vhd.sdo in folder \"C:/Users/leo_v/Desktop/GitHub/Relogio/Relogio/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1538105656240 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538105656341 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 27 21:34:16 2018 " "Processing ended: Thu Sep 27 21:34:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538105656341 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538105656341 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538105656341 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1538105656341 ""}
>>>>>>> d20e9d3ddc53ed3fd33768ad097d3fd90483acfb
