$comment
	File created using the following command:
		vcd file aula04.msim.vcd -direction
$end
$date
	Thu Sep  1 16:00:27 2022
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module aula04_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PC_OUT [7] $end
$var wire 1 1 PC_OUT [6] $end
$var wire 1 2 PC_OUT [5] $end
$var wire 1 3 PC_OUT [4] $end
$var wire 1 4 PC_OUT [3] $end
$var wire 1 5 PC_OUT [2] $end
$var wire 1 6 PC_OUT [1] $end
$var wire 1 7 PC_OUT [0] $end
$var wire 1 8 REG_OUT [7] $end
$var wire 1 9 REG_OUT [6] $end
$var wire 1 : REG_OUT [5] $end
$var wire 1 ; REG_OUT [4] $end
$var wire 1 < REG_OUT [3] $end
$var wire 1 = REG_OUT [2] $end
$var wire 1 > REG_OUT [1] $end
$var wire 1 ? REG_OUT [0] $end
$var wire 1 @ SW [9] $end
$var wire 1 A SW [8] $end
$var wire 1 B SW [7] $end
$var wire 1 C SW [6] $end
$var wire 1 D SW [5] $end
$var wire 1 E SW [4] $end
$var wire 1 F SW [3] $end
$var wire 1 G SW [2] $end
$var wire 1 H SW [1] $end
$var wire 1 I SW [0] $end

$scope module i1 $end
$var wire 1 J gnd $end
$var wire 1 K devoe $end
$var wire 1 L devclrn $end
$var wire 1 M devpor $end
$var wire 1 N ww_devoe $end
$var wire 1 O ww_devclrn $end
$var wire 1 P ww_devpor $end
$var wire 1 Q ww_CLOCK_50 $end
$var wire 1 R ww_KEY [3] $end
$var wire 1 S ww_KEY [2] $end
$var wire 1 T ww_KEY [1] $end
$var wire 1 U ww_KEY [0] $end
$var wire 1 V ww_SW [9] $end
$var wire 1 W ww_SW [8] $end
$var wire 1 X ww_SW [7] $end
$var wire 1 Y ww_SW [6] $end
$var wire 1 Z ww_SW [5] $end
$var wire 1 [ ww_SW [4] $end
$var wire 1 \ ww_SW [3] $end
$var wire 1 ] ww_SW [2] $end
$var wire 1 ^ ww_SW [1] $end
$var wire 1 _ ww_SW [0] $end
$var wire 1 ` ww_PC_OUT [7] $end
$var wire 1 a ww_PC_OUT [6] $end
$var wire 1 b ww_PC_OUT [5] $end
$var wire 1 c ww_PC_OUT [4] $end
$var wire 1 d ww_PC_OUT [3] $end
$var wire 1 e ww_PC_OUT [2] $end
$var wire 1 f ww_PC_OUT [1] $end
$var wire 1 g ww_PC_OUT [0] $end
$var wire 1 h ww_LEDR [9] $end
$var wire 1 i ww_LEDR [8] $end
$var wire 1 j ww_LEDR [7] $end
$var wire 1 k ww_LEDR [6] $end
$var wire 1 l ww_LEDR [5] $end
$var wire 1 m ww_LEDR [4] $end
$var wire 1 n ww_LEDR [3] $end
$var wire 1 o ww_LEDR [2] $end
$var wire 1 p ww_LEDR [1] $end
$var wire 1 q ww_LEDR [0] $end
$var wire 1 r ww_REG_OUT [7] $end
$var wire 1 s ww_REG_OUT [6] $end
$var wire 1 t ww_REG_OUT [5] $end
$var wire 1 u ww_REG_OUT [4] $end
$var wire 1 v ww_REG_OUT [3] $end
$var wire 1 w ww_REG_OUT [2] $end
$var wire 1 x ww_REG_OUT [1] $end
$var wire 1 y ww_REG_OUT [0] $end
$var wire 1 z \CLOCK_50~input_o\ $end
$var wire 1 { \KEY[1]~input_o\ $end
$var wire 1 | \KEY[2]~input_o\ $end
$var wire 1 } \KEY[3]~input_o\ $end
$var wire 1 ~ \SW[0]~input_o\ $end
$var wire 1 !! \SW[1]~input_o\ $end
$var wire 1 "! \SW[2]~input_o\ $end
$var wire 1 #! \SW[3]~input_o\ $end
$var wire 1 $! \SW[4]~input_o\ $end
$var wire 1 %! \SW[5]~input_o\ $end
$var wire 1 &! \SW[6]~input_o\ $end
$var wire 1 '! \SW[7]~input_o\ $end
$var wire 1 (! \SW[8]~input_o\ $end
$var wire 1 )! \SW[9]~input_o\ $end
$var wire 1 *! \PC_OUT[0]~output_o\ $end
$var wire 1 +! \PC_OUT[1]~output_o\ $end
$var wire 1 ,! \PC_OUT[2]~output_o\ $end
$var wire 1 -! \PC_OUT[3]~output_o\ $end
$var wire 1 .! \PC_OUT[4]~output_o\ $end
$var wire 1 /! \PC_OUT[5]~output_o\ $end
$var wire 1 0! \PC_OUT[6]~output_o\ $end
$var wire 1 1! \PC_OUT[7]~output_o\ $end
$var wire 1 2! \LEDR[0]~output_o\ $end
$var wire 1 3! \LEDR[1]~output_o\ $end
$var wire 1 4! \LEDR[2]~output_o\ $end
$var wire 1 5! \LEDR[3]~output_o\ $end
$var wire 1 6! \LEDR[4]~output_o\ $end
$var wire 1 7! \LEDR[5]~output_o\ $end
$var wire 1 8! \LEDR[6]~output_o\ $end
$var wire 1 9! \LEDR[7]~output_o\ $end
$var wire 1 :! \LEDR[8]~output_o\ $end
$var wire 1 ;! \LEDR[9]~output_o\ $end
$var wire 1 <! \REG_OUT[0]~output_o\ $end
$var wire 1 =! \REG_OUT[1]~output_o\ $end
$var wire 1 >! \REG_OUT[2]~output_o\ $end
$var wire 1 ?! \REG_OUT[3]~output_o\ $end
$var wire 1 @! \REG_OUT[4]~output_o\ $end
$var wire 1 A! \REG_OUT[5]~output_o\ $end
$var wire 1 B! \REG_OUT[6]~output_o\ $end
$var wire 1 C! \REG_OUT[7]~output_o\ $end
$var wire 1 D! \KEY[0]~input_o\ $end
$var wire 1 E! \PC|DOUT[0]~0_combout\ $end
$var wire 1 F! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 G! \incrementaPC|Add0~2\ $end
$var wire 1 H! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 I! \incrementaPC|Add0~6\ $end
$var wire 1 J! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 K! \incrementaPC|Add0~10\ $end
$var wire 1 L! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 M! \incrementaPC|Add0~14\ $end
$var wire 1 N! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 O! \incrementaPC|Add0~18\ $end
$var wire 1 P! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 Q! \incrementaPC|Add0~22\ $end
$var wire 1 R! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 S! \ROM1|memROM~0_combout\ $end
$var wire 1 T! \ROM1|memROM~1_combout\ $end
$var wire 1 U! \ROM1|memROM~2_combout\ $end
$var wire 1 V! \DECODER_INSTRU|Equal1~0_combout\ $end
$var wire 1 W! \ROM1|memROM~3_combout\ $end
$var wire 1 X! \ROM1|memROM~4_combout\ $end
$var wire 1 Y! \DECODER_INSTRU|saida[4]~1_combout\ $end
$var wire 1 Z! \RAM1|ram~166_combout\ $end
$var wire 1 [! \RAM1|ram~25_q\ $end
$var wire 1 \! \RAM1|ram~165_combout\ $end
$var wire 1 ]! \RAM1|ram~33_q\ $end
$var wire 1 ^! \ROM1|memROM~5_combout\ $end
$var wire 1 _! \RAM1|ram~164_combout\ $end
$var wire 1 `! \RAM1|ram~145_combout\ $end
$var wire 1 a! \DECODER_INSTRU|Equal1~1_combout\ $end
$var wire 1 b! \ULA1|Add0~34_cout\ $end
$var wire 1 c! \ULA1|Add0~1_sumout\ $end
$var wire 1 d! \DECODER_INSTRU|saida[3]~0_combout\ $end
$var wire 1 e! \ULA1|saida[0]~0_combout\ $end
$var wire 1 f! \RAM1|ram~26_q\ $end
$var wire 1 g! \RAM1|ram~146_combout\ $end
$var wire 1 h! \RAM1|ram~34_q\ $end
$var wire 1 i! \RAM1|ram~147_combout\ $end
$var wire 1 j! \RAM1|ram~148_combout\ $end
$var wire 1 k! \ULA1|Add0~2\ $end
$var wire 1 l! \ULA1|Add0~5_sumout\ $end
$var wire 1 m! \ULA1|saida[1]~1_combout\ $end
$var wire 1 n! \ROM1|memROM~6_combout\ $end
$var wire 1 o! \RAM1|ram~27_q\ $end
$var wire 1 p! \RAM1|ram~35_q\ $end
$var wire 1 q! \RAM1|ram~149_combout\ $end
$var wire 1 r! \RAM1|ram~150_combout\ $end
$var wire 1 s! \ULA1|Add0~6\ $end
$var wire 1 t! \ULA1|Add0~9_sumout\ $end
$var wire 1 u! \ULA1|saida[2]~2_combout\ $end
$var wire 1 v! \ROM1|memROM~7_combout\ $end
$var wire 1 w! \RAM1|ram~28_q\ $end
$var wire 1 x! \RAM1|ram~151_combout\ $end
$var wire 1 y! \RAM1|ram~36_q\ $end
$var wire 1 z! \RAM1|ram~152_combout\ $end
$var wire 1 {! \RAM1|ram~153_combout\ $end
$var wire 1 |! \ULA1|Add0~10\ $end
$var wire 1 }! \ULA1|Add0~13_sumout\ $end
$var wire 1 ~! \ULA1|saida[3]~3_combout\ $end
$var wire 1 !" \RAM1|ram~29_q\ $end
$var wire 1 "" \RAM1|ram~37_q\ $end
$var wire 1 #" \RAM1|ram~154_combout\ $end
$var wire 1 $" \RAM1|ram~155_combout\ $end
$var wire 1 %" \ULA1|Add0~14\ $end
$var wire 1 &" \ULA1|Add0~17_sumout\ $end
$var wire 1 '" \ULA1|saida[4]~7_combout\ $end
$var wire 1 (" \RAM1|ram~30_q\ $end
$var wire 1 )" \RAM1|ram~156_combout\ $end
$var wire 1 *" \RAM1|ram~38_q\ $end
$var wire 1 +" \RAM1|ram~157_combout\ $end
$var wire 1 ," \RAM1|ram~158_combout\ $end
$var wire 1 -" \ULA1|Add0~18\ $end
$var wire 1 ." \ULA1|Add0~21_sumout\ $end
$var wire 1 /" \ULA1|saida[5]~6_combout\ $end
$var wire 1 0" \RAM1|ram~31_q\ $end
$var wire 1 1" \RAM1|ram~39_q\ $end
$var wire 1 2" \RAM1|ram~159_combout\ $end
$var wire 1 3" \RAM1|ram~160_combout\ $end
$var wire 1 4" \ULA1|Add0~22\ $end
$var wire 1 5" \ULA1|Add0~25_sumout\ $end
$var wire 1 6" \ULA1|saida[6]~5_combout\ $end
$var wire 1 7" \RAM1|ram~32_q\ $end
$var wire 1 8" \RAM1|ram~161_combout\ $end
$var wire 1 9" \RAM1|ram~40_q\ $end
$var wire 1 :" \RAM1|ram~162_combout\ $end
$var wire 1 ;" \RAM1|ram~163_combout\ $end
$var wire 1 <" \ULA1|Add0~26\ $end
$var wire 1 =" \ULA1|Add0~29_sumout\ $end
$var wire 1 >" \ULA1|saida[7]~4_combout\ $end
$var wire 1 ?" \PC|DOUT\ [7] $end
$var wire 1 @" \PC|DOUT\ [6] $end
$var wire 1 A" \PC|DOUT\ [5] $end
$var wire 1 B" \PC|DOUT\ [4] $end
$var wire 1 C" \PC|DOUT\ [3] $end
$var wire 1 D" \PC|DOUT\ [2] $end
$var wire 1 E" \PC|DOUT\ [1] $end
$var wire 1 F" \PC|DOUT\ [0] $end
$var wire 1 G" \REGA|DOUT\ [7] $end
$var wire 1 H" \REGA|DOUT\ [6] $end
$var wire 1 I" \REGA|DOUT\ [5] $end
$var wire 1 J" \REGA|DOUT\ [4] $end
$var wire 1 K" \REGA|DOUT\ [3] $end
$var wire 1 L" \REGA|DOUT\ [2] $end
$var wire 1 M" \REGA|DOUT\ [1] $end
$var wire 1 N" \REGA|DOUT\ [0] $end
$var wire 1 O" \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 P" \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 Q" \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 R" \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 S" \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 T" \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 U" \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 V" \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 W" \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 X" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 Y" \DECODER_INSTRU|ALT_INV_Equal1~0_combout\ $end
$var wire 1 Z" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 [" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 \" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 ]" \DECODER_INSTRU|ALT_INV_saida[3]~0_combout\ $end
$var wire 1 ^" \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 _" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 `" \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 a" \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 b" \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 c" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 d" \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 e" \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 f" \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 g" \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 h" \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 i" \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 j" \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 k" \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 l" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 m" \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 n" \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 o" \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 p" \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 q" \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 r" \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 s" \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 t" \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 u" \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 v" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 z" \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 |" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 }" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 ~" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 !# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 "# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 ## \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 $# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 %# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 &# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 )# \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 +# \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 ,# \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 -# \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 .# \DECODER_INSTRU|ALT_INV_Equal1~1_combout\ $end
$var wire 1 /# \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 0# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 1# \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 2# \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 3# \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 4# \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 5# \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 6# \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 7# \RAM1|ALT_INV_ram~164_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0J
1K
1L
1M
1N
1O
1P
xQ
xz
x{
x|
x}
x~
x!!
x"!
x#!
x$!
x%!
x&!
x'!
x(!
x)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
1>!
0?!
0@!
0A!
0B!
0C!
1D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
1V!
0W!
1X!
1Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
1b!
0c!
1d!
0e!
0f!
0g!
0h!
0i!
0j!
1k!
0l!
0m!
1n!
0o!
0p!
0q!
0r!
1s!
1t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
1}!
0~!
0!"
0""
0#"
0$"
0%"
1&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
1."
0/"
00"
01"
02"
03"
04"
15"
06"
07"
08"
09"
0:"
0;"
0<"
1="
0>"
1W"
1X"
0Y"
0Z"
1["
0\"
0]"
1^"
1_"
0`"
0a"
0b"
1c"
1d"
1e"
1f"
1g"
1h"
1i"
0j"
0k"
1l"
0m"
0n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
1y"
1z"
1{"
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
x"
x#
x$
1%
xR
xS
xT
1U
xV
xW
xX
xY
xZ
x[
x\
x]
x^
x_
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
1=
0>
0?
x@
xA
xB
xC
xD
xE
xF
xG
xH
xI
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
1w
0x
0y
$end
#20000
0%
0U
0D!
#40000
1%
1U
1D!
1F"
1L"
0V"
0##
0t!
1|!
0E!
1F!
1T!
0X!
1\!
1^!
0n!
1'"
1/"
16"
1>"
1`"
0X"
1\"
0l"
1a"
1*!
0}!
1%"
1t!
1l!
0s!
1m!
0V!
0d!
0u!
1g
1k"
0&"
1-"
0`"
0W"
1Y"
1]"
17
1C!
1B!
1A!
1@!
0t!
1b"
0l!
1s!
1u!
0."
14"
1r
1s
1t
1u
1`"
0'"
1W"
1m"
1;
1:
19
18
0>!
1=!
0u!
05"
1<"
1t!
0/"
0m!
0w
1x
1n"
0`"
0="
1>
0=
1>!
1u!
06"
1j"
0@!
1w
0>!
0>"
0u
1=
0=!
0A!
0w
0;
0x
0t
0=
0B!
1>!
0>
0:
0s
1w
0C!
1=
09
0r
08
#60000
0%
0U
0D!
#80000
1%
1U
1D!
0F"
1E"
1p!
1V"
0U"
0q"
1q!
1W!
1E!
0T!
1X!
0\!
1v!
0t"
0c"
1X"
0\"
00#
1+!
0*!
1V!
1d!
0q!
1f
0g
0Y"
0]"
1t"
07
16
1c!
0k!
1e!
1l!
0s!
1m!
0u!
1}!
0%"
1~!
0^"
0W"
0k"
1&"
0-"
0t!
0l!
0b"
1`"
1W"
1."
04"
1?!
0>!
1=!
1<!
0m"
15"
0<"
1v
0w
1x
1y
0n"
1?
1>
0=
1<
1="
0j"
#100000
0%
0U
0D!
#120000
1%
1U
1D!
1F"
1N"
1M"
0L"
1K"
0V"
0%#
0$#
1##
0"#
0}!
1%"
1t!
0|!
1l!
0c!
1k!
0E!
0F!
1G!
1T!
0X!
1Z!
0^!
0v!
1'"
1/"
16"
1>"
1k"
0`"
0W"
1^"
0X"
1\"
1l"
10#
1*!
1H!
0l!
1s!
1}!
0%"
0&"
1-"
0}!
1%"
1l!
0V!
0d!
0m!
0~!
1g
1W"
0k"
1b"
0."
14"
1&"
0-"
0t!
1|!
1k"
0W"
1Y"
1]"
17
1C!
1B!
1A!
1@!
0'"
0&"
1-"
1m"
0b"
1`"
1c!
0e!
1u!
1m!
1}!
1."
04"
05"
1<"
1r
1s
1t
1u
1b"
0u!
1'"
0/"
0."
14"
0^"
0k"
0m"
1n"
1;
1:
19
18
0?!
0=!
0'"
0="
15"
0<"
1m"
06"
1/"
1~!
1e!
05"
1<"
0v
0x
1j"
0n"
0@!
0/"
1="
1n"
0>
0<
1=!
1>!
0<!
16"
0>"
0="
0u
0j"
0A!
1@!
0>!
06"
1x
1w
0y
1j"
0;
0@!
1>"
0t
1u
0w
0?
1>
1=
1<!
1?!
1A!
0B!
0>"
0u
0=
1;
0:
0A!
1y
1v
1t
0s
0;
0C!
1B!
0t
1?
1<
1:
09
0B!
0r
1s
0:
1C!
0s
19
08
0C!
1r
09
0r
18
08
#140000
0%
0U
0D!
#160000
1%
1U
1D!
0F"
0E"
1D"
1[!
1f!
1w!
1V"
1U"
0T"
0f"
0g"
0&#
1x!
1g!
1_!
0H!
1I!
0S!
1E!
0G!
0T!
1U!
0Z!
02#
0o"
07#
1Z"
1X"
0["
1,!
0+!
0*!
1H!
0I!
1J!
1a!
1`!
1j!
1{!
1e
0f
0g
0J!
0.#
0e"
0i"
0+#
07
06
15
0b!
1t!
0|!
1&"
0-"
1."
04"
15"
0<"
1="
0`"
0b"
0m"
0n"
0j"
0="
05"
0."
0}!
0c!
1>"
16"
1/"
1'"
1u!
1j"
1n"
1m"
1k"
1^"
0e!
0~!
0/"
06"
0>"
1>!
1@!
1A!
1B!
1C!
1w
1u
1t
1s
1r
0C!
0B!
0A!
0?!
0<!
1=
1;
1:
19
18
0r
0s
0t
0v
0y
0?
0<
0:
09
08
#180000
0%
0U
0D!
#200000
1%
1U
1D!
1F"
0N"
1L"
0K"
1J"
0V"
1%#
0##
1"#
0!#
0&"
1-"
1}!
0%"
0t!
1|!
1c!
0k!
0E!
1F!
1b"
0k"
1`"
0^"
1*!
0l!
0}!
1%"
1&"
0-"
1."
1e!
0u!
1~!
0'"
1g
1W"
1k"
0b"
0m"
0."
0&"
1-"
17
1/"
1'"
0~!
0m!
1m"
1b"
1."
0'"
0/"
0m"
0@!
1?!
0>!
1<!
1/"
0u
1v
0w
1y
0=!
0?!
1@!
1A!
1?
0=
1<
0;
0x
0v
1u
1t
0A!
0@!
0>
0<
1;
1:
0t
0u
1A!
0;
0:
1t
1:
#220000
0%
0U
0D!
#240000
1%
1U
1D!
0F"
1E"
1N"
0M"
0L"
0J"
1I"
1V"
0U"
0%#
1$#
1##
1!#
0~"
0."
14"
1&"
0-"
1t!
0|!
1l!
0s!
0c!
1k!
0W!
1E!
1T!
1^!
1m"
0b"
0`"
0W"
1^"
1c"
0X"
0l"
1+!
0*!
0l!
1s!
0t!
1}!
0%"
1."
04"
15"
0a!
0_!
0j!
1q!
0{!
0e!
1m!
1u!
1'"
0/"
1f
0g
1W"
1`"
0k"
0m"
0n"
05"
0&"
1t!
1.#
17#
1i"
0t"
1+#
07
16
16"
1/"
1~!
0u!
0m!
1n"
1b"
0`"
1r!
0`!
1b!
1c!
0k!
0t!
1|!
1&"
0."
14"
15"
1="
1u!
0'"
06"
04#
1e"
0^"
1`"
0b"
1m"
0n"
0j"
0A!
1@!
1>!
1=!
0<!
05"
1<"
0}!
1%"
1l!
0s!
0c!
1k!
1>"
16"
0/"
1'"
1c!
1e!
1t!
0|!
0u!
0t
1u
1w
1x
0y
1n"
1k"
0W"
1^"
0=!
0>!
1?!
1A!
1B!
0l!
1s!
0t!
0&"
1-"
0="
0^"
0`"
0?
1>
1=
1;
0:
0e!
1m!
0~!
06"
1}!
0%"
0x
0w
1v
1t
1s
1W"
1`"
1b"
1j"
0B!
0@!
1>!
1u!
1e!
1."
1t!
0k"
0>
0=
1<
1:
19
0>"
0'"
0u!
0m!
1&"
0-"
0s
0u
1w
0m"
0`"
0>!
1<!
1@!
0A!
1B!
1C!
1~!
0b"
1=
0;
09
1u!
1/"
0."
0w
1y
1u
0t
1s
1r
0B!
0?!
1=!
0<!
1'"
1m"
1?
0=
1;
0:
19
18
1<!
1>!
0s
0v
1x
0y
0=!
0>!
0@!
0C!
0/"
1y
1w
0?
1>
0<
09
1?!
0x
0w
0u
0r
1?
1=
1A!
1>!
1v
0>
0=
0;
08
1@!
1t
1w
1<
1u
1=
1:
0A!
1;
0t
0:
#260000
0%
0U
0D!
#280000
1%
1U
1D!
1F"
1L"
1K"
1J"
0I"
0V"
0##
0"#
0!#
1~"
1."
04"
0&"
1-"
0}!
1%"
0t!
1|!
0E!
0F!
1G!
0T!
0U!
0^!
0m"
1b"
1k"
1`"
1X"
1["
1l"
1*!
0H!
1I!
1}!
1&"
0."
14"
15"
0<"
0q!
0Y!
0u!
0~!
0'"
1/"
1g
0k"
0b"
1m"
0n"
1="
05"
1<"
1J!
1t"
17
16"
0/"
1'"
1~!
0j"
1n"
0r!
0="
06"
1>"
14#
1j"
1A!
0@!
0?!
0>!
0>"
1t!
1t
0u
0v
0w
1?!
1@!
0A!
1B!
0`"
0=
0<
0;
1:
1v
1u
0t
1s
1C!
0B!
1u!
1<
1;
0:
19
1r
0s
0C!
09
18
0r
08
1>!
1w
1=
#300000
0%
0U
0D!
#320000
1%
1U
1D!
0F"
0E"
0D"
1C"
1V"
1U"
1T"
0S"
0J!
1K!
1H!
0I!
1E!
0G!
1-!
0,!
0+!
0*!
0H!
1J!
0K!
1L!
1d
0e
0f
0g
0L!
07
06
05
14
#340000
0%
0U
0D!
#360000
1%
1U
1D!
1F"
0V"
0E!
1F!
1*!
1g
17
#380000
0%
0U
0D!
#400000
