# Verilog

Verilog samples from SUBU ASIC chip design team.

<br/>
<br/>

# Counter Up to 25


<img  src="./img/CounterUpTo25.PNG" alt="drawing"/>

<br/>


# 4x1 MUX


<img  src="./img/Mux4x1.PNG" alt="drawing"/>

<br/>


# Cycle Project With Case

## 10 cycles for state 0

<img  src="./img/CycleState0.PNG" alt="drawing"/>

<br/>

## 10 cycles for state 1

<img  src="./img/CycleState1.PNG" alt="drawing"/>

<br/>

## 16 cycles for state 2

<img  src="./img/CycleState2.PNG" alt="drawing"/>