[
  {
    "class":"firrtl.transforms.BlackBoxInlineAnno",
    "target":"Top.Rom",
    "name":"Top.Rom.mem.v",
    "text":"module BindsTo_0_Rom(\n  input         clock,\n  input  [31:0] io_addr,\n  output [31:0] io_inst\n);\n\ninitial begin\n  $readmemh(\"~/Desktop/chisel_project/chisel-template/src/main/resources/risc-v-benchmark_ccab.hex\", Rom.mem);\nend\n                      endmodule\n\nbind Rom BindsTo_0_Rom BindsTo_0_Rom_Inst(.*);"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"generated/riscv"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"Top.Rom.mem",
    "fileName":"~/Desktop/chisel_project/chisel-template/src/main/resources/risc-v-benchmark_ccab.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"mem"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"Top"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/riscv"
  }
]