source ../build.sh

cd ../baremetal/baremetal-apps/hello_mpsimple
make clean
make

rm -rf ../../../../sim/verilog/regression/verilator/hello_mpsimple.vmem
cp hello_mpsimple.vmem ../../../../sim/verilog/regression/verilator/
