
---------- Begin Simulation Statistics ----------
final_tick                                 5313287500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 167289                       # Simulator instruction rate (inst/s)
host_mem_usage                                 303036                       # Number of bytes of host memory used
host_op_rate                                   170613                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.17                       # Real time elapsed on the host
host_tick_rate                               80291763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11070269                       # Number of instructions simulated
sim_ops                                      11290300                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005313                       # Number of seconds simulated
sim_ticks                                  5313287500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8414904                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7078307                       # number of cc regfile writes
system.cpu.committedInsts                    11070269                       # Number of Instructions Simulated
system.cpu.committedOps                      11290300                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.959920                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.959920                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          107572                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               279675                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2448664                       # Number of branches executed
system.cpu.iew.exec_nop                          2647                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.288711                       # Inst execution rate
system.cpu.iew.exec_refs                      4056608                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1655212                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  282592                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2768286                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                473                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1929250                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            15408064                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2401396                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            746887                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13694587                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   594                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 277056                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   602                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            159                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       154785                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         124890                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  14097955                       # num instructions consuming a value
system.cpu.iew.wb_count                      13561480                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.483982                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6823157                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.276185                       # insts written-back per cycle
system.cpu.iew.wb_sent                       13572169                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 18149766                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7528822                       # number of integer regfile writes
system.cpu.ipc                               1.041753                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.041753                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9577169     66.32%     66.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                39085      0.27%     66.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    63      0.00%     66.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  10      0.00%     66.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  59      0.00%     66.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   8      0.00%     66.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             478719      3.31%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc             182      0.00%     69.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  13      0.00%     69.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               1964      0.01%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  6      0.00%     69.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 5952      0.04%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                10946      0.08%     70.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 7040      0.05%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   19      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3580      0.02%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               2      0.00%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           2691      0.02%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd            144      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                6      0.00%     70.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2584262     17.89%     88.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1729544     11.98%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpPack                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompressInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLength              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexCompression            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpIndexMatch             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpCustPerm               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetPred                0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSingleSideSort            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpInitBigCmp             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpKeyCombine             0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpMatch                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpGetLimit               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpBFPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::SpSpSEPermute              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               14441474                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2522017                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.174637                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1989684     78.89%     78.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1886      0.07%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    13      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    4      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      6      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 404238     16.03%     95.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                126186      5.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpPack                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompressInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLength                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexCompression            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpIndexMatch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpCustPerm                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetPred                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSortInit            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSingleSideSort            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpInitBigCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpKeyCombine               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpMatch                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpGetLimit                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpBFPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SpSpSEPermute                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               14762449                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           37859818                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11755290                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          16535240                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   15404944                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  14441474                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 473                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4115116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            207179                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            186                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3656949                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10519004                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.372894                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.198367                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3640805     34.61%     34.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1661373     15.79%     50.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3203876     30.46%     80.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1681883     15.99%     96.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              328635      3.12%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                2432      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10519004                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.358996                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2201032                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            4271330                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      1806190                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2985449                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              5796                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2576                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2768286                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1929250                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                55818430                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 332359                       # number of misc regfile writes
system.cpu.numCycles                         10626576                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                   21267                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                  14407                       # number of predicate regfile writes
system.cpu.timesIdled                            1554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  1313089                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1197694                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    96                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            9                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29378                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        98252                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         8989                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       198040                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           8989                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 3626984                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3028631                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            279166                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1888926                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1882721                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.671506                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   27095                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 38                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           13118                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11795                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1323                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          446                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3629402                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             287                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            276708                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      9959557                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.133835                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.113137                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         6105906     61.31%     61.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1613697     16.20%     77.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          851333      8.55%     86.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          283234      2.84%     88.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          368047      3.70%     92.60% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           22133      0.22%     92.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           82207      0.83%     93.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           13662      0.14%     93.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          619338      6.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      9959557                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11072467                       # Number of instructions committed
system.cpu.commit.opsCommitted               11292498                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3390244                       # Number of memory references committed
system.cpu.commit.loads                       2014777                       # Number of loads committed
system.cpu.commit.amos                            172                       # Number of atomic instructions committed
system.cpu.commit.membars                         190                       # Number of memory barriers committed
system.cpu.commit.branches                    2185548                       # Number of branches committed
system.cpu.commit.vector                      1537179                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                     8841140                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 19226                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      7506313     66.47%     66.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        34939      0.31%     66.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           53      0.00%     66.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     66.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp           52      0.00%     66.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            6      0.00%     66.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult       329160      2.91%     69.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc           38      0.00%     69.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv           13      0.00%     69.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc         1920      0.02%     69.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            6      0.00%     69.71% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         5951      0.05%     69.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        10733      0.10%     69.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp         7040      0.06%     69.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           10      0.00%     69.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         3254      0.03%     69.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            2      0.00%     69.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         2622      0.02%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd          120      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            6      0.00%     69.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2014777     17.84%     87.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1375467     12.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpPack            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompressInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLength            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexCompression            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpIndexMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpCustPerm            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetPred            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSortInit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSingleSideSort            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpInitBigCmp            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpNextBigCmpFromMatRes            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpKeyCombine            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpMatch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpGetLimit            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpBFPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::SpSpSEPermute            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     11292498                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        619338                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3737826                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3737826                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3743337                       # number of overall hits
system.cpu.dcache.overall_hits::total         3743337                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        23948                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23948                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        23962                       # number of overall misses
system.cpu.dcache.overall_misses::total         23962                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    427249980                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    427249980                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    427249980                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    427249980                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3761774                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3761774                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3767299                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3767299                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006366                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006366                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006361                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006361                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17840.737431                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17840.737431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17830.313830                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17830.313830                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12896                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         8978                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               955                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             208                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.503665                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    43.163462                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches             42279                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        95046                       # number of writebacks
system.cpu.dcache.writebacks::total             95046                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11846                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11846                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11846                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12102                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12116                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        83953                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        96069                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    200996996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    200996996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    201310996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    977514245                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1178825241                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003217                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003217                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003216                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025501                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16608.576764                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16608.576764                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16615.301750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 11643.589211                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12270.610093                       # average overall mshr miss latency
system.cpu.dcache.replacements                  95046                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2365782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2365782                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19982                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19982                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    330431000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    330431000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2385764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2385764                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008376                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16536.432790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16536.432790                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8967                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8967                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    177371500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    177371500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004617                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16102.723559                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16102.723559                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1372031                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1372031                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     96189980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     96189980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1375981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1375981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002871                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24351.893671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24351.893671                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2866                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2866                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1084                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23505996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23505996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21684.498155                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21684.498155                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         5511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          5511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5525                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5525                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002534                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002534                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           14                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       314000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       314000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002534                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 22428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 22428.571429                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        83953                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        83953                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    977514245                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    977514245                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 11643.589211                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 11643.589211                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           13                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           13                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data           16                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           16                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       629000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       629000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           29                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           29                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.551724                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.551724                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 39312.500000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 39312.500000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data           13                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total           13                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            3                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            3                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       119500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       119500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.103448                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.103448                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 39833.333333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 39833.333333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        70500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052632                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        70500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        68500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        68500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data          171                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total             171                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        14000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        14000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data          172                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total          172                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.005814                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.005814                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        14000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        14000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.005814                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.005814                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pfIssued        13620271                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified     14618785                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit       708833                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           56                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        429147                       # number of prefetches that crossed the page
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.210577                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3839618                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             96070                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.966878                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            171500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   128.449431                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   884.761146                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.125439                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.864025                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989463                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          842                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          240                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          457                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.822266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.177734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7631086                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7631086                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1005883                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1096920                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   7639933                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                499212                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 277056                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1729485                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2601                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               17184133                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               1004110                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                            12                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             328701                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       19316069                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3626984                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1921611                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       9907785                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  559028                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  608                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.icacheWaitRetryStallCycles         2396                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   6748656                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1890                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10519004                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.863822                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.034979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   835279      7.94%      7.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  3941808     37.47%     45.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1562003     14.85%     60.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  4179914     39.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10519004                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.341313                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.817713                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      6744242                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6744242                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6744242                       # number of overall hits
system.cpu.icache.overall_hits::total         6744242                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4402                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4402                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4402                       # number of overall misses
system.cpu.icache.overall_misses::total          4402                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    144912957                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144912957                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    144912957                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144912957                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6748644                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6748644                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6748644                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6748644                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000652                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000652                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000652                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000652                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 32919.799409                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32919.799409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 32919.799409                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32919.799409                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        42429                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          142                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               735                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.726531                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    11.833333                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3205                       # number of writebacks
system.cpu.icache.writebacks::total              3205                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          684                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          684                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          684                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          684                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3718                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3718                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3718                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3718                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    122351465                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122351465                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    122351465                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122351465                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000551                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000551                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000551                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000551                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32907.871167                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32907.871167                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32907.871167                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32907.871167                       # average overall mshr miss latency
system.cpu.icache.replacements                   3205                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6744242                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6744242                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4402                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4402                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    144912957                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144912957                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6748644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6748644                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000652                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 32919.799409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32919.799409                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          684                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          684                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3718                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3718                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    122351465                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122351465                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000551                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000551                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32907.871167                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32907.871167                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           498.210013                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6747959                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3717                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1815.431531                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             53500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   498.210013                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.973066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.973066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           99                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13501005                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13501005                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                            12                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        5913                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  753509                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   74                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 159                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 553783                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 3985                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    561                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5313287500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 277056                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2020409                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  757407                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          40017                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   6966680                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                457435                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               16007713                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                545135                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 23221                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   3047                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    146                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   9744                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents            8528                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            18672936                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    38195760                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 20889104                       # Number of integer rename lookups
system.cpu.rename.vecLookups                  1960153                       # Number of vector rename lookups
system.cpu.rename.vecPredLookups                16756                       # Number of vector predicate rename lookups
system.cpu.rename.committedMaps              13124590                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  5548346                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                    2902                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 175                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    953580                       # count of insts added to the skid buffer
system.cpu.rob.reads                         24259480                       # The number of ROB reads
system.cpu.rob.writes                        30403315                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11070269                       # Number of Instructions committed
system.cpu.thread_0.numOps                   11290300                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 1710                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                10882                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher        77721                       # number of demand (read+write) hits
system.l2.demand_hits::total                    90313                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1710                       # number of overall hits
system.l2.overall_hits::.cpu.data               10882                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher        77721                       # number of overall hits
system.l2.overall_hits::total                   90313                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2008                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1231                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         6232                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9471                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2008                       # number of overall misses
system.l2.overall_misses::.cpu.data              1231                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         6232                       # number of overall misses
system.l2.overall_misses::total                  9471                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    107157000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     77955000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    332265408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        517377408                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    107157000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     77955000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    332265408                       # number of overall miss cycles
system.l2.overall_miss_latency::total       517377408                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3718                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12113                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher        83953                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                99784                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3718                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12113                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher        83953                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               99784                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.540075                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.101626                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.074232                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094915                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.540075                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.101626                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.074232                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094915                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 53365.039841                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 63326.563769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 53316.015404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54627.537536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 53365.039841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 63326.563769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 53316.015404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54627.537536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      6370                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher          827                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 831                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher          827                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                831                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         5405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8640                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         5405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        18767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            27407                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     95115000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     70509000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    278452206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    444076206                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     95115000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     70509000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    278452206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    448099293                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    892175499                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.540075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.101296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.064381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.086587                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.540075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.101296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.064381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.274663                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 47368.027888                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 57464.547677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51517.521924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51397.709028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 47368.027888                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 57464.547677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51517.521924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 23876.980498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 32552.833181                       # average overall mshr miss latency
system.l2.replacements                              3                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        36065                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            36065                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        36065                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        36065                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        62182                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            62182                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        62182                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        62182                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        18767                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          18767                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    448099293                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    448099293                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 23876.980498                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 23876.980498                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        20500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        20500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        20500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        20500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        14500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        14500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        14500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        14500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               880                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   892                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             203                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 203                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     13071000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13071000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.dcache.prefetcher           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.187442                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.185388                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 64389.162562                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 64389.162562                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data          200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     11804500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11804500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.184672                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.182648                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59022.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59022.500000                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1710                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1710                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2008                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2008                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    107157000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107157000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.540075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.540075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 53365.039841                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53365.039841                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2008                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2008                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     95115000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     95115000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.540075                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.540075                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 47368.027888                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 47368.027888                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10002                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher        77709                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             87711                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         6232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7260                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     64884000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    332265408                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    397149408                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11030                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher        83941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         94971                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.093200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.074243                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 63116.731518                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 53316.015404                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 54703.775207                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher          827                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          828                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1027                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         5405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6432                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     58704500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    278452206                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    337156706                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.093110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.064390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.067726                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 57161.148978                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 51517.521924                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 52418.642102                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               3                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu.data        82000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        82000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu.data 27333.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27333.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        24000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        24000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        24000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        24000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  202302                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              215586                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                10074                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  3                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 55334                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 14396.322267                       # Cycle average of tags in use
system.l2.tags.total_refs                      198392                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    108034                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.836385                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    436000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   11476.592663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2919.729604                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.350238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.089103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.439341                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         14183                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2743                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2         7794                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         5989                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1247                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          992                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.432831                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.083710                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1692322                       # Number of tag accesses
system.l2.tags.data_accesses                  1692322                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         128512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          78528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       349120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       625792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1181952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       128512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         5455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         9778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          24186909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          14779550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher     65706966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    117778682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             222452107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     24186909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24186909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          12045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                12045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          12045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         24186909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         14779550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher     65706966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    117778682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            222464152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18267                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq               200                       # Transaction distribution
system.membus.trans_dist::ReadExResp              200                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          18268                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        36940                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  36940                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1181952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1181952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             29375                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   29375    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               29375                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            38690730                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           92335000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             98688                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        36066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        62186                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               2                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            32779                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1095                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1095                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3718                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        94971                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            4                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10640                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       287190                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                297830                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       443008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     12231296                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12674304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           32784                       # Total snoops (count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           132571                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067835                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251464                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 123578     93.22%     93.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8993      6.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             132571                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5313287500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          219475513                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5599452                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         144101500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3016                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
