Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: stopwatch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stopwatch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stopwatch"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : stopwatch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/decoder_7_seg.v" into library work
Parsing module <decoder_7_seg>.
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/counter_6state.v" into library work
Parsing module <counter_6state>.
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/counter_10state.v" into library work
Parsing module <counter_10state>.
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/timer_seq.v" into library work
Parsing module <timer_seq>.
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/display_7_seg.v" into library work
Parsing module <display_7_seg>.
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" into library work
Parsing module <stopwatch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 62: Port trans_up is not connected to this instance
WARNING:HDLCompiler:1016 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 68: Port state is not connected to this instance

Elaborating module <stopwatch>.

Elaborating module <clk_div>.
WARNING:HDLCompiler:413 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/clk_div.v" Line 72: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/clk_div.v" Line 84: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/clk_div.v" Line 95: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 58: Assignment to clk_blink ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" Line 59: Assignment to clk_decoder ignored, since the identifier is never used

Elaborating module <debouncer>.
WARNING:HDLCompiler:413 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/debouncer.v" Line 51: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <display_7_seg>.

Elaborating module <decoder_7_seg>.
WARNING:HDLCompiler:1016 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/timer_seq.v" Line 126: Port o_transition is not connected to this instance

Elaborating module <timer_seq>.

Elaborating module <counter_10state>.

Elaborating module <counter_6state>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stopwatch>.
    Related source file is "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v".
        state_pause = 0
        state_count = 1
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 54: Output port <o_clk_blink> of the instance <divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 54: Output port <o_clk_decoder> of the instance <divider> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 62: Output port <trans_up> of the instance <rst_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 68: Output port <state> of the instance <pause_d> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/stopwatch.v" line 68: Output port <trans_up> of the instance <pause_d> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <stopwatch> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/clk_div.v".
        pscl_decoder_cnt = 49999
        pscl_blink_cnt = 24
        pscl_2hz_cnt = 4
        pscl_1hz_cnt = 0
    Found 1-bit register for signal <clk_decoder>.
    Found 5-bit register for signal <prescaler_blink>.
    Found 1-bit register for signal <clk_blink>.
    Found 3-bit register for signal <prescaler_2hz>.
    Found 1-bit register for signal <clk_2hz>.
    Found 1-bit register for signal <clk_1hz>.
    Found 16-bit register for signal <prescaler_decoder>.
    Found 16-bit adder for signal <prescaler_decoder[15]_GND_2_o_add_1_OUT> created at line 72.
    Found 5-bit adder for signal <prescaler_blink[4]_GND_2_o_add_6_OUT> created at line 84.
    Found 3-bit adder for signal <prescaler_2hz[2]_GND_2_o_add_11_OUT> created at line 95.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/debouncer.v".
    Found 1-bit register for signal <sync_1>.
    Found 16-bit register for signal <count>.
    Found 1-bit register for signal <state>.
    Found 1-bit register for signal <sync_0>.
    Found 16-bit adder for signal <count[15]_GND_3_o_add_5_OUT> created at line 51.
    Found 1-bit comparator equal for signal <idle> created at line 42
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <debouncer> synthesized.

Synthesizing Unit <display_7_seg>.
    Related source file is "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/display_7_seg.v".
    Found 2-bit register for signal <digit_posn>.
    Found 4-bit register for signal <digit_data>.
    Found 4-bit register for signal <digit>.
    Found 24-bit register for signal <prescaler>.
    Found 24-bit adder for signal <prescaler[23]_GND_4_o_add_1_OUT> created at line 60.
    Found 2-bit adder for signal <digit_posn[1]_GND_4_o_add_3_OUT> created at line 64.
    Found 4x4-bit Read Only RAM for signal <digit[3]_PWR_4_o_mux_15_OUT>
    Found 4-bit 4-to-1 multiplexer for signal <digit_data[3]_units[3]_mux_14_OUT> created at line 69.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <display_7_seg> synthesized.

Synthesizing Unit <decoder_7_seg>.
    Related source file is "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/decoder_7_seg.v".
    Found 7-bit register for signal <seg>.
    Found 16x7-bit Read Only RAM for signal <digit[3]_PWR_5_o_wide_mux_1_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred   7 D-type flip-flop(s).
Unit <decoder_7_seg> synthesized.

Synthesizing Unit <timer_seq>.
    Related source file is "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/timer_seq.v".
INFO:Xst:3210 - "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/timer_seq.v" line 126: Output port <o_transition> of the instance <min_tens_counter> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <sec_ones_clock>.
    Found 1-bit register for signal <min_ones_clock>.
    Found 1-bit register for signal <pause_state>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <timer_seq> synthesized.

Synthesizing Unit <counter_10state>.
    Related source file is "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/counter_10state.v".
        transition_state = 9
    Found 1-bit register for signal <trans>.
    Found 4-bit register for signal <state>.
    Found 4-bit adder for signal <state[3]_GND_7_o_add_1_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_10state> synthesized.

Synthesizing Unit <counter_6state>.
    Related source file is "/media/psf/iCloud/UCLA/Courses/csm152a/csm152a/lab_3/lab_3/counter_6state.v".
        transition_state = 5
    Found 1-bit register for signal <trans>.
    Found 3-bit register for signal <state>.
    Found 3-bit adder for signal <state[2]_GND_8_o_add_1_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <counter_6state> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 11
 16-bit adder                                          : 3
 2-bit adder                                           : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 3
 4-bit adder                                           : 2
 5-bit adder                                           : 1
# Registers                                            : 31
 1-bit register                                        : 17
 16-bit register                                       : 3
 2-bit register                                        : 1
 24-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 4
 5-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 2
 1-bit comparator equal                                : 2
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 8
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <prescaler_decoder>: 1 register on signal <prescaler_decoder>.
The following registers are absorbed into counter <prescaler_blink>: 1 register on signal <prescaler_blink>.
The following registers are absorbed into counter <prescaler_2hz>: 1 register on signal <prescaler_2hz>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <counter_10state>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
Unit <counter_10state> synthesized (advanced).

Synthesizing (advanced) Unit <counter_6state>.
The following registers are absorbed into counter <state>: 1 register on signal <state>.
Unit <counter_6state> synthesized (advanced).

Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debouncer> synthesized (advanced).

Synthesizing (advanced) Unit <decoder_7_seg>.
INFO:Xst:3231 - The small RAM <Mram_digit[3]_PWR_5_o_wide_mux_1_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <decoder_7_seg> synthesized (advanced).

Synthesizing (advanced) Unit <display_7_seg>.
The following registers are absorbed into counter <prescaler>: 1 register on signal <prescaler>.
The following registers are absorbed into counter <digit_posn>: 1 register on signal <digit_posn>.
INFO:Xst:3231 - The small RAM <Mram_digit[3]_PWR_4_o_mux_15_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit_posn>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <display_7_seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 11
 16-bit up counter                                     : 3
 2-bit up counter                                      : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 3
 4-bit up counter                                      : 2
 5-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 2
 1-bit comparator equal                                : 2
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 8
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <min_tens_counter/trans> of sequential type is unconnected in block <timer_seq>.

Optimizing unit <stopwatch> ...

Optimizing unit <debouncer> ...

Optimizing unit <clk_div> ...

Optimizing unit <display_7_seg> ...

Optimizing unit <decoder_7_seg> ...

Optimizing unit <timer_seq> ...

Optimizing unit <counter_10state> ...
WARNING:Xst:1293 - FF/Latch <display/prescaler_23> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <display/prescaler_22> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <display/prescaler_21> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <display/prescaler_20> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <display/prescaler_19> has a constant value of 0 in block <stopwatch>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stopwatch, actual ratio is 1.

Final Macro Processing ...

Processing Unit <stopwatch> :
	Found 2-bit shift register for signal <rst_d/sync_1>.
	Found 2-bit shift register for signal <pause_d/sync_1>.
Unit <stopwatch> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 118
 Flip-Flops                                            : 118
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stopwatch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 302
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 63
#      LUT2                        : 8
#      LUT3                        : 17
#      LUT4                        : 21
#      LUT5                        : 8
#      LUT6                        : 42
#      MUXCY                       : 63
#      VCC                         : 1
#      XORCY                       : 67
# FlipFlops/Latches                : 120
#      FD                          : 35
#      FDC                         : 17
#      FDE                         : 12
#      FDR                         : 56
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 4
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             120  out of  18224     0%  
 Number of Slice LUTs:                  172  out of   9112     1%  
    Number used as Logic:               170  out of   9112     1%  
    Number used as Memory:                2  out of   2176     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    172
   Number with an unused Flip Flop:      52  out of    172    30%  
   Number with an unused LUT:             0  out of    172     0%  
   Number of fully used LUT-FF pairs:   120  out of    172    69%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)                      | Load  |
-----------------------------------------------------------------+--------------------------------------------+-------+
clk                                                              | BUFGP                                      | 94    |
divider/clk_decoder                                              | NONE(divider/prescaler_blink_4)            | 6     |
divider/clk_blink                                                | NONE(divider/prescaler_2hz_2)              | 4     |
divider/clk_2hz                                                  | NONE(divider/clk_1hz)                      | 1     |
timer_seq/sec_tens_en(timer_seq/sec_ones_counter/o_transition1:O)| NONE(*)(timer_seq/sec_tens_counter/state_2)| 4     |
timer_seq/min_tens_en(timer_seq/min_ones_counter/o_transition1:O)| NONE(*)(timer_seq/min_tens_counter/state_2)| 3     |
timer_seq/min_ones_clock                                         | NONE(timer_seq/min_ones_counter/state_3)   | 5     |
timer_seq/sec_ones_clock                                         | NONE(timer_seq/sec_ones_counter/state_3)   | 5     |
-----------------------------------------------------------------+--------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.369ns (Maximum Frequency: 228.883MHz)
   Minimum input arrival time before clock: 4.357ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.369ns (frequency: 228.883MHz)
  Total number of paths / destination ports: 1695 / 150
-------------------------------------------------------------------------
Delay:               4.369ns (Levels of Logic = 3)
  Source:            display/prescaler_1 (FF)
  Destination:       display/digit_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: display/prescaler_1 to display/digit_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  display/prescaler_1 (display/prescaler_1)
     LUT6:I0->O           22   0.203   1.238  display/prescaler[23]_GND_4_o_equal_3_o<23>2 (display/prescaler[23]_GND_4_o_equal_3_o<23>1)
     LUT4:I2->O            6   0.203   0.992  display/prescaler[23]_GND_4_o_equal_3_o<23>4_rstpot (display/prescaler[23]_GND_4_o_equal_3_o<23>4_rstpot)
     LUT4:I0->O            1   0.203   0.000  display/digit_0_dpot (display/digit_0_dpot)
     FDE:D                     0.102          display/digit_0
    ----------------------------------------
    Total                      4.369ns (1.158ns logic, 3.211ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider/clk_decoder'
  Clock period: 2.789ns (frequency: 358.519MHz)
  Total number of paths / destination ports: 46 / 11
-------------------------------------------------------------------------
Delay:               2.789ns (Levels of Logic = 1)
  Source:            divider/prescaler_blink_4 (FF)
  Destination:       divider/prescaler_blink_4 (FF)
  Source Clock:      divider/clk_decoder rising
  Destination Clock: divider/clk_decoder rising

  Data Path: divider/prescaler_blink_4 to divider/prescaler_blink_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  divider/prescaler_blink_4 (divider/prescaler_blink_4)
     LUT5:I0->O            5   0.203   0.714  divider/GND_2_o_GND_2_o_equal_8_o<4>1 (divider/GND_2_o_GND_2_o_equal_8_o)
     FDR:R                     0.430          divider/prescaler_blink_0
    ----------------------------------------
    Total                      2.789ns (1.080ns logic, 1.709ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider/clk_blink'
  Clock period: 2.612ns (frequency: 382.922MHz)
  Total number of paths / destination ports: 19 / 7
-------------------------------------------------------------------------
Delay:               2.612ns (Levels of Logic = 1)
  Source:            divider/prescaler_2hz_2 (FF)
  Destination:       divider/prescaler_2hz_2 (FF)
  Source Clock:      divider/clk_blink rising
  Destination Clock: divider/clk_blink rising

  Data Path: divider/prescaler_2hz_2 to divider/prescaler_2hz_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.879  divider/prescaler_2hz_2 (divider/prescaler_2hz_2)
     LUT3:I0->O            3   0.205   0.650  divider/GND_2_o_GND_2_o_equal_13_o<2>1 (divider/GND_2_o_GND_2_o_equal_13_o)
     FDR:R                     0.430          divider/prescaler_2hz_0
    ----------------------------------------
    Total                      2.612ns (1.082ns logic, 1.530ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'divider/clk_2hz'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            divider/clk_1hz (FF)
  Destination:       divider/clk_1hz (FF)
  Source Clock:      divider/clk_2hz rising
  Destination Clock: divider/clk_2hz rising

  Data Path: divider/clk_1hz to divider/clk_1hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  divider/clk_1hz (divider/clk_1hz)
     INV:I->O              1   0.206   0.579  divider/clk_1hz_INV_5_o1_INV_0 (divider/clk_1hz_INV_5_o)
     FD:D                      0.102          divider/clk_1hz
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'timer_seq/sec_tens_en'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            timer_seq/sec_tens_counter/state_0 (FF)
  Destination:       timer_seq/sec_tens_counter/state_0 (FF)
  Source Clock:      timer_seq/sec_tens_en rising
  Destination Clock: timer_seq/sec_tens_en rising

  Data Path: timer_seq/sec_tens_counter/state_0 to timer_seq/sec_tens_counter/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.447   0.714  timer_seq/sec_tens_counter/state_0 (timer_seq/sec_tens_counter/state_0)
     INV:I->O              1   0.206   0.579  timer_seq/sec_tens_counter/Mcount_state_xor<0>11_INV_0 (timer_seq/sec_tens_counter/Mcount_state)
     FDC:D                     0.102          timer_seq/sec_tens_counter/state_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'timer_seq/min_tens_en'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 7 / 3
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            timer_seq/min_tens_counter/state_0 (FF)
  Destination:       timer_seq/min_tens_counter/state_0 (FF)
  Source Clock:      timer_seq/min_tens_en rising
  Destination Clock: timer_seq/min_tens_en rising

  Data Path: timer_seq/min_tens_counter/state_0 to timer_seq/min_tens_counter/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  timer_seq/min_tens_counter/state_0 (timer_seq/min_tens_counter/state_0)
     INV:I->O              1   0.206   0.579  timer_seq/min_tens_counter/Mcount_state_xor<0>11_INV_0 (timer_seq/min_tens_counter/Mcount_state)
     FDC:D                     0.102          timer_seq/min_tens_counter/state_0
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'timer_seq/min_ones_clock'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 16 / 5
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            timer_seq/min_ones_counter/state_0 (FF)
  Destination:       timer_seq/min_ones_counter/state_0 (FF)
  Source Clock:      timer_seq/min_ones_clock rising
  Destination Clock: timer_seq/min_ones_clock rising

  Data Path: timer_seq/min_ones_counter/state_0 to timer_seq/min_ones_counter/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.744  timer_seq/min_ones_counter/state_0 (timer_seq/min_ones_counter/state_0)
     INV:I->O              1   0.206   0.579  timer_seq/min_ones_counter/Mcount_state_xor<0>11_INV_0 (timer_seq/min_ones_counter/Mcount_state)
     FDC:D                     0.102          timer_seq/min_ones_counter/state_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'timer_seq/sec_ones_clock'
  Clock period: 2.078ns (frequency: 481.325MHz)
  Total number of paths / destination ports: 16 / 5
-------------------------------------------------------------------------
Delay:               2.078ns (Levels of Logic = 1)
  Source:            timer_seq/sec_ones_counter/state_0 (FF)
  Destination:       timer_seq/sec_ones_counter/state_0 (FF)
  Source Clock:      timer_seq/sec_ones_clock rising
  Destination Clock: timer_seq/sec_ones_clock rising

  Data Path: timer_seq/sec_ones_counter/state_0 to timer_seq/sec_ones_counter/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.447   0.744  timer_seq/sec_ones_counter/state_0 (timer_seq/sec_ones_counter/state_0)
     INV:I->O              1   0.206   0.579  timer_seq/sec_ones_counter/Mcount_state_xor<0>11_INV_0 (timer_seq/sec_ones_counter/Mcount_state)
     FDC:D                     0.102          timer_seq/sec_ones_counter/state_0
    ----------------------------------------
    Total                      2.078ns (0.755ns logic, 1.323ns route)
                                       (36.3% logic, 63.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 10 / 5
-------------------------------------------------------------------------
Offset:              4.357ns (Levels of Logic = 4)
  Source:            sw<0> (PAD)
  Destination:       timer_seq/min_ones_clock (FF)
  Destination Clock: clk rising

  Data Path: sw<0> to timer_seq/min_ones_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.898  sw_0_IBUF (sw_0_IBUF)
     LUT5:I1->O            1   0.203   0.944  rst_btn_rst_state_OR_56_o1_SW1 (N14)
     LUT6:I0->O            1   0.203   0.580  timer_seq/Mmux_sel_GND_6_o_Mux_2_o11 (timer_seq/sel_GND_6_o_Mux_2_o)
     LUT4:I3->O            1   0.205   0.000  timer_seq/min_ones_clock_rstpot (timer_seq/min_ones_clock_rstpot)
     FD:D                      0.102          timer_seq/min_ones_clock
    ----------------------------------------
    Total                      4.357ns (1.935ns logic, 2.422ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            display/digit_3 (FF)
  Destination:       digit<3> (PAD)
  Source Clock:      clk rising

  Data Path: display/digit_3 to digit<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  display/digit_3 (display/digit_3)
     OBUF:I->O                 2.571          digit_3_OBUF (digit<3>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    4.369|         |         |         |
divider/clk_2hz         |    1.371|         |         |         |
divider/clk_blink       |    3.629|         |         |         |
timer_seq/min_ones_clock|    3.349|         |         |         |
timer_seq/min_tens_en   |    2.324|         |         |         |
timer_seq/sec_ones_clock|    3.252|         |         |         |
timer_seq/sec_tens_en   |    3.645|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider/clk_2hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
divider/clk_2hz|    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider/clk_blink
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
divider/clk_blink|    2.612|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock divider/clk_decoder
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
divider/clk_decoder|    2.789|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock timer_seq/min_ones_clock
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    4.175|         |         |         |
timer_seq/min_ones_clock|    2.078|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock timer_seq/min_tens_en
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk                  |    4.175|         |         |         |
timer_seq/min_tens_en|    2.016|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock timer_seq/sec_ones_clock
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clk                     |    4.175|         |         |         |
timer_seq/sec_ones_clock|    2.078|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock timer_seq/sec_tens_en
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clk                  |    4.175|         |         |         |
timer_seq/sec_tens_en|    2.048|         |         |         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.63 secs
 
--> 


Total memory usage is 387032 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    9 (   0 filtered)

