Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2013.3/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj /home/chupa/Pravka2/Final_DMA/IPCore/Emul/edit_ip.sim/sim_1/behav/testbench.prj work.testbench work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/chupa/Pravka2/Final_DMA/IPCore/Emul/Emul.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port clk is not allowed [/home/chupa/Pravka2/Final_DMA/IPCore/Emul/Emul.v:4]
WARNING: [VRFC 10-1315] redeclaration of ansi port reset is not allowed [/home/chupa/Pravka2/Final_DMA/IPCore/Emul/Emul.v:5]
WARNING: [VRFC 10-1315] redeclaration of ansi port valid is not allowed [/home/chupa/Pravka2/Final_DMA/IPCore/Emul/Emul.v:6]
WARNING: [VRFC 10-1315] redeclaration of ansi port ready is not allowed [/home/chupa/Pravka2/Final_DMA/IPCore/Emul/Emul.v:7]
WARNING: [VRFC 10-1315] redeclaration of ansi port link is not allowed [/home/chupa/Pravka2/Final_DMA/IPCore/Emul/Emul.v:11]
INFO: [VRFC 10-165] Analyzing Verilog file "/home/chupa/Pravka2/Final_DMA/IPCore/Emul/edit_ip.srcs/sim_1/imports/Emul/Emul_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but atleast one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/opt/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" Line 6. Module glbl has a timescale but atleast one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.ADC_emul
Compiling module work.testbench
Compiling module work.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot testbench_behav
