module Conv_Window_Reg_tb ();
parameter DATA_WIDTH = 8;

input reg clk;
input reg reset;
input reg reg_en;
input reg [DATA_WIDTH-1:0]D;
output wire [DATA_WIDTH-1:0]Q;