{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650543202139 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650543202157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 14:13:21 2022 " "Processing started: Thu Apr 21 14:13:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650543202157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650543202157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Peters_kok -c Peters_kok " "Command: quartus_map --read_settings_files=on --write_settings_files=off Peters_kok -c Peters_kok" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650543202158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650543203594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650543203594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CE-Behavioral " "Found design unit 1: CE-Behavioral" {  } { { "CE.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/CE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222873 ""} { "Info" "ISGN_ENTITY_NAME" "1 CE " "Found entity 1: CE" {  } { { "CE.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/CE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650543222873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3-Behavioral " "Found design unit 1: MUX3-Behavioral" {  } { { "MUX3.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/MUX3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222876 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/MUX3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650543222876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TOP_MODULE-Behavioral " "Found design unit 1: TOP_MODULE-Behavioral" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222878 ""} { "Info" "ISGN_ENTITY_NAME" "1 TOP_MODULE " "Found entity 1: TOP_MODULE" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650543222878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2-Behavioral " "Found design unit 1: MUX2-Behavioral" {  } { { "MUX2.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/MUX2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222880 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/MUX2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650543222880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIT_SHIFTER-Behavioral " "Found design unit 1: BIT_SHIFTER-Behavioral" {  } { { "BIT_SHIFTER.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/BIT_SHIFTER.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222884 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIT_SHIFTER " "Found entity 1: BIT_SHIFTER" {  } { { "BIT_SHIFTER.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/BIT_SHIFTER.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650543222884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adderip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adderip-SYN " "Found design unit 1: adderip-SYN" {  } { { "adderip.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/adderip.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222886 ""} { "Info" "ISGN_ENTITY_NAME" "1 adderip " "Found entity 1: adderip" {  } { { "adderip.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/adderip.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650543222886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifterip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifterip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifterip-SYN " "Found design unit 1: shifterip-SYN" {  } { { "shifterIP.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/shifterIP.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222888 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifterIP " "Found entity 1: shifterIP" {  } { { "shifterIP.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/shifterIP.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650543222888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Found design unit 1: FSM-Behavioral" {  } { { "FSM.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/FSM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222891 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/FSM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543222891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650543222891 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_module " "Elaborating entity \"TOP_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650543223013 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Z_in_sig TOP_module.vhd(45) " "VHDL Signal Declaration warning at TOP_module.vhd(45): used explicit default value for signal \"Z_in_sig\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650543223015 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE0 TOP_module.vhd(54) " "VHDL Signal Declaration warning at TOP_module.vhd(54): used explicit default value for signal \"cs_shift_dist_sig_CE0\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 54 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650543223015 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cs_shift_dist_sig_CE1 TOP_module.vhd(55) " "VHDL Signal Declaration warning at TOP_module.vhd(55): used explicit default value for signal \"cs_shift_dist_sig_CE1\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650543223015 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "const_sig TOP_module.vhd(62) " "VHDL Signal Declaration warning at TOP_module.vhd(62): used implicit default value for signal \"const_sig\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650543223015 "|TOP_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_sig_CE1 TOP_module.vhd(66) " "Verilog HDL or VHDL warning at TOP_module.vhd(66): object \"output_sig_CE1\" assigned a value but never read" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650543223015 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x_zero TOP_module.vhd(68) " "VHDL Signal Declaration warning at TOP_module.vhd(68): used explicit default value for signal \"x_zero\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650543223016 "|TOP_module"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_zero TOP_module.vhd(69) " "VHDL Signal Declaration warning at TOP_module.vhd(69): used explicit default value for signal \"y_zero\" because signal was never assigned a value" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650543223016 "|TOP_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm0 " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm0\"" {  } { { "TOP_module.vhd" "fsm0" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650543223044 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in FSM.vhd(65) " "VHDL Process Statement warning at FSM.vhd(65): signal \"Z_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/FSM.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650543223045 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in FSM.vhd(81) " "VHDL Process Statement warning at FSM.vhd(81): signal \"Z_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/FSM.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650543223045 "|TOP_module|FSM:fsm0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z_in FSM.vhd(97) " "VHDL Process Statement warning at FSM.vhd(97): signal \"Z_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/FSM.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650543223045 "|TOP_module|FSM:fsm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CE CE:ce0 " "Elaborating entity \"CE\" for hierarchy \"CE:ce0\"" {  } { { "TOP_module.vhd" "ce0" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650543223060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 CE:ce0\|MUX3:MUX3_1 " "Elaborating entity \"MUX3\" for hierarchy \"CE:ce0\|MUX3:MUX3_1\"" {  } { { "CE.vhd" "MUX3_1" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/CE.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650543223080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 CE:ce0\|MUX2:MUX2_2 " "Elaborating entity \"MUX2\" for hierarchy \"CE:ce0\|MUX2:MUX2_2\"" {  } { { "CE.vhd" "MUX2_2" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/CE.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650543223086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderip CE:ce0\|adderip:add " "Elaborating entity \"adderip\" for hierarchy \"CE:ce0\|adderip:add\"" {  } { { "CE.vhd" "add" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/CE.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650543223110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adderip.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/adderip.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650543223179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "adderip.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/adderip.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650543223198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650543223199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650543223199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650543223199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650543223199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650543223199 ""}  } { { "adderip.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/adderip.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650543223199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n9g " "Found entity 1: add_sub_n9g" {  } { { "db/add_sub_n9g.tdf" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/db/add_sub_n9g.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543223299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650543223299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n9g CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_n9g:auto_generated " "Elaborating entity \"add_sub_n9g\" for hierarchy \"CE:ce0\|adderip:add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_n9g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650543223303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifterIP CE:ce0\|shifterIP:bitshifter " "Elaborating entity \"shifterIP\" for hierarchy \"CE:ce0\|shifterIP:bitshifter\"" {  } { { "CE.vhd" "bitshifter" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/CE.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650543223323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component " "Elaborating entity \"lpm_clshift\" for hierarchy \"CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shifterIP.vhd" "LPM_CLSHIFT_component" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/shifterIP.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650543223362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component " "Elaborated megafunction instantiation \"CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\"" {  } { { "shifterIP.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/shifterIP.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650543223363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component " "Instantiated megafunction \"CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype ARITHMETIC " "Parameter \"lpm_shifttype\" = \"ARITHMETIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650543223363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CLSHIFT " "Parameter \"lpm_type\" = \"LPM_CLSHIFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650543223363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650543223363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 4 " "Parameter \"lpm_widthdist\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650543223363 ""}  } { { "shifterIP.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/shifterIP.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650543223363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_buc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_buc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_buc " "Found entity 1: lpm_clshift_buc" {  } { { "db/lpm_clshift_buc.tdf" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/db/lpm_clshift_buc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650543223382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650543223382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_buc CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_buc:auto_generated " "Elaborating entity \"lpm_clshift_buc\" for hierarchy \"CE:ce0\|shifterIP:bitshifter\|lpm_clshift:LPM_CLSHIFT_component\|lpm_clshift_buc:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650543223383 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "102 " "102 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650543224176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650543224532 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650543224532 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "theta\[0\] " "No output dependent on input pin \"theta\[0\]\"" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650543224675 "|TOP_MODULE|theta[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "theta\[1\] " "No output dependent on input pin \"theta\[1\]\"" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650543224675 "|TOP_MODULE|theta[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "theta\[2\] " "No output dependent on input pin \"theta\[2\]\"" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650543224675 "|TOP_MODULE|theta[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "theta\[3\] " "No output dependent on input pin \"theta\[3\]\"" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650543224675 "|TOP_MODULE|theta[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "theta\[4\] " "No output dependent on input pin \"theta\[4\]\"" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650543224675 "|TOP_MODULE|theta[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "theta\[5\] " "No output dependent on input pin \"theta\[5\]\"" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650543224675 "|TOP_MODULE|theta[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "theta\[6\] " "No output dependent on input pin \"theta\[6\]\"" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650543224675 "|TOP_MODULE|theta[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "theta\[7\] " "No output dependent on input pin \"theta\[7\]\"" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650543224675 "|TOP_MODULE|theta[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "theta\[8\] " "No output dependent on input pin \"theta\[8\]\"" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650543224675 "|TOP_MODULE|theta[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "theta\[9\] " "No output dependent on input pin \"theta\[9\]\"" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650543224675 "|TOP_MODULE|theta[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "theta\[10\] " "No output dependent on input pin \"theta\[10\]\"" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650543224675 "|TOP_MODULE|theta[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "theta\[11\] " "No output dependent on input pin \"theta\[11\]\"" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650543224675 "|TOP_MODULE|theta[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "TOP_module.vhd" "" { Text "C:/Users/mikke/OneDrive - Aalborg Universitet/AAU - Elektronik og IT/8. semester/Reconfigurable and Low Energy Systems/Miniproject/VHDL/TOP_module.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650543224675 "|TOP_MODULE|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650543224675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650543224677 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650543224677 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650543224677 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650543224710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 14:13:44 2022 " "Processing ended: Thu Apr 21 14:13:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650543224710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650543224710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650543224710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650543224710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650543434621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650543434648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 21 14:17:14 2022 " "Processing started: Thu Apr 21 14:17:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650543434648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650543434648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Peters_kok -c Peters_kok --netlist_type=sgate " "Command: quartus_npp Peters_kok -c Peters_kok --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650543434650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1650543435448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650543435669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 21 14:17:15 2022 " "Processing ended: Thu Apr 21 14:17:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650543435669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650543435669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650543435669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1650543435669 ""}
