#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug 28 16:17:42 2020
# Process ID: 7384
# Current directory: C:/Users/Dhruv/Desktop/DSD II/Lab_1.2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5292 C:\Users\Dhruv\Desktop\DSD II\Lab_1.2\Lab_1.xpr
# Log file: C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/vivado.log
# Journal file: C:/Users/Dhruv/Desktop/DSD II/Lab_1.2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Dhruv/Desktop/DSD II/Lab_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 961.602 ; gain = 104.789
update_compile_order -fileset sources_1
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1694.320 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1694.320 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1694.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1824.621 ; gain = 838.113
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/impl/timing/xsim/aluTB_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/impl/timing/xsim/aluTB_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/impl/timing/xsim/aluTB_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/impl/timing/xsim/aluTB_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj aluTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/impl/timing/xsim/aluTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/impl/timing/xsim'
"xelab -wto a4d1e78c60384e8b97d07145100e6f4f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a4d1e78c60384e8b97d07145100e6f4f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aluTB_time_impl.sdf", for root module "aluTB/alu_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aluTB_time_impl.sdf", for root module "aluTB/alu_inst".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.alu4
Compiling architecture behavioral of entity xil_defaultlib.alutb
Built simulation snapshot aluTB_time_impl

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 28 16:26:22 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluTB_time_impl -key {Post-Implementation:sim_1:Timing:aluTB} -tclbatch {aluTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source aluTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 740ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluTB_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 740ns
launch_simulation: Time (s): cpu = 00:00:43 ; elapsed = 00:00:36 . Memory (MB): peak = 1845.426 ; gain = 858.918
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sources_1/new/alu4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu4'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sources_1/new/notN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'notN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sources_1/new/sllN.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sllN'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/behav/xsim'
"xelab -wto a4d1e78c60384e8b97d07145100e6f4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a4d1e78c60384e8b97d07145100e6f4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture dataflow of entity xil_defaultlib.notN [notn_default]
Compiling architecture behavioral of entity xil_defaultlib.sllN [slln_default]
Compiling architecture structural of entity xil_defaultlib.alu4 [alu4_default]
Compiling architecture behavioral of entity xil_defaultlib.alutb
Built simulation snapshot aluTB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 28 17:09:59 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluTB_behav -key {Behavioral:sim_1:Functional:aluTB} -tclbatch {aluTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source aluTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 740ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 740ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2637.930 ; gain = 0.000
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc]
WARNING: [Vivado 12-584] No ports matched 'Y[4]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[4]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Y[5]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '[5]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc:34]
WARNING: [Vivado 12-584] No ports matched '[6]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc:35]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc:35]
WARNING: [Vivado 12-584] No ports matched '[6]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc:36]
WARNING: [Vivado 12-584] No ports matched '[7]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc:37]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc:37]
WARNING: [Vivado 12-584] No ports matched '[7]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc:38]
Finished Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/constrs_1/new/adc4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2637.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/synth/timing/xsim/aluTB_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/synth/timing/xsim/aluTB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/synth/timing/xsim/aluTB_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/synth/timing/xsim/aluTB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj aluTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/synth/timing/xsim/aluTB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/synth/timing/xsim'
"xelab -wto a4d1e78c60384e8b97d07145100e6f4f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a4d1e78c60384e8b97d07145100e6f4f --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aluTB_time_synth.sdf", for root module "aluTB/alu_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aluTB_time_synth.sdf", for root module "aluTB/alu_inst".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.alu4
Compiling architecture behavioral of entity xil_defaultlib.alutb
Built simulation snapshot aluTB_time_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 28 17:14:35 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluTB_time_synth -key {Post-Synthesis:sim_1:Timing:aluTB} -tclbatch {aluTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source aluTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 740ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluTB_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 740ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2637.930 ; gain = 0.000
report_utilization -name utilization_1
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -mode post-implementation -type timing
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/impl/timing/xsim/simulate.log"
reset_run impl_1
launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2637.930 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2637.930 ; gain = 0.000
[Fri Aug 28 17:40:05 2020] Launched impl_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.runs/impl_1/runme.log
current_design impl_1
refresh_design
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2637.930 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2637.930 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation -mode post-implementation -type timing
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Dhruv/Desktop/DSD II/Lab_1.2/Lab_1.sim/sim_1/impl/timing/xsim/simulate.log"
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 28 17:43:53 2020...
