<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pc.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="alu.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="alu.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="counter5B_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="counter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="datapath.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="datapath.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="datapath.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="datapath.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="datapath.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="datapath.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="datapath.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="datapath_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="datapath_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="datapath_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ir_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="memory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="multiply.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="multiply.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="multiply.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="multiply.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="multiply.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="multiply.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="multiply_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="multiply_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pc_controller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ptb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ptb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ptb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ptb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg_a_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="reg_pc_ar_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1496738759" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1496738759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497102436" xil_pn:in_ck="-4286751403045644084" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1497102436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ali16BFA.vhd"/>
      <outfile xil_pn:name="ali4BFA.vhd"/>
      <outfile xil_pn:name="aliDFF.vhd"/>
      <outfile xil_pn:name="aliFullAdder.vhd"/>
      <outfile xil_pn:name="aliHalfAdder.vhd"/>
      <outfile xil_pn:name="aliM8.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="comprator16Bits.vhd"/>
      <outfile xil_pn:name="comprator1Bit.vhd"/>
      <outfile xil_pn:name="compratorNBits.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="counter.vhd"/>
      <outfile xil_pn:name="counter5B.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="ir.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="multiply.vhd"/>
      <outfile xil_pn:name="outr.vhd"/>
      <outfile xil_pn:name="pc_controller.vhd"/>
      <outfile xil_pn:name="ptb.vhd"/>
      <outfile xil_pn:name="reg_a.vhd"/>
      <outfile xil_pn:name="reg_dr.vhd"/>
      <outfile xil_pn:name="reg_dr_ac_tr.vhd"/>
      <outfile xil_pn:name="reg_pc_ar.vhd"/>
      <outfile xil_pn:name="reg_q.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1497097679" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4589883926157908986" xil_pn:start_ts="1497097679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497097679" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5437134417191180508" xil_pn:start_ts="1497097679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496738759" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6130878061829670278" xil_pn:start_ts="1496738759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1497102437" xil_pn:in_ck="-4286751403045644084" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1497102436">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ali16BFA.vhd"/>
      <outfile xil_pn:name="ali4BFA.vhd"/>
      <outfile xil_pn:name="aliDFF.vhd"/>
      <outfile xil_pn:name="aliFullAdder.vhd"/>
      <outfile xil_pn:name="aliHalfAdder.vhd"/>
      <outfile xil_pn:name="aliM8.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="comprator16Bits.vhd"/>
      <outfile xil_pn:name="comprator1Bit.vhd"/>
      <outfile xil_pn:name="compratorNBits.vhd"/>
      <outfile xil_pn:name="controller.vhd"/>
      <outfile xil_pn:name="counter.vhd"/>
      <outfile xil_pn:name="counter5B.vhd"/>
      <outfile xil_pn:name="datapath.vhd"/>
      <outfile xil_pn:name="ir.vhd"/>
      <outfile xil_pn:name="memory.vhd"/>
      <outfile xil_pn:name="multiply.vhd"/>
      <outfile xil_pn:name="outr.vhd"/>
      <outfile xil_pn:name="pc_controller.vhd"/>
      <outfile xil_pn:name="ptb.vhd"/>
      <outfile xil_pn:name="reg_a.vhd"/>
      <outfile xil_pn:name="reg_dr.vhd"/>
      <outfile xil_pn:name="reg_dr_ac_tr.vhd"/>
      <outfile xil_pn:name="reg_pc_ar.vhd"/>
      <outfile xil_pn:name="reg_q.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1497102442" xil_pn:in_ck="-4286751403045644084" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7398245383431980110" xil_pn:start_ts="1497102437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ptb_beh.prj"/>
      <outfile xil_pn:name="ptb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1497102443" xil_pn:in_ck="9036384185370746990" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8034156606089543701" xil_pn:start_ts="1497102442">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="ptb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1496814097" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1496814097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496814097" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1644812843937877490" xil_pn:start_ts="1496814097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496814097" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6130878061829670278" xil_pn:start_ts="1496814097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496814097" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1496814097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496814097" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4809020290234410068" xil_pn:start_ts="1496814097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496814097" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1496814097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496814097" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2443140745422949820" xil_pn:start_ts="1496814097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1496814365" xil_pn:in_ck="4730387586365779798" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3993922194502197257" xil_pn:start_ts="1496814097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="datapath.lso"/>
      <outfile xil_pn:name="datapath.ngc"/>
      <outfile xil_pn:name="datapath.ngr"/>
      <outfile xil_pn:name="datapath.prj"/>
      <outfile xil_pn:name="datapath.stx"/>
      <outfile xil_pn:name="datapath.syr"/>
      <outfile xil_pn:name="datapath.xst"/>
      <outfile xil_pn:name="datapath_beh.prj"/>
      <outfile xil_pn:name="datapath_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
