v 4
file "/Users/giucal/Progetti/example-vhdl-project/" "src/RCAsx/RCAsx.vhd" "1b73cb5beb946993b68ae4fc85f86d261beb08bf" "20220224143704.504":
  entity rcasx at 1( 0) + 0 on 11;
file "/Users/giucal/Progetti/example-vhdl-project/" "src/RCAsx/RCAsx_Testbench.vhd" "fa4ef873592f19325e314d98c08db41567e7d9d1" "20220224143704.505":
  entity rcasx_testbench at 1( 0) + 0 on 14;
  architecture plug of rcasx_testbench at 9( 143) + 0 on 15;
file "/Users/giucal/Progetti/example-vhdl-project/" "src/RCAsx/RCAsx_Tester.vhd" "de62afb936ba8215e8e87e39546dd9d754222542" "20220224143704.505":
  entity rcasx_tester at 1( 0) + 0 on 16;
  architecture exhaustive of rcasx_tester at 15( 325) + 0 on 17;
file "/Users/giucal/Progetti/example-vhdl-project/" "src/RCAsx/RCAsx_Behavior.vhd" "7436b9dcc63e7814d2338b537cad6aa34070244d" "20220224143704.505":
  architecture behavior of rcasx at 1( 0) + 0 on 13;
file "/Users/giucal/Progetti/example-vhdl-project/" "src/RCAsx/RCAsx_RTL.vhd" "7e727a8115320bfb36703a81a348bb71e4e49a5e" "20220224143704.505":
  architecture rtl of rcasx at 1( 0) + 0 on 12;
file "/Users/giucal/Progetti/example-vhdl-project/" "src/FA/FA_Testbench.vhd" "fb6fe720ba6d9a08d6e08a206db7a31aa3aab131" "20220224143704.386":
  entity fa_testbench at 1( 0) + 0 on 4;
  architecture exhaustive of fa_testbench at 8( 146) + 0 on 4;
file "/Users/giucal/Progetti/example-vhdl-project/" "src/FA/FA.vhd" "73d385f75b7b6ea04fb798f0e5130bb9be446169" "20220224143704.505":
  entity fa at 1( 0) + 0 on 18;
  architecture la of fa at 14( 259) + 0 on 19;
