// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _post_process_HH_
#define _post_process_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "yolo_conv_top_mul_mul_6ns_16s_22_1_0.h"

namespace ap_rtl {

struct post_process : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<16> > sub0_val_output_V;
    sc_in< sc_lv<16> > sub1_val_output_V;
    sc_in< sc_lv<16> > sub2_val_output_V;
    sc_in< sc_lv<16> > sub3_val_output_V;
    sc_in< sc_logic > acc_flag;
    sc_in< sc_lv<1> > leaky_V;
    sc_in< sc_lv<16> > bias_V;
    sc_in< sc_lv<4> > input_ch_idx_V;
    sc_in< sc_lv<16> > val_output_V;
    sc_out< sc_lv<16> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    post_process(sc_module_name name);
    SC_HAS_PROCESS(post_process);

    ~post_process();

    sc_trace_file* mVcdFile;

    yolo_conv_top_mul_mul_6ns_16s_22_1_0<1,1,6,16,22>* yolo_conv_top_mul_mul_6ns_16s_22_1_0_U34;
    sc_signal< sc_lv<16> > bias_V_read_reg_764;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > bias_V_read_reg_764_pp0_iter1_reg;
    sc_signal< sc_lv<16> > bias_V_read_reg_764_pp0_iter2_reg;
    sc_signal< sc_lv<1> > leaky_V_read_reg_770;
    sc_signal< sc_lv<1> > leaky_V_read_reg_770_pp0_iter1_reg;
    sc_signal< sc_lv<1> > leaky_V_read_reg_770_pp0_iter2_reg;
    sc_signal< sc_lv<1> > leaky_V_read_reg_770_pp0_iter3_reg;
    sc_signal< sc_lv<1> > leaky_V_read_reg_770_pp0_iter4_reg;
    sc_signal< sc_lv<1> > acc_flag_read_reg_775;
    sc_signal< sc_lv<1> > acc_flag_read_reg_775_pp0_iter1_reg;
    sc_signal< sc_lv<1> > acc_flag_read_reg_775_pp0_iter2_reg;
    sc_signal< sc_lv<1> > acc_flag_read_reg_775_pp0_iter3_reg;
    sc_signal< sc_lv<1> > acc_flag_read_reg_775_pp0_iter4_reg;
    sc_signal< sc_lv<16> > sub3_val_output_V_re_reg_781;
    sc_signal< sc_lv<16> > sub3_val_output_V_re_reg_781_pp0_iter1_reg;
    sc_signal< sc_lv<16> > sub2_val_output_V_re_reg_787;
    sc_signal< sc_lv<16> > sub1_val_output_V_re_reg_793;
    sc_signal< sc_lv<16> > p_Val2_4_fu_212_p3;
    sc_signal< sc_lv<16> > p_Val2_4_reg_799;
    sc_signal< sc_lv<1> > p_Result_7_reg_805;
    sc_signal< sc_lv<16> > p_Val2_9_fu_327_p2;
    sc_signal< sc_lv<16> > p_Val2_9_reg_812;
    sc_signal< sc_lv<1> > p_Result_8_reg_818;
    sc_signal< sc_lv<16> > p_Val2_13_fu_466_p3;
    sc_signal< sc_lv<16> > p_Val2_13_reg_825;
    sc_signal< sc_lv<16> > p_Val2_13_reg_825_pp0_iter3_reg;
    sc_signal< sc_lv<16> > p_Val2_13_reg_825_pp0_iter4_reg;
    sc_signal< sc_lv<16> > activated_output_V_fu_552_p3;
    sc_signal< sc_lv<16> > activated_output_V_reg_832;
    sc_signal< sc_lv<16> > activated_output_V_reg_832_pp0_iter4_reg;
    sc_signal< sc_lv<22> > r_V_fu_755_p2;
    sc_signal< sc_lv<22> > r_V_reg_839;
    sc_signal< sc_lv<7> > trunc_ln718_fu_563_p1;
    sc_signal< sc_lv<7> > trunc_ln718_reg_847;
    sc_signal< sc_lv<1> > p_Result_13_reg_852;
    sc_signal< sc_lv<1> > Range2_all_ones_reg_858;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln879_fu_116_p2;
    sc_signal< sc_lv<16> > p_Val2_s_fu_122_p3;
    sc_signal< sc_lv<16> > rhs_V_fu_134_p0;
    sc_signal< sc_lv<17> > rhs_V_fu_134_p1;
    sc_signal< sc_lv<17> > lhs_V_fu_130_p1;
    sc_signal< sc_lv<17> > ret_V_fu_138_p2;
    sc_signal< sc_lv<16> > p_Val2_3_fu_152_p1;
    sc_signal< sc_lv<16> > p_Val2_3_fu_152_p2;
    sc_signal< sc_lv<1> > p_Result_4_fu_158_p3;
    sc_signal< sc_lv<1> > p_Result_s_fu_144_p3;
    sc_signal< sc_lv<1> > xor_ln786_fu_166_p2;
    sc_signal< sc_lv<1> > xor_ln340_9_fu_184_p2;
    sc_signal< sc_lv<1> > xor_ln340_16_fu_178_p2;
    sc_signal< sc_lv<1> > underflow_fu_172_p2;
    sc_signal< sc_lv<1> > or_ln340_fu_190_p2;
    sc_signal< sc_lv<16> > select_ln340_9_fu_196_p3;
    sc_signal< sc_lv<16> > select_ln388_9_fu_204_p3;
    sc_signal< sc_lv<17> > rhs_V_1_fu_223_p1;
    sc_signal< sc_lv<17> > lhs_V_1_fu_220_p1;
    sc_signal< sc_lv<17> > ret_V_6_fu_226_p2;
    sc_signal< sc_lv<16> > p_Val2_6_fu_240_p2;
    sc_signal< sc_lv<1> > p_Result_6_fu_244_p3;
    sc_signal< sc_lv<1> > p_Result_5_fu_232_p3;
    sc_signal< sc_lv<1> > xor_ln786_2_fu_252_p2;
    sc_signal< sc_lv<1> > xor_ln340_10_fu_270_p2;
    sc_signal< sc_lv<1> > xor_ln340_17_fu_264_p2;
    sc_signal< sc_lv<1> > underflow_1_fu_258_p2;
    sc_signal< sc_lv<1> > or_ln340_11_fu_276_p2;
    sc_signal< sc_lv<16> > select_ln340_10_fu_282_p3;
    sc_signal< sc_lv<16> > select_ln388_10_fu_290_p3;
    sc_signal< sc_lv<16> > p_Val2_7_fu_298_p3;
    sc_signal< sc_lv<17> > rhs_V_2_fu_310_p1;
    sc_signal< sc_lv<17> > lhs_V_2_fu_306_p1;
    sc_signal< sc_lv<17> > ret_V_7_fu_313_p2;
    sc_signal< sc_lv<1> > xor_ln786_3_fu_340_p2;
    sc_signal< sc_lv<1> > xor_ln340_11_fu_354_p2;
    sc_signal< sc_lv<1> > xor_ln340_18_fu_350_p2;
    sc_signal< sc_lv<1> > underflow_2_fu_345_p2;
    sc_signal< sc_lv<1> > or_ln340_12_fu_359_p2;
    sc_signal< sc_lv<16> > select_ln340_11_fu_364_p3;
    sc_signal< sc_lv<16> > select_ln388_11_fu_371_p3;
    sc_signal< sc_lv<16> > p_Val2_10_fu_378_p3;
    sc_signal< sc_lv<17> > rhs_V_3_fu_390_p1;
    sc_signal< sc_lv<17> > lhs_V_3_fu_386_p1;
    sc_signal< sc_lv<17> > ret_V_8_fu_393_p2;
    sc_signal< sc_lv<16> > p_Val2_12_fu_407_p2;
    sc_signal< sc_lv<1> > p_Result_10_fu_412_p3;
    sc_signal< sc_lv<1> > p_Result_9_fu_399_p3;
    sc_signal< sc_lv<1> > xor_ln786_4_fu_420_p2;
    sc_signal< sc_lv<1> > xor_ln340_12_fu_438_p2;
    sc_signal< sc_lv<1> > xor_ln340_19_fu_432_p2;
    sc_signal< sc_lv<1> > underflow_3_fu_426_p2;
    sc_signal< sc_lv<1> > or_ln340_13_fu_444_p2;
    sc_signal< sc_lv<16> > select_ln340_12_fu_450_p3;
    sc_signal< sc_lv<16> > select_ln388_12_fu_458_p3;
    sc_signal< sc_lv<17> > rhs_V_4_fu_477_p1;
    sc_signal< sc_lv<17> > lhs_V_4_fu_474_p1;
    sc_signal< sc_lv<17> > ret_V_9_fu_480_p2;
    sc_signal< sc_lv<16> > p_Val2_15_fu_494_p2;
    sc_signal< sc_lv<1> > p_Result_12_fu_498_p3;
    sc_signal< sc_lv<1> > p_Result_11_fu_486_p3;
    sc_signal< sc_lv<1> > xor_ln786_5_fu_506_p2;
    sc_signal< sc_lv<1> > xor_ln340_fu_524_p2;
    sc_signal< sc_lv<1> > xor_ln340_20_fu_518_p2;
    sc_signal< sc_lv<1> > underflow_4_fu_512_p2;
    sc_signal< sc_lv<1> > or_ln340_9_fu_530_p2;
    sc_signal< sc_lv<16> > select_ln340_fu_536_p3;
    sc_signal< sc_lv<16> > select_ln388_fu_544_p3;
    sc_signal< sc_lv<14> > trunc_ln_fu_587_p4;
    sc_signal< sc_lv<1> > r_fu_607_p2;
    sc_signal< sc_lv<1> > tmp_77_fu_600_p3;
    sc_signal< sc_lv<1> > tmp_79_fu_618_p3;
    sc_signal< sc_lv<1> > or_ln412_fu_612_p2;
    sc_signal< sc_lv<1> > and_ln415_fu_625_p2;
    sc_signal< sc_lv<15> > sext_ln713_fu_596_p1;
    sc_signal< sc_lv<15> > zext_ln415_fu_631_p1;
    sc_signal< sc_lv<15> > p_Val2_17_fu_635_p2;
    sc_signal< sc_lv<1> > tmp_80_fu_645_p3;
    sc_signal< sc_lv<1> > xor_ln416_1_fu_653_p2;
    sc_signal< sc_lv<1> > tmp_83_fu_672_p3;
    sc_signal< sc_lv<1> > xor_ln416_2_fu_685_p2;
    sc_signal< sc_lv<1> > or_ln416_1_fu_690_p2;
    sc_signal< sc_lv<1> > xor_ln779_fu_679_p2;
    sc_signal< sc_lv<1> > or_ln416_fu_696_p2;
    sc_signal< sc_lv<1> > carry_2_fu_659_p2;
    sc_signal< sc_lv<1> > p_Result_14_fu_664_p3;
    sc_signal< sc_lv<1> > deleted_ones_fu_702_p2;
    sc_signal< sc_lv<1> > and_ln781_fu_707_p2;
    sc_signal< sc_lv<1> > and_ln786_fu_712_p2;
    sc_signal< sc_lv<1> > or_ln786_fu_718_p2;
    sc_signal< sc_lv<16> > sext_ln415_fu_641_p1;
    sc_signal< sc_lv<1> > and_ln238_fu_732_p2;
    sc_signal< sc_lv<1> > tmp_fu_580_p3;
    sc_signal< sc_lv<1> > and_ln238_1_fu_736_p2;
    sc_signal< sc_lv<16> > select_ln340_13_fu_724_p3;
    sc_signal< sc_lv<16> > select_ln238_fu_742_p3;
    sc_signal< sc_lv<6> > r_V_fu_755_p0;
    sc_signal< sc_lv<16> > select_ln219_fu_749_p3;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<16> > sub0_val_output_V_int_reg;
    sc_signal< sc_lv<16> > sub1_val_output_V_int_reg;
    sc_signal< sc_lv<16> > sub2_val_output_V_int_reg;
    sc_signal< sc_lv<16> > sub3_val_output_V_int_reg;
    sc_signal< sc_logic > acc_flag_int_reg;
    sc_signal< sc_lv<1> > leaky_V_int_reg;
    sc_signal< sc_lv<16> > bias_V_int_reg;
    sc_signal< sc_lv<4> > input_ch_idx_V_int_reg;
    sc_signal< sc_lv<16> > val_output_V_int_reg;
    sc_signal< sc_lv<16> > ap_return_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<16> ap_const_lv16_7FFF;
    static const sc_lv<16> ap_const_lv16_8000;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<22> ap_const_lv22_1A;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_activated_output_V_fu_552_p3();
    void thread_and_ln238_1_fu_736_p2();
    void thread_and_ln238_fu_732_p2();
    void thread_and_ln415_fu_625_p2();
    void thread_and_ln781_fu_707_p2();
    void thread_and_ln786_fu_712_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_return();
    void thread_carry_2_fu_659_p2();
    void thread_deleted_ones_fu_702_p2();
    void thread_icmp_ln879_fu_116_p2();
    void thread_lhs_V_1_fu_220_p1();
    void thread_lhs_V_2_fu_306_p1();
    void thread_lhs_V_3_fu_386_p1();
    void thread_lhs_V_4_fu_474_p1();
    void thread_lhs_V_fu_130_p1();
    void thread_or_ln340_11_fu_276_p2();
    void thread_or_ln340_12_fu_359_p2();
    void thread_or_ln340_13_fu_444_p2();
    void thread_or_ln340_9_fu_530_p2();
    void thread_or_ln340_fu_190_p2();
    void thread_or_ln412_fu_612_p2();
    void thread_or_ln416_1_fu_690_p2();
    void thread_or_ln416_fu_696_p2();
    void thread_or_ln786_fu_718_p2();
    void thread_p_Result_10_fu_412_p3();
    void thread_p_Result_11_fu_486_p3();
    void thread_p_Result_12_fu_498_p3();
    void thread_p_Result_14_fu_664_p3();
    void thread_p_Result_4_fu_158_p3();
    void thread_p_Result_5_fu_232_p3();
    void thread_p_Result_6_fu_244_p3();
    void thread_p_Result_9_fu_399_p3();
    void thread_p_Result_s_fu_144_p3();
    void thread_p_Val2_10_fu_378_p3();
    void thread_p_Val2_12_fu_407_p2();
    void thread_p_Val2_13_fu_466_p3();
    void thread_p_Val2_15_fu_494_p2();
    void thread_p_Val2_17_fu_635_p2();
    void thread_p_Val2_3_fu_152_p1();
    void thread_p_Val2_3_fu_152_p2();
    void thread_p_Val2_4_fu_212_p3();
    void thread_p_Val2_6_fu_240_p2();
    void thread_p_Val2_7_fu_298_p3();
    void thread_p_Val2_9_fu_327_p2();
    void thread_p_Val2_s_fu_122_p3();
    void thread_r_V_fu_755_p0();
    void thread_r_fu_607_p2();
    void thread_ret_V_6_fu_226_p2();
    void thread_ret_V_7_fu_313_p2();
    void thread_ret_V_8_fu_393_p2();
    void thread_ret_V_9_fu_480_p2();
    void thread_ret_V_fu_138_p2();
    void thread_rhs_V_1_fu_223_p1();
    void thread_rhs_V_2_fu_310_p1();
    void thread_rhs_V_3_fu_390_p1();
    void thread_rhs_V_4_fu_477_p1();
    void thread_rhs_V_fu_134_p0();
    void thread_rhs_V_fu_134_p1();
    void thread_select_ln219_fu_749_p3();
    void thread_select_ln238_fu_742_p3();
    void thread_select_ln340_10_fu_282_p3();
    void thread_select_ln340_11_fu_364_p3();
    void thread_select_ln340_12_fu_450_p3();
    void thread_select_ln340_13_fu_724_p3();
    void thread_select_ln340_9_fu_196_p3();
    void thread_select_ln340_fu_536_p3();
    void thread_select_ln388_10_fu_290_p3();
    void thread_select_ln388_11_fu_371_p3();
    void thread_select_ln388_12_fu_458_p3();
    void thread_select_ln388_9_fu_204_p3();
    void thread_select_ln388_fu_544_p3();
    void thread_sext_ln415_fu_641_p1();
    void thread_sext_ln713_fu_596_p1();
    void thread_tmp_77_fu_600_p3();
    void thread_tmp_79_fu_618_p3();
    void thread_tmp_80_fu_645_p3();
    void thread_tmp_83_fu_672_p3();
    void thread_tmp_fu_580_p3();
    void thread_trunc_ln718_fu_563_p1();
    void thread_trunc_ln_fu_587_p4();
    void thread_underflow_1_fu_258_p2();
    void thread_underflow_2_fu_345_p2();
    void thread_underflow_3_fu_426_p2();
    void thread_underflow_4_fu_512_p2();
    void thread_underflow_fu_172_p2();
    void thread_xor_ln340_10_fu_270_p2();
    void thread_xor_ln340_11_fu_354_p2();
    void thread_xor_ln340_12_fu_438_p2();
    void thread_xor_ln340_16_fu_178_p2();
    void thread_xor_ln340_17_fu_264_p2();
    void thread_xor_ln340_18_fu_350_p2();
    void thread_xor_ln340_19_fu_432_p2();
    void thread_xor_ln340_20_fu_518_p2();
    void thread_xor_ln340_9_fu_184_p2();
    void thread_xor_ln340_fu_524_p2();
    void thread_xor_ln416_1_fu_653_p2();
    void thread_xor_ln416_2_fu_685_p2();
    void thread_xor_ln779_fu_679_p2();
    void thread_xor_ln786_2_fu_252_p2();
    void thread_xor_ln786_3_fu_340_p2();
    void thread_xor_ln786_4_fu_420_p2();
    void thread_xor_ln786_5_fu_506_p2();
    void thread_xor_ln786_fu_166_p2();
    void thread_zext_ln415_fu_631_p1();
};

}

using namespace ap_rtl;

#endif
