WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2507278 heartbeat IPC: 3.988 cumulative IPC: 3.988 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5018298 heartbeat IPC: 3.982 cumulative IPC: 3.985 (Simulation time: 00 hr 00 min 47 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6269779 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 59 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6269779 cumulative IPC: 3.987 (Simulation time: 00 hr 00 min 59 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 16691467 heartbeat IPC: 0.8567 cumulative IPC: 0.4798 (Simulation time: 00 hr 01 min 38 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_45.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 37204368 heartbeat IPC: 0.4875 cumulative IPC: 0.4849 (Simulation time: 00 hr 02 min 55 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 57942364 heartbeat IPC: 0.4822 cumulative IPC: 0.4838 (Simulation time: 00 hr 04 min 13 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 78596281 heartbeat IPC: 0.4842 cumulative IPC: 0.4839 (Simulation time: 00 hr 05 min 31 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_45.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 99205689 heartbeat IPC: 0.4852 cumulative IPC: 0.4842 (Simulation time: 00 hr 06 min 49 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 119849447 heartbeat IPC: 0.4844 cumulative IPC: 0.4842 (Simulation time: 00 hr 08 min 06 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 140579586 heartbeat IPC: 0.4824 cumulative IPC: 0.484 (Simulation time: 00 hr 09 min 24 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_45.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 161203987 heartbeat IPC: 0.4849 cumulative IPC: 0.4841 (Simulation time: 00 hr 10 min 42 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 181906531 heartbeat IPC: 0.483 cumulative IPC: 0.484 (Simulation time: 00 hr 12 min 00 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 202535476 heartbeat IPC: 0.4848 cumulative IPC: 0.484 (Simulation time: 00 hr 13 min 17 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_45.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 206539382 cumulative IPC: 0.4842 (Simulation time: 00 hr 13 min 56 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 206539382 cumulative IPC: 0.4842 (Simulation time: 00 hr 13 min 56 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_45.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4842 instructions: 100000000 cycles: 206539382
CPU 0 Branch Prediction Accuracy: 67.46% MPKI: 59.36 Average ROB Occupancy at Mispredict: 3.891
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.693
BRANCH_INDIRECT: 43.3
BRANCH_CONDITIONAL: 8.25
BRANCH_DIRECT_CALL: 1.57
BRANCH_INDIRECT_CALL: 4.54
BRANCH_RETURN: 0.994

LLC TOTAL        ACCESS:    2116649 HIT:    1923206 MISS:     193443
LLC LOAD         ACCESS:    1120064 HIT:    1025056 MISS:      95008
LLC RFO          ACCESS:     362327 HIT:     301395 MISS:      60932
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     568893 HIT:     567764 MISS:       1129
LLC TRANSLATION  ACCESS:      65365 HIT:      28991 MISS:      36374
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 349.9 cycles
cpu0_DTLB TOTAL        ACCESS:   29439633 HIT:   27925929 MISS:    1513704
cpu0_DTLB LOAD         ACCESS:   29439633 HIT:   27925929 MISS:    1513704
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.23 cycles
cpu0_ITLB TOTAL        ACCESS:   12689261 HIT:   10220108 MISS:    2469153
cpu0_ITLB LOAD         ACCESS:   12689261 HIT:   10220108 MISS:    2469153
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.629 cycles
cpu0_L1D TOTAL        ACCESS:   36545910 HIT:   31536504 MISS:    5009406
cpu0_L1D LOAD         ACCESS:   23269220 HIT:   20720269 MISS:    2548951
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   13192843 HIT:   10814069 MISS:    2378774
cpu0_L1D TRANSLATION  ACCESS:      83847 HIT:       2166 MISS:      81681
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 22.18 cycles
cpu0_L1I TOTAL        ACCESS:   14214371 HIT:    6108546 MISS:    8105825
cpu0_L1I LOAD         ACCESS:   14214371 HIT:    6108546 MISS:    8105825
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 9.458 cycles
cpu0_L2C TOTAL        ACCESS:   10959636 HIT:    9395785 MISS:    1563851
cpu0_L2C LOAD         ACCESS:    8593584 HIT:    7473520 MISS:    1120064
cpu0_L2C RFO          ACCESS:     868555 HIT:     506228 MISS:     362327
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:    1417364 HIT:    1401269 MISS:      16095
cpu0_L2C TRANSLATION  ACCESS:      80133 HIT:      14768 MISS:      65365
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 63.21 cycles
cpu0_STLB TOTAL        ACCESS:    2510131 HIT:    2456001 MISS:      54130
cpu0_STLB LOAD         ACCESS:    2510131 HIT:    2456001 MISS:      54130
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 190.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      61273
  ROW_BUFFER_MISS:     131034
 AVG DBUS CONGESTED CYCLE: 3.949
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      13277
  FULL:      72912
