<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1240" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1240{left:470px;bottom:68px;letter-spacing:0.12px;}
#t2_1240{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1240{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1240{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1240{left:69px;bottom:1083px;letter-spacing:0.19px;word-spacing:-0.04px;}
#t6_1240{left:74px;bottom:1065px;letter-spacing:-0.14px;}
#t7_1240{left:74px;bottom:1050px;letter-spacing:-0.12px;}
#t8_1240{left:390px;bottom:1065px;letter-spacing:-0.09px;}
#t9_1240{left:390px;bottom:1050px;letter-spacing:-0.18px;}
#ta_1240{left:428px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.07px;}
#tb_1240{left:428px;bottom:1050px;letter-spacing:-0.14px;}
#tc_1240{left:428px;bottom:1034px;letter-spacing:-0.13px;}
#td_1240{left:502px;bottom:1065px;letter-spacing:-0.12px;}
#te_1240{left:502px;bottom:1050px;letter-spacing:-0.12px;}
#tf_1240{left:502px;bottom:1034px;letter-spacing:-0.12px;}
#tg_1240{left:580px;bottom:1065px;letter-spacing:-0.13px;}
#th_1240{left:74px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_1240{left:142px;bottom:1018px;}
#tj_1240{left:74px;bottom:990px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tk_1240{left:390px;bottom:1011px;}
#tl_1240{left:428px;bottom:1011px;letter-spacing:-0.16px;}
#tm_1240{left:502px;bottom:1011px;letter-spacing:-0.2px;}
#tn_1240{left:580px;bottom:1011px;letter-spacing:-0.12px;}
#to_1240{left:580px;bottom:995px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tp_1240{left:74px;bottom:967px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_1240{left:74px;bottom:946px;letter-spacing:-0.15px;}
#tr_1240{left:390px;bottom:967px;}
#ts_1240{left:428px;bottom:967px;letter-spacing:-0.17px;}
#tt_1240{left:502px;bottom:967px;letter-spacing:-0.15px;}
#tu_1240{left:580px;bottom:967px;letter-spacing:-0.12px;}
#tv_1240{left:580px;bottom:950px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tw_1240{left:74px;bottom:923px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_1240{left:142px;bottom:929px;}
#ty_1240{left:74px;bottom:901px;letter-spacing:-0.16px;word-spacing:0.01px;}
#tz_1240{left:390px;bottom:923px;}
#t10_1240{left:428px;bottom:923px;letter-spacing:-0.19px;}
#t11_1240{left:502px;bottom:923px;letter-spacing:-0.19px;}
#t12_1240{left:580px;bottom:923px;letter-spacing:-0.12px;}
#t13_1240{left:580px;bottom:906px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t14_1240{left:74px;bottom:878px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t15_1240{left:74px;bottom:857px;letter-spacing:-0.15px;}
#t16_1240{left:390px;bottom:878px;}
#t17_1240{left:428px;bottom:878px;letter-spacing:-0.16px;}
#t18_1240{left:502px;bottom:878px;letter-spacing:-0.14px;}
#t19_1240{left:580px;bottom:878px;letter-spacing:-0.12px;}
#t1a_1240{left:580px;bottom:862px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1b_1240{left:74px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_1240{left:142px;bottom:841px;}
#t1d_1240{left:74px;bottom:813px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1e_1240{left:390px;bottom:834px;}
#t1f_1240{left:428px;bottom:834px;letter-spacing:-0.16px;}
#t1g_1240{left:502px;bottom:834px;letter-spacing:-0.2px;}
#t1h_1240{left:580px;bottom:834px;letter-spacing:-0.12px;}
#t1i_1240{left:580px;bottom:817px;letter-spacing:-0.13px;}
#t1j_1240{left:74px;bottom:790px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_1240{left:74px;bottom:768px;letter-spacing:-0.15px;}
#t1l_1240{left:390px;bottom:790px;}
#t1m_1240{left:428px;bottom:790px;letter-spacing:-0.17px;}
#t1n_1240{left:502px;bottom:790px;letter-spacing:-0.15px;}
#t1o_1240{left:580px;bottom:790px;letter-spacing:-0.12px;word-spacing:-1.01px;}
#t1p_1240{left:580px;bottom:773px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1q_1240{left:74px;bottom:745px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1r_1240{left:74px;bottom:724px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1s_1240{left:390px;bottom:745px;}
#t1t_1240{left:428px;bottom:745px;letter-spacing:-0.17px;}
#t1u_1240{left:502px;bottom:745px;letter-spacing:-0.15px;}
#t1v_1240{left:580px;bottom:745px;letter-spacing:-0.12px;}
#t1w_1240{left:580px;bottom:729px;letter-spacing:-0.13px;}
#t1x_1240{left:74px;bottom:701px;letter-spacing:-0.13px;}
#t1y_1240{left:74px;bottom:680px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1z_1240{left:390px;bottom:701px;}
#t20_1240{left:428px;bottom:701px;letter-spacing:-0.18px;}
#t21_1240{left:502px;bottom:701px;letter-spacing:-0.16px;}
#t22_1240{left:580px;bottom:701px;letter-spacing:-0.12px;}
#t23_1240{left:580px;bottom:684px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t24_1240{left:74px;bottom:657px;letter-spacing:-0.13px;}
#t25_1240{left:74px;bottom:635px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t26_1240{left:390px;bottom:657px;}
#t27_1240{left:428px;bottom:657px;letter-spacing:-0.16px;}
#t28_1240{left:502px;bottom:657px;letter-spacing:-0.15px;}
#t29_1240{left:580px;bottom:657px;letter-spacing:-0.12px;}
#t2a_1240{left:580px;bottom:640px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2b_1240{left:74px;bottom:613px;letter-spacing:-0.13px;}
#t2c_1240{left:74px;bottom:591px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2d_1240{left:390px;bottom:613px;}
#t2e_1240{left:428px;bottom:613px;letter-spacing:-0.18px;}
#t2f_1240{left:502px;bottom:613px;letter-spacing:-0.16px;}
#t2g_1240{left:580px;bottom:613px;letter-spacing:-0.12px;word-spacing:-1px;}
#t2h_1240{left:580px;bottom:596px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2i_1240{left:74px;bottom:568px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2j_1240{left:74px;bottom:547px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2k_1240{left:390px;bottom:568px;}
#t2l_1240{left:428px;bottom:568px;letter-spacing:-0.16px;}
#t2m_1240{left:502px;bottom:568px;letter-spacing:-0.15px;}
#t2n_1240{left:580px;bottom:568px;letter-spacing:-0.12px;}
#t2o_1240{left:580px;bottom:551px;letter-spacing:-0.13px;}
#t2p_1240{left:74px;bottom:524px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2q_1240{left:74px;bottom:503px;letter-spacing:-0.15px;}
#t2r_1240{left:390px;bottom:524px;}
#t2s_1240{left:428px;bottom:524px;letter-spacing:-0.16px;}
#t2t_1240{left:502px;bottom:524px;letter-spacing:-0.15px;}
#t2u_1240{left:580px;bottom:524px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2v_1240{left:580px;bottom:507px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2w_1240{left:74px;bottom:480px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_1240{left:74px;bottom:458px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2y_1240{left:390px;bottom:480px;}
#t2z_1240{left:428px;bottom:480px;letter-spacing:-0.16px;}
#t30_1240{left:502px;bottom:480px;letter-spacing:-0.14px;}
#t31_1240{left:580px;bottom:480px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t32_1240{left:580px;bottom:463px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t33_1240{left:74px;bottom:435px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t34_1240{left:74px;bottom:414px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t35_1240{left:390px;bottom:435px;}
#t36_1240{left:428px;bottom:435px;letter-spacing:-0.17px;}
#t37_1240{left:502px;bottom:435px;letter-spacing:-0.17px;}
#t38_1240{left:580px;bottom:435px;letter-spacing:-0.12px;word-spacing:-0.98px;}
#t39_1240{left:580px;bottom:419px;letter-spacing:-0.13px;}
#t3a_1240{left:74px;bottom:391px;letter-spacing:-0.12px;}
#t3b_1240{left:74px;bottom:370px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t3c_1240{left:390px;bottom:391px;}
#t3d_1240{left:428px;bottom:391px;letter-spacing:-0.17px;}
#t3e_1240{left:502px;bottom:391px;letter-spacing:-0.16px;}
#t3f_1240{left:580px;bottom:391px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3g_1240{left:580px;bottom:374px;letter-spacing:-0.13px;}
#t3h_1240{left:74px;bottom:347px;letter-spacing:-0.12px;}
#t3i_1240{left:74px;bottom:330px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3j_1240{left:390px;bottom:347px;}
#t3k_1240{left:428px;bottom:347px;letter-spacing:-0.17px;}
#t3l_1240{left:502px;bottom:347px;letter-spacing:-0.15px;}
#t3m_1240{left:502px;bottom:330px;letter-spacing:-0.19px;}
#t3n_1240{left:580px;bottom:347px;letter-spacing:-0.12px;}
#t3o_1240{left:580px;bottom:330px;letter-spacing:-0.12px;}
#t3p_1240{left:580px;bottom:313px;letter-spacing:-0.12px;}
#t3q_1240{left:74px;bottom:290px;letter-spacing:-0.12px;}
#t3r_1240{left:74px;bottom:273px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3s_1240{left:391px;bottom:290px;}
#t3t_1240{left:428px;bottom:290px;letter-spacing:-0.17px;}
#t3u_1240{left:502px;bottom:290px;letter-spacing:-0.15px;}
#t3v_1240{left:502px;bottom:273px;letter-spacing:-0.19px;}
#t3w_1240{left:580px;bottom:290px;letter-spacing:-0.12px;}
#t3x_1240{left:580px;bottom:273px;letter-spacing:-0.12px;}
#t3y_1240{left:580px;bottom:257px;letter-spacing:-0.12px;}
#t3z_1240{left:74px;bottom:234px;letter-spacing:-0.12px;}
#t40_1240{left:74px;bottom:217px;letter-spacing:-0.13px;}
#t41_1240{left:74px;bottom:200px;letter-spacing:-0.15px;}
#t42_1240{left:391px;bottom:234px;}
#t43_1240{left:428px;bottom:234px;letter-spacing:-0.17px;}
#t44_1240{left:502px;bottom:234px;letter-spacing:-0.15px;}
#t45_1240{left:502px;bottom:217px;letter-spacing:-0.16px;}
#t46_1240{left:580px;bottom:234px;letter-spacing:-0.12px;word-spacing:-1px;}
#t47_1240{left:580px;bottom:217px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t48_1240{left:580px;bottom:200px;letter-spacing:-0.11px;}
#t49_1240{left:74px;bottom:177px;letter-spacing:-0.13px;}
#t4a_1240{left:74px;bottom:160px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4b_1240{left:74px;bottom:143px;letter-spacing:-0.15px;}
#t4c_1240{left:391px;bottom:177px;}
#t4d_1240{left:428px;bottom:177px;letter-spacing:-0.17px;}
#t4e_1240{left:502px;bottom:177px;letter-spacing:-0.15px;}
#t4f_1240{left:502px;bottom:160px;letter-spacing:-0.16px;}
#t4g_1240{left:580px;bottom:177px;letter-spacing:-0.12px;}
#t4h_1240{left:580px;bottom:160px;letter-spacing:-0.13px;}
#t4i_1240{left:580px;bottom:143px;letter-spacing:-0.11px;}

.s1_1240{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1240{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1240{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1240{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s5_1240{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s6_1240{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1240" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1240Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1240" style="-webkit-user-select: none;"><object width="935" height="1210" data="1240/1240.svg" type="image/svg+xml" id="pdf1240" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1240" class="t s1_1240">PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ—Unpack Low Data </span>
<span id="t2_1240" class="t s2_1240">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1240" class="t s1_1240">4-506 </span><span id="t4_1240" class="t s1_1240">Vol. 2B </span>
<span id="t5_1240" class="t s3_1240">PUNPCKLBW/PUNPCKLWD/PUNPCKLDQ/PUNPCKLQDQ—Unpack Low Data </span>
<span id="t6_1240" class="t s4_1240">Opcode/ </span>
<span id="t7_1240" class="t s4_1240">Instruction </span>
<span id="t8_1240" class="t s4_1240">Op/ </span>
<span id="t9_1240" class="t s4_1240">En </span>
<span id="ta_1240" class="t s4_1240">64/32 bit </span>
<span id="tb_1240" class="t s4_1240">Mode </span>
<span id="tc_1240" class="t s4_1240">Support </span>
<span id="td_1240" class="t s4_1240">CPUID </span>
<span id="te_1240" class="t s4_1240">Feature </span>
<span id="tf_1240" class="t s4_1240">Flag </span>
<span id="tg_1240" class="t s4_1240">Description </span>
<span id="th_1240" class="t s5_1240">NP 0F 60 /r </span>
<span id="ti_1240" class="t s6_1240">1 </span>
<span id="tj_1240" class="t s5_1240">PUNPCKLBW mm, mm/m32 </span>
<span id="tk_1240" class="t s5_1240">A </span><span id="tl_1240" class="t s5_1240">V/V </span><span id="tm_1240" class="t s5_1240">MMX </span><span id="tn_1240" class="t s5_1240">Interleave low-order bytes from mm and </span>
<span id="to_1240" class="t s5_1240">mm/m32 into mm. </span>
<span id="tp_1240" class="t s5_1240">66 0F 60 /r </span>
<span id="tq_1240" class="t s5_1240">PUNPCKLBW xmm1, xmm2/m128 </span>
<span id="tr_1240" class="t s5_1240">A </span><span id="ts_1240" class="t s5_1240">V/V </span><span id="tt_1240" class="t s5_1240">SSE2 </span><span id="tu_1240" class="t s5_1240">Interleave low-order bytes from xmm1 and </span>
<span id="tv_1240" class="t s5_1240">xmm2/m128 into xmm1. </span>
<span id="tw_1240" class="t s5_1240">NP 0F 61 /r </span>
<span id="tx_1240" class="t s6_1240">1 </span>
<span id="ty_1240" class="t s5_1240">PUNPCKLWD mm, mm/m32 </span>
<span id="tz_1240" class="t s5_1240">A </span><span id="t10_1240" class="t s5_1240">V/V </span><span id="t11_1240" class="t s5_1240">MMX </span><span id="t12_1240" class="t s5_1240">Interleave low-order words from mm and </span>
<span id="t13_1240" class="t s5_1240">mm/m32 into mm. </span>
<span id="t14_1240" class="t s5_1240">66 0F 61 /r </span>
<span id="t15_1240" class="t s5_1240">PUNPCKLWD xmm1, xmm2/m128 </span>
<span id="t16_1240" class="t s5_1240">A </span><span id="t17_1240" class="t s5_1240">V/V </span><span id="t18_1240" class="t s5_1240">SSE2 </span><span id="t19_1240" class="t s5_1240">Interleave low-order words from xmm1 and </span>
<span id="t1a_1240" class="t s5_1240">xmm2/m128 into xmm1. </span>
<span id="t1b_1240" class="t s5_1240">NP 0F 62 /r </span>
<span id="t1c_1240" class="t s6_1240">1 </span>
<span id="t1d_1240" class="t s5_1240">PUNPCKLDQ mm, mm/m32 </span>
<span id="t1e_1240" class="t s5_1240">A </span><span id="t1f_1240" class="t s5_1240">V/V </span><span id="t1g_1240" class="t s5_1240">MMX </span><span id="t1h_1240" class="t s5_1240">Interleave low-order doublewords from mm </span>
<span id="t1i_1240" class="t s5_1240">and mm/m32 into mm. </span>
<span id="t1j_1240" class="t s5_1240">66 0F 62 /r </span>
<span id="t1k_1240" class="t s5_1240">PUNPCKLDQ xmm1, xmm2/m128 </span>
<span id="t1l_1240" class="t s5_1240">A </span><span id="t1m_1240" class="t s5_1240">V/V </span><span id="t1n_1240" class="t s5_1240">SSE2 </span><span id="t1o_1240" class="t s5_1240">Interleave low-order doublewords from xmm1 </span>
<span id="t1p_1240" class="t s5_1240">and xmm2/m128 into xmm1. </span>
<span id="t1q_1240" class="t s5_1240">66 0F 6C /r </span>
<span id="t1r_1240" class="t s5_1240">PUNPCKLQDQ xmm1, xmm2/m128 </span>
<span id="t1s_1240" class="t s5_1240">A </span><span id="t1t_1240" class="t s5_1240">V/V </span><span id="t1u_1240" class="t s5_1240">SSE2 </span><span id="t1v_1240" class="t s5_1240">Interleave low-order quadword from xmm1 </span>
<span id="t1w_1240" class="t s5_1240">and xmm2/m128 into xmm1 register. </span>
<span id="t1x_1240" class="t s5_1240">VEX.128.66.0F.WIG 60/r </span>
<span id="t1y_1240" class="t s5_1240">VPUNPCKLBW xmm1,xmm2, xmm3/m128 </span>
<span id="t1z_1240" class="t s5_1240">B </span><span id="t20_1240" class="t s5_1240">V/V </span><span id="t21_1240" class="t s5_1240">AVX </span><span id="t22_1240" class="t s5_1240">Interleave low-order bytes from xmm2 and </span>
<span id="t23_1240" class="t s5_1240">xmm3/m128 into xmm1. </span>
<span id="t24_1240" class="t s5_1240">VEX.128.66.0F.WIG 61/r </span>
<span id="t25_1240" class="t s5_1240">VPUNPCKLWD xmm1,xmm2, xmm3/m128 </span>
<span id="t26_1240" class="t s5_1240">B </span><span id="t27_1240" class="t s5_1240">V/V </span><span id="t28_1240" class="t s5_1240">AVX </span><span id="t29_1240" class="t s5_1240">Interleave low-order words from xmm2 and </span>
<span id="t2a_1240" class="t s5_1240">xmm3/m128 into xmm1. </span>
<span id="t2b_1240" class="t s5_1240">VEX.128.66.0F.WIG 62/r </span>
<span id="t2c_1240" class="t s5_1240">VPUNPCKLDQ xmm1, xmm2, xmm3/m128 </span>
<span id="t2d_1240" class="t s5_1240">B </span><span id="t2e_1240" class="t s5_1240">V/V </span><span id="t2f_1240" class="t s5_1240">AVX </span><span id="t2g_1240" class="t s5_1240">Interleave low-order doublewords from xmm2 </span>
<span id="t2h_1240" class="t s5_1240">and xmm3/m128 into xmm1. </span>
<span id="t2i_1240" class="t s5_1240">VEX.128.66.0F.WIG 6C/r </span>
<span id="t2j_1240" class="t s5_1240">VPUNPCKLQDQ xmm1, xmm2, xmm3/m128 </span>
<span id="t2k_1240" class="t s5_1240">B </span><span id="t2l_1240" class="t s5_1240">V/V </span><span id="t2m_1240" class="t s5_1240">AVX </span><span id="t2n_1240" class="t s5_1240">Interleave low-order quadword from xmm2 </span>
<span id="t2o_1240" class="t s5_1240">and xmm3/m128 into xmm1 register. </span>
<span id="t2p_1240" class="t s5_1240">VEX.256.66.0F.WIG 60 /r </span>
<span id="t2q_1240" class="t s5_1240">VPUNPCKLBW ymm1, ymm2, ymm3/m256 </span>
<span id="t2r_1240" class="t s5_1240">B </span><span id="t2s_1240" class="t s5_1240">V/V </span><span id="t2t_1240" class="t s5_1240">AVX2 </span><span id="t2u_1240" class="t s5_1240">Interleave low-order bytes from ymm2 and </span>
<span id="t2v_1240" class="t s5_1240">ymm3/m256 into ymm1 register. </span>
<span id="t2w_1240" class="t s5_1240">VEX.256.66.0F.WIG 61 /r </span>
<span id="t2x_1240" class="t s5_1240">VPUNPCKLWD ymm1, ymm2, ymm3/m256 </span>
<span id="t2y_1240" class="t s5_1240">B </span><span id="t2z_1240" class="t s5_1240">V/V </span><span id="t30_1240" class="t s5_1240">AVX2 </span><span id="t31_1240" class="t s5_1240">Interleave low-order words from ymm2 and </span>
<span id="t32_1240" class="t s5_1240">ymm3/m256 into ymm1 register. </span>
<span id="t33_1240" class="t s5_1240">VEX.256.66.0F.WIG 62 /r </span>
<span id="t34_1240" class="t s5_1240">VPUNPCKLDQ ymm1, ymm2, ymm3/m256 </span>
<span id="t35_1240" class="t s5_1240">B </span><span id="t36_1240" class="t s5_1240">V/V </span><span id="t37_1240" class="t s5_1240">AVX2 </span><span id="t38_1240" class="t s5_1240">Interleave low-order doublewords from ymm2 </span>
<span id="t39_1240" class="t s5_1240">and ymm3/m256 into ymm1 register. </span>
<span id="t3a_1240" class="t s5_1240">VEX.256.66.0F.WIG 6C /r </span>
<span id="t3b_1240" class="t s5_1240">VPUNPCKLQDQ ymm1, ymm2, ymm3/m256 </span>
<span id="t3c_1240" class="t s5_1240">B </span><span id="t3d_1240" class="t s5_1240">V/V </span><span id="t3e_1240" class="t s5_1240">AVX2 </span><span id="t3f_1240" class="t s5_1240">Interleave low-order quadword from ymm2 </span>
<span id="t3g_1240" class="t s5_1240">and ymm3/m256 into ymm1 register. </span>
<span id="t3h_1240" class="t s5_1240">EVEX.128.66.0F.WIG 60 /r </span>
<span id="t3i_1240" class="t s5_1240">VPUNPCKLBW xmm1 {k1}{z}, xmm2, xmm3/m128 </span>
<span id="t3j_1240" class="t s5_1240">C </span><span id="t3k_1240" class="t s5_1240">V/V </span><span id="t3l_1240" class="t s5_1240">AVX512VL </span>
<span id="t3m_1240" class="t s5_1240">AVX512BW </span>
<span id="t3n_1240" class="t s5_1240">Interleave low-order bytes from xmm2 and </span>
<span id="t3o_1240" class="t s5_1240">xmm3/m128 into xmm1 register subject to </span>
<span id="t3p_1240" class="t s5_1240">write mask k1. </span>
<span id="t3q_1240" class="t s5_1240">EVEX.128.66.0F.WIG 61 /r </span>
<span id="t3r_1240" class="t s5_1240">VPUNPCKLWD xmm1 {k1}{z}, xmm2, xmm3/m128 </span>
<span id="t3s_1240" class="t s5_1240">C </span><span id="t3t_1240" class="t s5_1240">V/V </span><span id="t3u_1240" class="t s5_1240">AVX512VL </span>
<span id="t3v_1240" class="t s5_1240">AVX512BW </span>
<span id="t3w_1240" class="t s5_1240">Interleave low-order words from xmm2 and </span>
<span id="t3x_1240" class="t s5_1240">xmm3/m128 into xmm1 register subject to </span>
<span id="t3y_1240" class="t s5_1240">write mask k1. </span>
<span id="t3z_1240" class="t s5_1240">EVEX.128.66.0F.W0 62 /r </span>
<span id="t40_1240" class="t s5_1240">VPUNPCKLDQ xmm1 {k1}{z}, xmm2, </span>
<span id="t41_1240" class="t s5_1240">xmm3/m128/m32bcst </span>
<span id="t42_1240" class="t s5_1240">D </span><span id="t43_1240" class="t s5_1240">V/V </span><span id="t44_1240" class="t s5_1240">AVX512VL </span>
<span id="t45_1240" class="t s5_1240">AVX512F </span>
<span id="t46_1240" class="t s5_1240">Interleave low-order doublewords from xmm2 </span>
<span id="t47_1240" class="t s5_1240">and xmm3/m128/m32bcst into xmm1 </span>
<span id="t48_1240" class="t s5_1240">register subject to write mask k1. </span>
<span id="t49_1240" class="t s5_1240">EVEX.128.66.0F.W1 6C /r </span>
<span id="t4a_1240" class="t s5_1240">VPUNPCKLQDQ xmm1 {k1}{z}, xmm2, </span>
<span id="t4b_1240" class="t s5_1240">xmm3/m128/m64bcst </span>
<span id="t4c_1240" class="t s5_1240">D </span><span id="t4d_1240" class="t s5_1240">V/V </span><span id="t4e_1240" class="t s5_1240">AVX512VL </span>
<span id="t4f_1240" class="t s5_1240">AVX512F </span>
<span id="t4g_1240" class="t s5_1240">Interleave low-order quadword from zmm2 </span>
<span id="t4h_1240" class="t s5_1240">and zmm3/m512/m64bcst into zmm1 </span>
<span id="t4i_1240" class="t s5_1240">register subject to write mask k1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
