
                                 Formality (R)

               Version L-2016.03-SP1 for linux64 - Apr 13, 2016 

                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

  ** Highlights of Formality (R) Version L-2016.03 **
   - New alternate verification strategies for resolving inconclusive verifications
   - Automation for deploying alternate strategies
   - New command to export the mapping of reference to implementation registers
   - New capability to combine PG and low power information from db libraries with Verilog functional models

   * Please refer to the Formality Release Notes for details and additional enhancements

Build: 4031317
Hostname: IC (RHEL64)
Current time: Mon Aug 19 03:35:29 2024

Loading db file '/opt/Synopsys/Formality2016/libraries/syn/gtech.db'
###################################################################
########################### Variables #############################
###################################################################
set SSLIB "/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
###################################################################
############################ Guidance #############################
###################################################################
# Synopsys setup variable
set synopsys_auto_setup true
true
# Formality Setup File
set_svf "/home/IC/Assignments/Final_System/dft/System_Top.svf"
SVF set to '/home/IC/Assignments/Final_System/dft/System_Top.svf'.
1
###################################################################
###################### Reference Container ########################
###################################################################
set design_path "/home/IC/Assignments/Final_System/rtl/"
/home/IC/Assignments/Final_System/rtl/
# List of Verilog files
set verilog_files {
    ALU.v
    ClkDiv.v
    CLK_GATE.v
    DATA_SYNC.v
    RegFile.v
    RST_SYNC.v
    System_Top_dft.v
    SYS_CTRL.v
    UART_RX_data_sampler.v
    UART_RX_deserializer.v
    UART_RX_edge_bit_counter.v
    UART_RX_FSM.v
    UART_RX_parity_checker.v
    UART_RX_start_checker.v
    UART_RX_stop_checker.v
    UART_RX_TOP.v
    UART_TX_FSM.v
    UART_TX_MUX.v
    UART_TX_Parity_Calculator.v
    UART_TX_Serializer.v
    UART_TX_TOP.v
    PULSE_GEN.v
    FIFO_MEM_CNTRL.v
    FIFO_RD.v
    FIFO_WR.v
    FIFO_TOP.v
    FIFO_DF_SYNC.v
    mux2X1.v
}

    ALU.v
    ClkDiv.v
    CLK_GATE.v
    DATA_SYNC.v
    RegFile.v
    RST_SYNC.v
    System_Top_dft.v
    SYS_CTRL.v
    UART_RX_data_sampler.v
    UART_RX_deserializer.v
    UART_RX_edge_bit_counter.v
    UART_RX_FSM.v
    UART_RX_parity_checker.v
    UART_RX_start_checker.v
    UART_RX_stop_checker.v
    UART_RX_TOP.v
    UART_TX_FSM.v
    UART_TX_MUX.v
    UART_TX_Parity_Calculator.v
    UART_TX_Serializer.v
    UART_TX_TOP.v
    PULSE_GEN.v
    FIFO_MEM_CNTRL.v
    FIFO_RD.v
    FIFO_WR.v
    FIFO_TOP.v
    FIFO_DF_SYNC.v
    mux2X1.v

# Read Verilog files
foreach file $verilog_files {
    read_verilog -container Ref "$design_path$file"
}
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Assignments/Final_System/rtl/ALU.v'
Created container 'Ref'
Current container set to 'Ref'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/ClkDiv.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/CLK_GATE.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/DATA_SYNC.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/RegFile.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/RST_SYNC.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/System_Top_dft.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/SYS_CTRL.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_data_sampler.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_deserializer.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_edge_bit_counter.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_FSM.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_parity_checker.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_start_checker.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_stop_checker.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_TOP.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_FSM.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_MUX.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_Parity_Calculator.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_Serializer.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_TOP.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/PULSE_GEN.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_MEM_CNTRL.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_RD.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_WR.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_TOP.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_DF_SYNC.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/mux2X1.v'
# Read Reference technology libraries
read_db -container Ref [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Reference Design 
set_reference_design System_Top
Reference design set to 'Ref:/WORK/System_Top'
1
set_top System_Top
Setting top design to 'Ref:/WORK/System_Top'
Status:   Elaborating design System_Top   ...  
Status:   Elaborating design mux2X1   ...  
Status:   Elaborating design RST_SYNC  NUM_STAGES=2 ...  
Information: Created design named 'RST_SYNC_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design DATA_SYNC  NUM_STAGES=2, BUS_WIDTH=8 ...  
Information: Created design named 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design ALU  OPSIZE=8, OUT_SIZE=16 ...  
Information: Created design named 'ALU_OPSIZE8_OUT_SIZE16'. (FE-LINK-13)
Status:   Elaborating design RegFile  DSIZE=8, ASIZE=4 ...  
Information: Created design named 'RegFile_DSIZE8_ASIZE4'. (FE-LINK-13)
Status:   Elaborating design CLK_GATE   ...  
Status:   Elaborating design ClkDiv   ...  
Status:   Elaborating design SYS_CTRL  OPSIZE=8, OUT_SIZE=16, DSIZE=8, ASIZE=4 ...  
Information: Created design named 'SYS_CTRL_OPSIZE8_OUT_SIZE16_DSIZE8_ASIZE4'. (FE-LINK-13)
Status:   Elaborating design FIFO_TOP  DSIZE=8, PTR_SIZE=4 ...  
Information: Created design named 'FIFO_TOP_DSIZE8_PTR_SIZE4'. (FE-LINK-13)
Status:   Elaborating design FIFO_DF_SYNC  PTR_SIZE=4 ...  
Information: Created design named 'FIFO_DF_SYNC_PTR_SIZE4'. (FE-LINK-13)
Status:   Elaborating design FIFO_MEM_CNTRL  DSIZE=8, PTR_SIZE=4 ...  
Information: Created design named 'FIFO_MEM_CNTRL_DSIZE8_PTR_SIZE4'. (FE-LINK-13)
Status:   Elaborating design FIFO_RD  PTR_SIZE=4 ...  
Information: Created design named 'FIFO_RD_PTR_SIZE4'. (FE-LINK-13)
Status:   Elaborating design FIFO_WR  PTR_SIZE=4 ...  
Information: Created design named 'FIFO_WR_PTR_SIZE4'. (FE-LINK-13)
Status:   Elaborating design UART_RX_TOP  DSIZE=8 ...  
Information: Created design named 'UART_RX_TOP_DSIZE8'. (FE-LINK-13)
Status:   Elaborating design UART_RX_FSM   ...  
Status:   Elaborating design UART_RX_data_sampler   ...  
Status:   Elaborating design UART_RX_deserializer  DSIZE=8 ...  
Information: Created design named 'UART_RX_deserializer_DSIZE8'. (FE-LINK-13)
Status:   Elaborating design UART_RX_edge_bit_counter   ...  
Status:   Elaborating design UART_RX_parity_checker   ...  
Status:   Elaborating design UART_RX_start_checker   ...  
Status:   Elaborating design UART_RX_stop_checker   ...  
Status:   Elaborating design UART_TX_TOP  DATA_WIDTH=8 ...  
Information: Created design named 'UART_TX_TOP_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design UART_TX_FSM   ...  
Status:   Elaborating design UART_TX_Serializer   ...  
Warning: Index may take values outside array bound, may cause simulation mismatch .. (Signal: temp_registers Block: /UART_TX_Serializer File: /home/IC/Assignments/Final_System/rtl/UART_TX_Serializer.v Line: 33)  (FMR_ELAB-147)
Status:   Elaborating design UART_TX_Parity_Calculator   ...  
Status:   Elaborating design UART_TX_MUX   ...  
Status:   Elaborating design PULSE_GEN   ...  
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design set to 'Ref:/WORK/System_Top' with warnings
   ATTENTION: RTL interpretation messages were produced during link.
              Verification results may disagree with a logic simulator.

************ RTL Interpretation Summary ************
************ Design: Ref:/WORK/System_Top
1 FMR_ELAB-147 message produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************

Reference design set to 'Ref:/WORK/System_Top'
1
###################################################################
#################### Implementation Container #####################
###################################################################
# Read Verilog files
foreach file $verilog_files {
    read_verilog -container Imp "$design_path$file"
}
No target library specified, default is WORK
Initializing DesignWare ...
Initialization Complete
Loading verilog file '/home/IC/Assignments/Final_System/rtl/ALU.v'
Created container 'Imp'
Current container set to 'Imp'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/ClkDiv.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/CLK_GATE.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/DATA_SYNC.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/RegFile.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/RST_SYNC.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/System_Top_dft.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/SYS_CTRL.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_data_sampler.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_deserializer.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_edge_bit_counter.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_FSM.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_parity_checker.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_start_checker.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_stop_checker.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_RX_TOP.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_FSM.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_MUX.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_Parity_Calculator.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_Serializer.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/UART_TX_TOP.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/PULSE_GEN.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_MEM_CNTRL.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_RD.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_WR.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_TOP.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/FIFO_DF_SYNC.v'
No target library specified, default is WORK
Loading verilog file '/home/IC/Assignments/Final_System/rtl/mux2X1.v'
# Read Implementation technology libraries
read_db -container Imp [list $SSLIB $TTLIB $FFLIB]
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/Final_System/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
1
# set the top Implementation Design
set_implementation_design System_Top
Implementation design set to 'Imp:/WORK/System_Top'
1
set_top System_Top
Setting top design to 'Imp:/WORK/System_Top'
Status:   Elaborating design System_Top   ...  
Status:   Elaborating design mux2X1   ...  
Status:   Elaborating design RST_SYNC  NUM_STAGES=2 ...  
Information: Created design named 'RST_SYNC_NUM_STAGES2'. (FE-LINK-13)
Status:   Elaborating design DATA_SYNC  NUM_STAGES=2, BUS_WIDTH=8 ...  
Information: Created design named 'DATA_SYNC_NUM_STAGES2_BUS_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design ALU  OPSIZE=8, OUT_SIZE=16 ...  
Information: Created design named 'ALU_OPSIZE8_OUT_SIZE16'. (FE-LINK-13)
Status:   Elaborating design RegFile  DSIZE=8, ASIZE=4 ...  
Information: Created design named 'RegFile_DSIZE8_ASIZE4'. (FE-LINK-13)
Status:   Elaborating design CLK_GATE   ...  
Status:   Elaborating design ClkDiv   ...  
Status:   Elaborating design SYS_CTRL  OPSIZE=8, OUT_SIZE=16, DSIZE=8, ASIZE=4 ...  
Information: Created design named 'SYS_CTRL_OPSIZE8_OUT_SIZE16_DSIZE8_ASIZE4'. (FE-LINK-13)
Status:   Elaborating design FIFO_TOP  DSIZE=8, PTR_SIZE=4 ...  
Information: Created design named 'FIFO_TOP_DSIZE8_PTR_SIZE4'. (FE-LINK-13)
Status:   Elaborating design FIFO_DF_SYNC  PTR_SIZE=4 ...  
Information: Created design named 'FIFO_DF_SYNC_PTR_SIZE4'. (FE-LINK-13)
Status:   Elaborating design FIFO_MEM_CNTRL  DSIZE=8, PTR_SIZE=4 ...  
Information: Created design named 'FIFO_MEM_CNTRL_DSIZE8_PTR_SIZE4'. (FE-LINK-13)
Status:   Elaborating design FIFO_RD  PTR_SIZE=4 ...  
Information: Created design named 'FIFO_RD_PTR_SIZE4'. (FE-LINK-13)
Status:   Elaborating design FIFO_WR  PTR_SIZE=4 ...  
Information: Created design named 'FIFO_WR_PTR_SIZE4'. (FE-LINK-13)
Status:   Elaborating design UART_RX_TOP  DSIZE=8 ...  
Information: Created design named 'UART_RX_TOP_DSIZE8'. (FE-LINK-13)
Status:   Elaborating design UART_RX_FSM   ...  
Status:   Elaborating design UART_RX_data_sampler   ...  
Status:   Elaborating design UART_RX_deserializer  DSIZE=8 ...  
Information: Created design named 'UART_RX_deserializer_DSIZE8'. (FE-LINK-13)
Status:   Elaborating design UART_RX_edge_bit_counter   ...  
Status:   Elaborating design UART_RX_parity_checker   ...  
Status:   Elaborating design UART_RX_start_checker   ...  
Status:   Elaborating design UART_RX_stop_checker   ...  
Status:   Elaborating design UART_TX_TOP  DATA_WIDTH=8 ...  
Information: Created design named 'UART_TX_TOP_DATA_WIDTH8'. (FE-LINK-13)
Status:   Elaborating design UART_TX_FSM   ...  
Status:   Elaborating design UART_TX_Serializer   ...  
Warning: Index may take values outside array bound, may cause simulation mismatch .. (Signal: temp_registers Block: /UART_TX_Serializer File: /home/IC/Assignments/Final_System/rtl/UART_TX_Serializer.v Line: 33)  (FMR_ELAB-147)
Status:   Elaborating design UART_TX_Parity_Calculator   ...  
Status:   Elaborating design UART_TX_MUX   ...  
Status:   Elaborating design PULSE_GEN   ...  
Status:  Implementing inferred operators...

************ Library Checking Summary ************
Warning:  3 unlinked power cell(s) with unread pg pins.
        Use 'report_libraries -defects all' for more details.
**************************************************

Top design set to 'Imp:/WORK/System_Top' with warnings
   ATTENTION: RTL interpretation messages were produced during link.
              Verification results may disagree with a logic simulator.

************ RTL Interpretation Summary ************
************ Design: Imp:/WORK/System_Top
1 FMR_ELAB-147 message produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************

Implementation design set to 'Imp:/WORK/System_Top'
1
############################### Don't verify #################################
# do not verify scan in & scan out ports as a compare point as it is existed only after synthesis and not existed in the RTL
#scan_out
set_dont_verify_points -type port Ref:/WORK/*/SO*
Set don't verify point 'Ref:/WORK/System_Top/SO[0]'
Set don't verify point 'Ref:/WORK/System_Top/SO[1]'
Set don't verify point 'Ref:/WORK/System_Top/SO[2]'
Set don't verify point 'Ref:/WORK/System_Top/SO[3]'
1
set_dont_verify_points -type port Imp:/WORK/*/SO*
Set don't verify point 'Imp:/WORK/System_Top/SO[0]'
Set don't verify point 'Imp:/WORK/System_Top/SO[1]'
Set don't verify point 'Imp:/WORK/System_Top/SO[2]'
Set don't verify point 'Imp:/WORK/System_Top/SO[3]'
1
############################### contants #####################################
# all atpg enable(test_mode, scan_enable) are zero during formal compare
#test_mode
set_constant Ref:/WORK/*/test_mode 0
Set 'Ref:/WORK/System_Top/test_mode' to constant 0
1
set_constant Imp:/WORK/*/test_mode 0
Set 'Imp:/WORK/System_Top/test_mode' to constant 0
1
#scan_enable
set_constant Ref:/WORK/*/SE 0
Set 'Ref:/WORK/System_Top/SE' to constant 0
1
set_constant Imp:/WORK/*/SE 0
Set 'Imp:/WORK/System_Top/SE' to constant 0
1
###################### Matching Compare points ####################
match
Reference design is 'Ref:/WORK/System_Top'
Implementation design is 'Imp:/WORK/System_Top'
Status:  Checking designs...
    Warning: 68 (68) undriven nets found in reference (implementation) design; see formality.log for list (FM-399)
Status:  Building verification models...
Status:  Processing Guide Commands...
    Set 'Ref:/WORK/System_Top/SE' to constant 0    
    Set 'Imp:/WORK/System_Top/SE' to constant 0    
    Set 'Ref:/WORK/System_Top/test_mode' to constant 1    
    Set 'Imp:/WORK/System_Top/test_mode' to constant 1    
    Set 'Imp:/WORK/System_Top/SE' to constant 0    ; previous value was also 0
    Set 'Imp:/WORK/System_Top/test_mode' to constant 1    ; previous value was also 1

***************************** Guidance Summary *****************************
                                         Status
Command                 Accepted   Rejected  Unsupported  Unprocessed  Total
----------------------------------------------------------------------------
environment         :          9          0          0          0          9
mark                :         18          0          0          0         18
multiplier          :          2          0          0          0          2
scan_input          :          2          0          0          0          2
transformation
   map              :         15          0          0          0         15
   share            :          7          1          0          0          8
uniquify            :         31          2          0          0         33
ununiquify          :          1          0          0          0          1

Note: If verification succeeds you can safely ignore unaccepted guidance commands.

SVF files read:
      /home/IC/Assignments/Final_System/dft/System_Top.svf

SVF files produced:
  /home/IC/Assignments/Final_System/post_dft_fm/formality_svf/
    svf.txt
****************************************************************************

Status:  Matching...
    
*********************************** Matching Results ***********************************    
 356 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 5 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
****************************************************************************************

1
######################### Run Verification ########################
set successful [verify]
Reference design is 'Ref:/WORK/System_Top'
Implementation design is 'Imp:/WORK/System_Top'
    
*********************************** Matching Results ***********************************    
 356 Compare points matched by name    
 0 Compare points matched by signature analysis    
 0 Compare points matched by topology    
 5 Matched primary inputs, black-box outputs    
 0(0) Unmatched reference(implementation) compare points    
 0(0) Unmatched reference(implementation) primary inputs, black-box outputs    
****************************************************************************************

Status:  Verifying...

************ RTL Interpretation Summary ************
************ Reference:      Ref:/WORK/System_Top
1 FMR_ELAB-147 message produced    
************ Implementation: Imp:/WORK/System_Top
1 FMR_ELAB-147 message produced    

Please refer to the Formality log file for more details,
or execute report_hdlin_mismatches.
****************************************************

***************************** Synopsys Auto Setup Summary ******************************

!!! Synopsys Auto Setup Mode was enabled. !!!
!!! Verification results are valid assuming the following setup constraints: !!!

### RTL Interpretation Setup
   set hdlin_ignore_parallel_case false
   set hdlin_ignore_full_case false
   set hdlin_error_on_mismatch_message false
   set hdlin_ignore_embedded_configuration true

### Undriven Signal Handling Setup
   set verification_set_undriven_signals synthesis

### Test Logic Setup
   set verification_verify_directly_undriven_output false
   Constants set on:
     System_Top/SE
     System_Top/test_mode
   For details see report_dont_verify_points and report_constants


For further details on Synopsys Auto Setup Mode: Type man synopsys_auto_setup
****************************************************************************************


********************************* Verification Results *********************************
Verification SUCCEEDED
   ATTENTION: synopsys_auto_setup mode was enabled.
              See Synopsys Auto Setup Summary for details.
   ATTENTION: RTL interpretation messages were produced during link
              of reference and implementation designs.
              Verification results may disagree with a logic simulator.
-----------------------------------------------------------------------
 Reference design: Ref:/WORK/System_Top
 Implementation design: Imp:/WORK/System_Top
 356 Passing compare points
----------------------------------------------------------------------------------------
Matched Compare Points     BBPin    Loop   BBNet     Cut    Port     DFF     LAT   TOTAL
----------------------------------------------------------------------------------------
Passing (equivalent)           0       0       0       0       3     352       1     356
Failing (not equivalent)       0       0       0       0       0       0       0       0
Not Compared
  Don't verify                 0       0       0       0       4       0       0       4
****************************************************************************************
1
if {!$successful} {
diagnose
analyze_points -failing
}
########################### Reporting ############################# 
report_passing_points > "reports/passing_points.rpt"
report_failing_points > "reports/failing_points.rpt"
report_aborted_points > "reports/aborted_points.rpt"
report_unverified_points > "reports/unverified_points.rpt"
start_gui
     1  source -echo -verbose dft_fm_script.tcl
1
1
fm_shell (verify)> 