git clone --depth 1 --no-tags https://github.com/jesus154b/lAB4.git f:/verilog_sva_gh_scraper/data/full_repos/611464921
git clone --depth 1 --no-tags https://github.com/Mell0r/Simple-CPU-cache-memory-model.git f:/verilog_sva_gh_scraper/data/full_repos/615650851
git clone --depth 1 --no-tags https://github.com/ArlanCode/Projeto-de-Sistemas-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/614862681
git clone --depth 1 --no-tags https://github.com/Vk1708/Independent-Component-Analysis.git f:/verilog_sva_gh_scraper/data/full_repos/614468096
git clone --depth 1 --no-tags https://github.com/amiteshkr63/tgit.git f:/verilog_sva_gh_scraper/data/full_repos/600484520
git clone --depth 1 --no-tags https://github.com/Agfra167/sv_scope.git f:/verilog_sva_gh_scraper/data/full_repos/602861995
git clone --depth 1 --no-tags https://github.com/Drakon-top/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/602990966
git clone --depth 1 --no-tags https://github.com/jesus154b/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/602255212
git clone --depth 1 --no-tags https://github.com/S-E-N-S-O-H-A-M/APB-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/627873234
git clone --depth 1 --no-tags https://github.com/Neptunya/ee-271.git f:/verilog_sva_gh_scraper/data/full_repos/627799559
git clone --depth 1 --no-tags https://github.com/xinzhuo20/ECE385-SP23.git f:/verilog_sva_gh_scraper/data/full_repos/628135296
git clone --depth 1 --no-tags https://github.com/Ambika14-3/AHB-Protocol-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/628244342
git clone --depth 1 --no-tags https://github.com/Krupski37/SPI-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/622240956
git clone --depth 1 --no-tags https://github.com/ncrouch1/EE-CSE-469.git f:/verilog_sva_gh_scraper/data/full_repos/622022625
git clone --depth 1 --no-tags https://github.com/Amirhosseinbayat/ComputerArchitecture-Course.git f:/verilog_sva_gh_scraper/data/full_repos/624883224
git clone --depth 1 --no-tags https://github.com/2023-Spring-ECE4278/project1.git f:/verilog_sva_gh_scraper/data/full_repos/625181327
git clone --depth 1 --no-tags https://github.com/andreeahaldan/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604026092
git clone --depth 1 --no-tags https://github.com/MarcEftimie/FPGA-camera-interface.git f:/verilog_sva_gh_scraper/data/full_repos/608782988
git clone --depth 1 --no-tags https://github.com/BrianMere/CPE233FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/613591466
git clone --depth 1 --no-tags https://github.com/HDS0211/Project_1-One-Dimensional-Convolution-using-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/612752398
git clone --depth 1 --no-tags https://github.com/Chuning99/Encryption.git f:/verilog_sva_gh_scraper/data/full_repos/604388496
git clone --depth 1 --no-tags https://github.com/Chuning99/Lab5-Decryption.git f:/verilog_sva_gh_scraper/data/full_repos/604388966
git clone --depth 1 --no-tags https://github.com/EngineersBox/Warp-Scheduler.git f:/verilog_sva_gh_scraper/data/full_repos/605091574
git clone --depth 1 --no-tags https://github.com/karthdjd/SYSTEM-VERILOG.git f:/verilog_sva_gh_scraper/data/full_repos/604970742
git clone --depth 1 --no-tags https://github.com/Kaigard/B8.git f:/verilog_sva_gh_scraper/data/full_repos/614356033
git clone --depth 1 --no-tags https://github.com/lathifsharieff/AXIlite_VDMA.git f:/verilog_sva_gh_scraper/data/full_repos/614268531
git clone --depth 1 --no-tags https://github.com/mmmmarryyy/processor_cache_memory_simulator.git f:/verilog_sva_gh_scraper/data/full_repos/615969687
git clone --depth 1 --no-tags https://github.com/MarleyLobao/UVM_Traffic_RAL.git f:/verilog_sva_gh_scraper/data/full_repos/617006657
git clone --depth 1 --no-tags https://github.com/ethannhang/csce611-projects.git f:/verilog_sva_gh_scraper/data/full_repos/617237167
git clone --depth 1 --no-tags https://github.com/keterbasary1/AHB-RAM-32b.git f:/verilog_sva_gh_scraper/data/full_repos/618351117
git clone --depth 1 --no-tags https://github.com/felipegangorra/loac.git f:/verilog_sva_gh_scraper/data/full_repos/619135192
git clone --depth 1 --no-tags https://github.com/Sososy/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/623245399
git clone --depth 1 --no-tags https://github.com/Saliya-99/SV-Course.git f:/verilog_sva_gh_scraper/data/full_repos/620369791
git clone --depth 1 --no-tags https://github.com/ioanstag1/Computer-Architecture-Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/614545096
git clone --depth 1 --no-tags https://github.com/sebsadface/sv.git f:/verilog_sva_gh_scraper/data/full_repos/621009279
git clone --depth 1 --no-tags https://github.com/VictorAldica/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/604567503
git clone --depth 1 --no-tags https://github.com/Tibi0821/TSC2023.git f:/verilog_sva_gh_scraper/data/full_repos/604567967
git clone --depth 1 --no-tags https://github.com/george12388/tsc_lab.git f:/verilog_sva_gh_scraper/data/full_repos/604570824
git clone --depth 1 --no-tags https://github.com/Domandrenog/Digital-Systems-Modeling-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/604143333
git clone --depth 1 --no-tags https://github.com/kbogumil01/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/600761447
git clone --depth 1 --no-tags https://github.com/Pernapati-Akhil/APB-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/598967565
git clone --depth 1 --no-tags https://github.com/nikaemami/RTL-Components-Iterative-Logic-Synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/599928947
git clone --depth 1 --no-tags https://github.com/mddanish05/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/600540853
git clone --depth 1 --no-tags https://github.com/chaekwan/chisel-template.git f:/verilog_sva_gh_scraper/data/full_repos/601122349
git clone --depth 1 --no-tags https://github.com/padre6/assertion_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/601149638
git clone --depth 1 --no-tags https://github.com/nil1g18/Simple-Single-Cycled-MIPS-processor.git f:/verilog_sva_gh_scraper/data/full_repos/626902877
git clone --depth 1 --no-tags https://github.com/AGomezGutierrez/Taller_Digitales-LAB_3.git f:/verilog_sva_gh_scraper/data/full_repos/628372463
git clone --depth 1 --no-tags https://github.com/Habiter/FPGA_prj_SV.git f:/verilog_sva_gh_scraper/data/full_repos/622922858
git clone --depth 1 --no-tags https://github.com/Carlos12001/register.git f:/verilog_sva_gh_scraper/data/full_repos/622406122
git clone --depth 1 --no-tags https://github.com/tiger9z/verification-0.git f:/verilog_sva_gh_scraper/data/full_repos/624287624
git clone --depth 1 --no-tags https://github.com/sild3nafil/Inter.sv.git f:/verilog_sva_gh_scraper/data/full_repos/626040349
git clone --depth 1 --no-tags https://github.com/Su-Jena/RISC-V_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/618595898
git clone --depth 1 --no-tags https://github.com/aeshes/hamming_ecc_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/620478237
git clone --depth 1 --no-tags https://github.com/wanderhank/Laboratorio-02-LOAC-.git f:/verilog_sva_gh_scraper/data/full_repos/627132270
git clone --depth 1 --no-tags https://github.com/tkileypdx/smalluvm.git f:/verilog_sva_gh_scraper/data/full_repos/627169938
git clone --depth 1 --no-tags https://github.com/SukanyaMore11/UNIVERSAL_VERIFICATION_METHOD.git f:/verilog_sva_gh_scraper/data/full_repos/628149097
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/ALU_design_Verification_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/628119370
git clone --depth 1 --no-tags https://github.com/Yashovardhan15/mux_rtl_design.git f:/verilog_sva_gh_scraper/data/full_repos/606468987
git clone --depth 1 --no-tags https://github.com/1847123212/st7789_abdulov_static.git f:/verilog_sva_gh_scraper/data/full_repos/609445751
git clone --depth 1 --no-tags https://github.com/bwilhelm0/i8008.git f:/verilog_sva_gh_scraper/data/full_repos/609265126
git clone --depth 1 --no-tags https://github.com/EmoryZoellner/DLD-Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/610428317
git clone --depth 1 --no-tags https://github.com/camiloarteaga1/Digi2.git f:/verilog_sva_gh_scraper/data/full_repos/610054538
git clone --depth 1 --no-tags https://github.com/AryamannTomar/Posit_in_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/611065296
git clone --depth 1 --no-tags https://github.com/DavidRich09/drichmond_digital_design_lab_2023.git f:/verilog_sva_gh_scraper/data/full_repos/606286479
git clone --depth 1 --no-tags https://github.com/Reammaer/uvm_alu_test.git f:/verilog_sva_gh_scraper/data/full_repos/605269204
git clone --depth 1 --no-tags https://github.com/Carlos12001/nand3_systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/613474851
git clone --depth 1 --no-tags https://github.com/Sharmi-Rajakumaran/System-Verilog-Assertions.git f:/verilog_sva_gh_scraper/data/full_repos/614444999
git clone --depth 1 --no-tags https://github.com/IlorDash/verilog-practice-course-project.git f:/verilog_sva_gh_scraper/data/full_repos/601663608
git clone --depth 1 --no-tags https://github.com/zcb2110/lab1.git f:/verilog_sva_gh_scraper/data/full_repos/602761648
git clone --depth 1 --no-tags https://github.com/humayunsiraj123/RTL_Training.git f:/verilog_sva_gh_scraper/data/full_repos/602879599
git clone --depth 1 --no-tags https://github.com/westonmcevoy/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/615869280
git clone --depth 1 --no-tags https://github.com/rdje/sv.git f:/verilog_sva_gh_scraper/data/full_repos/615873698
git clone --depth 1 --no-tags https://github.com/shariethernet/approximate-dadda-multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/615041184
git clone --depth 1 --no-tags https://github.com/ZhijingY/Multicore-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/624315609
git clone --depth 1 --no-tags https://github.com/nkapuscinska/vivado2023.git f:/verilog_sva_gh_scraper/data/full_repos/614559531
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/uvm_lab10.git f:/verilog_sva_gh_scraper/data/full_repos/614712127
git clone --depth 1 --no-tags https://github.com/mzpmazeping/uvm_easy_mam.git f:/verilog_sva_gh_scraper/data/full_repos/625839667
git clone --depth 1 --no-tags https://github.com/zhfffy/memory_MC.git f:/verilog_sva_gh_scraper/data/full_repos/613813792
git clone --depth 1 --no-tags https://github.com/drandyhaas/LL10G_Cyclone10GX_1.git f:/verilog_sva_gh_scraper/data/full_repos/608345547
git clone --depth 1 --no-tags https://github.com/cse140l-wi23/lab5_starter.git f:/verilog_sva_gh_scraper/data/full_repos/611420855
git clone --depth 1 --no-tags https://github.com/vickybou19/CompArchCourseDUTH.git f:/verilog_sva_gh_scraper/data/full_repos/612922115
git clone --depth 1 --no-tags https://github.com/kevindkim723/E85_Bonus.git f:/verilog_sva_gh_scraper/data/full_repos/599195741
git clone --depth 1 --no-tags https://github.com/SURA-SAI-SWAROOP/Adders_Using_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/618289694
git clone --depth 1 --no-tags https://github.com/karthdjd/UVM-PROJECT-1.git f:/verilog_sva_gh_scraper/data/full_repos/615795301
git clone --depth 1 --no-tags https://github.com/Adhi-cyber/uvm.git f:/verilog_sva_gh_scraper/data/full_repos/615691140
git clone --depth 1 --no-tags https://github.com/alkaseltz/OTTER-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/618725821
git clone --depth 1 --no-tags https://github.com/ben-j-c/fpga-dnn-accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/605374329
git clone --depth 1 --no-tags https://github.com/hubuke/EE469_Lab1_attemp2.git f:/verilog_sva_gh_scraper/data/full_repos/605362448
git clone --depth 1 --no-tags https://github.com/gary600/eaterchip.git f:/verilog_sva_gh_scraper/data/full_repos/606306508
git clone --depth 1 --no-tags https://github.com/sorybarry223/SE204.git f:/verilog_sva_gh_scraper/data/full_repos/609345302
git clone --depth 1 --no-tags https://github.com/Nagarjun444/system-verilog-constraint-.git f:/verilog_sva_gh_scraper/data/full_repos/610637951
git clone --depth 1 --no-tags https://github.com/gencturkmert/Pipelined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/612333874
git clone --depth 1 --no-tags https://github.com/Ahmed0100/multi_clock_digital_system_uart_alu_reg_file.git f:/verilog_sva_gh_scraper/data/full_repos/609803945
git clone --depth 1 --no-tags https://github.com/jacobkearin/CPU_8b.git f:/verilog_sva_gh_scraper/data/full_repos/612275879
git clone --depth 1 --no-tags https://github.com/dgupta2611/SV_Project_Winter_2023.git f:/verilog_sva_gh_scraper/data/full_repos/614666693
git clone --depth 1 --no-tags https://github.com/ajm2327/Integrating-Microprocessor-with-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/617112283
git clone --depth 1 --no-tags https://github.com/ewertonsantos/counter_m.git f:/verilog_sva_gh_scraper/data/full_repos/615355825
git clone --depth 1 --no-tags https://github.com/fmrt2019/graduation_design.git f:/verilog_sva_gh_scraper/data/full_repos/627711366
git clone --depth 1 --no-tags https://github.com/johnrscott/riscv_proc.git f:/verilog_sva_gh_scraper/data/full_repos/623630957
git clone --depth 1 --no-tags https://github.com/cevero/cevero_dvfs.git f:/verilog_sva_gh_scraper/data/full_repos/627537157
