<stg><name>AES256_CTR_DRBG_Upda</name>


<trans_list>

<trans id="70" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="64">
<![CDATA[
:0  %temp = alloca [48 x i8], align 16

]]></Node>
<StgValue><ssdm name="temp"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %i = phi i2 [ 0, %0 ], [ %i_31, %.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond4 = icmp eq i2 %i, -1

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %i_31 = add i2 %i, 1

]]></Node>
<StgValue><ssdm name="i_31"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %.loopexit6.preheader, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
.loopexit6.preheader:0  br label %.loopexit6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader7:0  %j = phi i5 [ %j_4, %3 ], [ 15, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="5">
<![CDATA[
.preheader7:1  %j_cast = sext i5 %j to i32

]]></Node>
<StgValue><ssdm name="j_cast"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
.preheader7:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %j, i32 4)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_296 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 8)

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4  br i1 %tmp, label %.loopexit.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_330 = zext i32 %j_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %V_addr = getelementptr [16 x i8]* %V, i64 0, i64 %tmp_330

]]></Node>
<StgValue><ssdm name="V_addr"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4">
<![CDATA[
:2  %V_load = load i8* %V_addr, align 1

]]></Node>
<StgValue><ssdm name="V_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4">
<![CDATA[
:2  %V_load = load i8* %V_addr, align 1

]]></Node>
<StgValue><ssdm name="V_load"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %tmp_331 = icmp eq i8 %V_load, -1

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_331, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:0  store i8 0, i8* %V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %j_4 = add i5 %j, -1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %tmp_332 = add i8 %V_load, 1

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:1  store i8 %tmp_332, i8* %V_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_331" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
.loopexit:0  %tmp_336 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="6">
<![CDATA[
.loopexit:1  call fastcc void @AES256_ECB([32 x i8]* @DRBG_ctx_Key, [16 x i8]* %V, [48 x i8]* %temp, i6 %tmp_336)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="6">
<![CDATA[
.loopexit:1  call fastcc void @AES256_ECB([32 x i8]* @DRBG_ctx_Key, [16 x i8]* %V, [48 x i8]* %temp, i6 %tmp_336)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.loopexit6:0  %i_2 = phi i6 [ %i_7, %5 ], [ 0, %.loopexit6.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit6:1  %exitcond1 = icmp eq i6 %i_2, -32

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit6:2  %empty_297 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit6:3  %i_7 = add i6 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit6:4  br i1 %exitcond1, label %.preheader.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_s = zext i6 %i_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %temp_addr = getelementptr inbounds [48 x i8]* %temp, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="6">
<![CDATA[
:2  %temp_load = load i8* %temp_addr, align 1

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="51" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="6">
<![CDATA[
:2  %temp_load = load i8* %temp_addr, align 1

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %DRBG_ctx_Key_addr = getelementptr [32 x i8]* @DRBG_ctx_Key, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="DRBG_ctx_Key_addr"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:4  store i8 %temp_load, i8* %DRBG_ctx_Key_addr, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %i_3 = phi i5 [ %i_8, %6 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond = icmp eq i5 %i_3, -16

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_298 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_8 = add i5 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %7, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
:0  %tmp_333 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 true, i5 %i_3)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_334 = zext i6 %tmp_333 to i64

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temp_addr_1 = getelementptr inbounds [48 x i8]* %temp, i64 0, i64 %tmp_334

]]></Node>
<StgValue><ssdm name="temp_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="6">
<![CDATA[
:3  %temp_load_1 = load i8* %temp_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="65" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="6">
<![CDATA[
:3  %temp_load_1 = load i8* %temp_addr_1, align 1

]]></Node>
<StgValue><ssdm name="temp_load_1"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="5">
<![CDATA[
:4  %tmp_335 = zext i5 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %V_addr_1 = getelementptr [16 x i8]* %V, i64 0, i64 %tmp_335

]]></Node>
<StgValue><ssdm name="V_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
:6  store i8 %temp_load_1, i8* %V_addr_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="87" name="V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="sbox" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="sbox"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="Rcon" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="Rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="DRBG_ctx_Key" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="DRBG_ctx_Key"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="92" from="StgValue_91" to="temp" fromId="91" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_93" to="i" fromId="93" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="95" from="StgValue_12" to="i" fromId="12" toId="13">
</dataflow>
<dataflow id="96" from="i_31" to="i" fromId="16" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="StgValue_41" to="i" fromId="41" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="98" from="i" to="exitcond4" fromId="13" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_99" to="exitcond4" fromId="99" toId="14">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="101" toId="15">
</dataflow>
<dataflow id="104" from="StgValue_103" to="empty" fromId="103" toId="15">
</dataflow>
<dataflow id="105" from="StgValue_103" to="empty" fromId="103" toId="15">
</dataflow>
<dataflow id="106" from="StgValue_103" to="empty" fromId="103" toId="15">
</dataflow>
<dataflow id="107" from="i" to="i_31" fromId="13" toId="16">
</dataflow>
<dataflow id="109" from="StgValue_108" to="i_31" fromId="108" toId="16">
</dataflow>
<dataflow id="110" from="exitcond4" to="StgValue_17" fromId="14" toId="17">
</dataflow>
<dataflow id="111" from="j_4" to="j" fromId="33" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_331" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="112" from="StgValue_34" to="j" fromId="34" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="114" from="StgValue_113" to="j" fromId="113" toId="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="115" from="StgValue_18" to="j" fromId="18" toId="20">
</dataflow>
<dataflow id="116" from="j" to="j_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="118" from="_ssdm_op_BitSelect.i1.i5.i32" to="tmp" fromId="117" toId="22">
</dataflow>
<dataflow id="119" from="j" to="tmp" fromId="20" toId="22">
</dataflow>
<dataflow id="121" from="StgValue_120" to="tmp" fromId="120" toId="22">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecLoopTripCount" to="empty_296" fromId="101" toId="23">
</dataflow>
<dataflow id="123" from="StgValue_91" to="empty_296" fromId="91" toId="23">
</dataflow>
<dataflow id="125" from="StgValue_124" to="empty_296" fromId="124" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_126" to="empty_296" fromId="126" toId="23">
</dataflow>
<dataflow id="128" from="tmp" to="StgValue_24" fromId="22" toId="24">
</dataflow>
<dataflow id="129" from="j_cast" to="tmp_330" fromId="21" toId="25">
</dataflow>
<dataflow id="130" from="V" to="V_addr" fromId="87" toId="26">
</dataflow>
<dataflow id="132" from="StgValue_131" to="V_addr" fromId="131" toId="26">
</dataflow>
<dataflow id="133" from="tmp_330" to="V_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="134" from="V_addr" to="V_load" fromId="26" toId="27">
</dataflow>
<dataflow id="135" from="V_addr" to="V_load" fromId="26" toId="29">
</dataflow>
<dataflow id="136" from="V_load" to="tmp_331" fromId="29" toId="30">
</dataflow>
<dataflow id="138" from="StgValue_137" to="tmp_331" fromId="137" toId="30">
</dataflow>
<dataflow id="139" from="tmp_331" to="StgValue_31" fromId="30" toId="31">
</dataflow>
<dataflow id="141" from="StgValue_140" to="StgValue_32" fromId="140" toId="32">
</dataflow>
<dataflow id="142" from="V_addr" to="StgValue_32" fromId="26" toId="32">
</dataflow>
<dataflow id="143" from="j" to="j_4" fromId="20" toId="33">
</dataflow>
<dataflow id="145" from="StgValue_144" to="j_4" fromId="144" toId="33">
</dataflow>
<dataflow id="146" from="V_load" to="tmp_332" fromId="29" toId="35">
</dataflow>
<dataflow id="148" from="StgValue_147" to="tmp_332" fromId="147" toId="35">
</dataflow>
<dataflow id="149" from="tmp_332" to="StgValue_36" fromId="35" toId="36">
</dataflow>
<dataflow id="150" from="V_addr" to="StgValue_36" fromId="26" toId="36">
</dataflow>
<dataflow id="152" from="_ssdm_op_BitConcatenate.i6.i2.i4" to="tmp_336" fromId="151" toId="38">
</dataflow>
<dataflow id="153" from="i" to="tmp_336" fromId="13" toId="38">
</dataflow>
<dataflow id="155" from="StgValue_154" to="tmp_336" fromId="154" toId="38">
</dataflow>
<dataflow id="157" from="AES256_ECB" to="StgValue_39" fromId="156" toId="39">
</dataflow>
<dataflow id="158" from="DRBG_ctx_Key" to="StgValue_39" fromId="90" toId="39">
</dataflow>
<dataflow id="159" from="V" to="StgValue_39" fromId="87" toId="39">
</dataflow>
<dataflow id="160" from="temp" to="StgValue_39" fromId="11" toId="39">
</dataflow>
<dataflow id="161" from="tmp_336" to="StgValue_39" fromId="38" toId="39">
</dataflow>
<dataflow id="162" from="sbox" to="StgValue_39" fromId="88" toId="39">
</dataflow>
<dataflow id="163" from="Rcon" to="StgValue_39" fromId="89" toId="39">
</dataflow>
<dataflow id="164" from="AES256_ECB" to="StgValue_40" fromId="156" toId="40">
</dataflow>
<dataflow id="165" from="DRBG_ctx_Key" to="StgValue_40" fromId="90" toId="40">
</dataflow>
<dataflow id="166" from="V" to="StgValue_40" fromId="87" toId="40">
</dataflow>
<dataflow id="167" from="temp" to="StgValue_40" fromId="11" toId="40">
</dataflow>
<dataflow id="168" from="tmp_336" to="StgValue_40" fromId="38" toId="40">
</dataflow>
<dataflow id="169" from="sbox" to="StgValue_40" fromId="88" toId="40">
</dataflow>
<dataflow id="170" from="Rcon" to="StgValue_40" fromId="89" toId="40">
</dataflow>
<dataflow id="171" from="i_7" to="i_2" fromId="45" toId="42">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="172" from="StgValue_54" to="i_2" fromId="54" toId="42">
<BackEdge/>
</dataflow>
<dataflow id="174" from="StgValue_173" to="i_2" fromId="173" toId="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="175" from="StgValue_19" to="i_2" fromId="19" toId="42">
</dataflow>
<dataflow id="176" from="i_2" to="exitcond1" fromId="42" toId="43">
</dataflow>
<dataflow id="178" from="StgValue_177" to="exitcond1" fromId="177" toId="43">
</dataflow>
<dataflow id="179" from="_ssdm_op_SpecLoopTripCount" to="empty_297" fromId="101" toId="44">
</dataflow>
<dataflow id="181" from="StgValue_180" to="empty_297" fromId="180" toId="44">
</dataflow>
<dataflow id="182" from="StgValue_180" to="empty_297" fromId="180" toId="44">
</dataflow>
<dataflow id="183" from="StgValue_180" to="empty_297" fromId="180" toId="44">
</dataflow>
<dataflow id="184" from="i_2" to="i_7" fromId="42" toId="45">
</dataflow>
<dataflow id="186" from="StgValue_185" to="i_7" fromId="185" toId="45">
</dataflow>
<dataflow id="187" from="exitcond1" to="StgValue_46" fromId="43" toId="46">
</dataflow>
<dataflow id="188" from="i_2" to="tmp_s" fromId="42" toId="47">
</dataflow>
<dataflow id="189" from="temp" to="temp_addr" fromId="11" toId="48">
</dataflow>
<dataflow id="190" from="StgValue_131" to="temp_addr" fromId="131" toId="48">
</dataflow>
<dataflow id="191" from="tmp_s" to="temp_addr" fromId="47" toId="48">
</dataflow>
<dataflow id="192" from="temp_addr" to="temp_load" fromId="48" toId="49">
</dataflow>
<dataflow id="193" from="temp_addr" to="temp_load" fromId="48" toId="51">
</dataflow>
<dataflow id="194" from="DRBG_ctx_Key" to="DRBG_ctx_Key_addr" fromId="90" toId="52">
</dataflow>
<dataflow id="195" from="StgValue_131" to="DRBG_ctx_Key_addr" fromId="131" toId="52">
</dataflow>
<dataflow id="196" from="tmp_s" to="DRBG_ctx_Key_addr" fromId="47" toId="52">
</dataflow>
<dataflow id="197" from="temp_load" to="StgValue_53" fromId="51" toId="53">
</dataflow>
<dataflow id="198" from="DRBG_ctx_Key_addr" to="StgValue_53" fromId="52" toId="53">
</dataflow>
<dataflow id="199" from="i_8" to="i_3" fromId="58" toId="55">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="200" from="StgValue_69" to="i_3" fromId="69" toId="55">
<BackEdge/>
</dataflow>
<dataflow id="202" from="StgValue_201" to="i_3" fromId="201" toId="55">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="203" from="StgValue_50" to="i_3" fromId="50" toId="55">
</dataflow>
<dataflow id="204" from="i_3" to="exitcond" fromId="55" toId="56">
</dataflow>
<dataflow id="206" from="StgValue_205" to="exitcond" fromId="205" toId="56">
</dataflow>
<dataflow id="207" from="_ssdm_op_SpecLoopTripCount" to="empty_298" fromId="101" toId="57">
</dataflow>
<dataflow id="208" from="StgValue_124" to="empty_298" fromId="124" toId="57">
</dataflow>
<dataflow id="209" from="StgValue_124" to="empty_298" fromId="124" toId="57">
</dataflow>
<dataflow id="210" from="StgValue_124" to="empty_298" fromId="124" toId="57">
</dataflow>
<dataflow id="211" from="i_3" to="i_8" fromId="55" toId="58">
</dataflow>
<dataflow id="213" from="StgValue_212" to="i_8" fromId="212" toId="58">
</dataflow>
<dataflow id="214" from="exitcond" to="StgValue_59" fromId="56" toId="59">
</dataflow>
<dataflow id="216" from="_ssdm_op_BitConcatenate.i6.i1.i5" to="tmp_333" fromId="215" toId="60">
</dataflow>
<dataflow id="218" from="StgValue_217" to="tmp_333" fromId="217" toId="60">
</dataflow>
<dataflow id="219" from="i_3" to="tmp_333" fromId="55" toId="60">
</dataflow>
<dataflow id="220" from="tmp_333" to="tmp_334" fromId="60" toId="61">
</dataflow>
<dataflow id="221" from="temp" to="temp_addr_1" fromId="11" toId="62">
</dataflow>
<dataflow id="222" from="StgValue_131" to="temp_addr_1" fromId="131" toId="62">
</dataflow>
<dataflow id="223" from="tmp_334" to="temp_addr_1" fromId="61" toId="62">
</dataflow>
<dataflow id="224" from="temp_addr_1" to="temp_load_1" fromId="62" toId="63">
</dataflow>
<dataflow id="225" from="temp_addr_1" to="temp_load_1" fromId="62" toId="65">
</dataflow>
<dataflow id="226" from="i_3" to="tmp_335" fromId="55" toId="66">
</dataflow>
<dataflow id="227" from="V" to="V_addr_1" fromId="87" toId="67">
</dataflow>
<dataflow id="228" from="StgValue_131" to="V_addr_1" fromId="131" toId="67">
</dataflow>
<dataflow id="229" from="tmp_335" to="V_addr_1" fromId="66" toId="67">
</dataflow>
<dataflow id="230" from="temp_load_1" to="StgValue_68" fromId="65" toId="68">
</dataflow>
<dataflow id="231" from="V_addr_1" to="StgValue_68" fromId="67" toId="68">
</dataflow>
<dataflow id="232" from="exitcond4" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="233" from="tmp" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="234" from="tmp_331" to="StgValue_4" fromId="30" toId="4">
</dataflow>
<dataflow id="235" from="exitcond1" to="StgValue_7" fromId="43" toId="7">
</dataflow>
<dataflow id="236" from="exitcond" to="StgValue_9" fromId="56" toId="9">
</dataflow>
</dataflows>


</stg>
