Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 10:35:30 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div7_timing_summary_routed.rpt -pb operator_float_div7_timing_summary_routed.pb -rpx operator_float_div7_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div7
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.774        0.000                      0                   65        0.191        0.000                      0                   65        4.600        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.774        0.000                      0                   65        0.191        0.000                      0                   65        4.600        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 agg_result_V_i4_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.190ns (19.133%)  route 5.030ns (80.867%))
  Logic Levels:           10  (LUT3=2 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X15Y126        FDRE                                         r  agg_result_V_i4_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  agg_result_V_i4_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.720     1.661    agg_result_V_i4_i1_reg_7867
    SLICE_X15Y125        LUT6 (Prop_lut6_I0_O)        0.053     1.714 r  ap_return[17]_INST_0_i_3/O
                         net (fo=7, routed)           0.628     2.341    ap_return[17]_INST_0_i_3_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.394 r  ap_return[14]_INST_0_i_1/O
                         net (fo=8, routed)           0.560     2.954    ap_return[14]_INST_0_i_1_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.053     3.007 f  ap_return[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.455     3.462    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y123        LUT3 (Prop_lut3_I0_O)        0.053     3.515 r  ap_return[11]_INST_0_i_3/O
                         net (fo=6, routed)           0.482     3.997    ap_return[11]_INST_0_i_3_n_0
    SLICE_X17Y123        MUXF7 (Prop_muxf7_S_O)       0.174     4.171 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.577     4.748    ap_return[8]_INST_0_i_3_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.153     4.901 r  ap_return[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.606     5.507    ap_return[3]_INST_0_i_2_n_0
    SLICE_X16Y122        LUT6 (Prop_lut6_I0_O)        0.053     5.560 r  ap_return[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.560    ap_return[2]_INST_0_i_5_n_0
    SLICE_X16Y122        MUXF7 (Prop_muxf7_I1_O)      0.123     5.683 r  ap_return[2]_INST_0_i_1/O
                         net (fo=3, routed)           0.607     6.290    ap_return[2]_INST_0_i_1_n_0
    SLICE_X15Y121        LUT6 (Prop_lut6_I1_O)        0.150     6.440 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.396     6.836    ap_return[2]
    SLICE_X15Y123        LUT3 (Prop_lut3_I2_O)        0.056     6.892 r  p_Repl2_s_reg_104[2]_i_1/O
                         net (fo=1, routed)           0.000     6.892    p_Repl2_s_reg_104[2]_i_1_n_0
    SLICE_X15Y123        FDRE                                         r  p_Repl2_s_reg_104_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X15Y123        FDRE                                         r  p_Repl2_s_reg_104_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X15Y123        FDRE (Setup_fdre_C_D)        0.063    10.666    p_Repl2_s_reg_104_reg[2]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -6.892    
  -------------------------------------------------------------------
                         slack                                  3.774    

Slack (MET) :             3.978ns  (required time - arrival time)
  Source:                 agg_result_V_i4_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 1.020ns (16.930%)  route 5.005ns (83.070%))
  Logic Levels:           10  (LUT3=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X15Y126        FDRE                                         r  agg_result_V_i4_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  agg_result_V_i4_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.720     1.661    agg_result_V_i4_i1_reg_7867
    SLICE_X15Y125        LUT6 (Prop_lut6_I0_O)        0.053     1.714 r  ap_return[17]_INST_0_i_3/O
                         net (fo=7, routed)           0.628     2.341    ap_return[17]_INST_0_i_3_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.394 r  ap_return[14]_INST_0_i_1/O
                         net (fo=8, routed)           0.560     2.954    ap_return[14]_INST_0_i_1_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.053     3.007 f  ap_return[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.455     3.462    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y123        LUT3 (Prop_lut3_I0_O)        0.053     3.515 r  ap_return[11]_INST_0_i_3/O
                         net (fo=6, routed)           0.482     3.997    ap_return[11]_INST_0_i_3_n_0
    SLICE_X17Y123        MUXF7 (Prop_muxf7_S_O)       0.174     4.171 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.577     4.748    ap_return[8]_INST_0_i_3_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.153     4.901 r  ap_return[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.366     5.267    ap_return[3]_INST_0_i_2_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.053     5.320 f  ap_return[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.391     5.711    ap_return[2]_INST_0_i_8_n_0
    SLICE_X15Y122        LUT3 (Prop_lut3_I0_O)        0.053     5.764 r  ap_return[2]_INST_0_i_3/O
                         net (fo=3, routed)           0.573     6.336    ap_return[2]_INST_0_i_3_n_0
    SLICE_X15Y121        LUT6 (Prop_lut6_I0_O)        0.053     6.389 r  ap_return[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.255     6.644    ap_return[0]_INST_0_i_1_n_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I2_O)        0.053     6.697 r  p_Repl2_s_reg_104[0]_i_1/O
                         net (fo=1, routed)           0.000     6.697    p_Repl2_s_reg_104[0]_i_1_n_0
    SLICE_X16Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X16Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y121        FDRE (Setup_fdre_C_D)        0.072    10.675    p_Repl2_s_reg_104_reg[0]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  3.978    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 agg_result_V_i4_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 1.020ns (17.099%)  route 4.945ns (82.901%))
  Logic Levels:           10  (LUT3=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X15Y126        FDRE                                         r  agg_result_V_i4_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  agg_result_V_i4_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.720     1.661    agg_result_V_i4_i1_reg_7867
    SLICE_X15Y125        LUT6 (Prop_lut6_I0_O)        0.053     1.714 r  ap_return[17]_INST_0_i_3/O
                         net (fo=7, routed)           0.628     2.341    ap_return[17]_INST_0_i_3_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.394 r  ap_return[14]_INST_0_i_1/O
                         net (fo=8, routed)           0.560     2.954    ap_return[14]_INST_0_i_1_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.053     3.007 f  ap_return[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.455     3.462    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y123        LUT3 (Prop_lut3_I0_O)        0.053     3.515 r  ap_return[11]_INST_0_i_3/O
                         net (fo=6, routed)           0.482     3.997    ap_return[11]_INST_0_i_3_n_0
    SLICE_X17Y123        MUXF7 (Prop_muxf7_S_O)       0.174     4.171 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.577     4.748    ap_return[8]_INST_0_i_3_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.153     4.901 r  ap_return[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.366     5.267    ap_return[3]_INST_0_i_2_n_0
    SLICE_X13Y122        LUT6 (Prop_lut6_I0_O)        0.053     5.320 f  ap_return[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.391     5.711    ap_return[2]_INST_0_i_8_n_0
    SLICE_X15Y122        LUT3 (Prop_lut3_I0_O)        0.053     5.764 r  ap_return[2]_INST_0_i_3/O
                         net (fo=3, routed)           0.462     6.225    ap_return[2]_INST_0_i_3_n_0
    SLICE_X15Y121        LUT5 (Prop_lut5_I0_O)        0.053     6.278 r  ap_return[1]_INST_0_i_1/O
                         net (fo=2, routed)           0.306     6.584    ap_return[1]_INST_0_i_1_n_0
    SLICE_X17Y121        LUT6 (Prop_lut6_I2_O)        0.053     6.637 r  p_Repl2_s_reg_104[1]_i_1/O
                         net (fo=1, routed)           0.000     6.637    p_Repl2_s_reg_104[1]_i_1_n_0
    SLICE_X17Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X17Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y121        FDRE (Setup_fdre_C_D)        0.034    10.637    p_Repl2_s_reg_104_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -6.637    
  -------------------------------------------------------------------
                         slack                                  4.000    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 agg_result_V_i4_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 0.926ns (17.471%)  route 4.374ns (82.529%))
  Logic Levels:           8  (LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X15Y126        FDRE                                         r  agg_result_V_i4_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  agg_result_V_i4_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.720     1.661    agg_result_V_i4_i1_reg_7867
    SLICE_X15Y125        LUT6 (Prop_lut6_I0_O)        0.053     1.714 r  ap_return[17]_INST_0_i_3/O
                         net (fo=7, routed)           0.628     2.341    ap_return[17]_INST_0_i_3_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.394 r  ap_return[14]_INST_0_i_1/O
                         net (fo=8, routed)           0.560     2.954    ap_return[14]_INST_0_i_1_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.053     3.007 f  ap_return[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.455     3.462    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y123        LUT3 (Prop_lut3_I0_O)        0.053     3.515 r  ap_return[11]_INST_0_i_3/O
                         net (fo=6, routed)           0.482     3.997    ap_return[11]_INST_0_i_3_n_0
    SLICE_X17Y123        MUXF7 (Prop_muxf7_S_O)       0.174     4.171 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.575     4.746    ap_return[8]_INST_0_i_3_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.153     4.899 f  ap_return[5]_INST_0_i_1/O
                         net (fo=8, routed)           0.409     5.308    ap_return[5]_INST_0_i_1_n_0
    SLICE_X16Y122        LUT6 (Prop_lut6_I1_O)        0.053     5.361 r  ap_return[5]_INST_0/O
                         net (fo=1, routed)           0.546     5.907    ap_return[5]
    SLICE_X16Y125        LUT3 (Prop_lut3_I2_O)        0.065     5.972 r  p_Repl2_s_reg_104[5]_i_1/O
                         net (fo=1, routed)           0.000     5.972    p_Repl2_s_reg_104[5]_i_1_n_0
    SLICE_X16Y125        FDRE                                         r  p_Repl2_s_reg_104_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X16Y125        FDRE                                         r  p_Repl2_s_reg_104_reg[5]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y125        FDRE (Setup_fdre_C_D)        0.092    10.695    p_Repl2_s_reg_104_reg[5]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                          -5.972    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.747ns  (required time - arrival time)
  Source:                 agg_result_V_i4_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.914ns (17.513%)  route 4.305ns (82.487%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X15Y126        FDRE                                         r  agg_result_V_i4_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  agg_result_V_i4_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.720     1.661    agg_result_V_i4_i1_reg_7867
    SLICE_X15Y125        LUT6 (Prop_lut6_I0_O)        0.053     1.714 r  ap_return[17]_INST_0_i_3/O
                         net (fo=7, routed)           0.628     2.341    ap_return[17]_INST_0_i_3_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.394 r  ap_return[14]_INST_0_i_1/O
                         net (fo=8, routed)           0.560     2.954    ap_return[14]_INST_0_i_1_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.053     3.007 f  ap_return[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.455     3.462    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y123        LUT3 (Prop_lut3_I0_O)        0.053     3.515 r  ap_return[11]_INST_0_i_3/O
                         net (fo=6, routed)           0.482     3.997    ap_return[11]_INST_0_i_3_n_0
    SLICE_X17Y123        MUXF7 (Prop_muxf7_S_O)       0.174     4.171 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.487     4.659    ap_return[8]_INST_0_i_3_n_0
    SLICE_X18Y122        LUT6 (Prop_lut6_I0_O)        0.153     4.812 f  ap_return[5]_INST_0_i_3/O
                         net (fo=6, routed)           0.590     5.402    ap_return[5]_INST_0_i_3_n_0
    SLICE_X17Y122        LUT5 (Prop_lut5_I4_O)        0.053     5.455 r  ap_return[4]_INST_0_i_1/O
                         net (fo=2, routed)           0.383     5.838    ap_return[4]_INST_0_i_1_n_0
    SLICE_X17Y123        LUT6 (Prop_lut6_I0_O)        0.053     5.891 r  p_Repl2_s_reg_104[4]_i_1/O
                         net (fo=1, routed)           0.000     5.891    p_Repl2_s_reg_104[4]_i_1_n_0
    SLICE_X17Y123        FDRE                                         r  p_Repl2_s_reg_104_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X17Y123        FDRE                                         r  p_Repl2_s_reg_104_reg[4]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X17Y123        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_104_reg[4]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -5.891    
  -------------------------------------------------------------------
                         slack                                  4.747    

Slack (MET) :             4.974ns  (required time - arrival time)
  Source:                 agg_result_V_i4_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 0.914ns (18.180%)  route 4.114ns (81.820%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X15Y126        FDRE                                         r  agg_result_V_i4_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  agg_result_V_i4_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.720     1.661    agg_result_V_i4_i1_reg_7867
    SLICE_X15Y125        LUT6 (Prop_lut6_I0_O)        0.053     1.714 r  ap_return[17]_INST_0_i_3/O
                         net (fo=7, routed)           0.628     2.341    ap_return[17]_INST_0_i_3_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.394 r  ap_return[14]_INST_0_i_1/O
                         net (fo=8, routed)           0.560     2.954    ap_return[14]_INST_0_i_1_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.053     3.007 f  ap_return[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.455     3.462    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y123        LUT3 (Prop_lut3_I0_O)        0.053     3.515 r  ap_return[11]_INST_0_i_3/O
                         net (fo=6, routed)           0.482     3.997    ap_return[11]_INST_0_i_3_n_0
    SLICE_X17Y123        MUXF7 (Prop_muxf7_S_O)       0.174     4.171 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.577     4.748    ap_return[8]_INST_0_i_3_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I0_O)        0.153     4.901 r  ap_return[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.448     5.349    ap_return[3]_INST_0_i_2_n_0
    SLICE_X16Y122        LUT6 (Prop_lut6_I2_O)        0.053     5.402 r  ap_return[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.245     5.647    ap_return[3]_INST_0_i_1_n_0
    SLICE_X16Y121        LUT6 (Prop_lut6_I0_O)        0.053     5.700 r  p_Repl2_s_reg_104[3]_i_1/O
                         net (fo=1, routed)           0.000     5.700    p_Repl2_s_reg_104[3]_i_1_n_0
    SLICE_X16Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X16Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X16Y121        FDRE (Setup_fdre_C_D)        0.071    10.674    p_Repl2_s_reg_104_reg[3]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -5.700    
  -------------------------------------------------------------------
                         slack                                  4.974    

Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 agg_result_V_i4_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.648ns  (logic 0.861ns (18.526%)  route 3.787ns (81.474%))
  Logic Levels:           7  (LUT3=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X15Y126        FDRE                                         r  agg_result_V_i4_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  agg_result_V_i4_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.720     1.661    agg_result_V_i4_i1_reg_7867
    SLICE_X15Y125        LUT6 (Prop_lut6_I0_O)        0.053     1.714 r  ap_return[17]_INST_0_i_3/O
                         net (fo=7, routed)           0.628     2.341    ap_return[17]_INST_0_i_3_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.394 r  ap_return[14]_INST_0_i_1/O
                         net (fo=8, routed)           0.560     2.954    ap_return[14]_INST_0_i_1_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.053     3.007 f  ap_return[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.455     3.462    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y123        LUT3 (Prop_lut3_I0_O)        0.053     3.515 r  ap_return[11]_INST_0_i_3/O
                         net (fo=6, routed)           0.379     3.894    ap_return[11]_INST_0_i_3_n_0
    SLICE_X17Y122        MUXF7 (Prop_muxf7_S_O)       0.174     4.068 r  ap_return[8]_INST_0_i_2/O
                         net (fo=7, routed)           0.599     4.667    ap_return[8]_INST_0_i_2_n_0
    SLICE_X12Y122        LUT6 (Prop_lut6_I2_O)        0.153     4.820 r  ap_return[8]_INST_0/O
                         net (fo=1, routed)           0.447     5.267    ap_return[8]
    SLICE_X13Y122        LUT3 (Prop_lut3_I2_O)        0.053     5.320 r  p_Repl2_s_reg_104[8]_i_1/O
                         net (fo=1, routed)           0.000     5.320    p_Repl2_s_reg_104[8]_i_1_n_0
    SLICE_X13Y122        FDRE                                         r  p_Repl2_s_reg_104_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X13Y122        FDRE                                         r  p_Repl2_s_reg_104_reg[8]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X13Y122        FDRE (Setup_fdre_C_D)        0.035    10.638    p_Repl2_s_reg_104_reg[8]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 agg_result_V_i4_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.861ns (19.436%)  route 3.569ns (80.564%))
  Logic Levels:           7  (LUT3=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X15Y126        FDRE                                         r  agg_result_V_i4_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  agg_result_V_i4_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.720     1.661    agg_result_V_i4_i1_reg_7867
    SLICE_X15Y125        LUT6 (Prop_lut6_I0_O)        0.053     1.714 r  ap_return[17]_INST_0_i_3/O
                         net (fo=7, routed)           0.628     2.341    ap_return[17]_INST_0_i_3_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.394 r  ap_return[14]_INST_0_i_1/O
                         net (fo=8, routed)           0.560     2.954    ap_return[14]_INST_0_i_1_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.053     3.007 f  ap_return[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.455     3.462    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y123        LUT3 (Prop_lut3_I0_O)        0.053     3.515 r  ap_return[11]_INST_0_i_3/O
                         net (fo=6, routed)           0.482     3.997    ap_return[11]_INST_0_i_3_n_0
    SLICE_X17Y123        MUXF7 (Prop_muxf7_S_O)       0.174     4.171 r  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.577     4.748    ap_return[8]_INST_0_i_3_n_0
    SLICE_X18Y122        LUT6 (Prop_lut6_I0_O)        0.153     4.901 r  ap_return[6]_INST_0_i_1/O
                         net (fo=2, routed)           0.148     5.049    ap_return[6]_INST_0_i_1_n_0
    SLICE_X18Y122        LUT6 (Prop_lut6_I0_O)        0.053     5.102 r  p_Repl2_s_reg_104[6]_i_1/O
                         net (fo=1, routed)           0.000     5.102    p_Repl2_s_reg_104[6]_i_1_n_0
    SLICE_X18Y122        FDRE                                         r  p_Repl2_s_reg_104_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X18Y122        FDRE                                         r  p_Repl2_s_reg_104_reg[6]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X18Y122        FDRE (Setup_fdre_C_D)        0.071    10.674    p_Repl2_s_reg_104_reg[6]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.654ns  (required time - arrival time)
  Source:                 agg_result_V_i4_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 0.861ns (19.799%)  route 3.488ns (80.201%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X15Y126        FDRE                                         r  agg_result_V_i4_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  agg_result_V_i4_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.720     1.661    agg_result_V_i4_i1_reg_7867
    SLICE_X15Y125        LUT6 (Prop_lut6_I0_O)        0.053     1.714 r  ap_return[17]_INST_0_i_3/O
                         net (fo=7, routed)           0.628     2.341    ap_return[17]_INST_0_i_3_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.394 r  ap_return[14]_INST_0_i_1/O
                         net (fo=8, routed)           0.560     2.954    ap_return[14]_INST_0_i_1_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.053     3.007 f  ap_return[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.455     3.462    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y123        LUT3 (Prop_lut3_I0_O)        0.053     3.515 r  ap_return[11]_INST_0_i_3/O
                         net (fo=6, routed)           0.482     3.997    ap_return[11]_INST_0_i_3_n_0
    SLICE_X17Y123        MUXF7 (Prop_muxf7_S_O)       0.174     4.171 f  ap_return[8]_INST_0_i_3/O
                         net (fo=7, routed)           0.400     4.571    ap_return[8]_INST_0_i_3_n_0
    SLICE_X12Y122        LUT5 (Prop_lut5_I0_O)        0.153     4.724 r  ap_return[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.244     4.968    ap_return[7]_INST_0_i_1_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I0_O)        0.053     5.021 r  p_Repl2_s_reg_104[7]_i_1/O
                         net (fo=1, routed)           0.000     5.021    p_Repl2_s_reg_104[7]_i_1_n_0
    SLICE_X12Y123        FDRE                                         r  p_Repl2_s_reg_104_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X12Y123        FDRE                                         r  p_Repl2_s_reg_104_reg[7]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X12Y123        FDRE (Setup_fdre_C_D)        0.072    10.675    p_Repl2_s_reg_104_reg[7]
  -------------------------------------------------------------------
                         required time                         10.675    
                         arrival time                          -5.021    
  -------------------------------------------------------------------
                         slack                                  5.654    

Slack (MET) :             5.885ns  (required time - arrival time)
  Source:                 agg_result_V_i4_i1_reg_7867_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.587ns (14.258%)  route 3.530ns (85.742%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.672     0.672    ap_clk
    SLICE_X15Y126        FDRE                                         r  agg_result_V_i4_i1_reg_7867_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y126        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  agg_result_V_i4_i1_reg_7867_reg[0]/Q
                         net (fo=6, routed)           0.720     1.661    agg_result_V_i4_i1_reg_7867
    SLICE_X15Y125        LUT6 (Prop_lut6_I0_O)        0.053     1.714 r  ap_return[17]_INST_0_i_3/O
                         net (fo=7, routed)           0.628     2.341    ap_return[17]_INST_0_i_3_n_0
    SLICE_X13Y124        LUT6 (Prop_lut6_I0_O)        0.053     2.394 r  ap_return[14]_INST_0_i_1/O
                         net (fo=8, routed)           0.560     2.954    ap_return[14]_INST_0_i_1_n_0
    SLICE_X16Y123        LUT6 (Prop_lut6_I0_O)        0.053     3.007 f  ap_return[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.455     3.462    ap_return[11]_INST_0_i_6_n_0
    SLICE_X15Y123        LUT3 (Prop_lut3_I0_O)        0.053     3.515 r  ap_return[11]_INST_0_i_3/O
                         net (fo=6, routed)           0.696     4.211    ap_return[11]_INST_0_i_3_n_0
    SLICE_X13Y123        LUT6 (Prop_lut6_I0_O)        0.053     4.264 r  ap_return[10]_INST_0_i_1/O
                         net (fo=2, routed)           0.472     4.736    ap_return[10]_INST_0_i_1_n_0
    SLICE_X12Y123        LUT6 (Prop_lut6_I0_O)        0.053     4.789 r  p_Repl2_s_reg_104[10]_i_1/O
                         net (fo=1, routed)           0.000     4.789    p_Repl2_s_reg_104[10]_i_1_n_0
    SLICE_X12Y123        FDRE                                         r  p_Repl2_s_reg_104_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.638    10.638    ap_clk
    SLICE_X12Y123        FDRE                                         r  p_Repl2_s_reg_104_reg[10]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X12Y123        FDRE (Setup_fdre_C_D)        0.071    10.674    p_Repl2_s_reg_104_reg[10]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  5.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_104_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.146ns (49.887%)  route 0.147ns (50.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X16Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_104_reg[0]/Q
                         net (fo=2, routed)           0.147     0.548    p_Repl2_s_reg_104[0]
    SLICE_X16Y121        LUT6 (Prop_lut6_I5_O)        0.028     0.576 r  p_Repl2_s_reg_104[0]_i_1/O
                         net (fo=1, routed)           0.000     0.576    p_Repl2_s_reg_104[0]_i_1_n_0
    SLICE_X16Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X16Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y121        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_104_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_104_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X17Y125        FDRE                                         r  p_Repl2_s_reg_104_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_104_reg[13]/Q
                         net (fo=2, routed)           0.139     0.523    p_Repl2_s_reg_104[13]
    SLICE_X17Y125        LUT6 (Prop_lut6_I3_O)        0.028     0.551 r  p_Repl2_s_reg_104[13]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_104[13]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  p_Repl2_s_reg_104_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X17Y125        FDRE                                         r  p_Repl2_s_reg_104_reg[13]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y125        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_104_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_104_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X13Y125        FDRE                                         r  p_Repl2_s_reg_104_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_104_reg[16]/Q
                         net (fo=2, routed)           0.139     0.523    p_Repl2_s_reg_104[16]
    SLICE_X13Y125        LUT6 (Prop_lut6_I3_O)        0.028     0.551 r  p_Repl2_s_reg_104[16]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_104[16]_i_1_n_0
    SLICE_X13Y125        FDRE                                         r  p_Repl2_s_reg_104_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X13Y125        FDRE                                         r  p_Repl2_s_reg_104_reg[16]/C
                         clock pessimism              0.000     0.298    
    SLICE_X13Y125        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_104_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_104_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X17Y126        FDRE                                         r  p_Repl2_s_reg_104_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_104_reg[18]/Q
                         net (fo=2, routed)           0.139     0.523    p_Repl2_s_reg_104[18]
    SLICE_X17Y126        LUT6 (Prop_lut6_I3_O)        0.028     0.551 r  p_Repl2_s_reg_104[18]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_104[18]_i_1_n_0
    SLICE_X17Y126        FDRE                                         r  p_Repl2_s_reg_104_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X17Y126        FDRE                                         r  p_Repl2_s_reg_104_reg[18]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y126        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_104_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_104_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.853%)  route 0.139ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X17Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y121        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Repl2_s_reg_104_reg[19]/Q
                         net (fo=2, routed)           0.139     0.523    p_Repl2_s_reg_104[19]
    SLICE_X17Y121        LUT6 (Prop_lut6_I3_O)        0.028     0.551 r  p_Repl2_s_reg_104[19]_i_1/O
                         net (fo=1, routed)           0.000     0.551    p_Repl2_s_reg_104[19]_i_1_n_0
    SLICE_X17Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X17Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y121        FDRE (Hold_fdre_C_D)         0.060     0.358    p_Repl2_s_reg_104_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.551    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_104_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.146ns (49.411%)  route 0.149ns (50.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X12Y123        FDRE                                         r  p_Repl2_s_reg_104_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_104_reg[10]/Q
                         net (fo=2, routed)           0.149     0.551    p_Repl2_s_reg_104[10]
    SLICE_X12Y123        LUT6 (Prop_lut6_I3_O)        0.028     0.579 r  p_Repl2_s_reg_104[10]_i_1/O
                         net (fo=1, routed)           0.000     0.579    p_Repl2_s_reg_104[10]_i_1_n_0
    SLICE_X12Y123        FDRE                                         r  p_Repl2_s_reg_104_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X12Y123        FDRE                                         r  p_Repl2_s_reg_104_reg[10]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y123        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_104_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.157ns (53.097%)  route 0.139ns (46.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X13Y126        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y126        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  ap_CS_fsm_reg[1]/Q
                         net (fo=34, routed)          0.139     0.513    ap_done
    SLICE_X12Y125        LUT6 (Prop_lut6_I1_O)        0.066     0.579 r  p_Repl2_s_reg_104[15]_i_1/O
                         net (fo=1, routed)           0.000     0.579    p_Repl2_s_reg_104[15]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  p_Repl2_s_reg_104_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X12Y125        FDRE                                         r  p_Repl2_s_reg_104_reg[15]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y125        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_104_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_104_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.256%)  route 0.150ns (50.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X12Y125        FDRE                                         r  p_Repl2_s_reg_104_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_104_reg[12]/Q
                         net (fo=2, routed)           0.150     0.552    p_Repl2_s_reg_104[12]
    SLICE_X12Y125        LUT6 (Prop_lut6_I3_O)        0.028     0.580 r  p_Repl2_s_reg_104[12]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_104[12]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  p_Repl2_s_reg_104_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X12Y125        FDRE                                         r  p_Repl2_s_reg_104_reg[12]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y125        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_104_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_104_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X16Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y121        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_104_reg[3]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_104[3]
    SLICE_X16Y121        LUT6 (Prop_lut6_I3_O)        0.028     0.580 r  p_Repl2_s_reg_104[3]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_104[3]_i_1_n_0
    SLICE_X16Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X16Y121        FDRE                                         r  p_Repl2_s_reg_104_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y121        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_104_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 p_Repl2_s_reg_104_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_Repl2_s_reg_104_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.283     0.283    ap_clk
    SLICE_X18Y122        FDRE                                         r  p_Repl2_s_reg_104_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y122        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  p_Repl2_s_reg_104_reg[6]/Q
                         net (fo=2, routed)           0.151     0.552    p_Repl2_s_reg_104[6]
    SLICE_X18Y122        LUT6 (Prop_lut6_I3_O)        0.028     0.580 r  p_Repl2_s_reg_104[6]_i_1/O
                         net (fo=1, routed)           0.000     0.580    p_Repl2_s_reg_104[6]_i_1_n_0
    SLICE_X18Y122        FDRE                                         r  p_Repl2_s_reg_104_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=64, unset)           0.298     0.298    ap_clk
    SLICE_X18Y122        FDRE                                         r  p_Repl2_s_reg_104_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y122        FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_104_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X13Y126  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y124  p_Repl2_s_reg_104_reg[17]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X15Y123  p_Repl2_s_reg_104_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y125  p_Repl2_s_reg_104_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X13Y122  p_Repl2_s_reg_104_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X16Y126  p_Result_1_reg_7850_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X15Y128  p_Repl2_1_reg_7838_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X15Y126  agg_result_V_i2_i1_reg_7862_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X15Y126  agg_result_V_i4_i1_reg_7867_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X15Y126  agg_result_V_i_i1_reg_7857_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X13Y126  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y124  p_Repl2_s_reg_104_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y123  p_Repl2_s_reg_104_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y125  p_Repl2_s_reg_104_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X13Y122  p_Repl2_s_reg_104_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y126  p_Result_1_reg_7850_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y128  p_Repl2_1_reg_7838_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X13Y126  ap_CS_fsm_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X16Y124  p_Repl2_s_reg_104_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y123  p_Repl2_s_reg_104_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X15Y126  agg_result_V_i2_i1_reg_7862_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X15Y126  agg_result_V_i4_i1_reg_7867_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X15Y126  agg_result_V_i_i1_reg_7857_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X13Y126  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X13Y126  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X16Y120  p_Repl2_10_reg_7902_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X14Y121  p_Repl2_10_reg_7902_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X14Y121  p_Repl2_10_reg_7902_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X14Y127  p_Repl2_11_reg_7824_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X15Y127  p_Repl2_1_reg_7838_reg[0]/C



