
---------- Begin Simulation Statistics ----------
final_tick                               297600709200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 350933                       # Simulator instruction rate (inst/s)
host_mem_usage                               16985228                       # Number of bytes of host memory used
host_op_rate                                   386568                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.85                       # Real time elapsed on the host
host_tick_rate                               76119572                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000025                       # Number of instructions simulated
sim_ops                                       1101595                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000217                       # Number of seconds simulated
sim_ticks                                   216917200                       # Number of ticks simulated
system.cpu.Branches                                 2                       # Number of branches fetched
system.cpu.committedInsts                          23                       # Number of instructions committed
system.cpu.committedOps                            27                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               27                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         27                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    27                       # Number of integer alu accesses
system.cpu.num_int_insts                           27                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 24                       # number of times the integer registers were written
system.cpu.num_load_insts                          17                       # Number of load instructions
system.cpu.num_mem_refs                            20                       # number of memory refs
system.cpu.num_store_insts                          3                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     25.93%     25.93% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     25.93% # Class of executed instruction
system.cpu.op_class::MemRead                       17     62.96%     88.89% # Class of executed instruction
system.cpu.op_class::MemWrite                       3     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         27                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           185                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            203961                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           204672                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1101568                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.542265                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.542265                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    2534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         2512                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           128776                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  3826                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.287663                       # Inst execution rate
system.switch_cpus.iew.exec_refs               559232                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             199276                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           49702                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        363571                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       220665                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1310503                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        359956                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         5826                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1240522                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           2657                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          182                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          835                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1362949                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1218438                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.647216                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            882123                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.246938                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1219558                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1562592                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          951129                       # number of integer regfile writes
system.switch_cpus.ipc                       1.844117                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.844117                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           16      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        641213     51.45%     51.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        40422      3.24%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     54.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       362541     29.09%     83.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       202161     16.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1246353                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              541527                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.434489                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          182253     33.66%     33.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             56      0.01%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     33.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         286668     52.94%     86.60% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         72550     13.40%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1787864                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      3582009                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1218438                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1511859                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1306677                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1246353                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       205000                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         8049                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       137405                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples       539732                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.309207                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.331772                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0        78785     14.60%     14.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        69548     12.89%     27.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       106019     19.64%     47.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       183218     33.95%     81.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        95697     17.73%     98.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         6465      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       539732                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.298416                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       175004                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        27005                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       363571                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       220665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2734408                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                   542266                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          173                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data           15                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       332001                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           332016                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           15                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       332001                       # number of overall hits
system.cpu.dcache.overall_hits::total          332016                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data          195                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data          195                       # number of overall misses
system.cpu.dcache.overall_misses::total           200                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      7405600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      7405600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      7405600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      7405600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           20                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       332196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       332216                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           20                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       332196                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       332216                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.250000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.000587                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000602                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.250000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.000587                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000602                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37977.435897                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        37028                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 37977.435897                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        37028                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           74                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          121                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      3035200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3035200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      3035200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3035200                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.000364                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.000364                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 25084.297521                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25084.297521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 25084.297521                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25084.297521                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data           13                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       156086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          156099                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      6300000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6300000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data           17                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       156238                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       156255                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.235294                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.000973                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 41447.368421                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40384.615385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      2463200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2463200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.000634                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000634                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 24880.808081                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24880.808081                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       175915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         175917                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           43                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      1105600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1105600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       175958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       175961                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.333333                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000244                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 25711.627907                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25127.272727                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           22                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data       572000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       572000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data        26000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        26000                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            66.884155                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      297383792400                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     4.999900                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    61.884255                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.019531                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.241735                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.261266                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.492188                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2657854                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2657854                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           19                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       185553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           185572                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           19                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       185553                       # number of overall hits
system.cpu.icache.overall_hits::total          185572                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           69                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             73                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           69                       # number of overall misses
system.cpu.icache.overall_misses::total            73                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3964800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3964800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3964800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3964800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           23                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       185622                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       185645                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           23                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       185622                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       185645                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.173913                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000393                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.173913                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000393                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 57460.869565                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54312.328767                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 57460.869565                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54312.328767                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1790                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   105.294118                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           26                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           26                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           26                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           43                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2852800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2852800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2852800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2852800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 66344.186047                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66344.186047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 66344.186047                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66344.186047                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           19                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       185553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          185572                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           69                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            73                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3964800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3964800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           23                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       185622                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       185645                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.173913                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000393                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 57460.869565                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54312.328767                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2852800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2852800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 66344.186047                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66344.186047                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            46.717094                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      297383792400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.999921                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    42.717173                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.083432                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.091244                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.091797                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1485207                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1485207                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 297383802800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    216906400                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data           90                       # number of demand (read+write) hits
system.l2.demand_hits::total                       90                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data           90                       # number of overall hits
system.l2.overall_hits::total                      90                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data           31                       # number of demand (read+write) misses
system.l2.demand_misses::total                     83                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           43                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data           31                       # number of overall misses
system.l2.overall_misses::total                    83                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2818400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data      2414800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          5233200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2818400                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data      2414800                       # number of overall miss cycles
system.l2.overall_miss_latency::total         5233200                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data          121                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  173                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data          121                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 173                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.256198                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.479769                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.256198                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.479769                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 65544.186047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77896.774194                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 63050.602410                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 65544.186047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77896.774194                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 63050.602410                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        90                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_misses::.switch_cpus.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data           31                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                74                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data           31                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              176                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2607600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data      2262000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      4869600                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher      7532240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2607600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data      2262000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     12401840                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.256198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.427746                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.256198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.017341                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 60641.860465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72967.741935                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65805.405405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73845.490196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 60641.860465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72967.741935                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        70465                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          102                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            102                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher      7532240                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      7532240                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73845.490196                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73845.490196                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data           17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       450000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        450000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data           22                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.227273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.260870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        90000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        75000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       425400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       425400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.227273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        85080                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        85080                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           43                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               47                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2818400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2818400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           43                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             47                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 65544.186047                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 59965.957447                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           43                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2607600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2607600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.914894                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 60641.860465                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60641.860465                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data           73                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                73                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data           26                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              30                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data      1964800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      1964800                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data           99                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.262626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.291262                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75569.230769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 65493.333333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           26                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data      1836600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1836600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.262626                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.252427                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 70638.461538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70638.461538                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                     334                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 334                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                    38                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                     7.078899                       # Cycle average of tags in use
system.l2.tags.total_refs                         180                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        90                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             2                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              297410416000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.l2.prefetcher     7.078899                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.l2.prefetcher     0.000864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000864                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001465                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2870                       # Number of tag accesses
system.l2.tags.data_accesses                     2870                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        86.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000555960                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         176                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       352                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   352                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   22528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    103.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     215168802                       # Total gap between requests
system.mem_ctrls.avgGap                    1222550.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher        13056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         5504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data         3968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 60188864.691227808595                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 25373737.075713682920                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 18292694.170863352716                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher          204                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           86                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data           62                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher      8174746                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      1937280                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data      2088946                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     40072.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     22526.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     33692.68                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher        13056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         5504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data         3968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         23680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         5504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         6016                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher          102                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data           31                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            185                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2360348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2950435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     60188865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     25373737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     18292694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        109166078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2360348                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     25373737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     27734085                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2360348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2950435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     60188865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     25373737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     18292694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       109166078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  352                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          192                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 6272588                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               1320704                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           12200972                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17819.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34661.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 295                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            83.81                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples           55                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   400.290909                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   313.045673                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   278.756875                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           18     32.73%     32.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383            6     10.91%     43.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           12     21.82%     65.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            8     14.55%     80.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            3      5.45%     85.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            2      3.64%     89.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      1.82%     90.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            5      9.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total           55                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 22528                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              103.855296                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.61                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    400353.408000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    192410.064000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1959084.288000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 17404432.416000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 94000116.672000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 17258183.208000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  131214580.056000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   604.906296                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     38201351                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    171685049                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    200176.704000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    93604.896000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   370637.568000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 17404432.416000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 40062400.224000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 62387089.128000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  120518340.936000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   555.596057                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    140485548                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      7020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     69400852                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                179                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            179                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port          370                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                    370                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        23680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   23680                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               185                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     185    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 185                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              254872                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1637456                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          150751                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted        76138                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         2553                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       114818                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          114262                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.515755                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           30420                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       196895                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         2498                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples       487373                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.267912                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.671553                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0       103027     21.14%     21.14% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       114082     23.41%     44.55% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        29477      6.05%     50.59% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        30865      6.33%     56.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       209922     43.07%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total       487373                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1003753                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1105319                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              486148                       # Number of memory references committed
system.switch_cpus.commit.loads                310188                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             116131                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             1037605                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         26084                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       580538     52.52%     52.52% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        38633      3.50%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.02% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       310188     28.06%     84.08% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       175960     15.92%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1105319                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       209922                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            56147                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles        293727                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            115907                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         71291                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           2657                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       106413                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            74                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1342060                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         14832                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         3555                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1284447                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              150751                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       144682                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles                532337                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            5452                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          719                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          228                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          167                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            185630                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            52                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples       539732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.655990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.008163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0           239724     44.42%     44.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            28420      5.27%     49.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            41158      7.63%     57.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            34732      6.44%     63.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            60430     11.20%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            14313      2.65%     77.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            27509      5.10%     82.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7             7316      1.36%     84.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            86130     15.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total       539732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.278002                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.368666                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              183682                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           53341                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          182                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          44688                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        20201                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache              0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    216917200                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           2657                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           106511                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          118581                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         1732                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            135342                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        174906                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1316754                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          5331                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             3                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           1074                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents            189                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       163005                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1236367                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             1890581                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1670618                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1051410                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           184843                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              65                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            465829                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  1579652                       # The number of ROB reads
system.switch_cpus.rob.writes                 2656932                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1101568                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp               150                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              129                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               23                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              23                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            47                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          103                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           94                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          252                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                   346                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        16128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  22144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             129                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              302                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    302    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                302                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 297600709200                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy              65600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             86000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            242000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               299507449200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 433122                       # Simulator instruction rate (inst/s)
host_mem_usage                               16987276                       # Number of bytes of host memory used
host_op_rate                                   442166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.40                       # Real time elapsed on the host
host_tick_rate                               75076952                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000023                       # Number of instructions simulated
sim_ops                                      11229743                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001907                       # Number of seconds simulated
sim_ticks                                  1906740000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     2                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        12022                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         32170                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           2090673                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2091663                       # number of cc regfile writes
system.switch_cpus.committedInsts             9999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10128148                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.476685                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.476685                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    4524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         3170                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1467041                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  4798                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.163943                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4494102                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1103947                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           66948                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3396898                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1131045                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     10408482                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3390155                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         7481                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      10315192                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           3426                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             0                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          271                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          991                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2179                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          11615076                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10286194                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682283                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           7924765                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.157860                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10287830                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         11407890                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8138870                       # number of integer regfile writes
system.switch_cpus.ipc                       2.097821                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.097821                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            4      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       5770412     55.90%     55.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        51090      0.49%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            4      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            6      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3393730     32.88%     89.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1107425     10.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       10322672                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4440635                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.430183                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1711580     38.54%     38.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             71      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2575935     58.01%     96.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        153049      3.45%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       14763254                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     29857535                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10286165                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     10679388                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           10403680                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          10322672                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            4                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       275538                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         9317                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       183661                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      4762326                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.167569                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.192498                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       575082     12.08%     12.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       849600     17.84%     29.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1010726     21.22%     51.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1864325     39.15%     90.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       454320      9.54%     99.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5         8273      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      4762326                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.165512                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses             49                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads           88                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses           29                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes           98                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1649214                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       540499                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3396898                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1131045                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23921401                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              8                       # number of misc regfile writes
system.switch_cpus.numCycles                  4766850                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads               21                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes              24                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       104614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           11                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       209411                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             11                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      2511620                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2511620                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2511620                       # number of overall hits
system.cpu.dcache.overall_hits::total         2511620                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       155335                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         155335                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       155335                       # number of overall misses
system.cpu.dcache.overall_misses::total        155335                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1485164800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1485164800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1485164800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1485164800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      2666955                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2666955                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      2666955                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2666955                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.058244                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058244                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.058244                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058244                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data  9561.044195                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9561.044195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data  9561.044195                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9561.044195                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         8287                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              46                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   180.152174                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       104614                       # number of writebacks
system.cpu.dcache.writebacks::total            104614                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        50590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        50590                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        50590                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        50590                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104745                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104745                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104745                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104745                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    787291200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    787291200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    787291200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    787291200                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.039275                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039275                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.039275                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039275                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data  7516.265216                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7516.265216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data  7516.265216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7516.265216                       # average overall mshr miss latency
system.cpu.dcache.replacements                 104614                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1440755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1440755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       152856                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        152856                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1439688800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1439688800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      1593611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1593611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.095918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.095918                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  9418.595279                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9418.595279                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        49167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        49167                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       103689                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       103689                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    776002800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    776002800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.065065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.065065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7483.945259                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7483.945259                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1070865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1070865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     45476000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45476000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1073344                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1073344                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.002310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002310                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 18344.493747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18344.493747                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1423                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1423                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1056                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1056                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     11288400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11288400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000984                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 10689.772727                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10689.772727                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           245.039486                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2948506                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104870                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.115820                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     1.057700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   243.981786                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.004132                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.953054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957185                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21440384                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21440384                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1829879                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1829879                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1829879                       # number of overall hits
system.cpu.icache.overall_hits::total         1829879                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst           96                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             96                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst           96                       # number of overall misses
system.cpu.icache.overall_misses::total            96                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5631999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5631999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5631999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5631999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      1829975                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1829975                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1829975                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1829975                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 58666.656250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58666.656250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 58666.656250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58666.656250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2018                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   144.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           42                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           44                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           52                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4015199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4015199                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4015199                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4015199                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 77215.365385                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77215.365385                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 77215.365385                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77215.365385                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1829879                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1829879                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           96                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5631999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5631999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1829975                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1829975                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 58666.656250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58666.656250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4015199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4015199                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 77215.365385                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77215.365385                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            82.702419                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2015550                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                99                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20359.090909                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            4                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    78.702419                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.153716                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.161528                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           97                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.193359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14639852                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14639852                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   1906740000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       103297                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103297                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       103297                       # number of overall hits
system.l2.overall_hits::total                  103297                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           52                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         1448                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1500                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           52                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         1448                       # number of overall misses
system.l2.overall_misses::total                  1500                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3973200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    111724400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        115697600                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3973200                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    111724400                       # number of overall miss cycles
system.l2.overall_miss_latency::total       115697600                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       104745                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               104797                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       104745                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              104797                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.013824                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014313                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.013824                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014313                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76407.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77157.734807                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77131.733333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76407.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77157.734807                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77131.733333                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     18725                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 776                       # number of writebacks
system.l2.writebacks::total                       776                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data           81                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  81                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data           81                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 81                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         1367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1419                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        18740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         1367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20159                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3718600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     95707200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     99425800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1144019929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3718600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     95707200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1243445729                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.013051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013540                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.013051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192362                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 71511.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70012.582297                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70067.512333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61046.954589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 71511.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70012.582297                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61681.915224                       # average overall mshr miss latency
system.l2.replacements                          12022                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        82858                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            82858                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        82858                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        82858                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        21756                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            21756                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        21756                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        21756                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        18740                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          18740                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1144019929                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1144019929                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61046.954589                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61046.954589                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1006                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1006                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data           50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  50                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      4752400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4752400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.047348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.047348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        95048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        95048                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.switch_cpus.data            8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                8                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             42                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      3904400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3904400                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.039773                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.039773                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 92961.904762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92961.904762                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst           52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               52                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3973200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3973200                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             52                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76407.692308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76407.692308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3718600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3718600                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 71511.538462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71511.538462                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       102291                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            102291                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         1398                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1398                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    106972000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    106972000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       103689                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        103689                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.013483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.013483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 76517.882690                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76517.882690                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data           73                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           73                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         1325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1325                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     91802800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     91802800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.012779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69285.132075                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69285.132075                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   83864                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               83864                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  7112                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6002.812134                       # Cycle average of tags in use
system.l2.tags.total_refs                      226651                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123346                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.837522                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    5992.056718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    10.755416                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.731452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.732765                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7947                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          487                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1143                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          980                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000854                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.970093                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3473910                       # Number of tag accesses
system.l2.tags.data_accesses                  3473910                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     37434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      1857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000473784084                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           87                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           87                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               59388                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1433                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        776                       # Number of write requests accepted
system.mem_ctrls.readBursts                     40296                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1552                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    901                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    14                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.41                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 40296                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1552                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   16875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           87                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     454.965517                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    156.275557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2756.573144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           86     98.85%     98.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      1.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            87                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           87                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.436782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.406211                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.030930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               26     29.89%     29.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      5.75%     35.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               49     56.32%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      6.90%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            87                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   57664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2578944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                99328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1352.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1908450800                       # Total gap between requests
system.mem_ctrls.avgGap                      91208.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2395776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         6656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       118848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        97088                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 1256477548.066333055496                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 3490774.830338693224                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 62330469.807105317712                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50918321.323305748403                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        37458                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          104                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data         2734                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1552                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1041621678                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      3149944                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data     90637174                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  27212144322                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     27807.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     30287.92                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     33151.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17533598.15                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2397312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         6656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       174976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2578944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         6656                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        99328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        99328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        18729                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data         1367                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          20148                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          776                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           776                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher   1257283111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      3490775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     91767100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1352540986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      3490775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3490775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     52093101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        52093101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     52093101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   1257283111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      3490775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     91767100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1404634088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39395                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1517                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2585                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2396                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2438                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2497                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2490                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           54                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           90                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           86                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           80                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           68                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          105                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          108                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               471918206                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             147810040                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1135408796                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11979.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28821.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36497                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1139                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.64                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           75.08                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3275                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   799.384427                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   654.448102                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   351.060350                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           43      1.31%      1.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          401     12.24%     13.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          195      5.95%     19.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          143      4.37%     23.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           94      2.87%     26.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           82      2.50%     29.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           51      1.56%     30.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           48      1.47%     32.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2218     67.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3275                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2521280                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              97088                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1322.298793                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.918321                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.05                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               91.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    17004484.224000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    8393239.008000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   130398238.656000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3581749.248000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 157929108.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 623984104.128001                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 321878714.640000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1263169638.864000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   662.476079                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    713645234                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     63700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1129394766                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    17510193.792000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    8637651.792000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   130338671.904000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  4136309.856000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 157929108.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 631458628.416000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 315593319.216000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  1265603883.936000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   663.752732                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    699635713                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     63700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1143404287                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              20105                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          776                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11246                       # Transaction distribution
system.membus.trans_dist::ReadExReq                42                       # Transaction distribution
system.membus.trans_dist::ReadExResp               42                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          20106                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        52317                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  52317                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2678144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2678144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20148                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20148    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20148                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            51078086                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          188008550                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1495865                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       707650                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         3194                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       879478                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          879351                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.985560                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          385697                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            2                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            2                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       265956                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            2                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts         3156                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      4691952                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.159631                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.868025                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1700415     36.24%     36.24% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       506874     10.80%     47.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        91473      1.95%     48.99% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       129697      2.76%     51.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2263493     48.24%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      4691952                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10004733                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10132883                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             4395350                       # Number of memory references committed
system.switch_cpus.commit.loads               3322006                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1449642                       # Number of branches committed
system.switch_cpus.commit.vector                   18                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             9437017                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        379251                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      5688836     56.14%     56.14% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        48689      0.48%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            3      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            1      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            4      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     56.62% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3322006     32.78%     89.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1073344     10.59%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10132883                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2263493                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           457352                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       2918854                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            735501                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        647193                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           3426                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       868578                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            44                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       10446357                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         15849                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         4894                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               10376593                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             1495865                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1265048                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               4753569                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            6936                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          238                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           57                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          100                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           1829976                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            68                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      4762326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.217893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.839179                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          2449696     51.44%     51.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           441547      9.27%     60.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           158275      3.32%     64.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           207041      4.35%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           238892      5.02%     73.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           269905      5.67%     79.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           483538     10.15%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           130668      2.74%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           382764      8.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      4762326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.313806                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.176824                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             1770416                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           74895                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          271                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          57706                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads        25750                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             45                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1906740000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           3426                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           845233                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         1671058                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles          295                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            966408                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1275906                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       10415629                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          5766                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             2                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           1151                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.fullRegistersEvents      1120259                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     10339555                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            13663416                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11549692                       # Number of integer rename lookups
system.switch_cpus.rename.vecLookups               48                       # Number of vector rename lookups
system.switch_cpus.rename.committedMaps      10087963                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           251592                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing              29                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            2                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3789211                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 12826843                       # The number of ROB reads
system.switch_cpus.rob.writes                20868101                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          9999998                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10128148                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            103740                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        21756                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11246                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            20774                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1056                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            52                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       103689                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          104                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       314103                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                314207                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     26797824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               26804480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           32796                       # Total snoops (count)
system.tol2bus.snoopTraffic                     99328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           137593                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000080                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008941                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 137582     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             137593                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1906740000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          251146800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            104000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         209488000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            11.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
