/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_NVME_H
#define TRACE_TRACE_HW_NVME_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_PCI_NVME_ADMIN_CMD 0
#define TRACE_PCI_NVME_ADMIN_CMD_ENABLED 0
#define TRACE_PCI_NVME_ADMIN_CMD_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_admin_cmd(uint16_t cid, uint16_t sqid, uint8_t opcode, const char *opname) {
    (void)cid;
    (void)sqid;
    (void)opcode;
    (void)opname;
}
#define TRACE_PCI_NVME_AER 0
#define TRACE_PCI_NVME_AER_ENABLED 0
#define TRACE_PCI_NVME_AER_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_aer(uint16_t cid) {
    (void)cid;
}
#define TRACE_PCI_NVME_AER_AERL_EXCEEDED 0
#define TRACE_PCI_NVME_AER_AERL_EXCEEDED_ENABLED 0
#define TRACE_PCI_NVME_AER_AERL_EXCEEDED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_aer_aerl_exceeded(void) {
}
#define TRACE_PCI_NVME_AER_MASKED 0
#define TRACE_PCI_NVME_AER_MASKED_ENABLED 0
#define TRACE_PCI_NVME_AER_MASKED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_aer_masked(uint8_t type, uint8_t mask) {
    (void)type;
    (void)mask;
}
#define TRACE_PCI_NVME_AER_POST_CQE 0
#define TRACE_PCI_NVME_AER_POST_CQE_ENABLED 0
#define TRACE_PCI_NVME_AER_POST_CQE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_aer_post_cqe(uint8_t typ, uint8_t info, uint8_t log_page) {
    (void)typ;
    (void)info;
    (void)log_page;
}
#define TRACE_PCI_NVME_AIO_COPY_IN_CB 0
#define TRACE_PCI_NVME_AIO_COPY_IN_CB_ENABLED 0
#define TRACE_PCI_NVME_AIO_COPY_IN_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_aio_copy_in_cb(uint16_t cid) {
    (void)cid;
}
#define TRACE_PCI_NVME_AIO_DISCARD_CB 0
#define TRACE_PCI_NVME_AIO_DISCARD_CB_ENABLED 0
#define TRACE_PCI_NVME_AIO_DISCARD_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_aio_discard_cb(uint16_t cid) {
    (void)cid;
}
#define TRACE_PCI_NVME_AIO_FLUSH_CB 0
#define TRACE_PCI_NVME_AIO_FLUSH_CB_ENABLED 0
#define TRACE_PCI_NVME_AIO_FLUSH_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_aio_flush_cb(uint16_t cid, const char *blkname) {
    (void)cid;
    (void)blkname;
}
#define TRACE_PCI_NVME_BLOCK_STATUS 0
#define TRACE_PCI_NVME_BLOCK_STATUS_ENABLED 0
#define TRACE_PCI_NVME_BLOCK_STATUS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_block_status(int64_t offset, int64_t bytes, int64_t pnum, int ret, bool zeroed) {
    (void)offset;
    (void)bytes;
    (void)pnum;
    (void)ret;
    (void)zeroed;
}
#define TRACE_PCI_NVME_CLEAR_NS_CLOSE 0
#define TRACE_PCI_NVME_CLEAR_NS_CLOSE_ENABLED 0
#define TRACE_PCI_NVME_CLEAR_NS_CLOSE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_clear_ns_close(uint32_t state, uint64_t slba) {
    (void)state;
    (void)slba;
}
#define TRACE_PCI_NVME_CLEAR_NS_RESET 0
#define TRACE_PCI_NVME_CLEAR_NS_RESET_ENABLED 0
#define TRACE_PCI_NVME_CLEAR_NS_RESET_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_clear_ns_reset(uint32_t state, uint64_t slba) {
    (void)state;
    (void)slba;
}
#define TRACE_PCI_NVME_CLOSE_ZONE 0
#define TRACE_PCI_NVME_CLOSE_ZONE_ENABLED 0
#define TRACE_PCI_NVME_CLOSE_ZONE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_close_zone(uint64_t slba, uint32_t zone_idx, int all) {
    (void)slba;
    (void)zone_idx;
    (void)all;
}
#define TRACE_PCI_NVME_COMPARE 0
#define TRACE_PCI_NVME_COMPARE_ENABLED 0
#define TRACE_PCI_NVME_COMPARE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_compare(uint16_t cid, uint32_t nsid, uint64_t slba, uint32_t nlb) {
    (void)cid;
    (void)nsid;
    (void)slba;
    (void)nlb;
}
#define TRACE_PCI_NVME_COMPARE_DATA_CB 0
#define TRACE_PCI_NVME_COMPARE_DATA_CB_ENABLED 0
#define TRACE_PCI_NVME_COMPARE_DATA_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_compare_data_cb(uint16_t cid) {
    (void)cid;
}
#define TRACE_PCI_NVME_COMPARE_MDATA_CB 0
#define TRACE_PCI_NVME_COMPARE_MDATA_CB_ENABLED 0
#define TRACE_PCI_NVME_COMPARE_MDATA_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_compare_mdata_cb(uint16_t cid) {
    (void)cid;
}
#define TRACE_PCI_NVME_COPY 0
#define TRACE_PCI_NVME_COPY_ENABLED 0
#define TRACE_PCI_NVME_COPY_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_copy(uint16_t cid, uint32_t nsid, uint16_t nr, uint8_t format) {
    (void)cid;
    (void)nsid;
    (void)nr;
    (void)format;
}
#define TRACE_PCI_NVME_COPY_OUT 0
#define TRACE_PCI_NVME_COPY_OUT_ENABLED 0
#define TRACE_PCI_NVME_COPY_OUT_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_copy_out(uint64_t slba, uint32_t nlb) {
    (void)slba;
    (void)nlb;
}
#define TRACE_PCI_NVME_COPY_SOURCE_RANGE 0
#define TRACE_PCI_NVME_COPY_SOURCE_RANGE_ENABLED 0
#define TRACE_PCI_NVME_COPY_SOURCE_RANGE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_copy_source_range(uint64_t slba, uint32_t nlb) {
    (void)slba;
    (void)nlb;
}
#define TRACE_PCI_NVME_CREATE_CQ 0
#define TRACE_PCI_NVME_CREATE_CQ_ENABLED 0
#define TRACE_PCI_NVME_CREATE_CQ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_create_cq(uint64_t addr, uint16_t cqid, uint16_t vector, uint16_t size, uint16_t qflags, int ien) {
    (void)addr;
    (void)cqid;
    (void)vector;
    (void)size;
    (void)qflags;
    (void)ien;
}
#define TRACE_PCI_NVME_CREATE_SQ 0
#define TRACE_PCI_NVME_CREATE_SQ_ENABLED 0
#define TRACE_PCI_NVME_CREATE_SQ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_create_sq(uint64_t addr, uint16_t sqid, uint16_t cqid, uint16_t qsize, uint16_t qflags) {
    (void)addr;
    (void)sqid;
    (void)cqid;
    (void)qsize;
    (void)qflags;
}
#define TRACE_PCI_NVME_DBBUF_CONFIG 0
#define TRACE_PCI_NVME_DBBUF_CONFIG_ENABLED 0
#define TRACE_PCI_NVME_DBBUF_CONFIG_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dbbuf_config(uint64_t dbs_addr, uint64_t eis_addr) {
    (void)dbs_addr;
    (void)eis_addr;
}
#define TRACE_PCI_NVME_DEL_CQ 0
#define TRACE_PCI_NVME_DEL_CQ_ENABLED 0
#define TRACE_PCI_NVME_DEL_CQ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_del_cq(uint16_t cqid) {
    (void)cqid;
}
#define TRACE_PCI_NVME_DEL_SQ 0
#define TRACE_PCI_NVME_DEL_SQ_ENABLED 0
#define TRACE_PCI_NVME_DEL_SQ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_del_sq(uint16_t qid) {
    (void)qid;
}
#define TRACE_PCI_NVME_DIF_CHECK 0
#define TRACE_PCI_NVME_DIF_CHECK_ENABLED 0
#define TRACE_PCI_NVME_DIF_CHECK_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_check(uint8_t prinfo, uint16_t chksum_len) {
    (void)prinfo;
    (void)chksum_len;
}
#define TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC16 0
#define TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC16_ENABLED 0
#define TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC16_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_pract_generate_dif_crc16(size_t len, size_t lba_size, size_t chksum_len, uint16_t apptag, uint32_t reftag) {
    (void)len;
    (void)lba_size;
    (void)chksum_len;
    (void)apptag;
    (void)reftag;
}
#define TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC64 0
#define TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC64_ENABLED 0
#define TRACE_PCI_NVME_DIF_PRACT_GENERATE_DIF_CRC64_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_pract_generate_dif_crc64(size_t len, size_t lba_size, size_t chksum_len, uint16_t apptag, uint64_t reftag) {
    (void)len;
    (void)lba_size;
    (void)chksum_len;
    (void)apptag;
    (void)reftag;
}
#define TRACE_PCI_NVME_DIF_PRCHK_APPTAG 0
#define TRACE_PCI_NVME_DIF_PRCHK_APPTAG_ENABLED 0
#define TRACE_PCI_NVME_DIF_PRCHK_APPTAG_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_prchk_apptag(uint16_t apptag, uint16_t elbat, uint16_t elbatm) {
    (void)apptag;
    (void)elbat;
    (void)elbatm;
}
#define TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC16 0
#define TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC16_ENABLED 0
#define TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC16_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_prchk_disabled_crc16(uint16_t apptag, uint32_t reftag) {
    (void)apptag;
    (void)reftag;
}
#define TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC64 0
#define TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC64_ENABLED 0
#define TRACE_PCI_NVME_DIF_PRCHK_DISABLED_CRC64_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_prchk_disabled_crc64(uint16_t apptag, uint64_t reftag) {
    (void)apptag;
    (void)reftag;
}
#define TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC16 0
#define TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC16_ENABLED 0
#define TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC16_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_prchk_guard_crc16(uint16_t guard, uint16_t crc) {
    (void)guard;
    (void)crc;
}
#define TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC64 0
#define TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC64_ENABLED 0
#define TRACE_PCI_NVME_DIF_PRCHK_GUARD_CRC64_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_prchk_guard_crc64(uint64_t guard, uint64_t crc) {
    (void)guard;
    (void)crc;
}
#define TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC16 0
#define TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC16_ENABLED 0
#define TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC16_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_prchk_reftag_crc16(uint32_t reftag, uint32_t elbrt) {
    (void)reftag;
    (void)elbrt;
}
#define TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC64 0
#define TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC64_ENABLED 0
#define TRACE_PCI_NVME_DIF_PRCHK_REFTAG_CRC64_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_prchk_reftag_crc64(uint64_t reftag, uint64_t elbrt) {
    (void)reftag;
    (void)elbrt;
}
#define TRACE_PCI_NVME_DIF_RW 0
#define TRACE_PCI_NVME_DIF_RW_ENABLED 0
#define TRACE_PCI_NVME_DIF_RW_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_rw(uint8_t pract, uint8_t prinfo) {
    (void)pract;
    (void)prinfo;
}
#define TRACE_PCI_NVME_DIF_RW_CB 0
#define TRACE_PCI_NVME_DIF_RW_CB_ENABLED 0
#define TRACE_PCI_NVME_DIF_RW_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_rw_cb(uint16_t cid, const char *blkname) {
    (void)cid;
    (void)blkname;
}
#define TRACE_PCI_NVME_DIF_RW_CHECK_CB 0
#define TRACE_PCI_NVME_DIF_RW_CHECK_CB_ENABLED 0
#define TRACE_PCI_NVME_DIF_RW_CHECK_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_rw_check_cb(uint16_t cid, uint8_t prinfo, uint16_t apptag, uint16_t appmask, uint32_t reftag) {
    (void)cid;
    (void)prinfo;
    (void)apptag;
    (void)appmask;
    (void)reftag;
}
#define TRACE_PCI_NVME_DIF_RW_MDATA_IN_CB 0
#define TRACE_PCI_NVME_DIF_RW_MDATA_IN_CB_ENABLED 0
#define TRACE_PCI_NVME_DIF_RW_MDATA_IN_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_rw_mdata_in_cb(uint16_t cid, const char *blkname) {
    (void)cid;
    (void)blkname;
}
#define TRACE_PCI_NVME_DIF_RW_MDATA_OUT_CB 0
#define TRACE_PCI_NVME_DIF_RW_MDATA_OUT_CB_ENABLED 0
#define TRACE_PCI_NVME_DIF_RW_MDATA_OUT_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dif_rw_mdata_out_cb(uint16_t cid, const char *blkname) {
    (void)cid;
    (void)blkname;
}
#define TRACE_PCI_NVME_DMA_READ 0
#define TRACE_PCI_NVME_DMA_READ_ENABLED 0
#define TRACE_PCI_NVME_DMA_READ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dma_read(uint64_t prp1, uint64_t prp2) {
    (void)prp1;
    (void)prp2;
}
#define TRACE_PCI_NVME_DSM 0
#define TRACE_PCI_NVME_DSM_ENABLED 0
#define TRACE_PCI_NVME_DSM_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dsm(uint32_t nr, uint32_t attr) {
    (void)nr;
    (void)attr;
}
#define TRACE_PCI_NVME_DSM_DEALLOCATE 0
#define TRACE_PCI_NVME_DSM_DEALLOCATE_ENABLED 0
#define TRACE_PCI_NVME_DSM_DEALLOCATE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dsm_deallocate(uint64_t slba, uint32_t nlb) {
    (void)slba;
    (void)nlb;
}
#define TRACE_PCI_NVME_DSM_SINGLE_RANGE_LIMIT_EXCEEDED 0
#define TRACE_PCI_NVME_DSM_SINGLE_RANGE_LIMIT_EXCEEDED_ENABLED 0
#define TRACE_PCI_NVME_DSM_SINGLE_RANGE_LIMIT_EXCEEDED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_dsm_single_range_limit_exceeded(uint32_t nlb, uint32_t dmrsl) {
    (void)nlb;
    (void)dmrsl;
}
#define TRACE_PCI_NVME_ENQUEUE_EVENT 0
#define TRACE_PCI_NVME_ENQUEUE_EVENT_ENABLED 0
#define TRACE_PCI_NVME_ENQUEUE_EVENT_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_enqueue_event(uint8_t typ, uint8_t info, uint8_t log_page) {
    (void)typ;
    (void)info;
    (void)log_page;
}
#define TRACE_PCI_NVME_ENQUEUE_EVENT_MASKED 0
#define TRACE_PCI_NVME_ENQUEUE_EVENT_MASKED_ENABLED 0
#define TRACE_PCI_NVME_ENQUEUE_EVENT_MASKED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_enqueue_event_masked(uint8_t typ) {
    (void)typ;
}
#define TRACE_PCI_NVME_ENQUEUE_EVENT_NOQUEUE 0
#define TRACE_PCI_NVME_ENQUEUE_EVENT_NOQUEUE_ENABLED 0
#define TRACE_PCI_NVME_ENQUEUE_EVENT_NOQUEUE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_enqueue_event_noqueue(int queued) {
    (void)queued;
}
#define TRACE_PCI_NVME_ENQUEUE_REQ_COMPLETION 0
#define TRACE_PCI_NVME_ENQUEUE_REQ_COMPLETION_ENABLED 0
#define TRACE_PCI_NVME_ENQUEUE_REQ_COMPLETION_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_enqueue_req_completion(uint16_t cid, uint16_t cqid, uint32_t dw0, uint32_t dw1, uint16_t status) {
    (void)cid;
    (void)cqid;
    (void)dw0;
    (void)dw1;
    (void)status;
}
#define TRACE_PCI_NVME_ERR_ADDR_READ 0
#define TRACE_PCI_NVME_ERR_ADDR_READ_ENABLED 0
#define TRACE_PCI_NVME_ERR_ADDR_READ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_addr_read(uint64_t addr) {
    (void)addr;
}
#define TRACE_PCI_NVME_ERR_ADDR_WRITE 0
#define TRACE_PCI_NVME_ERR_ADDR_WRITE_ENABLED 0
#define TRACE_PCI_NVME_ERR_ADDR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_addr_write(uint64_t addr) {
    (void)addr;
}
#define TRACE_PCI_NVME_ERR_AIO 0
#define TRACE_PCI_NVME_ERR_AIO_ENABLED 0
#define TRACE_PCI_NVME_ERR_AIO_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_aio(uint16_t cid, const char *errname, uint16_t status) {
    (void)cid;
    (void)errname;
    (void)status;
}
#define TRACE_PCI_NVME_ERR_APPEND_NOT_AT_START 0
#define TRACE_PCI_NVME_ERR_APPEND_NOT_AT_START_ENABLED 0
#define TRACE_PCI_NVME_ERR_APPEND_NOT_AT_START_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_append_not_at_start(uint64_t slba, uint64_t zone) {
    (void)slba;
    (void)zone;
}
#define TRACE_PCI_NVME_ERR_CFS 0
#define TRACE_PCI_NVME_ERR_CFS_ENABLED 0
#define TRACE_PCI_NVME_ERR_CFS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_cfs(void) {
}
#define TRACE_PCI_NVME_ERR_CMB_INVALID_CBA 0
#define TRACE_PCI_NVME_ERR_CMB_INVALID_CBA_ENABLED 0
#define TRACE_PCI_NVME_ERR_CMB_INVALID_CBA_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_cmb_invalid_cba(uint64_t cmbmsc) {
    (void)cmbmsc;
}
#define TRACE_PCI_NVME_ERR_CMB_NOT_ENABLED 0
#define TRACE_PCI_NVME_ERR_CMB_NOT_ENABLED_ENABLED 0
#define TRACE_PCI_NVME_ERR_CMB_NOT_ENABLED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_cmb_not_enabled(uint64_t cmbmsc) {
    (void)cmbmsc;
}
#define TRACE_PCI_NVME_ERR_COPY_INVALID_FORMAT 0
#define TRACE_PCI_NVME_ERR_COPY_INVALID_FORMAT_ENABLED 0
#define TRACE_PCI_NVME_ERR_COPY_INVALID_FORMAT_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_copy_invalid_format(uint8_t format) {
    (void)format;
}
#define TRACE_PCI_NVME_ERR_IGNORED_MMIO_VF_OFFLINE 0
#define TRACE_PCI_NVME_ERR_IGNORED_MMIO_VF_OFFLINE_ENABLED 0
#define TRACE_PCI_NVME_ERR_IGNORED_MMIO_VF_OFFLINE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_ignored_mmio_vf_offline(uint64_t addr, unsigned size) {
    (void)addr;
    (void)size;
}
#define TRACE_PCI_NVME_ERR_INSUFF_ACTIVE_RES 0
#define TRACE_PCI_NVME_ERR_INSUFF_ACTIVE_RES_ENABLED 0
#define TRACE_PCI_NVME_ERR_INSUFF_ACTIVE_RES_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_insuff_active_res(uint32_t max_active) {
    (void)max_active;
}
#define TRACE_PCI_NVME_ERR_INSUFF_OPEN_RES 0
#define TRACE_PCI_NVME_ERR_INSUFF_OPEN_RES_ENABLED 0
#define TRACE_PCI_NVME_ERR_INSUFF_OPEN_RES_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_insuff_open_res(uint32_t max_open) {
    (void)max_open;
}
#define TRACE_PCI_NVME_ERR_INVALID_ADMIN_OPC 0
#define TRACE_PCI_NVME_ERR_INVALID_ADMIN_OPC_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_ADMIN_OPC_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_admin_opc(uint8_t opc) {
    (void)opc;
}
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ADDR 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ADDR_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ADDR_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_create_cq_addr(uint64_t addr) {
    (void)addr;
}
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_CQID 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_CQID_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_CQID_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_create_cq_cqid(uint16_t cqid) {
    (void)cqid;
}
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ENTRY_SIZE 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ENTRY_SIZE_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_ENTRY_SIZE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_create_cq_entry_size(uint8_t iosqes, uint8_t iocqes) {
    (void)iosqes;
    (void)iocqes;
}
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_QFLAGS 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_QFLAGS_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_QFLAGS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_create_cq_qflags(uint16_t qflags) {
    (void)qflags;
}
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_SIZE 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_SIZE_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_SIZE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_create_cq_size(uint16_t size) {
    (void)size;
}
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_VECTOR 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_VECTOR_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_CQ_VECTOR_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_create_cq_vector(uint16_t vector) {
    (void)vector;
}
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_ADDR 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_ADDR_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_ADDR_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_create_sq_addr(uint64_t addr) {
    (void)addr;
}
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_CQID 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_CQID_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_CQID_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_create_sq_cqid(uint16_t cqid) {
    (void)cqid;
}
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_QFLAGS 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_QFLAGS_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_QFLAGS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_create_sq_qflags(uint16_t qflags) {
    (void)qflags;
}
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SIZE 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SIZE_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SIZE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_create_sq_size(uint16_t qsize) {
    (void)qsize;
}
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SQID 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SQID_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_CREATE_SQ_SQID_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_create_sq_sqid(uint16_t sqid) {
    (void)sqid;
}
#define TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_CQID 0
#define TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_CQID_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_CQID_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_del_cq_cqid(uint16_t cqid) {
    (void)cqid;
}
#define TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_NOTEMPTY 0
#define TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_NOTEMPTY_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_DEL_CQ_NOTEMPTY_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_del_cq_notempty(uint16_t cqid) {
    (void)cqid;
}
#define TRACE_PCI_NVME_ERR_INVALID_DEL_SQ 0
#define TRACE_PCI_NVME_ERR_INVALID_DEL_SQ_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_DEL_SQ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_del_sq(uint16_t qid) {
    (void)qid;
}
#define TRACE_PCI_NVME_ERR_INVALID_DMA 0
#define TRACE_PCI_NVME_ERR_INVALID_DMA_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_DMA_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_dma(void) {
}
#define TRACE_PCI_NVME_ERR_INVALID_GETFEAT 0
#define TRACE_PCI_NVME_ERR_INVALID_GETFEAT_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_GETFEAT_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_getfeat(int dw10) {
    (void)dw10;
}
#define TRACE_PCI_NVME_ERR_INVALID_IDENTIFY_CNS 0
#define TRACE_PCI_NVME_ERR_INVALID_IDENTIFY_CNS_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_IDENTIFY_CNS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_identify_cns(uint16_t cns) {
    (void)cns;
}
#define TRACE_PCI_NVME_ERR_INVALID_IOCSCI 0
#define TRACE_PCI_NVME_ERR_INVALID_IOCSCI_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_IOCSCI_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_iocsci(uint32_t idx) {
    (void)idx;
}
#define TRACE_PCI_NVME_ERR_INVALID_LBA_RANGE 0
#define TRACE_PCI_NVME_ERR_INVALID_LBA_RANGE_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_LBA_RANGE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_lba_range(uint64_t start, uint64_t len, uint64_t limit) {
    (void)start;
    (void)len;
    (void)limit;
}
#define TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE 0
#define TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_log_page(uint16_t cid, uint16_t lid) {
    (void)cid;
    (void)lid;
}
#define TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_OFFSET 0
#define TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_OFFSET_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_LOG_PAGE_OFFSET_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_log_page_offset(uint64_t ofs, uint64_t size) {
    (void)ofs;
    (void)size;
}
#define TRACE_PCI_NVME_ERR_INVALID_MGMT_ACTION 0
#define TRACE_PCI_NVME_ERR_INVALID_MGMT_ACTION_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_MGMT_ACTION_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_mgmt_action(uint8_t action) {
    (void)action;
}
#define TRACE_PCI_NVME_ERR_INVALID_NUM_SGLD 0
#define TRACE_PCI_NVME_ERR_INVALID_NUM_SGLD_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_NUM_SGLD_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_num_sgld(uint16_t cid, uint8_t typ) {
    (void)cid;
    (void)typ;
}
#define TRACE_PCI_NVME_ERR_INVALID_OPC 0
#define TRACE_PCI_NVME_ERR_INVALID_OPC_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_OPC_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_opc(uint8_t opc) {
    (void)opc;
}
#define TRACE_PCI_NVME_ERR_INVALID_PRP2_ALIGN 0
#define TRACE_PCI_NVME_ERR_INVALID_PRP2_ALIGN_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_PRP2_ALIGN_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_prp2_align(uint64_t prp2) {
    (void)prp2;
}
#define TRACE_PCI_NVME_ERR_INVALID_PRPLIST_ENT 0
#define TRACE_PCI_NVME_ERR_INVALID_PRPLIST_ENT_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_PRPLIST_ENT_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_prplist_ent(uint64_t prplist) {
    (void)prplist;
}
#define TRACE_PCI_NVME_ERR_INVALID_SETFEAT 0
#define TRACE_PCI_NVME_ERR_INVALID_SETFEAT_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_SETFEAT_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_setfeat(uint32_t dw10) {
    (void)dw10;
}
#define TRACE_PCI_NVME_ERR_INVALID_SGL_EXCESS_LENGTH 0
#define TRACE_PCI_NVME_ERR_INVALID_SGL_EXCESS_LENGTH_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_SGL_EXCESS_LENGTH_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_sgl_excess_length(uint32_t residual) {
    (void)residual;
}
#define TRACE_PCI_NVME_ERR_INVALID_SGLD 0
#define TRACE_PCI_NVME_ERR_INVALID_SGLD_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_SGLD_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_sgld(uint16_t cid, uint8_t typ) {
    (void)cid;
    (void)typ;
}
#define TRACE_PCI_NVME_ERR_INVALID_ZONE_STATE_TRANSITION 0
#define TRACE_PCI_NVME_ERR_INVALID_ZONE_STATE_TRANSITION_ENABLED 0
#define TRACE_PCI_NVME_ERR_INVALID_ZONE_STATE_TRANSITION_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_invalid_zone_state_transition(uint8_t action, uint64_t slba, uint8_t attrs) {
    (void)action;
    (void)slba;
    (void)attrs;
}
#define TRACE_PCI_NVME_ERR_MDTS 0
#define TRACE_PCI_NVME_ERR_MDTS_ENABLED 0
#define TRACE_PCI_NVME_ERR_MDTS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_mdts(size_t len) {
    (void)len;
}
#define TRACE_PCI_NVME_ERR_REQ_STATUS 0
#define TRACE_PCI_NVME_ERR_REQ_STATUS_ENABLED 0
#define TRACE_PCI_NVME_ERR_REQ_STATUS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_req_status(uint16_t cid, uint32_t nsid, uint16_t status, uint8_t opc) {
    (void)cid;
    (void)nsid;
    (void)status;
    (void)opc;
}
#define TRACE_PCI_NVME_ERR_STARTFAIL 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail(void) {
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_ACQ_MISALIGNED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_ACQ_MISALIGNED_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_ACQ_MISALIGNED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_acq_misaligned(uint64_t addr) {
    (void)addr;
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_ACQENT_SZ_ZERO 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_ACQENT_SZ_ZERO_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_ACQENT_SZ_ZERO_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_acqent_sz_zero(void) {
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_ASQ_MISALIGNED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_ASQ_MISALIGNED_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_ASQ_MISALIGNED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_asq_misaligned(uint64_t addr) {
    (void)addr;
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_ASQENT_SZ_ZERO 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_ASQENT_SZ_ZERO_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_ASQENT_SZ_ZERO_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_asqent_sz_zero(void) {
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_CQ 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_CQ_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_CQ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_cq(void) {
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_LARGE 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_LARGE_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_LARGE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_cqent_too_large(uint8_t log2ps, uint8_t maxlog2ps) {
    (void)log2ps;
    (void)maxlog2ps;
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_SMALL 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_SMALL_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_CQENT_TOO_SMALL_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_cqent_too_small(uint8_t log2ps, uint8_t maxlog2ps) {
    (void)log2ps;
    (void)maxlog2ps;
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_CSS 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_CSS_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_CSS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_css(uint8_t css) {
    (void)css;
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_LARGE 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_LARGE_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_LARGE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_page_too_large(uint8_t log2ps, uint8_t maxlog2ps) {
    (void)log2ps;
    (void)maxlog2ps;
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_SMALL 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_SMALL_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_PAGE_TOO_SMALL_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_page_too_small(uint8_t log2ps, uint8_t maxlog2ps) {
    (void)log2ps;
    (void)maxlog2ps;
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_SQ 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_SQ_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_SQ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_sq(void) {
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_LARGE 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_LARGE_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_LARGE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_sqent_too_large(uint8_t log2ps, uint8_t maxlog2ps) {
    (void)log2ps;
    (void)maxlog2ps;
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_SMALL 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_SMALL_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_SQENT_TOO_SMALL_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_sqent_too_small(uint8_t log2ps, uint8_t maxlog2ps) {
    (void)log2ps;
    (void)maxlog2ps;
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_VIRT_STATE 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_VIRT_STATE_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_VIRT_STATE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_virt_state(uint16_t vq, uint16_t vi) {
    (void)vq;
    (void)vi;
}
#define TRACE_PCI_NVME_ERR_STARTFAIL_ZASL_TOO_SMALL 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_ZASL_TOO_SMALL_ENABLED 0
#define TRACE_PCI_NVME_ERR_STARTFAIL_ZASL_TOO_SMALL_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_startfail_zasl_too_small(uint32_t zasl, uint32_t pagesz) {
    (void)zasl;
    (void)pagesz;
}
#define TRACE_PCI_NVME_ERR_UNALIGNED_ZONE_CMD 0
#define TRACE_PCI_NVME_ERR_UNALIGNED_ZONE_CMD_ENABLED 0
#define TRACE_PCI_NVME_ERR_UNALIGNED_ZONE_CMD_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_unaligned_zone_cmd(uint8_t action, uint64_t slba, uint64_t zslba) {
    (void)action;
    (void)slba;
    (void)zslba;
}
#define TRACE_PCI_NVME_ERR_WRITE_NOT_AT_WP 0
#define TRACE_PCI_NVME_ERR_WRITE_NOT_AT_WP_ENABLED 0
#define TRACE_PCI_NVME_ERR_WRITE_NOT_AT_WP_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_write_not_at_wp(uint64_t slba, uint64_t zone, uint64_t wp) {
    (void)slba;
    (void)zone;
    (void)wp;
}
#define TRACE_PCI_NVME_ERR_ZASL 0
#define TRACE_PCI_NVME_ERR_ZASL_ENABLED 0
#define TRACE_PCI_NVME_ERR_ZASL_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_zasl(size_t len) {
    (void)len;
}
#define TRACE_PCI_NVME_ERR_ZD_EXTENSION_MAP_ERROR 0
#define TRACE_PCI_NVME_ERR_ZD_EXTENSION_MAP_ERROR_ENABLED 0
#define TRACE_PCI_NVME_ERR_ZD_EXTENSION_MAP_ERROR_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_zd_extension_map_error(uint32_t zone_idx) {
    (void)zone_idx;
}
#define TRACE_PCI_NVME_ERR_ZONE_BOUNDARY 0
#define TRACE_PCI_NVME_ERR_ZONE_BOUNDARY_ENABLED 0
#define TRACE_PCI_NVME_ERR_ZONE_BOUNDARY_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_zone_boundary(uint64_t slba, uint32_t nlb, uint64_t zcap) {
    (void)slba;
    (void)nlb;
    (void)zcap;
}
#define TRACE_PCI_NVME_ERR_ZONE_INVALID_WRITE 0
#define TRACE_PCI_NVME_ERR_ZONE_INVALID_WRITE_ENABLED 0
#define TRACE_PCI_NVME_ERR_ZONE_INVALID_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_zone_invalid_write(uint64_t slba, uint64_t wp) {
    (void)slba;
    (void)wp;
}
#define TRACE_PCI_NVME_ERR_ZONE_IS_FULL 0
#define TRACE_PCI_NVME_ERR_ZONE_IS_FULL_ENABLED 0
#define TRACE_PCI_NVME_ERR_ZONE_IS_FULL_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_zone_is_full(uint64_t zslba) {
    (void)zslba;
}
#define TRACE_PCI_NVME_ERR_ZONE_IS_OFFLINE 0
#define TRACE_PCI_NVME_ERR_ZONE_IS_OFFLINE_ENABLED 0
#define TRACE_PCI_NVME_ERR_ZONE_IS_OFFLINE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_zone_is_offline(uint64_t zslba) {
    (void)zslba;
}
#define TRACE_PCI_NVME_ERR_ZONE_IS_READ_ONLY 0
#define TRACE_PCI_NVME_ERR_ZONE_IS_READ_ONLY_ENABLED 0
#define TRACE_PCI_NVME_ERR_ZONE_IS_READ_ONLY_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_zone_is_read_only(uint64_t zslba) {
    (void)zslba;
}
#define TRACE_PCI_NVME_ERR_ZONE_READ_NOT_OK 0
#define TRACE_PCI_NVME_ERR_ZONE_READ_NOT_OK_ENABLED 0
#define TRACE_PCI_NVME_ERR_ZONE_READ_NOT_OK_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_zone_read_not_ok(uint64_t slba, uint32_t nlb, uint16_t status) {
    (void)slba;
    (void)nlb;
    (void)status;
}
#define TRACE_PCI_NVME_ERR_ZONE_WRITE_NOT_OK 0
#define TRACE_PCI_NVME_ERR_ZONE_WRITE_NOT_OK_ENABLED 0
#define TRACE_PCI_NVME_ERR_ZONE_WRITE_NOT_OK_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_err_zone_write_not_ok(uint64_t slba, uint32_t nlb, uint16_t status) {
    (void)slba;
    (void)nlb;
    (void)status;
}
#define TRACE_PCI_NVME_FDP_RUH_CHANGE 0
#define TRACE_PCI_NVME_FDP_RUH_CHANGE_ENABLED 0
#define TRACE_PCI_NVME_FDP_RUH_CHANGE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_fdp_ruh_change(uint16_t rgid, uint16_t ruhid) {
    (void)rgid;
    (void)ruhid;
}
#define TRACE_PCI_NVME_FINISH_ZONE 0
#define TRACE_PCI_NVME_FINISH_ZONE_ENABLED 0
#define TRACE_PCI_NVME_FINISH_ZONE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_finish_zone(uint64_t slba, uint32_t zone_idx, int all) {
    (void)slba;
    (void)zone_idx;
    (void)all;
}
#define TRACE_PCI_NVME_FLUSH_NS 0
#define TRACE_PCI_NVME_FLUSH_NS_ENABLED 0
#define TRACE_PCI_NVME_FLUSH_NS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_flush_ns(uint32_t nsid) {
    (void)nsid;
}
#define TRACE_PCI_NVME_FORMAT_SET 0
#define TRACE_PCI_NVME_FORMAT_SET_ENABLED 0
#define TRACE_PCI_NVME_FORMAT_SET_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_format_set(uint32_t nsid, uint8_t lbaf, uint8_t mset, uint8_t pi, uint8_t pil) {
    (void)nsid;
    (void)lbaf;
    (void)mset;
    (void)pi;
    (void)pil;
}
#define TRACE_PCI_NVME_GET_LOG 0
#define TRACE_PCI_NVME_GET_LOG_ENABLED 0
#define TRACE_PCI_NVME_GET_LOG_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_get_log(uint16_t cid, uint8_t lid, uint8_t lsp, uint8_t rae, uint32_t len, uint64_t off) {
    (void)cid;
    (void)lid;
    (void)lsp;
    (void)rae;
    (void)len;
    (void)off;
}
#define TRACE_PCI_NVME_GETFEAT 0
#define TRACE_PCI_NVME_GETFEAT_ENABLED 0
#define TRACE_PCI_NVME_GETFEAT_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_getfeat(uint16_t cid, uint32_t nsid, uint8_t fid, uint8_t sel, uint32_t cdw11) {
    (void)cid;
    (void)nsid;
    (void)fid;
    (void)sel;
    (void)cdw11;
}
#define TRACE_PCI_NVME_GETFEAT_NUMQ 0
#define TRACE_PCI_NVME_GETFEAT_NUMQ_ENABLED 0
#define TRACE_PCI_NVME_GETFEAT_NUMQ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_getfeat_numq(int result) {
    (void)result;
}
#define TRACE_PCI_NVME_GETFEAT_TIMESTAMP 0
#define TRACE_PCI_NVME_GETFEAT_TIMESTAMP_ENABLED 0
#define TRACE_PCI_NVME_GETFEAT_TIMESTAMP_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_getfeat_timestamp(uint64_t ts) {
    (void)ts;
}
#define TRACE_PCI_NVME_GETFEAT_VWCACHE 0
#define TRACE_PCI_NVME_GETFEAT_VWCACHE_ENABLED 0
#define TRACE_PCI_NVME_GETFEAT_VWCACHE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_getfeat_vwcache(const char* result) {
    (void)result;
}
#define TRACE_PCI_NVME_IDENTIFY 0
#define TRACE_PCI_NVME_IDENTIFY_ENABLED 0
#define TRACE_PCI_NVME_IDENTIFY_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_identify(uint16_t cid, uint8_t cns, uint16_t ctrlid, uint8_t csi) {
    (void)cid;
    (void)cns;
    (void)ctrlid;
    (void)csi;
}
#define TRACE_PCI_NVME_IDENTIFY_CMD_SET 0
#define TRACE_PCI_NVME_IDENTIFY_CMD_SET_ENABLED 0
#define TRACE_PCI_NVME_IDENTIFY_CMD_SET_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_identify_cmd_set(void) {
}
#define TRACE_PCI_NVME_IDENTIFY_CTRL 0
#define TRACE_PCI_NVME_IDENTIFY_CTRL_ENABLED 0
#define TRACE_PCI_NVME_IDENTIFY_CTRL_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_identify_ctrl(void) {
}
#define TRACE_PCI_NVME_IDENTIFY_CTRL_CSI 0
#define TRACE_PCI_NVME_IDENTIFY_CTRL_CSI_ENABLED 0
#define TRACE_PCI_NVME_IDENTIFY_CTRL_CSI_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_identify_ctrl_csi(uint8_t csi) {
    (void)csi;
}
#define TRACE_PCI_NVME_IDENTIFY_CTRL_LIST 0
#define TRACE_PCI_NVME_IDENTIFY_CTRL_LIST_ENABLED 0
#define TRACE_PCI_NVME_IDENTIFY_CTRL_LIST_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_identify_ctrl_list(uint8_t cns, uint16_t cntid) {
    (void)cns;
    (void)cntid;
}
#define TRACE_PCI_NVME_IDENTIFY_NS 0
#define TRACE_PCI_NVME_IDENTIFY_NS_ENABLED 0
#define TRACE_PCI_NVME_IDENTIFY_NS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_identify_ns(uint32_t ns) {
    (void)ns;
}
#define TRACE_PCI_NVME_IDENTIFY_NS_CSI 0
#define TRACE_PCI_NVME_IDENTIFY_NS_CSI_ENABLED 0
#define TRACE_PCI_NVME_IDENTIFY_NS_CSI_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_identify_ns_csi(uint32_t ns, uint8_t csi) {
    (void)ns;
    (void)csi;
}
#define TRACE_PCI_NVME_IDENTIFY_NS_DESCR_LIST 0
#define TRACE_PCI_NVME_IDENTIFY_NS_DESCR_LIST_ENABLED 0
#define TRACE_PCI_NVME_IDENTIFY_NS_DESCR_LIST_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_identify_ns_descr_list(uint32_t ns) {
    (void)ns;
}
#define TRACE_PCI_NVME_IDENTIFY_NS_IND 0
#define TRACE_PCI_NVME_IDENTIFY_NS_IND_ENABLED 0
#define TRACE_PCI_NVME_IDENTIFY_NS_IND_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_identify_ns_ind(uint32_t nsid) {
    (void)nsid;
}
#define TRACE_PCI_NVME_IDENTIFY_NSLIST 0
#define TRACE_PCI_NVME_IDENTIFY_NSLIST_ENABLED 0
#define TRACE_PCI_NVME_IDENTIFY_NSLIST_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_identify_nslist(uint32_t ns) {
    (void)ns;
}
#define TRACE_PCI_NVME_IDENTIFY_NSLIST_CSI 0
#define TRACE_PCI_NVME_IDENTIFY_NSLIST_CSI_ENABLED 0
#define TRACE_PCI_NVME_IDENTIFY_NSLIST_CSI_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_identify_nslist_csi(uint16_t ns, uint8_t csi) {
    (void)ns;
    (void)csi;
}
#define TRACE_PCI_NVME_IDENTIFY_PRI_CTRL_CAP 0
#define TRACE_PCI_NVME_IDENTIFY_PRI_CTRL_CAP_ENABLED 0
#define TRACE_PCI_NVME_IDENTIFY_PRI_CTRL_CAP_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_identify_pri_ctrl_cap(uint16_t cntlid) {
    (void)cntlid;
}
#define TRACE_PCI_NVME_IDENTIFY_SEC_CTRL_LIST 0
#define TRACE_PCI_NVME_IDENTIFY_SEC_CTRL_LIST_ENABLED 0
#define TRACE_PCI_NVME_IDENTIFY_SEC_CTRL_LIST_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_identify_sec_ctrl_list(uint16_t cntlid, uint8_t numcntl) {
    (void)cntlid;
    (void)numcntl;
}
#define TRACE_PCI_NVME_IO_CMD 0
#define TRACE_PCI_NVME_IO_CMD_ENABLED 0
#define TRACE_PCI_NVME_IO_CMD_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_io_cmd(uint16_t cid, uint32_t nsid, uint16_t sqid, uint8_t opcode, const char *opname) {
    (void)cid;
    (void)nsid;
    (void)sqid;
    (void)opcode;
    (void)opname;
}
#define TRACE_PCI_NVME_IRQ_MASKED 0
#define TRACE_PCI_NVME_IRQ_MASKED_ENABLED 0
#define TRACE_PCI_NVME_IRQ_MASKED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_irq_masked(void) {
}
#define TRACE_PCI_NVME_IRQ_MSIX 0
#define TRACE_PCI_NVME_IRQ_MSIX_ENABLED 0
#define TRACE_PCI_NVME_IRQ_MSIX_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_irq_msix(uint32_t vector) {
    (void)vector;
}
#define TRACE_PCI_NVME_IRQ_PIN 0
#define TRACE_PCI_NVME_IRQ_PIN_ENABLED 0
#define TRACE_PCI_NVME_IRQ_PIN_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_irq_pin(void) {
}
#define TRACE_PCI_NVME_MAP_ADDR 0
#define TRACE_PCI_NVME_MAP_ADDR_ENABLED 0
#define TRACE_PCI_NVME_MAP_ADDR_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_map_addr(uint64_t addr, uint64_t len) {
    (void)addr;
    (void)len;
}
#define TRACE_PCI_NVME_MAP_ADDR_CMB 0
#define TRACE_PCI_NVME_MAP_ADDR_CMB_ENABLED 0
#define TRACE_PCI_NVME_MAP_ADDR_CMB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_map_addr_cmb(uint64_t addr, uint64_t len) {
    (void)addr;
    (void)len;
}
#define TRACE_PCI_NVME_MAP_PRP 0
#define TRACE_PCI_NVME_MAP_PRP_ENABLED 0
#define TRACE_PCI_NVME_MAP_PRP_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_map_prp(uint64_t trans_len, uint32_t len, uint64_t prp1, uint64_t prp2, int num_prps) {
    (void)trans_len;
    (void)len;
    (void)prp1;
    (void)prp2;
    (void)num_prps;
}
#define TRACE_PCI_NVME_MAP_SGL 0
#define TRACE_PCI_NVME_MAP_SGL_ENABLED 0
#define TRACE_PCI_NVME_MAP_SGL_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_map_sgl(uint8_t typ, uint64_t len) {
    (void)typ;
    (void)len;
}
#define TRACE_PCI_NVME_MISC_CB 0
#define TRACE_PCI_NVME_MISC_CB_ENABLED 0
#define TRACE_PCI_NVME_MISC_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_misc_cb(uint16_t cid) {
    (void)cid;
}
#define TRACE_PCI_NVME_MMIO_ACQADDR 0
#define TRACE_PCI_NVME_MMIO_ACQADDR_ENABLED 0
#define TRACE_PCI_NVME_MMIO_ACQADDR_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_acqaddr(uint64_t data) {
    (void)data;
}
#define TRACE_PCI_NVME_MMIO_ACQADDR_HI 0
#define TRACE_PCI_NVME_MMIO_ACQADDR_HI_ENABLED 0
#define TRACE_PCI_NVME_MMIO_ACQADDR_HI_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_acqaddr_hi(uint64_t data, uint64_t new_addr) {
    (void)data;
    (void)new_addr;
}
#define TRACE_PCI_NVME_MMIO_AQATTR 0
#define TRACE_PCI_NVME_MMIO_AQATTR_ENABLED 0
#define TRACE_PCI_NVME_MMIO_AQATTR_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_aqattr(uint64_t data) {
    (void)data;
}
#define TRACE_PCI_NVME_MMIO_ASQADDR 0
#define TRACE_PCI_NVME_MMIO_ASQADDR_ENABLED 0
#define TRACE_PCI_NVME_MMIO_ASQADDR_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_asqaddr(uint64_t data) {
    (void)data;
}
#define TRACE_PCI_NVME_MMIO_ASQADDR_HI 0
#define TRACE_PCI_NVME_MMIO_ASQADDR_HI_ENABLED 0
#define TRACE_PCI_NVME_MMIO_ASQADDR_HI_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_asqaddr_hi(uint64_t data, uint64_t new_addr) {
    (void)data;
    (void)new_addr;
}
#define TRACE_PCI_NVME_MMIO_CFG 0
#define TRACE_PCI_NVME_MMIO_CFG_ENABLED 0
#define TRACE_PCI_NVME_MMIO_CFG_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_cfg(uint64_t data) {
    (void)data;
}
#define TRACE_PCI_NVME_MMIO_DOORBELL_CQ 0
#define TRACE_PCI_NVME_MMIO_DOORBELL_CQ_ENABLED 0
#define TRACE_PCI_NVME_MMIO_DOORBELL_CQ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_doorbell_cq(uint16_t cqid, uint16_t new_head) {
    (void)cqid;
    (void)new_head;
}
#define TRACE_PCI_NVME_MMIO_DOORBELL_SQ 0
#define TRACE_PCI_NVME_MMIO_DOORBELL_SQ_ENABLED 0
#define TRACE_PCI_NVME_MMIO_DOORBELL_SQ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_doorbell_sq(uint16_t sqid, uint16_t new_tail) {
    (void)sqid;
    (void)new_tail;
}
#define TRACE_PCI_NVME_MMIO_INTM_CLR 0
#define TRACE_PCI_NVME_MMIO_INTM_CLR_ENABLED 0
#define TRACE_PCI_NVME_MMIO_INTM_CLR_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_intm_clr(uint64_t data, uint64_t new_mask) {
    (void)data;
    (void)new_mask;
}
#define TRACE_PCI_NVME_MMIO_INTM_SET 0
#define TRACE_PCI_NVME_MMIO_INTM_SET_ENABLED 0
#define TRACE_PCI_NVME_MMIO_INTM_SET_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_intm_set(uint64_t data, uint64_t new_mask) {
    (void)data;
    (void)new_mask;
}
#define TRACE_PCI_NVME_MMIO_READ 0
#define TRACE_PCI_NVME_MMIO_READ_ENABLED 0
#define TRACE_PCI_NVME_MMIO_READ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_read(uint64_t addr, unsigned size) {
    (void)addr;
    (void)size;
}
#define TRACE_PCI_NVME_MMIO_SHUTDOWN_CLEARED 0
#define TRACE_PCI_NVME_MMIO_SHUTDOWN_CLEARED_ENABLED 0
#define TRACE_PCI_NVME_MMIO_SHUTDOWN_CLEARED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_shutdown_cleared(void) {
}
#define TRACE_PCI_NVME_MMIO_SHUTDOWN_SET 0
#define TRACE_PCI_NVME_MMIO_SHUTDOWN_SET_ENABLED 0
#define TRACE_PCI_NVME_MMIO_SHUTDOWN_SET_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_shutdown_set(void) {
}
#define TRACE_PCI_NVME_MMIO_START_SUCCESS 0
#define TRACE_PCI_NVME_MMIO_START_SUCCESS_ENABLED 0
#define TRACE_PCI_NVME_MMIO_START_SUCCESS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_start_success(void) {
}
#define TRACE_PCI_NVME_MMIO_STOPPED 0
#define TRACE_PCI_NVME_MMIO_STOPPED_ENABLED 0
#define TRACE_PCI_NVME_MMIO_STOPPED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_stopped(void) {
}
#define TRACE_PCI_NVME_MMIO_WRITE 0
#define TRACE_PCI_NVME_MMIO_WRITE_ENABLED 0
#define TRACE_PCI_NVME_MMIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_mmio_write(uint64_t addr, uint64_t data, unsigned size) {
    (void)addr;
    (void)data;
    (void)size;
}
#define TRACE_PCI_NVME_NO_OUTSTANDING_AERS 0
#define TRACE_PCI_NVME_NO_OUTSTANDING_AERS_ENABLED 0
#define TRACE_PCI_NVME_NO_OUTSTANDING_AERS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_no_outstanding_aers(void) {
}
#define TRACE_PCI_NVME_NS_ATTACHMENT 0
#define TRACE_PCI_NVME_NS_ATTACHMENT_ENABLED 0
#define TRACE_PCI_NVME_NS_ATTACHMENT_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ns_attachment(uint16_t cid, uint8_t sel) {
    (void)cid;
    (void)sel;
}
#define TRACE_PCI_NVME_NS_ATTACHMENT_ATTACH 0
#define TRACE_PCI_NVME_NS_ATTACHMENT_ATTACH_ENABLED 0
#define TRACE_PCI_NVME_NS_ATTACHMENT_ATTACH_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ns_attachment_attach(uint16_t cntlid, uint32_t nsid) {
    (void)cntlid;
    (void)nsid;
}
#define TRACE_PCI_NVME_OFFLINE_ZONE 0
#define TRACE_PCI_NVME_OFFLINE_ZONE_ENABLED 0
#define TRACE_PCI_NVME_OFFLINE_ZONE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_offline_zone(uint64_t slba, uint32_t zone_idx, int all) {
    (void)slba;
    (void)zone_idx;
    (void)all;
}
#define TRACE_PCI_NVME_OPEN_ZONE 0
#define TRACE_PCI_NVME_OPEN_ZONE_ENABLED 0
#define TRACE_PCI_NVME_OPEN_ZONE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_open_zone(uint64_t slba, uint32_t zone_idx, int all) {
    (void)slba;
    (void)zone_idx;
    (void)all;
}
#define TRACE_PCI_NVME_PCI_RESET 0
#define TRACE_PCI_NVME_PCI_RESET_ENABLED 0
#define TRACE_PCI_NVME_PCI_RESET_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_pci_reset(void) {
}
#define TRACE_PCI_NVME_PROCESS_AERS 0
#define TRACE_PCI_NVME_PROCESS_AERS_ENABLED 0
#define TRACE_PCI_NVME_PROCESS_AERS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_process_aers(int queued) {
    (void)queued;
}
#define TRACE_PCI_NVME_READ 0
#define TRACE_PCI_NVME_READ_ENABLED 0
#define TRACE_PCI_NVME_READ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_read(uint16_t cid, uint32_t nsid, uint32_t nlb, uint64_t count, uint64_t lba) {
    (void)cid;
    (void)nsid;
    (void)nlb;
    (void)count;
    (void)lba;
}
#define TRACE_PCI_NVME_RESET_ZONE 0
#define TRACE_PCI_NVME_RESET_ZONE_ENABLED 0
#define TRACE_PCI_NVME_RESET_ZONE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_reset_zone(uint64_t slba, uint32_t zone_idx, int all) {
    (void)slba;
    (void)zone_idx;
    (void)all;
}
#define TRACE_PCI_NVME_RW_CB 0
#define TRACE_PCI_NVME_RW_CB_ENABLED 0
#define TRACE_PCI_NVME_RW_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_rw_cb(uint16_t cid, const char *blkname) {
    (void)cid;
    (void)blkname;
}
#define TRACE_PCI_NVME_RW_COMPLETE_CB 0
#define TRACE_PCI_NVME_RW_COMPLETE_CB_ENABLED 0
#define TRACE_PCI_NVME_RW_COMPLETE_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_rw_complete_cb(uint16_t cid, const char *blkname) {
    (void)cid;
    (void)blkname;
}
#define TRACE_PCI_NVME_SET_DESCRIPTOR_EXTENSION 0
#define TRACE_PCI_NVME_SET_DESCRIPTOR_EXTENSION_ENABLED 0
#define TRACE_PCI_NVME_SET_DESCRIPTOR_EXTENSION_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_set_descriptor_extension(uint64_t slba, uint32_t zone_idx) {
    (void)slba;
    (void)zone_idx;
}
#define TRACE_PCI_NVME_SETFEAT 0
#define TRACE_PCI_NVME_SETFEAT_ENABLED 0
#define TRACE_PCI_NVME_SETFEAT_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_setfeat(uint16_t cid, uint32_t nsid, uint8_t fid, uint8_t save, uint32_t cdw11) {
    (void)cid;
    (void)nsid;
    (void)fid;
    (void)save;
    (void)cdw11;
}
#define TRACE_PCI_NVME_SETFEAT_NUMQ 0
#define TRACE_PCI_NVME_SETFEAT_NUMQ_ENABLED 0
#define TRACE_PCI_NVME_SETFEAT_NUMQ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_setfeat_numq(int reqcq, int reqsq, int gotcq, int gotsq) {
    (void)reqcq;
    (void)reqsq;
    (void)gotcq;
    (void)gotsq;
}
#define TRACE_PCI_NVME_SETFEAT_TIMESTAMP 0
#define TRACE_PCI_NVME_SETFEAT_TIMESTAMP_ENABLED 0
#define TRACE_PCI_NVME_SETFEAT_TIMESTAMP_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_setfeat_timestamp(uint64_t ts) {
    (void)ts;
}
#define TRACE_PCI_NVME_UB_DB_WR_INVALID_CQ 0
#define TRACE_PCI_NVME_UB_DB_WR_INVALID_CQ_ENABLED 0
#define TRACE_PCI_NVME_UB_DB_WR_INVALID_CQ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_db_wr_invalid_cq(uint32_t qid) {
    (void)qid;
}
#define TRACE_PCI_NVME_UB_DB_WR_INVALID_CQHEAD 0
#define TRACE_PCI_NVME_UB_DB_WR_INVALID_CQHEAD_ENABLED 0
#define TRACE_PCI_NVME_UB_DB_WR_INVALID_CQHEAD_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_db_wr_invalid_cqhead(uint32_t qid, uint16_t new_head) {
    (void)qid;
    (void)new_head;
}
#define TRACE_PCI_NVME_UB_DB_WR_INVALID_SQ 0
#define TRACE_PCI_NVME_UB_DB_WR_INVALID_SQ_ENABLED 0
#define TRACE_PCI_NVME_UB_DB_WR_INVALID_SQ_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_db_wr_invalid_sq(uint32_t qid) {
    (void)qid;
}
#define TRACE_PCI_NVME_UB_DB_WR_INVALID_SQTAIL 0
#define TRACE_PCI_NVME_UB_DB_WR_INVALID_SQTAIL_ENABLED 0
#define TRACE_PCI_NVME_UB_DB_WR_INVALID_SQTAIL_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_db_wr_invalid_sqtail(uint32_t qid, uint16_t new_tail) {
    (void)qid;
    (void)new_tail;
}
#define TRACE_PCI_NVME_UB_DB_WR_MISALIGNED 0
#define TRACE_PCI_NVME_UB_DB_WR_MISALIGNED_ENABLED 0
#define TRACE_PCI_NVME_UB_DB_WR_MISALIGNED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_db_wr_misaligned(uint64_t offset) {
    (void)offset;
}
#define TRACE_PCI_NVME_UB_MMIORD_INVALID_OFS 0
#define TRACE_PCI_NVME_UB_MMIORD_INVALID_OFS_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIORD_INVALID_OFS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiord_invalid_ofs(uint64_t offset) {
    (void)offset;
}
#define TRACE_PCI_NVME_UB_MMIORD_MISALIGNED32 0
#define TRACE_PCI_NVME_UB_MMIORD_MISALIGNED32_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIORD_MISALIGNED32_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiord_misaligned32(uint64_t offset) {
    (void)offset;
}
#define TRACE_PCI_NVME_UB_MMIORD_TOOSMALL 0
#define TRACE_PCI_NVME_UB_MMIORD_TOOSMALL_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIORD_TOOSMALL_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiord_toosmall(uint64_t offset) {
    (void)offset;
}
#define TRACE_PCI_NVME_UB_MMIOWR_CMBLOC_RESERVED 0
#define TRACE_PCI_NVME_UB_MMIOWR_CMBLOC_RESERVED_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIOWR_CMBLOC_RESERVED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiowr_cmbloc_reserved(void) {
}
#define TRACE_PCI_NVME_UB_MMIOWR_CMBSZ_READONLY 0
#define TRACE_PCI_NVME_UB_MMIOWR_CMBSZ_READONLY_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIOWR_CMBSZ_READONLY_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiowr_cmbsz_readonly(void) {
}
#define TRACE_PCI_NVME_UB_MMIOWR_INTMASK_WITH_MSIX 0
#define TRACE_PCI_NVME_UB_MMIOWR_INTMASK_WITH_MSIX_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIOWR_INTMASK_WITH_MSIX_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiowr_intmask_with_msix(void) {
}
#define TRACE_PCI_NVME_UB_MMIOWR_INVALID 0
#define TRACE_PCI_NVME_UB_MMIOWR_INVALID_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIOWR_INVALID_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiowr_invalid(uint64_t offset, uint64_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_PCI_NVME_UB_MMIOWR_MISALIGNED32 0
#define TRACE_PCI_NVME_UB_MMIOWR_MISALIGNED32_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIOWR_MISALIGNED32_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiowr_misaligned32(uint64_t offset) {
    (void)offset;
}
#define TRACE_PCI_NVME_UB_MMIOWR_PMRCAP_READONLY 0
#define TRACE_PCI_NVME_UB_MMIOWR_PMRCAP_READONLY_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIOWR_PMRCAP_READONLY_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiowr_pmrcap_readonly(void) {
}
#define TRACE_PCI_NVME_UB_MMIOWR_PMREBS_READONLY 0
#define TRACE_PCI_NVME_UB_MMIOWR_PMREBS_READONLY_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIOWR_PMREBS_READONLY_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiowr_pmrebs_readonly(void) {
}
#define TRACE_PCI_NVME_UB_MMIOWR_PMRSTS_READONLY 0
#define TRACE_PCI_NVME_UB_MMIOWR_PMRSTS_READONLY_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIOWR_PMRSTS_READONLY_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiowr_pmrsts_readonly(void) {
}
#define TRACE_PCI_NVME_UB_MMIOWR_PMRSWTP_READONLY 0
#define TRACE_PCI_NVME_UB_MMIOWR_PMRSWTP_READONLY_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIOWR_PMRSWTP_READONLY_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiowr_pmrswtp_readonly(void) {
}
#define TRACE_PCI_NVME_UB_MMIOWR_RO_CSTS 0
#define TRACE_PCI_NVME_UB_MMIOWR_RO_CSTS_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIOWR_RO_CSTS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiowr_ro_csts(void) {
}
#define TRACE_PCI_NVME_UB_MMIOWR_SSRESET_UNSUPPORTED 0
#define TRACE_PCI_NVME_UB_MMIOWR_SSRESET_UNSUPPORTED_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIOWR_SSRESET_UNSUPPORTED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiowr_ssreset_unsupported(void) {
}
#define TRACE_PCI_NVME_UB_MMIOWR_SSRESET_W1C_UNSUPPORTED 0
#define TRACE_PCI_NVME_UB_MMIOWR_SSRESET_W1C_UNSUPPORTED_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIOWR_SSRESET_W1C_UNSUPPORTED_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiowr_ssreset_w1c_unsupported(void) {
}
#define TRACE_PCI_NVME_UB_MMIOWR_TOOSMALL 0
#define TRACE_PCI_NVME_UB_MMIOWR_TOOSMALL_ENABLED 0
#define TRACE_PCI_NVME_UB_MMIOWR_TOOSMALL_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_mmiowr_toosmall(uint64_t offset, unsigned size) {
    (void)offset;
    (void)size;
}
#define TRACE_PCI_NVME_UB_TOO_MANY_MAPPINGS 0
#define TRACE_PCI_NVME_UB_TOO_MANY_MAPPINGS_ENABLED 0
#define TRACE_PCI_NVME_UB_TOO_MANY_MAPPINGS_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_too_many_mappings(void) {
}
#define TRACE_PCI_NVME_UB_UNKNOWN_CSS_VALUE 0
#define TRACE_PCI_NVME_UB_UNKNOWN_CSS_VALUE_ENABLED 0
#define TRACE_PCI_NVME_UB_UNKNOWN_CSS_VALUE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_ub_unknown_css_value(void) {
}
#define TRACE_PCI_NVME_UPDATE_CQ_EVENTIDX 0
#define TRACE_PCI_NVME_UPDATE_CQ_EVENTIDX_ENABLED 0
#define TRACE_PCI_NVME_UPDATE_CQ_EVENTIDX_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_update_cq_eventidx(uint16_t cqid, uint16_t new_eventidx) {
    (void)cqid;
    (void)new_eventidx;
}
#define TRACE_PCI_NVME_UPDATE_CQ_HEAD 0
#define TRACE_PCI_NVME_UPDATE_CQ_HEAD_ENABLED 0
#define TRACE_PCI_NVME_UPDATE_CQ_HEAD_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_update_cq_head(uint16_t cqid, uint16_t new_head) {
    (void)cqid;
    (void)new_head;
}
#define TRACE_PCI_NVME_UPDATE_SQ_EVENTIDX 0
#define TRACE_PCI_NVME_UPDATE_SQ_EVENTIDX_ENABLED 0
#define TRACE_PCI_NVME_UPDATE_SQ_EVENTIDX_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_update_sq_eventidx(uint16_t sqid, uint16_t new_eventidx) {
    (void)sqid;
    (void)new_eventidx;
}
#define TRACE_PCI_NVME_UPDATE_SQ_TAIL 0
#define TRACE_PCI_NVME_UPDATE_SQ_TAIL_ENABLED 0
#define TRACE_PCI_NVME_UPDATE_SQ_TAIL_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_update_sq_tail(uint16_t sqid, uint16_t new_tail) {
    (void)sqid;
    (void)new_tail;
}
#define TRACE_PCI_NVME_VERIFY 0
#define TRACE_PCI_NVME_VERIFY_ENABLED 0
#define TRACE_PCI_NVME_VERIFY_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_verify(uint16_t cid, uint32_t nsid, uint64_t slba, uint32_t nlb) {
    (void)cid;
    (void)nsid;
    (void)slba;
    (void)nlb;
}
#define TRACE_PCI_NVME_VERIFY_CB 0
#define TRACE_PCI_NVME_VERIFY_CB_ENABLED 0
#define TRACE_PCI_NVME_VERIFY_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_verify_cb(uint16_t cid, uint8_t prinfo, uint16_t apptag, uint16_t appmask, uint32_t reftag) {
    (void)cid;
    (void)prinfo;
    (void)apptag;
    (void)appmask;
    (void)reftag;
}
#define TRACE_PCI_NVME_VERIFY_MDATA_IN_CB 0
#define TRACE_PCI_NVME_VERIFY_MDATA_IN_CB_ENABLED 0
#define TRACE_PCI_NVME_VERIFY_MDATA_IN_CB_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_verify_mdata_in_cb(uint16_t cid, const char *blkname) {
    (void)cid;
    (void)blkname;
}
#define TRACE_PCI_NVME_VIRT_MNGMT 0
#define TRACE_PCI_NVME_VIRT_MNGMT_ENABLED 0
#define TRACE_PCI_NVME_VIRT_MNGMT_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_virt_mngmt(uint16_t cid, uint16_t act, uint16_t cntlid, const char* rt, uint16_t nr) {
    (void)cid;
    (void)act;
    (void)cntlid;
    (void)rt;
    (void)nr;
}
#define TRACE_PCI_NVME_WRITE 0
#define TRACE_PCI_NVME_WRITE_ENABLED 0
#define TRACE_PCI_NVME_WRITE_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_write(uint16_t cid, const char *verb, uint32_t nsid, uint32_t nlb, uint64_t count, uint64_t lba) {
    (void)cid;
    (void)verb;
    (void)nsid;
    (void)nlb;
    (void)count;
    (void)lba;
}
#define TRACE_PCI_NVME_ZD_EXTENSION_SET 0
#define TRACE_PCI_NVME_ZD_EXTENSION_SET_ENABLED 0
#define TRACE_PCI_NVME_ZD_EXTENSION_SET_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_zd_extension_set(uint32_t zone_idx) {
    (void)zone_idx;
}
#define TRACE_PCI_NVME_ZNS_ZONE_RESET 0
#define TRACE_PCI_NVME_ZNS_ZONE_RESET_ENABLED 0
#define TRACE_PCI_NVME_ZNS_ZONE_RESET_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_zns_zone_reset(uint64_t zslba) {
    (void)zslba;
}
#define TRACE_PCI_NVME_ZONED_ZRWA_IMPLICIT_FLUSH 0
#define TRACE_PCI_NVME_ZONED_ZRWA_IMPLICIT_FLUSH_ENABLED 0
#define TRACE_PCI_NVME_ZONED_ZRWA_IMPLICIT_FLUSH_BACKEND_DSTATE() (0)
static inline void trace_pci_nvme_zoned_zrwa_implicit_flush(uint64_t zslba, uint32_t nlb) {
    (void)zslba;
    (void)nlb;
}

#endif