{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700637849192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700637849193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 01:24:09 2023 " "Processing started: Wed Nov 22 01:24:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700637849193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637849193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProyectoTDD -c ProyectoTDD " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProyectoTDD -c ProyectoTDD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637849193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700637849759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700637849759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_ALU " "Found entity 1: adder_ALU" {  } { { "adder_ALU.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/adder_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel_shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file barrel_shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "barrel_shifter.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/barrel_shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2entradas.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2entradas.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2entradas " "Found entity 1: mux2entradas" {  } { { "mux2entradas.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/mux2entradas.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858103 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend_module.sv(16) " "Verilog HDL warning at extend_module.sv(16): extended using \"x\" or \"z\"" {  } { { "extend_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/extend_module.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700637858104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_module " "Found entity 1: extend_module" {  } { { "extend_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/extend_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "sumador.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hhclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file hhclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hhclock " "Found entity 1: hhclock" {  } { { "hhclock.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/hhclock.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_21.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_21.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_21 " "Found entity 1: mux_21" {  } { { "mux_21.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/mux_21.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858111 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "write_mem.sv(8) " "Verilog HDL information at write_mem.sv(8): always construct contains both blocking and non-blocking assignments" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700637858114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file write_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 write_mem " "Found entity 1: write_mem" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/ram_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/ram1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7.sv 1 1 " "Found 1 design units, including 1 entities, in source file display7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display7 " "Found entity 1: display7" {  } { { "display7.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/display7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858135 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(27) " "Verilog HDL warning at decoder.sv(27): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/decoder.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700637858137 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(40) " "Verilog HDL warning at decoder.sv(40): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/decoder.sv" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1700637858137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "main_tb.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluaritmetic.sv 1 1 " "Found 1 design units, including 1 entities, in source file aluaritmetic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AluAritmetic " "Found entity 1: AluAritmetic" {  } { { "AluAritmetic.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/AluAritmetic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interpreter.sv 1 1 " "Found 1 design units, including 1 entities, in source file interpreter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 interpreter " "Found entity 1: interpreter" {  } { { "interpreter.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/interpreter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_module " "Found entity 1: Processor_module" {  } { { "Processor_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/Processor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_module_tb " "Found entity 1: Processor_module_tb" {  } { { "Processor_module_tb.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/Processor_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_ram_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_ram_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_Ram_module " "Found entity 1: top_Ram_module" {  } { { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858160 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_pll.sv(14) " "Verilog HDL information at VGA_pll.sv(14): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_pll.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/VGA_pll.sv" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1700637858162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_pll " "Found entity 1: VGA_pll" {  } { { "VGA_pll.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/VGA_pll.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_tb " "Found entity 1: VGA_tb" {  } { { "VGA_tb.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/VGA_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronizador_horizontal.sv 1 1 " "Found 1 design units, including 1 entities, in source file sincronizador_horizontal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizador_horizontal " "Found entity 1: sincronizador_horizontal" {  } { { "sincronizador_horizontal.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/sincronizador_horizontal.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincronizador_vertical.sv 1 1 " "Found 1 design units, including 1 entities, in source file sincronizador_vertical.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sincronizador_vertical " "Found entity 1: sincronizador_vertical" {  } { { "sincronizador_vertical.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/sincronizador_vertical.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858168 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 video_controller.sv(47) " "Verilog HDL Expression warning at video_controller.sv(47): truncated literal to match 2 bits" {  } { { "video_controller.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/video_controller.sv" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1700637858170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_controller " "Found entity 1: video_controller" {  } { { "video_controller.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/video_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_module " "Found entity 1: PC_module" {  } { { "PC_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/PC_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco_ALU " "Found entity 1: Deco_ALU" {  } { { "Deco_ALU.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/Deco_ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_control " "Found entity 1: unidad_control" {  } { { "unidad_control.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/unidad_control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram3.v 1 1 " "Found 1 design units, including 1 entities, in source file ram3.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM3 " "Found entity 1: RAM3" {  } { { "RAM3.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_graphic.sv 1 1 " "Found 1 design units, including 1 entities, in source file generate_graphic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generate_graphic " "Found entity 1: generate_graphic" {  } { { "generate_graphic.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/generate_graphic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_rectangle.sv 1 1 " "Found 1 design units, including 1 entities, in source file generate_rectangle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 generate_rectangle " "Found entity 1: generate_rectangle" {  } { { "generate_rectangle.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/generate_rectangle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga " "Found entity 1: tb_vga" {  } { { "tb_vga.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/tb_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/vga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst top_module.sv(13) " "Verilog HDL Implicit Net warning at top_module.sv(13): created implicit net for \"rst\"" {  } { { "top_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_module.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858193 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addr_cont top_module.sv(13) " "Verilog HDL Implicit Net warning at top_module.sv(13): created implicit net for \"addr_cont\"" {  } { { "top_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_module.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700637858270 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "x main.sv(12) " "Output port \"x\" at main.sv(12) has no driver" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700637858271 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "y main.sv(15) " "Output port \"y\" at main.sv(15) has no driver" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1700637858271 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_Ram_module top_Ram_module:topR " "Elaborating entity \"top_Ram_module\" for hierarchy \"top_Ram_module:topR\"" {  } { { "main.sv" "topR" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858273 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram2.v 1 1 " "Using design file ram2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM2 " "Found entity 1: RAM2" {  } { { "ram2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/ram2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858288 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1700637858288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM2 top_Ram_module:topR\|RAM2:ram " "Elaborating entity \"RAM2\" for hierarchy \"top_Ram_module:topR\|RAM2:ram\"" {  } { { "top_Ram_module.sv" "ram" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM2.v" "altsyncram_component" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\"" {  } { { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_data2.mif " "Parameter \"init_file\" = \"ram_data2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 30002 " "Parameter \"numwords_a\" = \"30002\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700637858333 ""}  } { { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700637858333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jqo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jqo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jqo1 " "Found entity 1: altsyncram_jqo1" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jqo1 top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated " "Elaborating entity \"altsyncram_jqo1\" for hierarchy \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_jqo1.tdf" "decode3" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|decode_11a:rden_decode " "Elaborating entity \"decode_11a\" for hierarchy \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|decode_11a:rden_decode\"" {  } { { "db/altsyncram_jqo1.tdf" "rden_decode" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700637858547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_jqo1.tdf" "mux2" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter top_Ram_module:topR\|counter:contador " "Elaborating entity \"counter\" for hierarchy \"top_Ram_module:topR\|counter:contador\"" {  } { { "top_Ram_module.sv" "contador" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.sv(18) " "Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (16)" {  } { { "counter.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700637858553 "|main|top_Ram_module:topR|counter:contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_mem top_Ram_module:topR\|write_mem:escribir_memoria " "Elaborating entity \"write_mem\" for hierarchy \"top_Ram_module:topR\|write_mem:escribir_memoria\"" {  } { { "top_Ram_module.sv" "escribir_memoria" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858554 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data write_mem.sv(8) " "Verilog HDL Always Construct warning at write_mem.sv(8): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700637858556 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] write_mem.sv(8) " "Inferred latch for \"data\[0\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858556 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] write_mem.sv(8) " "Inferred latch for \"data\[1\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858556 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] write_mem.sv(8) " "Inferred latch for \"data\[2\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858556 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] write_mem.sv(8) " "Inferred latch for \"data\[3\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858556 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] write_mem.sv(8) " "Inferred latch for \"data\[4\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] write_mem.sv(8) " "Inferred latch for \"data\[5\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] write_mem.sv(8) " "Inferred latch for \"data\[6\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] write_mem.sv(8) " "Inferred latch for \"data\[7\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[8\] write_mem.sv(8) " "Inferred latch for \"data\[8\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[9\] write_mem.sv(8) " "Inferred latch for \"data\[9\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[10\] write_mem.sv(8) " "Inferred latch for \"data\[10\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[11\] write_mem.sv(8) " "Inferred latch for \"data\[11\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[12\] write_mem.sv(8) " "Inferred latch for \"data\[12\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[13\] write_mem.sv(8) " "Inferred latch for \"data\[13\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[14\] write_mem.sv(8) " "Inferred latch for \"data\[14\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[15\] write_mem.sv(8) " "Inferred latch for \"data\[15\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[16\] write_mem.sv(8) " "Inferred latch for \"data\[16\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[17\] write_mem.sv(8) " "Inferred latch for \"data\[17\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[18\] write_mem.sv(8) " "Inferred latch for \"data\[18\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[19\] write_mem.sv(8) " "Inferred latch for \"data\[19\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[20\] write_mem.sv(8) " "Inferred latch for \"data\[20\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[21\] write_mem.sv(8) " "Inferred latch for \"data\[21\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[22\] write_mem.sv(8) " "Inferred latch for \"data\[22\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[23\] write_mem.sv(8) " "Inferred latch for \"data\[23\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[24\] write_mem.sv(8) " "Inferred latch for \"data\[24\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[25\] write_mem.sv(8) " "Inferred latch for \"data\[25\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[26\] write_mem.sv(8) " "Inferred latch for \"data\[26\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[27\] write_mem.sv(8) " "Inferred latch for \"data\[27\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[28\] write_mem.sv(8) " "Inferred latch for \"data\[28\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858557 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[29\] write_mem.sv(8) " "Inferred latch for \"data\[29\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858558 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[30\] write_mem.sv(8) " "Inferred latch for \"data\[30\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858558 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[31\] write_mem.sv(8) " "Inferred latch for \"data\[31\]\" at write_mem.sv(8)" {  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637858558 "|main|top_Ram_module:topR|write_mem:escribir_memoria"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2entradas top_Ram_module:topR\|mux2entradas:mux2e " "Elaborating entity \"mux2entradas\" for hierarchy \"top_Ram_module:topR\|mux2entradas:mux2e\"" {  } { { "top_Ram_module.sv" "mux2e" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hhclock top_Ram_module:topR\|hhclock:hhclock " "Elaborating entity \"hhclock\" for hierarchy \"top_Ram_module:topR\|hhclock:hhclock\"" {  } { { "top_Ram_module.sv" "hhclock" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_top vga_top:vgat " "Elaborating entity \"vga_top\" for hierarchy \"vga_top:vgat\"" {  } { { "main.sv" "vgat" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vga_top:vgat\|pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"vga_top:vgat\|pll:vgapll\"" {  } { { "vga_top.sv" "vgapll" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/vga_top.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vga_top:vgat\|vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vga_top:vgat\|vgaController:vgaCont\"" {  } { { "vga_top.sv" "vgaCont" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/vga_top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_graphic vga_top:vgat\|generate_graphic:generar_g " "Elaborating entity \"generate_graphic\" for hierarchy \"vga_top:vgat\|generate_graphic:generar_g\"" {  } { { "vga_top.sv" "generar_g" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/vga_top.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_rectangle vga_top:vgat\|generate_graphic:generar_g\|generate_rectangle:rectImage " "Elaborating entity \"generate_rectangle\" for hierarchy \"vga_top:vgat\|generate_graphic:generar_g\|generate_rectangle:rectImage\"" {  } { { "generate_graphic.sv" "rectImage" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/generate_graphic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637858567 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top_Ram_module:topR\|address\[15\] " "Net \"top_Ram_module:topR\|address\[15\]\" is missing source, defaulting to GND" {  } { { "top_Ram_module.sv" "address\[15\]" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700637858610 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top_Ram_module:topR\|address\[14\] " "Net \"top_Ram_module:topR\|address\[14\]\" is missing source, defaulting to GND" {  } { { "top_Ram_module.sv" "address\[14\]" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700637858610 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top_Ram_module:topR\|address\[13\] " "Net \"top_Ram_module:topR\|address\[13\]\" is missing source, defaulting to GND" {  } { { "top_Ram_module.sv" "address\[13\]" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700637858610 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top_Ram_module:topR\|address\[12\] " "Net \"top_Ram_module:topR\|address\[12\]\" is missing source, defaulting to GND" {  } { { "top_Ram_module.sv" "address\[12\]" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700637858610 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top_Ram_module:topR\|address\[11\] " "Net \"top_Ram_module:topR\|address\[11\]\" is missing source, defaulting to GND" {  } { { "top_Ram_module.sv" "address\[11\]" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700637858610 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top_Ram_module:topR\|address\[10\] " "Net \"top_Ram_module:topR\|address\[10\]\" is missing source, defaulting to GND" {  } { { "top_Ram_module.sv" "address\[10\]" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700637858610 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top_Ram_module:topR\|address\[9\] " "Net \"top_Ram_module:topR\|address\[9\]\" is missing source, defaulting to GND" {  } { { "top_Ram_module.sv" "address\[9\]" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700637858610 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "top_Ram_module:topR\|address\[8\] " "Net \"top_Ram_module:topR\|address\[8\]\" is missing source, defaulting to GND" {  } { { "top_Ram_module.sv" "address\[8\]" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1700637858610 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1700637858610 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a32 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a33 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a34 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a35 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a36 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a37 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a38 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a39 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a40 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a41 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a42 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a43 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a44 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a45 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a46 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a47 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a48 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a49 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a50 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a51 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a52 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a53 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a54 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a55 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a56 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a57 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a58 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a59 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a60 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a61 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a62 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a63 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a64 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1583 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a65 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1607 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a66 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1631 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a67 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a68 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a69 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1703 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a70 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1727 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a71 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1751 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a72 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1775 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a73 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1799 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a74 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1823 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a75 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a76 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1871 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a77 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1895 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a78 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1919 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a79 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1943 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a80 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1967 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a81 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 1991 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a82 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a83 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2039 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a84 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2063 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a85 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2087 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a86 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2111 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a87 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2135 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a88 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2159 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a89 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a90 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2207 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a91 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2231 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a92 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2255 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a93 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a94 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2303 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a95 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2327 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a96 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2351 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a97 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2375 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a98 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2399 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a99 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2423 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a100 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2447 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a101 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2471 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a102 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2495 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a103 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a104 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2543 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a105 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2567 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a106 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2591 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a107 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2615 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a108 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2639 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a109 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2663 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a110 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a111 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2711 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a112 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2735 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a113 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2759 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a114 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2783 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a115 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2807 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a116 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2831 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a117 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2855 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a118 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2879 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a119 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2903 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a120 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2927 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a121 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2951 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a122 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2975 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a123 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 2999 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a124 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 3023 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a125 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 3047 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a126 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 3071 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a127 " "Synthesized away node \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 3095 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700637858674 "|main|top_Ram_module:topR|RAM2:ram|altsyncram:altsyncram_component|altsyncram_jqo1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1700637858674 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1700637858674 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1700637859059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_Ram_module:topR\|write_mem:escribir_memoria\|data\[0\] " "Latch top_Ram_module:topR\|write_mem:escribir_memoria\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn\[0\] " "Ports D and ENA on the latch are fed by the same signal btn\[0\]" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700637859073 ""}  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700637859073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "top_Ram_module:topR\|write_mem:escribir_memoria\|data\[1\] " "Latch top_Ram_module:topR\|write_mem:escribir_memoria\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn\[0\] " "Ports D and ENA on the latch are fed by the same signal btn\[0\]" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700637859073 ""}  } { { "write_mem.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/write_mem.sv" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700637859073 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "x\[0\] GND " "Pin \"x\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[1\] GND " "Pin \"x\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|x[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[2\] GND " "Pin \"x\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|x[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[3\] GND " "Pin \"x\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|x[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[4\] GND " "Pin \"x\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|x[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[5\] GND " "Pin \"x\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|x[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[6\] GND " "Pin \"x\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|x[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[7\] GND " "Pin \"x\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|x[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[8\] GND " "Pin \"x\[8\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|x[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "x\[9\] GND " "Pin \"x\[9\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|x[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[0\] GND " "Pin \"y\[0\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|y[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[1\] GND " "Pin \"y\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|y[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[2\] GND " "Pin \"y\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|y[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[3\] GND " "Pin \"y\[3\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|y[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[4\] GND " "Pin \"y\[4\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|y[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[5\] GND " "Pin \"y\[5\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|y[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[6\] GND " "Pin \"y\[6\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|y[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[7\] GND " "Pin \"y\[7\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|y[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[8\] GND " "Pin \"y\[8\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|y[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[9\] GND " "Pin \"y\[9\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700637859101 "|main|y[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700637859101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700637859186 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ALTSYNCRAM 5 " "Removed 5 MSB VCC or GND address nodes from RAM block \"top_Ram_module:topR\|RAM2:ram\|altsyncram:altsyncram_component\|altsyncram_jqo1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_jqo1.tdf" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/db/altsyncram_jqo1.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "c:/users/maxga/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM2.v" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/RAM2.v" 86 0 0 } } { "top_Ram_module.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/top_Ram_module.sv" 11 0 0 } } { "main.sv" "" { Text "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/main.sv" 25 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637859381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/output_files/ProyectoTDD.map.smsg " "Generated suppressed messages file C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/output_files/ProyectoTDD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637859444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700637859559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700637859559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "214 " "Implemented 214 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700637859609 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700637859609 ""} { "Info" "ICUT_CUT_TM_LCELLS" "96 " "Implemented 96 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700637859609 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1700637859609 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700637859609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 142 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700637859639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 01:24:19 2023 " "Processing ended: Wed Nov 22 01:24:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700637859639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700637859639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700637859639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700637859639 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700637861047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700637861048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 01:24:20 2023 " "Processing started: Wed Nov 22 01:24:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700637861048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700637861048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProyectoTDD -c ProyectoTDD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProyectoTDD -c ProyectoTDD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700637861048 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700637861181 ""}
{ "Info" "0" "" "Project  = ProyectoTDD" {  } {  } 0 0 "Project  = ProyectoTDD" 0 0 "Fitter" 0 0 1700637861181 ""}
{ "Info" "0" "" "Revision = ProyectoTDD" {  } {  } 0 0 "Revision = ProyectoTDD" 0 0 "Fitter" 0 0 1700637861181 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700637861341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700637861342 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProyectoTDD 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ProyectoTDD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700637861352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700637861413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700637861414 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700637861964 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700637861989 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700637862154 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1700637862162 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "68 86 " "No exact pin location assignment(s) for 68 pins of 86 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1700637862453 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1700637876539 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700637876751 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700637876756 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700637876756 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700637876757 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700637876758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700637876758 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700637876758 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1700637877866 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProyectoTDD.sdc " "Synopsys Design Constraints File file not found: 'ProyectoTDD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700637877866 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700637877867 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir_memoria\|enable~0  from: datab  to: combout " "Cell: topR\|escribir_memoria\|enable~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700637877869 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1700637877869 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700637877871 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1700637877871 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700637877871 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700637877875 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700637877876 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700637877876 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address\[0\] " "Node \"address\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maxga/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maxga/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "address\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1700637877932 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "address\[1\] " "Node \"address\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maxga/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maxga/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "address\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1700637877932 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst " "Node \"rst\" is assigned to location or region, but does not exist in design" {  } { { "c:/users/maxga/fpga/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/maxga/fpga/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1700637877932 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1700637877932 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700637877932 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700637885486 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1700637885933 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700637887371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700637888912 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700637893090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700637893090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700637894943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700637900938 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700637900938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700637902346 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700637902346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700637902352 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.63 " "Total time spent on timing analysis during the Fitter is 1.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700637904642 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700637904687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700637905330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700637905330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700637906005 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700637911008 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1700637911261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/output_files/ProyectoTDD.fit.smsg " "Generated suppressed messages file C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/output_files/ProyectoTDD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700637911335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6592 " "Peak virtual memory: 6592 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700637911953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 01:25:11 2023 " "Processing ended: Wed Nov 22 01:25:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700637911953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700637911953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700637911953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700637911953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700637913203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700637913203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 01:25:13 2023 " "Processing started: Wed Nov 22 01:25:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700637913203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700637913203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProyectoTDD -c ProyectoTDD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProyectoTDD -c ProyectoTDD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700637913203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700637914073 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700637919571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700637920101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 01:25:20 2023 " "Processing ended: Wed Nov 22 01:25:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700637920101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700637920101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700637920101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700637920101 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700637920771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700637921448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700637921448 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 01:25:21 2023 " "Processing started: Wed Nov 22 01:25:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700637921448 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700637921448 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProyectoTDD -c ProyectoTDD " "Command: quartus_sta ProyectoTDD -c ProyectoTDD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700637921448 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700637921576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700637922292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700637922292 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637922348 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637922348 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1700637922904 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProyectoTDD.sdc " "Synopsys Design Constraints File file not found: 'ProyectoTDD.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700637922928 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637922928 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_top:vgat\|pll:vgapll\|toggle vga_top:vgat\|pll:vgapll\|toggle " "create_clock -period 1.000 -name vga_top:vgat\|pll:vgapll\|toggle vga_top:vgat\|pll:vgapll\|toggle" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700637922929 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700637922929 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name top_Ram_module:topR\|hhclock:hhclock\|divider top_Ram_module:topR\|hhclock:hhclock\|divider " "create_clock -period 1.000 -name top_Ram_module:topR\|hhclock:hhclock\|divider top_Ram_module:topR\|hhclock:hhclock\|divider" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700637922929 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name btn\[0\] btn\[0\] " "create_clock -period 1.000 -name btn\[0\] btn\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700637922929 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700637922929 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir_memoria\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir_memoria\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700637922930 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700637922930 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700637922931 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700637922934 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700637922935 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700637922946 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700637922989 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700637922989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.518 " "Worst-case setup slack is -3.518" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637922992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637922992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.518             -85.093 top_Ram_module:topR\|hhclock:hhclock\|divider  " "   -3.518             -85.093 top_Ram_module:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637922992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.441              -6.766 clk  " "   -3.441              -6.766 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637922992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.107              -6.198 btn\[0\]  " "   -3.107              -6.198 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637922992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.958             -69.607 vga_top:vgat\|pll:vgapll\|toggle  " "   -2.958             -69.607 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637922992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637922992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.295 " "Worst-case hold slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637923002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637923002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 top_Ram_module:topR\|hhclock:hhclock\|divider  " "    0.295               0.000 top_Ram_module:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637923002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 vga_top:vgat\|pll:vgapll\|toggle  " "    0.658               0.000 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637923002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.576               0.000 clk  " "    1.576               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637923002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.579               0.000 btn\[0\]  " "    1.579               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637923002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637923002 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700637923009 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700637923018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637923021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637923021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -168.914 top_Ram_module:topR\|hhclock:hhclock\|divider  " "   -2.174            -168.914 top_Ram_module:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637923021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483              -1.686 clk  " "   -0.483              -1.686 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637923021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.788 vga_top:vgat\|pll:vgapll\|toggle  " "   -0.394             -12.788 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637923021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 btn\[0\]  " "    0.122               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637923021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637923021 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700637923039 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700637923076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700637924615 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir_memoria\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir_memoria\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700637924687 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700637924687 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700637924691 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700637924713 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700637924713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.399 " "Worst-case setup slack is -3.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.399             -82.326 top_Ram_module:topR\|hhclock:hhclock\|divider  " "   -3.399             -82.326 top_Ram_module:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.297              -6.410 clk  " "   -3.297              -6.410 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.046              -6.018 btn\[0\]  " "   -3.046              -6.018 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.019             -70.760 vga_top:vgat\|pll:vgapll\|toggle  " "   -3.019             -70.760 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637924717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 top_Ram_module:topR\|hhclock:hhclock\|divider  " "    0.294               0.000 top_Ram_module:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.649               0.000 vga_top:vgat\|pll:vgapll\|toggle  " "    0.649               0.000 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.404               0.000 btn\[0\]  " "    1.404               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.449               0.000 clk  " "    1.449               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637924727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700637924735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700637924743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -168.499 top_Ram_module:topR\|hhclock:hhclock\|divider  " "   -2.174            -168.499 top_Ram_module:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467              -1.652 clk  " "   -0.467              -1.652 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -12.766 vga_top:vgat\|pll:vgapll\|toggle  " "   -0.394             -12.766 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 btn\[0\]  " "    0.153               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637924746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637924746 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700637924768 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700637924987 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700637926327 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir_memoria\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir_memoria\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700637926420 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700637926420 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700637926427 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700637926436 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700637926436 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.529 " "Worst-case setup slack is -2.529" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.529              -4.983 clk  " "   -2.529              -4.983 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.188             -43.348 top_Ram_module:topR\|hhclock:hhclock\|divider  " "   -2.188             -43.348 top_Ram_module:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.624              -3.209 btn\[0\]  " "   -1.624              -3.209 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.289             -30.165 vga_top:vgat\|pll:vgapll\|toggle  " "   -1.289             -30.165 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637926439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.100 " "Worst-case hold slack is 0.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.100               0.000 top_Ram_module:topR\|hhclock:hhclock\|divider  " "    0.100               0.000 top_Ram_module:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 vga_top:vgat\|pll:vgapll\|toggle  " "    0.339               0.000 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 btn\[0\]  " "    0.832               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.270               0.000 clk  " "    1.270               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637926451 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700637926459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700637926468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -160.796 top_Ram_module:topR\|hhclock:hhclock\|divider  " "   -2.174            -160.796 top_Ram_module:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.460              -1.019 clk  " "   -0.460              -1.019 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -0.389 btn\[0\]  " "   -0.084              -0.389 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.072               0.000 vga_top:vgat\|pll:vgapll\|toggle  " "    0.072               0.000 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637926472 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700637926490 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: topR\|escribir_memoria\|enable~0  from: dataf  to: combout " "Cell: topR\|escribir_memoria\|enable~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1700637926720 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1700637926720 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700637926724 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1700637926728 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700637926728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.086 " "Worst-case setup slack is -2.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.086             -39.199 top_Ram_module:topR\|hhclock:hhclock\|divider  " "   -2.086             -39.199 top_Ram_module:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.082              -4.127 clk  " "   -2.082              -4.127 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.323              -2.637 btn\[0\]  " "   -1.323              -2.637 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.129             -26.657 vga_top:vgat\|pll:vgapll\|toggle  " "   -1.129             -26.657 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637926730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.086 " "Worst-case hold slack is 0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 top_Ram_module:topR\|hhclock:hhclock\|divider  " "    0.086               0.000 top_Ram_module:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 vga_top:vgat\|pll:vgapll\|toggle  " "    0.308               0.000 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.667               0.000 btn\[0\]  " "    0.667               0.000 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.977               0.000 clk  " "    0.977               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637926740 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700637926749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700637926757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -160.347 top_Ram_module:topR\|hhclock:hhclock\|divider  " "   -2.174            -160.347 top_Ram_module:topR\|hhclock:hhclock\|divider " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430              -0.949 clk  " "   -0.430              -0.949 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.339 btn\[0\]  " "   -0.072              -0.339 btn\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 vga_top:vgat\|pll:vgapll\|toggle  " "    0.088               0.000 vga_top:vgat\|pll:vgapll\|toggle " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700637926759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700637926759 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700637929409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700637929412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5162 " "Peak virtual memory: 5162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700637929493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 01:25:29 2023 " "Processing ended: Wed Nov 22 01:25:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700637929493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700637929493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700637929493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700637929493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1700637930691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700637930692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 01:25:30 2023 " "Processing started: Wed Nov 22 01:25:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700637930692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700637930692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ProyectoTDD -c ProyectoTDD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ProyectoTDD -c ProyectoTDD" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700637930692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1700637931766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProyectoTDD.vo C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/simulation/modelsim/ simulation " "Generated file ProyectoTDD.vo in folder \"C:/Users/maxga/OneDrive/Documentos/TDD_Labs2/ylopez_mgarro_digital_design_lab_2023/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700637931853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700637931898 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 01:25:31 2023 " "Processing ended: Wed Nov 22 01:25:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700637931898 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700637931898 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700637931898 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700637931898 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 162 s " "Quartus Prime Full Compilation was successful. 0 errors, 162 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700637932551 ""}
