--------------- Build Started: 03/29/2019 23:04:46 Project: ADC test, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\austc\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\austc\Documents\GitHub\OrpheusElectronics\Psoc Arm\ADC test.cydsn\ADC test.cyprj" -d CY8C4248BZI-L489 -s "C:\Users\austc\Documents\GitHub\OrpheusElectronics\Psoc Arm\ADC test.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC_SAR_Seq_1. The actual sample rate (9259 SPS) differs from the desired sample rate (9263 SPS) due to the clock configuration in the DWR.
 * C:\Users\austc\Documents\GitHub\OrpheusElectronics\Psoc Arm\ADC test.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_Seq_1)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \UART:rx(0)\, \UART:tx(0)\
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Skipped: 03/29/2019 23:04:59 ---------------
