{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 15:10:01 2017 " "Info: Processing started: Wed Oct 25 15:10:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ACC -c ACC --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ACC -c ACC --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ACC.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/ACC.v" 9 -1 0 } } { "c:/quartus9.0/bin/Assignment Editor.qase" "" { Assignment "c:/quartus9.0/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Reg8:accreg8\|qout\[2\] register Reg8:accreg8\|qout\[3\] 186.12 MHz 5.373 ns Internal " "Info: Clock \"clk\" has Internal fmax of 186.12 MHz between source register \"Reg8:accreg8\|qout\[2\]\" and destination register \"Reg8:accreg8\|qout\[3\]\" (period= 5.373 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.140 ns + Longest register register " "Info: + Longest register to register delay is 5.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg8:accreg8\|qout\[2\] 1 REG LC_X10_Y7_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N2; Fanout = 4; REG Node = 'Reg8:accreg8\|qout\[2\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { Reg8:accreg8|qout[2] } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.020 ns) + CELL(0.432 ns) 2.452 ns Template:accadd8\|Add0~34COUT1_63 2 COMB LC_X17_Y8_N3 2 " "Info: 2: + IC(2.020 ns) + CELL(0.432 ns) = 2.452 ns; Loc. = LC_X17_Y8_N3; Fanout = 2; COMB Node = 'Template:accadd8\|Add0~34COUT1_63'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.452 ns" { Reg8:accreg8|qout[2] Template:accadd8|Add0~34COUT1_63 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 3.060 ns Template:accadd8\|Add0~35 3 COMB LC_X17_Y8_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.608 ns) = 3.060 ns; Loc. = LC_X17_Y8_N4; Fanout = 1; COMB Node = 'Template:accadd8\|Add0~35'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Template:accadd8|Add0~34COUT1_63 Template:accadd8|Add0~35 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.309 ns) 5.140 ns Reg8:accreg8\|qout\[3\] 4 REG LC_X12_Y9_N2 3 " "Info: 4: + IC(1.771 ns) + CELL(0.309 ns) = 5.140 ns; Loc. = LC_X12_Y9_N2; Fanout = 3; REG Node = 'Reg8:accreg8\|qout\[3\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { Template:accadd8|Add0~35 Reg8:accreg8|qout[3] } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.349 ns ( 26.25 % ) " "Info: Total cell delay = 1.349 ns ( 26.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.791 ns ( 73.75 % ) " "Info: Total interconnect delay = 3.791 ns ( 73.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "5.140 ns" { Reg8:accreg8|qout[2] Template:accadd8|Add0~34COUT1_63 Template:accadd8|Add0~35 Reg8:accreg8|qout[3] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "5.140 ns" { Reg8:accreg8|qout[2] {} Template:accadd8|Add0~34COUT1_63 {} Template:accadd8|Add0~35 {} Reg8:accreg8|qout[3] {} } { 0.000ns 2.020ns 0.000ns 1.771ns } { 0.000ns 0.432ns 0.608ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.028 ns - Smallest " "Info: - Smallest clock skew is 0.028 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.768 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ACC.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/ACC.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns Reg8:accreg8\|qout\[3\] 2 REG LC_X12_Y9_N2 3 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y9_N2; Fanout = 3; REG Node = 'Reg8:accreg8\|qout\[3\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk Reg8:accreg8|qout[3] } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk Reg8:accreg8|qout[3] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} Reg8:accreg8|qout[3] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.740 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ACC.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/ACC.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.711 ns) 2.740 ns Reg8:accreg8\|qout\[2\] 2 REG LC_X10_Y7_N2 4 " "Info: 2: + IC(0.560 ns) + CELL(0.711 ns) = 2.740 ns; Loc. = LC_X10_Y7_N2; Fanout = 4; REG Node = 'Reg8:accreg8\|qout\[2\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clk Reg8:accreg8|qout[2] } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.56 % ) " "Info: Total cell delay = 2.180 ns ( 79.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.560 ns ( 20.44 % ) " "Info: Total interconnect delay = 0.560 ns ( 20.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk Reg8:accreg8|qout[2] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~out0 {} Reg8:accreg8|qout[2] {} } { 0.000ns 0.000ns 0.560ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk Reg8:accreg8|qout[3] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} Reg8:accreg8|qout[3] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk Reg8:accreg8|qout[2] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~out0 {} Reg8:accreg8|qout[2] {} } { 0.000ns 0.000ns 0.560ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "5.140 ns" { Reg8:accreg8|qout[2] Template:accadd8|Add0~34COUT1_63 Template:accadd8|Add0~35 Reg8:accreg8|qout[3] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "5.140 ns" { Reg8:accreg8|qout[2] {} Template:accadd8|Add0~34COUT1_63 {} Template:accadd8|Add0~35 {} Reg8:accreg8|qout[3] {} } { 0.000ns 2.020ns 0.000ns 1.771ns } { 0.000ns 0.432ns 0.608ns 0.309ns } "" } } { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk Reg8:accreg8|qout[3] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} Reg8:accreg8|qout[3] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk Reg8:accreg8|qout[2] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~out0 {} Reg8:accreg8|qout[2] {} } { 0.000ns 0.000ns 0.560ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Reg8:accreg8\|qout\[3\] cin clk 8.121 ns register " "Info: tsu for register \"Reg8:accreg8\|qout\[3\]\" (data pin = \"cin\", clock pin = \"clk\") is 8.121 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.852 ns + Longest pin register " "Info: + Longest pin to register delay is 10.852 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cin 1 PIN PIN_83 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_83; Fanout = 2; PIN Node = 'cin'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "ACC.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/ACC.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.023 ns) + CELL(0.432 ns) 7.924 ns Template:accadd8\|Add0~46COUT1_57 2 COMB LC_X17_Y8_N0 2 " "Info: 2: + IC(6.023 ns) + CELL(0.432 ns) = 7.924 ns; Loc. = LC_X17_Y8_N0; Fanout = 2; COMB Node = 'Template:accadd8\|Add0~46COUT1_57'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "6.455 ns" { cin Template:accadd8|Add0~46COUT1_57 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.004 ns Template:accadd8\|Add0~30COUT1_59 3 COMB LC_X17_Y8_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 8.004 ns; Loc. = LC_X17_Y8_N1; Fanout = 2; COMB Node = 'Template:accadd8\|Add0~30COUT1_59'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Template:accadd8|Add0~46COUT1_57 Template:accadd8|Add0~30COUT1_59 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.084 ns Template:accadd8\|Add0~32COUT1_61 4 COMB LC_X17_Y8_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 8.084 ns; Loc. = LC_X17_Y8_N2; Fanout = 2; COMB Node = 'Template:accadd8\|Add0~32COUT1_61'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Template:accadd8|Add0~30COUT1_59 Template:accadd8|Add0~32COUT1_61 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.164 ns Template:accadd8\|Add0~34COUT1_63 5 COMB LC_X17_Y8_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 8.164 ns; Loc. = LC_X17_Y8_N3; Fanout = 2; COMB Node = 'Template:accadd8\|Add0~34COUT1_63'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Template:accadd8|Add0~32COUT1_61 Template:accadd8|Add0~34COUT1_63 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 8.772 ns Template:accadd8\|Add0~35 6 COMB LC_X17_Y8_N4 1 " "Info: 6: + IC(0.000 ns) + CELL(0.608 ns) = 8.772 ns; Loc. = LC_X17_Y8_N4; Fanout = 1; COMB Node = 'Template:accadd8\|Add0~35'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Template:accadd8|Add0~34COUT1_63 Template:accadd8|Add0~35 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.771 ns) + CELL(0.309 ns) 10.852 ns Reg8:accreg8\|qout\[3\] 7 REG LC_X12_Y9_N2 3 " "Info: 7: + IC(1.771 ns) + CELL(0.309 ns) = 10.852 ns; Loc. = LC_X12_Y9_N2; Fanout = 3; REG Node = 'Reg8:accreg8\|qout\[3\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.080 ns" { Template:accadd8|Add0~35 Reg8:accreg8|qout[3] } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.058 ns ( 28.18 % ) " "Info: Total cell delay = 3.058 ns ( 28.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.794 ns ( 71.82 % ) " "Info: Total interconnect delay = 7.794 ns ( 71.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "10.852 ns" { cin Template:accadd8|Add0~46COUT1_57 Template:accadd8|Add0~30COUT1_59 Template:accadd8|Add0~32COUT1_61 Template:accadd8|Add0~34COUT1_63 Template:accadd8|Add0~35 Reg8:accreg8|qout[3] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "10.852 ns" { cin {} cin~out0 {} Template:accadd8|Add0~46COUT1_57 {} Template:accadd8|Add0~30COUT1_59 {} Template:accadd8|Add0~32COUT1_61 {} Template:accadd8|Add0~34COUT1_63 {} Template:accadd8|Add0~35 {} Reg8:accreg8|qout[3] {} } { 0.000ns 0.000ns 6.023ns 0.000ns 0.000ns 0.000ns 0.000ns 1.771ns } { 0.000ns 1.469ns 0.432ns 0.080ns 0.080ns 0.080ns 0.608ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.768 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ACC.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/ACC.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns Reg8:accreg8\|qout\[3\] 2 REG LC_X12_Y9_N2 3 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X12_Y9_N2; Fanout = 3; REG Node = 'Reg8:accreg8\|qout\[3\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk Reg8:accreg8|qout[3] } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk Reg8:accreg8|qout[3] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} Reg8:accreg8|qout[3] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "10.852 ns" { cin Template:accadd8|Add0~46COUT1_57 Template:accadd8|Add0~30COUT1_59 Template:accadd8|Add0~32COUT1_61 Template:accadd8|Add0~34COUT1_63 Template:accadd8|Add0~35 Reg8:accreg8|qout[3] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "10.852 ns" { cin {} cin~out0 {} Template:accadd8|Add0~46COUT1_57 {} Template:accadd8|Add0~30COUT1_59 {} Template:accadd8|Add0~32COUT1_61 {} Template:accadd8|Add0~34COUT1_63 {} Template:accadd8|Add0~35 {} Reg8:accreg8|qout[3] {} } { 0.000ns 0.000ns 6.023ns 0.000ns 0.000ns 0.000ns 0.000ns 1.771ns } { 0.000ns 1.469ns 0.432ns 0.080ns 0.080ns 0.080ns 0.608ns 0.309ns } "" } } { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk Reg8:accreg8|qout[3] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} Reg8:accreg8|qout[3] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk cout Reg8:accreg8\|qout\[2\] 11.519 ns register " "Info: tco from clock \"clk\" to destination pin \"cout\" through register \"Reg8:accreg8\|qout\[2\]\" is 11.519 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.740 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ACC.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/ACC.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.560 ns) + CELL(0.711 ns) 2.740 ns Reg8:accreg8\|qout\[2\] 2 REG LC_X10_Y7_N2 4 " "Info: 2: + IC(0.560 ns) + CELL(0.711 ns) = 2.740 ns; Loc. = LC_X10_Y7_N2; Fanout = 4; REG Node = 'Reg8:accreg8\|qout\[2\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clk Reg8:accreg8|qout[2] } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.56 % ) " "Info: Total cell delay = 2.180 ns ( 79.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.560 ns ( 20.44 % ) " "Info: Total interconnect delay = 0.560 ns ( 20.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk Reg8:accreg8|qout[2] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~out0 {} Reg8:accreg8|qout[2] {} } { 0.000ns 0.000ns 0.560ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.555 ns + Longest register pin " "Info: + Longest register to pin delay is 8.555 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg8:accreg8\|qout\[2\] 1 REG LC_X10_Y7_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N2; Fanout = 4; REG Node = 'Reg8:accreg8\|qout\[2\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { Reg8:accreg8|qout[2] } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.020 ns) + CELL(0.423 ns) 2.443 ns Template:accadd8\|Add0~34 2 COMB LC_X17_Y8_N3 2 " "Info: 2: + IC(2.020 ns) + CELL(0.423 ns) = 2.443 ns; Loc. = LC_X17_Y8_N3; Fanout = 2; COMB Node = 'Template:accadd8\|Add0~34'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.443 ns" { Reg8:accreg8|qout[2] Template:accadd8|Add0~34 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 2.621 ns Template:accadd8\|Add0~36 3 COMB LC_X17_Y8_N4 5 " "Info: 3: + IC(0.000 ns) + CELL(0.178 ns) = 2.621 ns; Loc. = LC_X17_Y8_N4; Fanout = 5; COMB Node = 'Template:accadd8\|Add0~36'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Template:accadd8|Add0~34 Template:accadd8|Add0~36 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 3.242 ns Template:accadd8\|Add0~27 4 COMB LC_X17_Y8_N9 1 " "Info: 4: + IC(0.000 ns) + CELL(0.621 ns) = 3.242 ns; Loc. = LC_X17_Y8_N9; Fanout = 1; COMB Node = 'Template:accadd8\|Add0~27'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Template:accadd8|Add0~36 Template:accadd8|Add0~27 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.189 ns) + CELL(2.124 ns) 8.555 ns cout 5 PIN PIN_7 0 " "Info: 5: + IC(3.189 ns) + CELL(2.124 ns) = 8.555 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "5.313 ns" { Template:accadd8|Add0~27 cout } "NODE_NAME" } } { "ACC.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/ACC.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.346 ns ( 39.11 % ) " "Info: Total cell delay = 3.346 ns ( 39.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.209 ns ( 60.89 % ) " "Info: Total interconnect delay = 5.209 ns ( 60.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "8.555 ns" { Reg8:accreg8|qout[2] Template:accadd8|Add0~34 Template:accadd8|Add0~36 Template:accadd8|Add0~27 cout } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "8.555 ns" { Reg8:accreg8|qout[2] {} Template:accadd8|Add0~34 {} Template:accadd8|Add0~36 {} Template:accadd8|Add0~27 {} cout {} } { 0.000ns 2.020ns 0.000ns 0.000ns 3.189ns } { 0.000ns 0.423ns 0.178ns 0.621ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { clk Reg8:accreg8|qout[2] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.740 ns" { clk {} clk~out0 {} Reg8:accreg8|qout[2] {} } { 0.000ns 0.000ns 0.560ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "8.555 ns" { Reg8:accreg8|qout[2] Template:accadd8|Add0~34 Template:accadd8|Add0~36 Template:accadd8|Add0~27 cout } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "8.555 ns" { Reg8:accreg8|qout[2] {} Template:accadd8|Add0~34 {} Template:accadd8|Add0~36 {} Template:accadd8|Add0~27 {} cout {} } { 0.000ns 2.020ns 0.000ns 0.000ns 3.189ns } { 0.000ns 0.423ns 0.178ns 0.621ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "cin cout 14.261 ns Longest " "Info: Longest tpd from source pin \"cin\" to destination pin \"cout\" is 14.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cin 1 PIN PIN_83 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_83; Fanout = 2; PIN Node = 'cin'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { cin } "NODE_NAME" } } { "ACC.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/ACC.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.023 ns) + CELL(0.423 ns) 7.915 ns Template:accadd8\|Add0~46 2 COMB LC_X17_Y8_N0 2 " "Info: 2: + IC(6.023 ns) + CELL(0.423 ns) = 7.915 ns; Loc. = LC_X17_Y8_N0; Fanout = 2; COMB Node = 'Template:accadd8\|Add0~46'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "6.446 ns" { cin Template:accadd8|Add0~46 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 7.993 ns Template:accadd8\|Add0~30 3 COMB LC_X17_Y8_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 7.993 ns; Loc. = LC_X17_Y8_N1; Fanout = 2; COMB Node = 'Template:accadd8\|Add0~30'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Template:accadd8|Add0~46 Template:accadd8|Add0~30 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 8.071 ns Template:accadd8\|Add0~32 4 COMB LC_X17_Y8_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 8.071 ns; Loc. = LC_X17_Y8_N2; Fanout = 2; COMB Node = 'Template:accadd8\|Add0~32'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Template:accadd8|Add0~30 Template:accadd8|Add0~32 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 8.149 ns Template:accadd8\|Add0~34 5 COMB LC_X17_Y8_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 8.149 ns; Loc. = LC_X17_Y8_N3; Fanout = 2; COMB Node = 'Template:accadd8\|Add0~34'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { Template:accadd8|Add0~32 Template:accadd8|Add0~34 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 8.327 ns Template:accadd8\|Add0~36 6 COMB LC_X17_Y8_N4 5 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 8.327 ns; Loc. = LC_X17_Y8_N4; Fanout = 5; COMB Node = 'Template:accadd8\|Add0~36'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { Template:accadd8|Add0~34 Template:accadd8|Add0~36 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 8.948 ns Template:accadd8\|Add0~27 7 COMB LC_X17_Y8_N9 1 " "Info: 7: + IC(0.000 ns) + CELL(0.621 ns) = 8.948 ns; Loc. = LC_X17_Y8_N9; Fanout = 1; COMB Node = 'Template:accadd8\|Add0~27'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Template:accadd8|Add0~36 Template:accadd8|Add0~27 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.189 ns) + CELL(2.124 ns) 14.261 ns cout 8 PIN PIN_7 0 " "Info: 8: + IC(3.189 ns) + CELL(2.124 ns) = 14.261 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'cout'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "5.313 ns" { Template:accadd8|Add0~27 cout } "NODE_NAME" } } { "ACC.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/ACC.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.049 ns ( 35.40 % ) " "Info: Total cell delay = 5.049 ns ( 35.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.212 ns ( 64.60 % ) " "Info: Total interconnect delay = 9.212 ns ( 64.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "14.261 ns" { cin Template:accadd8|Add0~46 Template:accadd8|Add0~30 Template:accadd8|Add0~32 Template:accadd8|Add0~34 Template:accadd8|Add0~36 Template:accadd8|Add0~27 cout } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "14.261 ns" { cin {} cin~out0 {} Template:accadd8|Add0~46 {} Template:accadd8|Add0~30 {} Template:accadd8|Add0~32 {} Template:accadd8|Add0~34 {} Template:accadd8|Add0~36 {} Template:accadd8|Add0~27 {} cout {} } { 0.000ns 0.000ns 6.023ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 3.189ns } { 0.000ns 1.469ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Reg8:accreg8\|qout\[0\] accin\[0\] clk -5.834 ns register " "Info: th for register \"Reg8:accreg8\|qout\[0\]\" (data pin = \"accin\[0\]\", clock pin = \"clk\") is -5.834 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 8; CLK Node = 'clk'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ACC.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/ACC.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns Reg8:accreg8\|qout\[0\] 2 REG LC_X19_Y8_N2 4 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X19_Y8_N2; Fanout = 4; REG Node = 'Reg8:accreg8\|qout\[0\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk Reg8:accreg8|qout[0] } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk Reg8:accreg8|qout[0] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} Reg8:accreg8|qout[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.631 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns accin\[0\] 1 PIN PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_55; Fanout = 3; PIN Node = 'accin\[0\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "" { accin[0] } "NODE_NAME" } } { "ACC.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/ACC.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.497 ns) + CELL(0.442 ns) 7.414 ns Template:accadd8\|Add0~29 2 COMB LC_X17_Y8_N1 1 " "Info: 2: + IC(5.497 ns) + CELL(0.442 ns) = 7.414 ns; Loc. = LC_X17_Y8_N1; Fanout = 1; COMB Node = 'Template:accadd8\|Add0~29'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "5.939 ns" { accin[0] Template:accadd8|Add0~29 } "NODE_NAME" } } { "Template.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Template.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.115 ns) 8.631 ns Reg8:accreg8\|qout\[0\] 3 REG LC_X19_Y8_N2 4 " "Info: 3: + IC(1.102 ns) + CELL(0.115 ns) = 8.631 ns; Loc. = LC_X19_Y8_N2; Fanout = 4; REG Node = 'Reg8:accreg8\|qout\[0\]'" {  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { Template:accadd8|Add0~29 Reg8:accreg8|qout[0] } "NODE_NAME" } } { "Reg8.v" "" { Text "C:/Users/EDAuser/Desktop/Verilog/ACC/Reg8.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.032 ns ( 23.54 % ) " "Info: Total cell delay = 2.032 ns ( 23.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.599 ns ( 76.46 % ) " "Info: Total interconnect delay = 6.599 ns ( 76.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "8.631 ns" { accin[0] Template:accadd8|Add0~29 Reg8:accreg8|qout[0] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "8.631 ns" { accin[0] {} accin[0]~out0 {} Template:accadd8|Add0~29 {} Reg8:accreg8|qout[0] {} } { 0.000ns 0.000ns 5.497ns 1.102ns } { 0.000ns 1.475ns 0.442ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk Reg8:accreg8|qout[0] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} Reg8:accreg8|qout[0] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus9.0/bin/TimingClosureFloorplan.fld" "" "8.631 ns" { accin[0] Template:accadd8|Add0~29 Reg8:accreg8|qout[0] } "NODE_NAME" } } { "c:/quartus9.0/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus9.0/bin/Technology_Viewer.qrui" "8.631 ns" { accin[0] {} accin[0]~out0 {} Template:accadd8|Add0~29 {} Reg8:accreg8|qout[0] {} } { 0.000ns 0.000ns 5.497ns 1.102ns } { 0.000ns 1.475ns 0.442ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 15:10:03 2017 " "Info: Processing ended: Wed Oct 25 15:10:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
