0.6
2016.4
Mar  9 2017
15:53:20
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/AESL_axi_master_gmem.v,1597925813,systemVerilog,,,,AESL_axi_master_gmem,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1597925813,systemVerilog,,,,AESL_axi_slave_AXILiteS,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool.autotb.v,1597925813,systemVerilog,,,,apatb_Pool_top,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool.v,1597925728,systemVerilog,,,,Pool,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_AXILiteS_s_axi.v,1597925731,systemVerilog,,,,Pool_AXILiteS_s_axi,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_fadd_32ns_32bkb.v,1597925731,systemVerilog,,,,Pool_fadd_32ns_32bkb,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_fcmp_32ns_32eOg.v,1597925731,systemVerilog,,,,Pool_fcmp_32ns_32eOg,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_fdiv_32ns_32cud.v,1597925731,systemVerilog,,,,Pool_fdiv_32ns_32cud,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_gmem_m_axi.v,1597925731,systemVerilog,,,,Pool_gmem_m_axi;Pool_gmem_m_axi_buffer;Pool_gmem_m_axi_decoder;Pool_gmem_m_axi_fifo;Pool_gmem_m_axi_read;Pool_gmem_m_axi_reg_slice;Pool_gmem_m_axi_throttl;Pool_gmem_m_axi_write,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_mac_muladd_1jbC.v,1597925731,systemVerilog,,,,Pool_mac_muladd_1jbC;Pool_mac_muladd_1jbC_DSP48_1,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_mul_32s_16nshbi.v,1597925731,systemVerilog,,,,Pool_mul_32s_16nshbi;Pool_mul_32s_16nshbi_Mul3S_1,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_mul_32s_16s_g8j.v,1597925731,systemVerilog,,,,Pool_mul_32s_16s_g8j;Pool_mul_32s_16s_g8j_Mul3S_0,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_mul_mul_16nsibs.v,1597925731,systemVerilog,,,,Pool_mul_mul_16nsibs;Pool_mul_mul_16nsibs_DSP48_0,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_sitofp_32ns_dEe.v,1597925731,systemVerilog,,,,Pool_sitofp_32ns_dEe,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/Pool_udiv_16ns_8nfYi.v,1597925731,systemVerilog,,,,Pool_udiv_16ns_8nfYi;Pool_udiv_16ns_8nfYi_div;Pool_udiv_16ns_8nfYi_div_u,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/ip/xil_defaultlib/Pool_ap_fadd_3_full_dsp_32.vhd,1597925822,vhdl,,,,pool_ap_fadd_3_full_dsp_32,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/ip/xil_defaultlib/Pool_ap_fcmp_0_no_dsp_32.vhd,1597925824,vhdl,,,,pool_ap_fcmp_0_no_dsp_32,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/ip/xil_defaultlib/Pool_ap_fdiv_14_no_dsp_32.vhd,1597925826,vhdl,,,,pool_ap_fdiv_14_no_dsp_32,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
E:/Exercise/FPGA/FPGA_CNN/01_mnist_cnn/hls/pool_core/solution1/sim/verilog/ip/xil_defaultlib/Pool_ap_sitofp_4_no_dsp_32.vhd,1597925829,vhdl,,,,pool_ap_sitofp_4_no_dsp_32,D:/ProgramData/Xilinx/SDx/2016.4/Vivado/data/xsim/ip/xsim_ip.ini,ieee_proposed=./ieee_proposed,,,,,,
