# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pocp4.srcs/sources_1/new/task3_LFSR_out.vhd" \
"../../../../pocp4.srcs/sim_1/new/task3_LFSR_Out_tb.vhd" \

# Do not sort compile order
nosort
