// Seed: 1284147768
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wand id_2,
    input wire id_3,
    output supply0 id_4,
    output tri id_5,
    input supply1 module_0,
    output tri id_7,
    output supply1 id_8,
    output tri0 id_9,
    input wor id_10,
    output tri1 id_11,
    output uwire id_12,
    input wand id_13,
    input wor id_14,
    output uwire id_15
);
  wire id_17 = 1;
  wire id_18;
  tri1 id_19;
  assign id_12 = 1;
  id_20(
      .id_0(id_14),
      .id_1(id_15),
      .id_2((id_18)),
      .id_3(1),
      .id_4(id_18),
      .id_5(""),
      .id_6(id_17 == 1 - id_19),
      .id_7(id_13),
      .id_8((id_17)),
      .id_9(1'h0),
      .id_10(1),
      .id_11(id_11),
      .id_12(id_5)
  );
  tri1 id_21 = id_14;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    output uwire id_2,
    input  tri   id_3
);
  assign id_2 = 1;
  module_0(
      id_3, id_0, id_3, id_3, id_2, id_2, id_1, id_2, id_2, id_2, id_1, id_2, id_2, id_3, id_0, id_2
  );
  wire id_5;
endmodule
