{
  "module_name": "pinctrl-exynos-arm.c",
  "hash_id": "651b01b749088873e68ae9533fcfa00a7256b86d17435bab0ef208caf78d7d02",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/samsung/pinctrl-exynos-arm.c",
  "human_readable_source": "\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n#include <linux/device.h>\n#include <linux/of_address.h>\n#include <linux/slab.h>\n#include <linux/err.h>\n#include <linux/soc/samsung/exynos-regs-pmu.h>\n\n#include \"pinctrl-samsung.h\"\n#include \"pinctrl-exynos.h\"\n\nstatic const struct samsung_pin_bank_type bank_type_off = {\n\t.fld_width = { 4, 1, 2, 2, 2, 2, },\n\t.reg_offset = { 0x00, 0x04, 0x08, 0x0c, 0x10, 0x14, },\n};\n\nstatic const struct samsung_pin_bank_type bank_type_alive = {\n\t.fld_width = { 4, 1, 2, 2, },\n\t.reg_offset = { 0x00, 0x04, 0x08, 0x0c, },\n};\n\n \n#define S5P_OTHERS 0xE000\n\n#define S5P_OTHERS_RET_IO\t\t(1 << 31)\n#define S5P_OTHERS_RET_CF\t\t(1 << 30)\n#define S5P_OTHERS_RET_MMC\t\t(1 << 29)\n#define S5P_OTHERS_RET_UART\t\t(1 << 28)\n\nstatic void s5pv210_retention_disable(struct samsung_pinctrl_drv_data *drvdata)\n{\n\tvoid __iomem *clk_base = (void __iomem *)drvdata->retention_ctrl->priv;\n\tu32 tmp;\n\n\ttmp = __raw_readl(clk_base + S5P_OTHERS);\n\ttmp |= (S5P_OTHERS_RET_IO | S5P_OTHERS_RET_CF | S5P_OTHERS_RET_MMC |\n\t\tS5P_OTHERS_RET_UART);\n\t__raw_writel(tmp, clk_base + S5P_OTHERS);\n}\n\nstatic struct samsung_retention_ctrl *\ns5pv210_retention_init(struct samsung_pinctrl_drv_data *drvdata,\n\t\t       const struct samsung_retention_data *data)\n{\n\tstruct samsung_retention_ctrl *ctrl;\n\tstruct device_node *np;\n\tvoid __iomem *clk_base;\n\n\tctrl = devm_kzalloc(drvdata->dev, sizeof(*ctrl), GFP_KERNEL);\n\tif (!ctrl)\n\t\treturn ERR_PTR(-ENOMEM);\n\n\tnp = of_find_compatible_node(NULL, NULL, \"samsung,s5pv210-clock\");\n\tif (!np) {\n\t\tpr_err(\"%s: failed to find clock controller DT node\\n\",\n\t\t\t__func__);\n\t\treturn ERR_PTR(-ENODEV);\n\t}\n\n\tclk_base = of_iomap(np, 0);\n\tof_node_put(np);\n\tif (!clk_base) {\n\t\tpr_err(\"%s: failed to map clock registers\\n\", __func__);\n\t\treturn ERR_PTR(-EINVAL);\n\t}\n\n\tctrl->priv = (void __force *)clk_base;\n\tctrl->disable = s5pv210_retention_disable;\n\n\treturn ctrl;\n}\n\nstatic const struct samsung_retention_data s5pv210_retention_data __initconst = {\n\t.init\t = s5pv210_retention_init,\n};\n\n \nstatic const struct samsung_pin_bank_data s5pv210_pin_bank[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpa0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x020, \"gpa1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x040, \"gpb\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x060, \"gpc0\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x080, \"gpc1\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0a0, \"gpd0\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x0c0, \"gpd1\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0e0, \"gpe0\", 0x1c),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x100, \"gpe1\", 0x20),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x120, \"gpf0\", 0x24),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x140, \"gpf1\", 0x28),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x160, \"gpf2\", 0x2c),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x180, \"gpf3\", 0x30),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x1a0, \"gpg0\", 0x34),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x1c0, \"gpg1\", 0x38),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x1e0, \"gpg2\", 0x3c),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x200, \"gpg3\", 0x40),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x240, \"gpj0\", 0x44),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x260, \"gpj1\", 0x48),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x280, \"gpj2\", 0x4c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x2a0, \"gpj3\", 0x50),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x2c0, \"gpj4\", 0x54),\n\tEXYNOS_PIN_BANK_EINTN(7, 0x220, \"gpi\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x2e0, \"mp01\"),\n\tEXYNOS_PIN_BANK_EINTN(4, 0x300, \"mp02\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x320, \"mp03\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x340, \"mp04\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x360, \"mp05\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x380, \"mp06\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x3a0, \"mp07\"),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xc00, \"gph0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xc20, \"gph1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xc40, \"gph2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xc60, \"gph3\", 0x0c),\n};\n\nstatic const struct samsung_pin_ctrl s5pv210_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks\t= s5pv210_pin_bank,\n\t\t.nr_banks\t= ARRAY_SIZE(s5pv210_pin_bank),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &s5pv210_retention_data,\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data s5pv210_of_data __initconst = {\n\t.ctrl\t\t= s5pv210_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(s5pv210_pin_ctrl),\n};\n\n \nstatic atomic_t exynos_shared_retention_refcnt;\n\n \nstatic const struct samsung_pin_bank_data exynos3250_pin_banks0[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpa0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x020, \"gpa1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x040, \"gpb\",  0x08),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x060, \"gpc0\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x080, \"gpc1\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0a0, \"gpd0\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0c0, \"gpd1\", 0x18),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos3250_pin_banks1[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTN(8, 0x120, \"gpe0\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x140, \"gpe1\"),\n\tEXYNOS_PIN_BANK_EINTN(3, 0x180, \"gpe2\"),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x040, \"gpk0\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x060, \"gpk1\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x080, \"gpk2\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0c0, \"gpl0\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x260, \"gpm0\", 0x24),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x280, \"gpm1\", 0x28),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x2a0, \"gpm2\", 0x2c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x2c0, \"gpm3\", 0x30),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x2e0, \"gpm4\", 0x34),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xc00, \"gpx0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xc20, \"gpx1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xc40, \"gpx2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xc60, \"gpx3\", 0x0c),\n};\n\n \nstatic const u32 exynos3250_retention_regs[] = {\n\tS5P_PAD_RET_MAUDIO_OPTION,\n\tS5P_PAD_RET_GPIO_OPTION,\n\tS5P_PAD_RET_UART_OPTION,\n\tS5P_PAD_RET_MMCA_OPTION,\n\tS5P_PAD_RET_MMCB_OPTION,\n\tS5P_PAD_RET_EBIA_OPTION,\n\tS5P_PAD_RET_EBIB_OPTION,\n\tS5P_PAD_RET_MMC2_OPTION,\n\tS5P_PAD_RET_SPI_OPTION,\n};\n\nstatic const struct samsung_retention_data exynos3250_retention_data __initconst = {\n\t.regs\t = exynos3250_retention_regs,\n\t.nr_regs = ARRAY_SIZE(exynos3250_retention_regs),\n\t.value\t = EXYNOS_WAKEUP_FROM_LOWPWR,\n\t.refcnt\t = &exynos_shared_retention_refcnt,\n\t.init\t = exynos_retention_init,\n};\n\n \nstatic const struct samsung_pin_ctrl exynos3250_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks\t= exynos3250_pin_banks0,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos3250_pin_banks0),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos3250_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos3250_pin_banks1,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos3250_pin_banks1),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos3250_retention_data,\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data exynos3250_of_data __initconst = {\n\t.ctrl\t\t= exynos3250_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(exynos3250_pin_ctrl),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos4210_pin_banks0[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpa0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x020, \"gpa1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x040, \"gpb\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x060, \"gpc0\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x080, \"gpc1\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0A0, \"gpd0\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0C0, \"gpd1\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x0E0, \"gpe0\", 0x1c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x100, \"gpe1\", 0x20),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x120, \"gpe2\", 0x24),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x140, \"gpe3\", 0x28),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x160, \"gpe4\", 0x2c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x180, \"gpf0\", 0x30),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x1A0, \"gpf1\", 0x34),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x1C0, \"gpf2\", 0x38),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x1E0, \"gpf3\", 0x3c),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos4210_pin_banks1[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpj0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x020, \"gpj1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x040, \"gpk0\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x060, \"gpk1\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x080, \"gpk2\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x0A0, \"gpk3\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0C0, \"gpl0\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(3, 0x0E0, \"gpl1\", 0x1c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x100, \"gpl2\", 0x20),\n\tEXYNOS_PIN_BANK_EINTN(6, 0x120, \"gpy0\"),\n\tEXYNOS_PIN_BANK_EINTN(4, 0x140, \"gpy1\"),\n\tEXYNOS_PIN_BANK_EINTN(6, 0x160, \"gpy2\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x180, \"gpy3\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x1A0, \"gpy4\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x1C0, \"gpy5\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x1E0, \"gpy6\"),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC00, \"gpx0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC20, \"gpx1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC40, \"gpx2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC60, \"gpx3\", 0x0c),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos4210_pin_banks2[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTN(7, 0x000, \"gpz\"),\n};\n\n \nstatic const u32 exynos4_retention_regs[] = {\n\tS5P_PAD_RET_GPIO_OPTION,\n\tS5P_PAD_RET_UART_OPTION,\n\tS5P_PAD_RET_MMCA_OPTION,\n\tS5P_PAD_RET_MMCB_OPTION,\n\tS5P_PAD_RET_EBIA_OPTION,\n\tS5P_PAD_RET_EBIB_OPTION,\n};\n\nstatic const struct samsung_retention_data exynos4_retention_data __initconst = {\n\t.regs\t = exynos4_retention_regs,\n\t.nr_regs = ARRAY_SIZE(exynos4_retention_regs),\n\t.value\t = EXYNOS_WAKEUP_FROM_LOWPWR,\n\t.refcnt\t = &exynos_shared_retention_refcnt,\n\t.init\t = exynos_retention_init,\n};\n\n \nstatic const u32 exynos4_audio_retention_regs[] = {\n\tS5P_PAD_RET_MAUDIO_OPTION,\n};\n\nstatic const struct samsung_retention_data exynos4_audio_retention_data __initconst = {\n\t.regs\t = exynos4_audio_retention_regs,\n\t.nr_regs = ARRAY_SIZE(exynos4_audio_retention_regs),\n\t.value\t = EXYNOS_WAKEUP_FROM_LOWPWR,\n\t.init\t = exynos_retention_init,\n};\n\n \nstatic const struct samsung_pin_ctrl exynos4210_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks\t= exynos4210_pin_banks0,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos4210_pin_banks0),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos4_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos4210_pin_banks1,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos4210_pin_banks1),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos4_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos4210_pin_banks2,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos4210_pin_banks2),\n\t\t.retention_data\t= &exynos4_audio_retention_data,\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data exynos4210_of_data __initconst = {\n\t.ctrl\t\t= exynos4210_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(exynos4210_pin_ctrl),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos4x12_pin_banks0[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpa0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x020, \"gpa1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x040, \"gpb\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x060, \"gpc0\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x080, \"gpc1\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0A0, \"gpd0\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0C0, \"gpd1\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x180, \"gpf0\", 0x30),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x1A0, \"gpf1\", 0x34),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x1C0, \"gpf2\", 0x38),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x1E0, \"gpf3\", 0x3c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x240, \"gpj0\", 0x40),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x260, \"gpj1\", 0x44),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos4x12_pin_banks1[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(7, 0x040, \"gpk0\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x060, \"gpk1\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x080, \"gpk2\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x0A0, \"gpk3\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x0C0, \"gpl0\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x0E0, \"gpl1\", 0x1c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x100, \"gpl2\", 0x20),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x260, \"gpm0\", 0x24),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x280, \"gpm1\", 0x28),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x2A0, \"gpm2\", 0x2c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x2C0, \"gpm3\", 0x30),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x2E0, \"gpm4\", 0x34),\n\tEXYNOS_PIN_BANK_EINTN(6, 0x120, \"gpy0\"),\n\tEXYNOS_PIN_BANK_EINTN(4, 0x140, \"gpy1\"),\n\tEXYNOS_PIN_BANK_EINTN(6, 0x160, \"gpy2\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x180, \"gpy3\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x1A0, \"gpy4\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x1C0, \"gpy5\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x1E0, \"gpy6\"),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC00, \"gpx0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC20, \"gpx1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC40, \"gpx2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC60, \"gpx3\", 0x0c),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos4x12_pin_banks2[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(7, 0x000, \"gpz\", 0x00),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos4x12_pin_banks3[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpv0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x020, \"gpv1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x040, \"gpv2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x060, \"gpv3\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x080, \"gpv4\", 0x10),\n};\n\n \nstatic const struct samsung_pin_ctrl exynos4x12_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks\t= exynos4x12_pin_banks0,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos4x12_pin_banks0),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos4_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos4x12_pin_banks1,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos4x12_pin_banks1),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos4_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos4x12_pin_banks2,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos4x12_pin_banks2),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos4_audio_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos4x12_pin_banks3,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos4x12_pin_banks3),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data exynos4x12_of_data __initconst = {\n\t.ctrl\t\t= exynos4x12_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(exynos4x12_pin_ctrl),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5250_pin_banks0[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpa0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x020, \"gpa1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x040, \"gpa2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x060, \"gpb0\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x080, \"gpb1\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0A0, \"gpb2\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0C0, \"gpb3\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x0E0, \"gpc0\", 0x1c),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x100, \"gpc1\", 0x20),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x120, \"gpc2\", 0x24),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x140, \"gpc3\", 0x28),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x160, \"gpd0\", 0x2c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x180, \"gpd1\", 0x30),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x2E0, \"gpc4\", 0x34),\n\tEXYNOS_PIN_BANK_EINTN(6, 0x1A0, \"gpy0\"),\n\tEXYNOS_PIN_BANK_EINTN(4, 0x1C0, \"gpy1\"),\n\tEXYNOS_PIN_BANK_EINTN(6, 0x1E0, \"gpy2\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x200, \"gpy3\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x220, \"gpy4\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x240, \"gpy5\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x260, \"gpy6\"),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC00, \"gpx0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC20, \"gpx1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC40, \"gpx2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC60, \"gpx3\", 0x0c),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5250_pin_banks1[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpe0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x020, \"gpe1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x040, \"gpf0\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x060, \"gpf1\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x080, \"gpg0\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0A0, \"gpg1\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x0C0, \"gpg2\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0E0, \"gph0\", 0x1c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x100, \"gph1\", 0x20),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5250_pin_banks2[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpv0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x020, \"gpv1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x060, \"gpv2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x080, \"gpv3\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x0C0, \"gpv4\", 0x10),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5250_pin_banks3[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(7, 0x000, \"gpz\", 0x00),\n};\n\n \nstatic const struct samsung_pin_ctrl exynos5250_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks\t= exynos5250_pin_banks0,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5250_pin_banks0),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos4_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5250_pin_banks1,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5250_pin_banks1),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos4_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5250_pin_banks2,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5250_pin_banks2),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5250_pin_banks3,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5250_pin_banks3),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos4_audio_retention_data,\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data exynos5250_of_data __initconst = {\n\t.ctrl\t\t= exynos5250_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(exynos5250_pin_ctrl),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5260_pin_banks0[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(4, 0x000, \"gpa0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x020, \"gpa1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x040, \"gpa2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x060, \"gpb0\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x080, \"gpb1\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x0a0, \"gpb2\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0c0, \"gpb3\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0e0, \"gpb4\", 0x1c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x100, \"gpb5\", 0x20),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x120, \"gpd0\", 0x24),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x140, \"gpd1\", 0x28),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x160, \"gpd2\", 0x2c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x180, \"gpe0\", 0x30),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x1a0, \"gpe1\", 0x34),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x1c0, \"gpf0\", 0x38),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x1e0, \"gpf1\", 0x3c),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x200, \"gpk0\", 0x40),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xc00, \"gpx0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xc20, \"gpx1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xc40, \"gpx2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xc60, \"gpx3\", 0x0c),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5260_pin_banks1[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(7, 0x000, \"gpc0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x020, \"gpc1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x040, \"gpc2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x060, \"gpc3\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x080, \"gpc4\", 0x10),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5260_pin_banks2[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(7, 0x000, \"gpz0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x020, \"gpz1\", 0x04),\n};\n\n \nstatic const struct samsung_pin_ctrl exynos5260_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks\t= exynos5260_pin_banks0,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5260_pin_banks0),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5260_pin_banks1,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5260_pin_banks1),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5260_pin_banks2,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5260_pin_banks2),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data exynos5260_of_data __initconst = {\n\t.ctrl\t\t= exynos5260_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(exynos5260_pin_ctrl),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5410_pin_banks0[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpa0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x020, \"gpa1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x040, \"gpa2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x060, \"gpb0\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x080, \"gpb1\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0A0, \"gpb2\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0C0, \"gpb3\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x0E0, \"gpc0\", 0x1c),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x100, \"gpc3\", 0x20),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x120, \"gpc1\", 0x24),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x140, \"gpc2\", 0x28),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x180, \"gpd1\", 0x2c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x1A0, \"gpe0\", 0x30),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x1C0, \"gpe1\", 0x34),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x1E0, \"gpf0\", 0x38),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x200, \"gpf1\", 0x3c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x220, \"gpg0\", 0x40),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x240, \"gpg1\", 0x44),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x260, \"gpg2\", 0x48),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x280, \"gph0\", 0x4c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x2A0, \"gph1\", 0x50),\n\tEXYNOS_PIN_BANK_EINTN(2, 0x160, \"gpm5\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x2C0, \"gpm7\"),\n\tEXYNOS_PIN_BANK_EINTN(6, 0x2E0, \"gpy0\"),\n\tEXYNOS_PIN_BANK_EINTN(4, 0x300, \"gpy1\"),\n\tEXYNOS_PIN_BANK_EINTN(6, 0x320, \"gpy2\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x340, \"gpy3\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x360, \"gpy4\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x380, \"gpy5\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x3A0, \"gpy6\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x3C0, \"gpy7\"),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC00, \"gpx0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC20, \"gpx1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC40, \"gpx2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC60, \"gpx3\", 0x0c),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5410_pin_banks1[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(5, 0x000, \"gpj0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x020, \"gpj1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x040, \"gpj2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x060, \"gpj3\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x080, \"gpj4\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0A0, \"gpk0\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0C0, \"gpk1\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0E0, \"gpk2\", 0x1c),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x100, \"gpk3\", 0x20),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5410_pin_banks2[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpv0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x020, \"gpv1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x060, \"gpv2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x080, \"gpv3\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x0C0, \"gpv4\", 0x10),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5410_pin_banks3[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(7, 0x000, \"gpz\", 0x00),\n};\n\n \nstatic const struct samsung_pin_ctrl exynos5410_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks\t= exynos5410_pin_banks0,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5410_pin_banks0),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5410_pin_banks1,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5410_pin_banks1),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5410_pin_banks2,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5410_pin_banks2),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5410_pin_banks3,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5410_pin_banks3),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data exynos5410_of_data __initconst = {\n\t.ctrl\t\t= exynos5410_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(exynos5410_pin_ctrl),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5420_pin_banks0[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpy7\", 0x00),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC00, \"gpx0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC20, \"gpx1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC40, \"gpx2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTW(8, 0xC60, \"gpx3\", 0x0c),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5420_pin_banks1[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpc0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x020, \"gpc1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(7, 0x040, \"gpc2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x060, \"gpc3\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x080, \"gpc4\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0A0, \"gpd1\", 0x14),\n\tEXYNOS_PIN_BANK_EINTN(6, 0x0C0, \"gpy0\"),\n\tEXYNOS_PIN_BANK_EINTN(4, 0x0E0, \"gpy1\"),\n\tEXYNOS_PIN_BANK_EINTN(6, 0x100, \"gpy2\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x120, \"gpy3\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x140, \"gpy4\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x160, \"gpy5\"),\n\tEXYNOS_PIN_BANK_EINTN(8, 0x180, \"gpy6\"),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5420_pin_banks2[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpe0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x020, \"gpe1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x040, \"gpf0\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x060, \"gpf1\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x080, \"gpg0\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0A0, \"gpg1\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x0C0, \"gpg2\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0E0, \"gpj4\", 0x1c),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5420_pin_banks3[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(8, 0x000, \"gpa0\", 0x00),\n\tEXYNOS_PIN_BANK_EINTG(6, 0x020, \"gpa1\", 0x04),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x040, \"gpa2\", 0x08),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x060, \"gpb0\", 0x0c),\n\tEXYNOS_PIN_BANK_EINTG(5, 0x080, \"gpb1\", 0x10),\n\tEXYNOS_PIN_BANK_EINTG(4, 0x0A0, \"gpb2\", 0x14),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x0C0, \"gpb3\", 0x18),\n\tEXYNOS_PIN_BANK_EINTG(2, 0x0E0, \"gpb4\", 0x1c),\n\tEXYNOS_PIN_BANK_EINTG(8, 0x100, \"gph0\", 0x20),\n};\n\n \nstatic const struct samsung_pin_bank_data exynos5420_pin_banks4[] __initconst = {\n\t \n\tEXYNOS_PIN_BANK_EINTG(7, 0x000, \"gpz\", 0x00),\n};\n\n \nstatic const u32 exynos5420_retention_regs[] = {\n\tEXYNOS_PAD_RET_DRAM_OPTION,\n\tEXYNOS_PAD_RET_JTAG_OPTION,\n\tEXYNOS5420_PAD_RET_GPIO_OPTION,\n\tEXYNOS5420_PAD_RET_UART_OPTION,\n\tEXYNOS5420_PAD_RET_MMCA_OPTION,\n\tEXYNOS5420_PAD_RET_MMCB_OPTION,\n\tEXYNOS5420_PAD_RET_MMCC_OPTION,\n\tEXYNOS5420_PAD_RET_HSI_OPTION,\n\tEXYNOS_PAD_RET_EBIA_OPTION,\n\tEXYNOS_PAD_RET_EBIB_OPTION,\n\tEXYNOS5420_PAD_RET_SPI_OPTION,\n\tEXYNOS5420_PAD_RET_DRAM_COREBLK_OPTION,\n};\n\nstatic const struct samsung_retention_data exynos5420_retention_data __initconst = {\n\t.regs\t = exynos5420_retention_regs,\n\t.nr_regs = ARRAY_SIZE(exynos5420_retention_regs),\n\t.value\t = EXYNOS_WAKEUP_FROM_LOWPWR,\n\t.refcnt\t = &exynos_shared_retention_refcnt,\n\t.init\t = exynos_retention_init,\n};\n\n \nstatic const struct samsung_pin_ctrl exynos5420_pin_ctrl[] __initconst = {\n\t{\n\t\t \n\t\t.pin_banks\t= exynos5420_pin_banks0,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5420_pin_banks0),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.eint_wkup_init = exynos_eint_wkup_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos5420_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5420_pin_banks1,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5420_pin_banks1),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos5420_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5420_pin_banks2,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5420_pin_banks2),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos5420_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5420_pin_banks3,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5420_pin_banks3),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos5420_retention_data,\n\t}, {\n\t\t \n\t\t.pin_banks\t= exynos5420_pin_banks4,\n\t\t.nr_banks\t= ARRAY_SIZE(exynos5420_pin_banks4),\n\t\t.eint_gpio_init = exynos_eint_gpio_init,\n\t\t.suspend\t= exynos_pinctrl_suspend,\n\t\t.resume\t\t= exynos_pinctrl_resume,\n\t\t.retention_data\t= &exynos4_audio_retention_data,\n\t},\n};\n\nconst struct samsung_pinctrl_of_match_data exynos5420_of_data __initconst = {\n\t.ctrl\t\t= exynos5420_pin_ctrl,\n\t.num_ctrl\t= ARRAY_SIZE(exynos5420_pin_ctrl),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}