Analysis & Synthesis report for project
Mon Nov 27 08:07:28 2017
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |project|UART_SRAM_interface:UART_unit|UART_SRAM_state
 12. State Machine - |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state
 13. State Machine - |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state
 14. State Machine - |project|Milestone1:M1_unit|m1_state
 15. State Machine - |project|Milestone2:M2_unit|m2_state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated
 22. Source assignments for dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated
 23. Source assignments for dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated
 24. Parameter Settings for User Entity Instance: dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit
 28. Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit
 29. Parameter Settings for User Entity Instance: SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component
 30. Parameter Settings for Inferred Entity Instance: Milestone1:M1_unit|lpm_mult:Mult3
 31. Parameter Settings for Inferred Entity Instance: Milestone1:M1_unit|lpm_mult:Mult2
 32. Parameter Settings for Inferred Entity Instance: Milestone2:M2_unit|lpm_mult:Mult0
 33. Parameter Settings for Inferred Entity Instance: Milestone2:M2_unit|lpm_mult:Mult2
 34. Parameter Settings for Inferred Entity Instance: Milestone2:M2_unit|lpm_mult:Mult1
 35. Parameter Settings for Inferred Entity Instance: Milestone2:M2_unit|lpm_mult:Mult3
 36. Parameter Settings for Inferred Entity Instance: Milestone1:M1_unit|lpm_mult:Mult0
 37. Parameter Settings for Inferred Entity Instance: Milestone1:M1_unit|lpm_mult:Mult1
 38. altsyncram Parameter Settings by Entity Instance
 39. altpll Parameter Settings by Entity Instance
 40. lpm_mult Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "convert_hex_to_seven_segment:unit3"
 42. Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX"
 43. Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"
 44. Port Connectivity Checks: "PB_Controller:PB_unit"
 45. Port Connectivity Checks: "Milestone1:M1_unit"
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 27 08:07:28 2017          ;
; Quartus II 32-bit Version          ; 12.0 Build 263 08/02/2012 SP 2 SJ Full Version ;
; Revision Name                      ; project                                        ;
; Top-level Entity Name              ; project                                        ;
; Family                             ; Cyclone II                                     ;
; Total logic elements               ; 3,915                                          ;
;     Total combinational functions  ; 3,735                                          ;
;     Dedicated logic registers      ; 1,858                                          ;
; Total registers                    ; 1858                                           ;
; Total pins                         ; 164                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 10,240                                         ;
; Embedded Multiplier 9-bit elements ; 26                                             ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; project            ; project            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; State Machine Processing                                                   ; User-Encoded       ; Auto               ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+---------+
; convert_hex_to_seven_segment.v   ; yes             ; User Verilog HDL File                  ; /home/ECE/alchikht/Desktop/project_m2/convert_hex_to_seven_segment.v     ;         ;
; UART_SRAM_interface.v            ; yes             ; User Verilog HDL File                  ; /home/ECE/alchikht/Desktop/project_m2/UART_SRAM_interface.v              ;         ;
; VGA_SRAM_interface.v             ; yes             ; User Verilog HDL File                  ; /home/ECE/alchikht/Desktop/project_m2/VGA_SRAM_interface.v               ;         ;
; Clock_100_PLL.v                  ; yes             ; User Wizard-Generated File             ; /home/ECE/alchikht/Desktop/project_m2/Clock_100_PLL.v                    ;         ;
; project.v                        ; yes             ; User Verilog HDL File                  ; /home/ECE/alchikht/Desktop/project_m2/project.v                          ;         ;
; Milestone1.v                     ; yes             ; User Verilog HDL File                  ; /home/ECE/alchikht/Desktop/project_m2/Milestone1.v                       ;         ;
; Milestone2.v                     ; yes             ; User Verilog HDL File                  ; /home/ECE/alchikht/Desktop/project_m2/Milestone2.v                       ;         ;
; dual_port_RAM0.v                 ; yes             ; User Verilog HDL File                  ; /home/ECE/alchikht/Desktop/project_m2/dual_port_RAM0.v                   ;         ;
; dual_port_RAM1.v                 ; yes             ; User Verilog HDL File                  ; /home/ECE/alchikht/Desktop/project_m2/dual_port_RAM1.v                   ;         ;
; dual_port_RAM2.v                 ; yes             ; User Verilog HDL File                  ; /home/ECE/alchikht/Desktop/project_m2/dual_port_RAM2.v                   ;         ;
; SRAM_Controller.v                ; yes             ; User Verilog HDL File                  ; /home/ECE/alchikht/Desktop/project_m2/SRAM_Controller.v                  ;         ;
; VGA_Controller.v                 ; yes             ; User Verilog HDL File                  ; /home/ECE/alchikht/Desktop/project_m2/VGA_Controller.v                   ;         ;
; PB_Controller.v                  ; yes             ; User Verilog HDL File                  ; /home/ECE/alchikht/Desktop/project_m2/PB_Controller.v                    ;         ;
; UART_Receive_Controller.v        ; yes             ; User Verilog HDL File                  ; /home/ECE/alchikht/Desktop/project_m2/UART_Receive_Controller.v          ;         ;
; VGA_Param.h                      ; yes             ; User Unspecified File                  ; /home/ECE/alchikht/Desktop/project_m2/VGA_Param.h                        ;         ;
; define_state.h                   ; yes             ; User Unspecified File                  ; /home/ECE/alchikht/Desktop/project_m2/define_state.h                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal120.inc                   ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_tq92.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ECE/alchikht/Desktop/project_m2/db/altsyncram_tq92.tdf             ;         ;
; dual_port_RAM0.hex               ; yes             ; Auto-Found Memory Initialization File  ; /home/ECE/alchikht/Desktop/project_m2/dual_port_RAM0.hex                 ;         ;
; db/altsyncram_uq92.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ECE/alchikht/Desktop/project_m2/db/altsyncram_uq92.tdf             ;         ;
; dual_port_RAM1.hex               ; yes             ; Auto-Found Memory Initialization File  ; /home/ECE/alchikht/Desktop/project_m2/dual_port_RAM1.hex                 ;         ;
; db/altsyncram_vq92.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/ECE/alchikht/Desktop/project_m2/db/altsyncram_vq92.tdf             ;         ;
; dual_port_RAM2.hex               ; yes             ; Auto-Found Memory Initialization File  ; /home/ECE/alchikht/Desktop/project_m2/dual_port_RAM2.hex                 ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; /tools/altera/12.0/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_k8t.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/ECE/alchikht/Desktop/project_m2/db/mult_k8t.tdf                    ;         ;
; db/mult_e1t.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/ECE/alchikht/Desktop/project_m2/db/mult_e1t.tdf                    ;         ;
; db/mult_pus.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/ECE/alchikht/Desktop/project_m2/db/mult_pus.tdf                    ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 3,915      ;
;                                             ;            ;
; Total combinational functions               ; 3735       ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 1422       ;
;     -- 3 input functions                    ; 1439       ;
;     -- <=2 input functions                  ; 874        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 2598       ;
;     -- arithmetic mode                      ; 1137       ;
;                                             ;            ;
; Total registers                             ; 1858       ;
;     -- Dedicated logic registers            ; 1858       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 164        ;
; Total memory bits                           ; 10240      ;
; Embedded Multiplier 9-bit elements          ; 26         ;
; Total PLLs                                  ; 1          ;
;     -- PLLs                                 ; 1          ;
;                                             ;            ;
; Maximum fan-out node                        ; CLOCK_50_I ;
; Maximum fan-out                             ; 1940       ;
; Total fan-out                               ; 20220      ;
; Average fan-out                             ; 3.45       ;
+---------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                        ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
; |project                                  ; 3735 (98)         ; 1858 (34)    ; 10240       ; 26           ; 2       ; 12        ; 164  ; 0            ; |project                                                                                                   ;              ;
;    |Milestone1:M1_unit|                   ; 1262 (1234)       ; 669 (669)    ; 0           ; 10           ; 2       ; 4         ; 0    ; 0            ; |project|Milestone1:M1_unit                                                                                ;              ;
;       |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |project|Milestone1:M1_unit|lpm_mult:Mult0                                                                 ;              ;
;          |mult_pus:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |project|Milestone1:M1_unit|lpm_mult:Mult0|mult_pus:auto_generated                                         ;              ;
;       |lpm_mult:Mult1|                    ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |project|Milestone1:M1_unit|lpm_mult:Mult1                                                                 ;              ;
;          |mult_pus:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |project|Milestone1:M1_unit|lpm_mult:Mult1|mult_pus:auto_generated                                         ;              ;
;       |lpm_mult:Mult2|                    ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|Milestone1:M1_unit|lpm_mult:Mult2                                                                 ;              ;
;          |mult_k8t:auto_generated|        ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|Milestone1:M1_unit|lpm_mult:Mult2|mult_k8t:auto_generated                                         ;              ;
;       |lpm_mult:Mult3|                    ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|Milestone1:M1_unit|lpm_mult:Mult3                                                                 ;              ;
;          |mult_k8t:auto_generated|        ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|Milestone1:M1_unit|lpm_mult:Mult3|mult_k8t:auto_generated                                         ;              ;
;    |Milestone2:M2_unit|                   ; 1923 (1855)       ; 847 (847)    ; 0           ; 16           ; 0       ; 8         ; 0    ; 0            ; |project|Milestone2:M2_unit                                                                                ;              ;
;       |lpm_mult:Mult0|                    ; 17 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|Milestone2:M2_unit|lpm_mult:Mult0                                                                 ;              ;
;          |mult_e1t:auto_generated|        ; 17 (17)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|Milestone2:M2_unit|lpm_mult:Mult0|mult_e1t:auto_generated                                         ;              ;
;       |lpm_mult:Mult1|                    ; 17 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|Milestone2:M2_unit|lpm_mult:Mult1                                                                 ;              ;
;          |mult_e1t:auto_generated|        ; 17 (17)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|Milestone2:M2_unit|lpm_mult:Mult1|mult_e1t:auto_generated                                         ;              ;
;       |lpm_mult:Mult2|                    ; 17 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|Milestone2:M2_unit|lpm_mult:Mult2                                                                 ;              ;
;          |mult_e1t:auto_generated|        ; 17 (17)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|Milestone2:M2_unit|lpm_mult:Mult2|mult_e1t:auto_generated                                         ;              ;
;       |lpm_mult:Mult3|                    ; 17 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|Milestone2:M2_unit|lpm_mult:Mult3                                                                 ;              ;
;          |mult_e1t:auto_generated|        ; 17 (17)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |project|Milestone2:M2_unit|lpm_mult:Mult3|mult_e1t:auto_generated                                         ;              ;
;    |PB_Controller:PB_unit|                ; 31 (31)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|PB_Controller:PB_unit                                                                             ;              ;
;    |SRAM_Controller:SRAM_unit|            ; 18 (18)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_Controller:SRAM_unit                                                                         ;              ;
;       |Clock_100_PLL:Clock_100_PLL_inst|  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst                                        ;              ;
;          |altpll:altpll_component|        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component                ;              ;
;    |UART_SRAM_interface:UART_unit|        ; 120 (68)          ; 77 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|UART_SRAM_interface:UART_unit                                                                     ;              ;
;       |UART_Receive_Controller:UART_RX|   ; 52 (52)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX                                     ;              ;
;    |VGA_SRAM_interface:VGA_unit|          ; 231 (151)         ; 148 (95)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|VGA_SRAM_interface:VGA_unit                                                                       ;              ;
;       |VGA_Controller:VGA_unit|           ; 80 (80)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit                                               ;              ;
;    |convert_hex_to_seven_segment:unit0|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit0                                                                ;              ;
;    |convert_hex_to_seven_segment:unit1|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit1                                                                ;              ;
;    |convert_hex_to_seven_segment:unit2|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit2                                                                ;              ;
;    |convert_hex_to_seven_segment:unit3|   ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit3                                                                ;              ;
;    |convert_hex_to_seven_segment:unit4|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit4                                                                ;              ;
;    |convert_hex_to_seven_segment:unit5|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit5                                                                ;              ;
;    |convert_hex_to_seven_segment:unit6|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit6                                                                ;              ;
;    |convert_hex_to_seven_segment:unit7|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|convert_hex_to_seven_segment:unit7                                                                ;              ;
;    |dual_port_RAM0:dual_port_RAM_inst0|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM0:dual_port_RAM_inst0                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_tq92:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated ;              ;
;    |dual_port_RAM1:dual_port_RAM_inst1|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM1:dual_port_RAM_inst1                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_uq92:auto_generated| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated ;              ;
;    |dual_port_RAM2:dual_port_RAM_inst2|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM2:dual_port_RAM_inst2                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_vq92:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |project|dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+--------------------+
; Name                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+--------------------+
; dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; dual_port_RAM0.hex ;
; dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; dual_port_RAM1.hex ;
; dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096 ; dual_port_RAM2.hex ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+--------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 2           ;
; Simple Multipliers (18-bit)           ; 12          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 26          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 4           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                     ; IP Include File                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |project|SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst ; /home/ECE/alchikht/Desktop/project_m2/Clock_100_PLL.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------+-------------------------------------------------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |project|UART_SRAM_interface:UART_unit|UART_SRAM_state                                        ;
+------------------------------------------------+--------------------+--------------------+--------------------+
; Name                                           ; UART_SRAM_state~13 ; UART_SRAM_state~12 ; UART_SRAM_state~11 ;
+------------------------------------------------+--------------------+--------------------+--------------------+
; UART_SRAM_state.S_US_IDLE                      ; 0                  ; 0                  ; 0                  ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_1       ; 0                  ; 0                  ; 1                  ;
; UART_SRAM_state.S_US_STRIP_FILE_HEADER_2       ; 0                  ; 1                  ; 0                  ;
; UART_SRAM_state.S_US_START_FIRST_BYTE_RECEIVE  ; 0                  ; 1                  ; 1                  ;
; UART_SRAM_state.S_US_WRITE_FIRST_BYTE          ; 1                  ; 0                  ; 0                  ;
; UART_SRAM_state.S_US_START_SECOND_BYTE_RECEIVE ; 1                  ; 0                  ; 1                  ;
; UART_SRAM_state.S_US_WRITE_SECOND_BYTE         ; 1                  ; 1                  ; 0                  ;
+------------------------------------------------+--------------------+--------------------+--------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------------------------------------------+
; State Machine - |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|RXC_state ;
+-------------------------------+-------------+----------------------------------------------------+
; Name                          ; RXC_state~9 ; RXC_state~8                                        ;
+-------------------------------+-------------+----------------------------------------------------+
; RXC_state.S_RXC_IDLE          ; 0           ; 0                                                  ;
; RXC_state.S_RXC_SYNC          ; 0           ; 1                                                  ;
; RXC_state.S_RXC_ASSEMBLE_DATA ; 1           ; 0                                                  ;
; RXC_state.S_RXC_STOP_BIT      ; 1           ; 1                                                  ;
+-------------------------------+-------------+----------------------------------------------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state                                                       ;
+-------------------------------------------+-------------------+-------------------+-------------------+-------------------+
; Name                                      ; VGA_SRAM_state~17 ; VGA_SRAM_state~16 ; VGA_SRAM_state~15 ; VGA_SRAM_state~14 ;
+-------------------------------------------+-------------------+-------------------+-------------------+-------------------+
; VGA_SRAM_state.S_VS_WAIT_NEW_PIXEL_ROW    ; 0                 ; 0                 ; 0                 ; 0                 ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_1 ; 0                 ; 0                 ; 0                 ; 1                 ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_2 ; 0                 ; 0                 ; 1                 ; 0                 ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_3 ; 0                 ; 0                 ; 1                 ; 1                 ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_4 ; 0                 ; 1                 ; 0                 ; 0                 ;
; VGA_SRAM_state.S_VS_NEW_PIXEL_ROW_DELAY_5 ; 0                 ; 1                 ; 0                 ; 1                 ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_0    ; 0                 ; 1                 ; 1                 ; 0                 ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_1    ; 0                 ; 1                 ; 1                 ; 1                 ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_2    ; 1                 ; 0                 ; 0                 ; 0                 ;
; VGA_SRAM_state.S_VS_FETCH_PIXEL_DATA_3    ; 1                 ; 0                 ; 0                 ; 1                 ;
+-------------------------------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  User-Encoded
+-----------------------------------------------------------------------------------------+
; State Machine - |project|Milestone1:M1_unit|m1_state                                    ;
+-------------------+-------------+-------------+-------------+-------------+-------------+
; Name              ; m1_state~33 ; m1_state~32 ; m1_state~31 ; m1_state~30 ; m1_state~29 ;
+-------------------+-------------+-------------+-------------+-------------+-------------+
; m1_state.S_idle   ; 0           ; 0           ; 0           ; 0           ; 0           ;
; m1_state.S_lead0  ; 0           ; 0           ; 0           ; 0           ; 1           ;
; m1_state.S_lead1  ; 0           ; 0           ; 0           ; 1           ; 0           ;
; m1_state.S_lead2  ; 0           ; 0           ; 0           ; 1           ; 1           ;
; m1_state.S_lead3  ; 0           ; 0           ; 1           ; 0           ; 0           ;
; m1_state.S_lead4  ; 0           ; 0           ; 1           ; 0           ; 1           ;
; m1_state.S_lead5  ; 0           ; 0           ; 1           ; 1           ; 0           ;
; m1_state.S_lead6  ; 0           ; 0           ; 1           ; 1           ; 1           ;
; m1_state.S_lead7  ; 0           ; 1           ; 0           ; 0           ; 0           ;
; m1_state.S_lead8  ; 0           ; 1           ; 0           ; 0           ; 1           ;
; m1_state.S_lead9  ; 0           ; 1           ; 0           ; 1           ; 0           ;
; m1_state.S_lead10 ; 0           ; 1           ; 0           ; 1           ; 1           ;
; m1_state.S_lead11 ; 0           ; 1           ; 1           ; 0           ; 0           ;
; m1_state.S_lead12 ; 0           ; 1           ; 1           ; 0           ; 1           ;
; m1_state.S_lead13 ; 0           ; 1           ; 1           ; 1           ; 0           ;
; m1_state.S_c0     ; 0           ; 1           ; 1           ; 1           ; 1           ;
; m1_state.S_c1     ; 1           ; 0           ; 0           ; 0           ; 0           ;
; m1_state.S_c2     ; 1           ; 0           ; 0           ; 0           ; 1           ;
; m1_state.S_c3     ; 1           ; 0           ; 0           ; 1           ; 0           ;
; m1_state.S_c4     ; 1           ; 0           ; 0           ; 1           ; 1           ;
; m1_state.S_c5     ; 1           ; 0           ; 1           ; 0           ; 0           ;
; m1_state.S_out0   ; 1           ; 0           ; 1           ; 0           ; 1           ;
; m1_state.S_out1   ; 1           ; 0           ; 1           ; 1           ; 0           ;
; m1_state.S_out2   ; 1           ; 0           ; 1           ; 1           ; 1           ;
; m1_state.S_out3   ; 1           ; 1           ; 0           ; 0           ; 0           ;
+-------------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------+
; State Machine - |project|Milestone2:M2_unit|m2_state                            ;
+-------------------------+-------------+-------------+-------------+-------------+
; Name                    ; m2_state~22 ; m2_state~21 ; m2_state~20 ; m2_state~19 ;
+-------------------------+-------------+-------------+-------------+-------------+
; m2_state.S_idle2        ; 0           ; 0           ; 0           ; 0           ;
; m2_state.S_read_in      ; 0           ; 0           ; 0           ; 1           ;
; m2_state.S_compute_in   ; 0           ; 0           ; 1           ; 0           ;
; m2_state.S_megastate_1a ; 0           ; 0           ; 1           ; 1           ;
; m2_state.S_megastate_1b ; 0           ; 1           ; 0           ; 0           ;
; m2_state.S_megastate_1c ; 0           ; 1           ; 0           ; 1           ;
; m2_state.S_megastate_1d ; 0           ; 1           ; 1           ; 0           ;
; m2_state.S_megastate_2  ; 0           ; 1           ; 1           ; 1           ;
; m2_state.S_compute_out1 ; 1           ; 0           ; 0           ; 0           ;
; m2_state.S_compute_out2 ; 1           ; 0           ; 0           ; 1           ;
; m2_state.S_compute_out3 ; 1           ; 0           ; 1           ; 0           ;
; m2_state.S_compute_out4 ; 1           ; 0           ; 1           ; 1           ;
; m2_state.S_write_outa   ; 1           ; 1           ; 0           ; 0           ;
; m2_state.S_write_outb   ; 1           ; 1           ; 0           ; 1           ;
; m2_state.S_write_outc   ; 1           ; 1           ; 1           ; 0           ;
+-------------------------+-------------+-------------+-------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+---------------------------------------------+-----------------------------------------------------+
; Register name                               ; Reason for Removal                                  ;
+---------------------------------------------+-----------------------------------------------------+
; Milestone2:M2_unit|dp2_write_data_b[0]      ; Lost fanout                                         ;
; Milestone2:M2_unit|result_s_aa[0..15]       ; Lost fanout                                         ;
; Milestone2:M2_unit|result_s_ab[0..15]       ; Lost fanout                                         ;
; Milestone2:M2_unit|result_s_ba[0..15]       ; Lost fanout                                         ;
; Milestone2:M2_unit|result_s_bb[0..15]       ; Lost fanout                                         ;
; Milestone2:M2_unit|dp2_write_data_a[0..15]  ; Lost fanout                                         ;
; Milestone2:M2_unit|dp2_write_data_b[1..15]  ; Lost fanout                                         ;
; Milestone1:M1_unit|op5[9,18..31]            ; Stuck at GND due to stuck port data_in              ;
; Milestone1:M1_unit|op7[9,18..31]            ; Stuck at GND due to stuck port data_in              ;
; VGA_SRAM_interface:VGA_unit|VGA_red[0]      ; Merged with VGA_SRAM_interface:VGA_unit|VGA_red[1]  ;
; VGA_SRAM_interface:VGA_unit|VGA_green[0,1]  ; Merged with VGA_SRAM_interface:VGA_unit|VGA_red[1]  ;
; VGA_SRAM_interface:VGA_unit|VGA_blue[0,1]   ; Merged with VGA_SRAM_interface:VGA_unit|VGA_red[1]  ;
; Milestone1:M1_unit|u_even[8,9,11..15]       ; Merged with Milestone1:M1_unit|u_even[10]           ;
; Milestone1:M1_unit|op1[6,8,9,11..31]        ; Merged with Milestone1:M1_unit|op1[10]              ;
; Milestone1:M1_unit|op2[8..31]               ; Merged with Milestone1:M1_unit|op1[10]              ;
; Milestone1:M1_unit|op3[6,8..31]             ; Merged with Milestone1:M1_unit|op1[10]              ;
; Milestone1:M1_unit|op4[8..31]               ; Merged with Milestone1:M1_unit|op1[10]              ;
; Milestone1:M1_unit|op1[3,7]                 ; Merged with Milestone1:M1_unit|op1[1]               ;
; Milestone1:M1_unit|op3[1,3,7]               ; Merged with Milestone1:M1_unit|op1[1]               ;
; Milestone1:M1_unit|op1[4]                   ; Merged with Milestone1:M1_unit|op1[2]               ;
; Milestone1:M1_unit|op3[2,4]                 ; Merged with Milestone1:M1_unit|op1[2]               ;
; Milestone1:M1_unit|op3[0]                   ; Merged with Milestone1:M1_unit|op1[0]               ;
; Milestone1:M1_unit|op7[17]                  ; Merged with Milestone1:M1_unit|op5[17]              ;
; Milestone1:M1_unit|op5[16]                  ; Merged with Milestone1:M1_unit|op5[11]              ;
; Milestone1:M1_unit|op7[11,16]               ; Merged with Milestone1:M1_unit|op5[11]              ;
; Milestone1:M1_unit|op5[15]                  ; Merged with Milestone1:M1_unit|op5[12]              ;
; Milestone1:M1_unit|op7[12,15]               ; Merged with Milestone1:M1_unit|op5[12]              ;
; Milestone1:M1_unit|op7[14]                  ; Merged with Milestone1:M1_unit|op5[14]              ;
; Milestone1:M1_unit|op7[13]                  ; Merged with Milestone1:M1_unit|op5[13]              ;
; Milestone1:M1_unit|op7[10]                  ; Merged with Milestone1:M1_unit|op5[10]              ;
; Milestone1:M1_unit|op5[6,8]                 ; Merged with Milestone1:M1_unit|op5[2]               ;
; Milestone1:M1_unit|op7[2,6,8]               ; Merged with Milestone1:M1_unit|op5[2]               ;
; Milestone1:M1_unit|op7[7]                   ; Merged with Milestone1:M1_unit|op5[7]               ;
; Milestone1:M1_unit|op7[5]                   ; Merged with Milestone1:M1_unit|op5[5]               ;
; Milestone1:M1_unit|op7[4]                   ; Merged with Milestone1:M1_unit|op5[4]               ;
; Milestone1:M1_unit|op7[3]                   ; Merged with Milestone1:M1_unit|op5[3]               ;
; Milestone1:M1_unit|op7[1]                   ; Merged with Milestone1:M1_unit|op5[1]               ;
; Milestone1:M1_unit|op7[0]                   ; Merged with Milestone1:M1_unit|op5[0]               ;
; Milestone1:M1_unit|op6[17..31]              ; Merged with Milestone1:M1_unit|op6[16]              ;
; Milestone1:M1_unit|op8[17..31]              ; Merged with Milestone1:M1_unit|op8[16]              ;
; Milestone2:M2_unit|dp1_enable_b             ; Merged with Milestone2:M2_unit|dp1_enable_a         ;
; Milestone2:M2_unit|dp2_enable_b             ; Merged with Milestone2:M2_unit|dp2_enable_a         ;
; Milestone2:M2_unit|dp0_write_data_a[16..31] ; Merged with Milestone2:M2_unit|dp0_write_data_a[15] ;
; Milestone2:M2_unit|dp1_write_data_a[24..30] ; Merged with Milestone2:M2_unit|dp1_write_data_a[23] ;
; Milestone2:M2_unit|dp1_write_data_b[24..31] ; Merged with Milestone2:M2_unit|dp1_write_data_b[23] ;
; Milestone1:M1_unit|v_even[8,9,11..15]       ; Merged with Milestone1:M1_unit|v_even[10]           ;
; Milestone1:M1_unit|op3[5]                   ; Merged with Milestone1:M1_unit|op1[5]               ;
; Milestone2:M2_unit|dp1_write_data_a[23]     ; Merged with Milestone2:M2_unit|dp1_write_data_a[31] ;
; Milestone1:M1_unit|v_even[10]               ; Stuck at GND due to stuck port data_in              ;
; Milestone1:M1_unit|u_even[10]               ; Stuck at GND due to stuck port data_in              ;
; Milestone1:M1_unit|op6[9..16]               ; Merged with Milestone1:M1_unit|op6[8]               ;
; Milestone1:M1_unit|u_acc[24..31]            ; Lost fanout                                         ;
; Milestone1:M1_unit|v_acc[24..31]            ; Lost fanout                                         ;
; Milestone2:M2_unit|dp0_enable_b             ; Stuck at GND due to stuck port data_in              ;
; Milestone1:M1_unit|op1[10]                  ; Stuck at GND due to stuck port data_in              ;
; Total Number of Removed Registers = 365     ;                                                     ;
+---------------------------------------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                     ;
+------------------------------+--------------------+-------------------------------------------------------------+
; Register name                ; Reason for Removal ; Registers Removed due to This Register                      ;
+------------------------------+--------------------+-------------------------------------------------------------+
; Milestone1:M1_unit|u_acc[31] ; Lost Fanouts       ; Milestone1:M1_unit|u_acc[30], Milestone1:M1_unit|u_acc[29], ;
;                              ;                    ; Milestone1:M1_unit|u_acc[28], Milestone1:M1_unit|u_acc[27], ;
;                              ;                    ; Milestone1:M1_unit|u_acc[26], Milestone1:M1_unit|u_acc[25], ;
;                              ;                    ; Milestone1:M1_unit|u_acc[24]                                ;
; Milestone1:M1_unit|v_acc[31] ; Lost Fanouts       ; Milestone1:M1_unit|v_acc[30], Milestone1:M1_unit|v_acc[29], ;
;                              ;                    ; Milestone1:M1_unit|v_acc[28], Milestone1:M1_unit|v_acc[27], ;
;                              ;                    ; Milestone1:M1_unit|v_acc[26], Milestone1:M1_unit|v_acc[25], ;
;                              ;                    ; Milestone1:M1_unit|v_acc[24]                                ;
+------------------------------+--------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1858  ;
; Number of registers using Synchronous Clear  ; 494   ;
; Number of registers using Synchronous Load   ; 146   ;
; Number of registers using Asynchronous Clear ; 418   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1707  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Inverted Register Statistics                                                  ;
+---------------------------------------------------------------------+---------+
; Inverted Register                                                   ; Fan out ;
+---------------------------------------------------------------------+---------+
; UART_SRAM_interface:UART_unit|SRAM_we_n                             ; 3       ;
; VGA_enable                                                          ; 14      ;
; SRAM_Controller:SRAM_unit|SRAM_WE_N_O                               ; 17      ;
; SRAM_Controller:SRAM_unit|SRAM_CE_N_O                               ; 2       ;
; UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Empty ; 12      ;
; PB_Controller:PB_unit|clock_1kHz_buf                                ; 1       ;
; PB_Controller:PB_unit|clock_1kHz                                    ; 3       ;
; Total number of inverted registers = 7                              ;         ;
+---------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                            ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------+----------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |project|UART_SRAM_interface:UART_unit|SRAM_write_data[11]                            ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |project|UART_SRAM_interface:UART_unit|SRAM_write_data[2]                             ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; |project|Milestone2:M2_unit|dp0_adr_b[2]                                              ;                            ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; |project|Milestone1:M1_unit|R_accE[6]                                                 ;                            ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; |project|Milestone1:M1_unit|B_accE[16]                                                ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |project|SRAM_Controller:SRAM_unit|SRAM_ADDRESS_O[1]                                  ;                            ;
; 5:1                ; 64 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; |project|Milestone1:M1_unit|G_accO[30]                                                ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |project|Milestone2:M2_unit|writeout[1]                                               ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_buffer[6] ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; |project|Milestone2:M2_unit|reads[1]                                                  ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |project|Milestone1:M1_unit|u_buf[8]                                                  ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |project|Milestone1:M1_unit|v_buf[12]                                                 ;                            ;
; 5:1                ; 18 bits   ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; |project|Milestone1:M1_unit|y_adr[11]                                                 ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |project|Milestone1:M1_unit|u_even[4]                                                 ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |project|Milestone1:M1_unit|v_even[1]                                                 ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |project|Milestone1:M1_unit|y_buf[9]                                                  ;                            ;
; 6:1                ; 24 bits   ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; |project|VGA_SRAM_interface:VGA_unit|VGA_blue[8]                                      ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Frame_error[3] ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; |project|Milestone2:M2_unit|reads_writes[5]                                           ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |project|Milestone2:M2_unit|writes[1]                                                 ;                            ;
; 7:1                ; 18 bits   ; 72 LEs        ; 18 LEs               ; 54 LEs                 ; |project|Milestone1:M1_unit|u_adr[9]                                                  ;                            ;
; 7:1                ; 18 bits   ; 72 LEs        ; 18 LEs               ; 54 LEs                 ; |project|Milestone1:M1_unit|v_adr[8]                                                  ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |project|Milestone1:M1_unit|G_even[5]                                                 ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |project|Milestone1:M1_unit|R_odd[5]                                                  ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |project|Milestone1:M1_unit|B_odd[7]                                                  ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |project|Milestone1:M1_unit|R_even[6]                                                 ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |project|Milestone1:M1_unit|B_even[6]                                                 ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |project|Milestone1:M1_unit|G_odd[2]                                                  ;                            ;
; 7:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; |project|UART_SRAM_interface:UART_unit|SRAM_address[1]                                ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; |project|Milestone2:M2_unit|compute_end_out[0]                                        ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|data_count[0]  ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; |project|Milestone2:M2_unit|compute_end[0]                                            ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 3 LEs                ; 15 LEs                 ; |project|Milestone2:M2_unit|out2[0]                                                   ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |project|top_state[2]                                                                 ;                            ;
; 7:1                ; 18 bits   ; 72 LEs        ; 18 LEs               ; 54 LEs                 ; |project|Milestone1:M1_unit|rgb_adr[14]                                               ;                            ;
; 10:1               ; 10 bits   ; 60 LEs        ; 10 LEs               ; 50 LEs                 ; |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|clock_count[6] ;                            ;
; 11:1               ; 47 bits   ; 329 LEs       ; 47 LEs               ; 282 LEs                ; |project|Milestone2:M2_unit|dp1_write_data_a[12]                                      ;                            ;
; 8:1                ; 64 bits   ; 320 LEs       ; 64 LEs               ; 256 LEs                ; |project|Milestone2:M2_unit|result_s_bb[18]                                           ;                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; |project|Milestone1:M1_unit|u_m1[1]                                                   ;                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; |project|Milestone1:M1_unit|v_m3[1]                                                   ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |project|Milestone1:M1_unit|u_p3[2]                                                   ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |project|Milestone1:M1_unit|v_p3[0]                                                   ;                            ;
; 10:1               ; 96 bits   ; 576 LEs       ; 96 LEs               ; 480 LEs                ; |project|Milestone2:M2_unit|result_t_bb[19]                                           ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; |project|Milestone2:M2_unit|stage_a_out[1]                                            ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; |project|Milestone2:M2_unit|stage_b_out[0]                                            ;                            ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; |project|Milestone2:M2_unit|stage_c_out[1]                                            ;                            ;
; 10:1               ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; |project|Milestone2:M2_unit|dp2_write_data_b[23]                                      ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; |project|Milestone2:M2_unit|SRAM_write_data[3]                                        ;                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; |project|Milestone2:M2_unit|SRAM_write_data[15]                                       ;                            ;
; 11:1               ; 16 bits   ; 112 LEs       ; 32 LEs               ; 80 LEs                 ; |project|Milestone1:M1_unit|SRAM_write_data[0]                                        ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; |project|Milestone2:M2_unit|stage_a[0]                                                ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; |project|Milestone2:M2_unit|stage_b[0]                                                ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 2 LEs                ; 12 LEs                 ; |project|Milestone2:M2_unit|stage_c[0]                                                ;                            ;
; 11:1               ; 3 bits    ; 21 LEs        ; 3 LEs                ; 18 LEs                 ; |project|Milestone2:M2_unit|leadT[2]                                                  ;                            ;
; 11:1               ; 13 bits   ; 91 LEs        ; 0 LEs                ; 91 LEs                 ; |project|Milestone2:M2_unit|dp1_adr_b[3]                                              ;                            ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; |project|Milestone2:M2_unit|c_pair[3]                                                 ;                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; |project|VGA_SRAM_interface:VGA_unit|SRAM_address[0]                                  ;                            ;
; 12:1               ; 16 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; |project|VGA_SRAM_interface:VGA_unit|SRAM_address[10]                                 ;                            ;
; 13:1               ; 16 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; |project|Milestone2:M2_unit|dp0_write_data_a[1]                                       ;                            ;
; 12:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |project|Milestone2:M2_unit|t_read_cycle[0]                                           ;                            ;
; 12:1               ; 128 bits  ; 1024 LEs      ; 256 LEs              ; 768 LEs                ; |project|Milestone2:M2_unit|s_aa[9]                                                   ;                            ;
; 13:1               ; 7 bits    ; 56 LEs        ; 21 LEs               ; 35 LEs                 ; |project|Milestone2:M2_unit|sp_adrb[1]                                                ;                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; |project|Milestone1:M1_unit|u_p5[0]                                                   ;                            ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; |project|Milestone1:M1_unit|v_p5[4]                                                   ;                            ;
; 14:1               ; 4 bits    ; 36 LEs        ; 8 LEs                ; 28 LEs                 ; |project|Milestone2:M2_unit|sp_read_cycle[3]                                          ;                            ;
; 15:1               ; 12 bits   ; 120 LEs       ; 24 LEs               ; 96 LEs                 ; |project|Milestone2:M2_unit|t_computations[5]                                         ;                            ;
; 13:1               ; 64 bits   ; 512 LEs       ; 128 LEs              ; 384 LEs                ; |project|Milestone1:M1_unit|v_acc[12]                                                 ;                            ;
; 13:1               ; 18 bits   ; 144 LEs       ; 36 LEs               ; 108 LEs                ; |project|Milestone1:M1_unit|SRAM_address[9]                                           ;                            ;
; 16:1               ; 7 bits    ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; |project|Milestone2:M2_unit|dp0_adr_a[1]                                              ;                            ;
; 15:1               ; 5 bits    ; 50 LEs        ; 10 LEs               ; 40 LEs                 ; |project|Milestone2:M2_unit|c_pair_count[0]                                           ;                            ;
; 19:1               ; 7 bits    ; 84 LEs        ; 0 LEs                ; 84 LEs                 ; |project|Milestone2:M2_unit|dp2_adr_a[2]                                              ;                            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; |project|Milestone2:M2_unit|sa_adr[0]                                                 ;                            ;
; 20:1               ; 7 bits    ; 91 LEs        ; 7 LEs                ; 84 LEs                 ; |project|Milestone2:M2_unit|dp2_adr_b[6]                                              ;                            ;
; 18:1               ; 128 bits  ; 1536 LEs      ; 256 LEs              ; 1280 LEs               ; |project|Milestone2:M2_unit|t_ab[16]                                                  ;                            ;
; 19:1               ; 4 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; |project|Milestone2:M2_unit|ta_adr[2]                                                 ;                            ;
; 19:1               ; 16 bits   ; 192 LEs       ; 48 LEs               ; 144 LEs                ; |project|Milestone2:M2_unit|SRAM_address[7]                                           ;                            ;
; 21:1               ; 7 bits    ; 98 LEs        ; 14 LEs               ; 84 LEs                 ; |project|Milestone2:M2_unit|ta_adr[3]                                                 ;                            ;
; 25:1               ; 7 bits    ; 112 LEs       ; 14 LEs               ; 98 LEs                 ; |project|Milestone2:M2_unit|s_prime_adr[3]                                            ;                            ;
; 26:1               ; 12 bits   ; 204 LEs       ; 48 LEs               ; 156 LEs                ; |project|Milestone2:M2_unit|sb_adr[5]                                                 ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |project|SRAM_Controller:SRAM_unit|SRAM_write_data_buf[15]                            ;                            ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; |project|Milestone1:M1_unit|op8[1]                                                    ;                            ;
; 7:1                ; 20 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; |project|Milestone1:M1_unit|op8[11]                                                   ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; |project|Milestone1:M1_unit|op2[1]                                                    ;                            ;
; 9:1                ; 64 bits   ; 384 LEs       ; 64 LEs               ; 320 LEs                ; |project|Milestone2:M2_unit|op1[22]                                                   ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |project|VGA_SRAM_interface:VGA_unit|VGA_SRAM_state                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |project|Milestone2:M2_unit|ta_adr                                                    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |project|Milestone2:M2_unit|op3                                                       ;                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; |project|SRAM_address[14]                                                             ;                            ;
; 32:1               ; 2 bits    ; 42 LEs        ; 32 LEs               ; 10 LEs                 ; |project|Milestone2:M2_unit|op3[8]                                                    ;                            ;
; 32:1               ; 2 bits    ; 42 LEs        ; 30 LEs               ; 12 LEs                 ; |project|Milestone2:M2_unit|op4[2]                                                    ;                            ;
; 32:1               ; 4 bits    ; 84 LEs        ; 64 LEs               ; 20 LEs                 ; |project|Milestone2:M2_unit|op4[4]                                                    ;                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; |project|UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX|Selector0      ;                            ;
; 35:1               ; 5 bits    ; 115 LEs       ; 20 LEs               ; 95 LEs                 ; |project|Milestone2:M2_unit|Selector642                                               ;                            ;
; 37:1               ; 2 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; |project|Milestone2:M2_unit|Selector645                                               ;                            ;
; 37:1               ; 2 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; |project|Milestone2:M2_unit|Selector646                                               ;                            ;
; 39:1               ; 2 bits    ; 52 LEs        ; 4 LEs                ; 48 LEs                 ; |project|Milestone2:M2_unit|Selector648                                               ;                            ;
; 41:1               ; 2 bits    ; 54 LEs        ; 4 LEs                ; 50 LEs                 ; |project|Milestone2:M2_unit|Selector644                                               ;                            ;
; 43:1               ; 2 bits    ; 56 LEs        ; 4 LEs                ; 52 LEs                 ; |project|Milestone2:M2_unit|Selector647                                               ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; dual_port_RAM0.hex   ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_tq92      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; dual_port_RAM1.hex   ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_uq92      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                      ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; dual_port_RAM2.hex   ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_vq92      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit ;
+------------------+-------+-----------------------------------------------+
; Parameter Name   ; Value ; Type                                          ;
+------------------+-------+-----------------------------------------------+
; VIEW_AREA_LEFT   ; 160   ; Signed Integer                                ;
; VIEW_AREA_RIGHT  ; 480   ; Signed Integer                                ;
; VIEW_AREA_TOP    ; 120   ; Signed Integer                                ;
; VIEW_AREA_BOTTOM ; 360   ; Signed Integer                                ;
+------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit ;
+----------------+------------+--------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                               ;
+----------------+------------+--------------------------------------------------------------------+
; H_SYNC_CYC     ; 0001100000 ; Unsigned Binary                                                    ;
; H_SYNC_BACK    ; 0000110000 ; Unsigned Binary                                                    ;
; H_SYNC_ACT     ; 1010000000 ; Unsigned Binary                                                    ;
; H_SYNC_TOTAL   ; 1100100000 ; Unsigned Binary                                                    ;
; V_SYNC_CYC     ; 0000000010 ; Unsigned Binary                                                    ;
; V_SYNC_BACK    ; 0000011111 ; Unsigned Binary                                                    ;
; V_SYNC_ACT     ; 0111100000 ; Unsigned Binary                                                    ;
; V_SYNC_TOTAL   ; 1000001100 ; Unsigned Binary                                                    ;
; X_START        ; 0010010000 ; Unsigned Binary                                                    ;
; Y_START        ; 0000100001 ; Unsigned Binary                                                    ;
+----------------+------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                        ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                     ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                     ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                     ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                     ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                     ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                     ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                              ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                     ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                     ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                     ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                     ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                     ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                              ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                     ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                     ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                     ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                     ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                     ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                     ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                     ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                     ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                     ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                     ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                                                     ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                                              ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                     ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                                                     ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                                              ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                     ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                     ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                     ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                     ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                     ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                     ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                     ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                     ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                     ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                     ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                     ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                     ;
; VCO_MIN                       ; 0                 ; Untyped                                                                     ;
; VCO_MAX                       ; 0                 ; Untyped                                                                     ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                     ;
; PFD_MIN                       ; 0                 ; Untyped                                                                     ;
; PFD_MAX                       ; 0                 ; Untyped                                                                     ;
; M_INITIAL                     ; 0                 ; Untyped                                                                     ;
; M                             ; 0                 ; Untyped                                                                     ;
; N                             ; 1                 ; Untyped                                                                     ;
; M2                            ; 1                 ; Untyped                                                                     ;
; N2                            ; 1                 ; Untyped                                                                     ;
; SS                            ; 1                 ; Untyped                                                                     ;
; C0_HIGH                       ; 0                 ; Untyped                                                                     ;
; C1_HIGH                       ; 0                 ; Untyped                                                                     ;
; C2_HIGH                       ; 0                 ; Untyped                                                                     ;
; C3_HIGH                       ; 0                 ; Untyped                                                                     ;
; C4_HIGH                       ; 0                 ; Untyped                                                                     ;
; C5_HIGH                       ; 0                 ; Untyped                                                                     ;
; C6_HIGH                       ; 0                 ; Untyped                                                                     ;
; C7_HIGH                       ; 0                 ; Untyped                                                                     ;
; C8_HIGH                       ; 0                 ; Untyped                                                                     ;
; C9_HIGH                       ; 0                 ; Untyped                                                                     ;
; C0_LOW                        ; 0                 ; Untyped                                                                     ;
; C1_LOW                        ; 0                 ; Untyped                                                                     ;
; C2_LOW                        ; 0                 ; Untyped                                                                     ;
; C3_LOW                        ; 0                 ; Untyped                                                                     ;
; C4_LOW                        ; 0                 ; Untyped                                                                     ;
; C5_LOW                        ; 0                 ; Untyped                                                                     ;
; C6_LOW                        ; 0                 ; Untyped                                                                     ;
; C7_LOW                        ; 0                 ; Untyped                                                                     ;
; C8_LOW                        ; 0                 ; Untyped                                                                     ;
; C9_LOW                        ; 0                 ; Untyped                                                                     ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                     ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                     ;
; C0_PH                         ; 0                 ; Untyped                                                                     ;
; C1_PH                         ; 0                 ; Untyped                                                                     ;
; C2_PH                         ; 0                 ; Untyped                                                                     ;
; C3_PH                         ; 0                 ; Untyped                                                                     ;
; C4_PH                         ; 0                 ; Untyped                                                                     ;
; C5_PH                         ; 0                 ; Untyped                                                                     ;
; C6_PH                         ; 0                 ; Untyped                                                                     ;
; C7_PH                         ; 0                 ; Untyped                                                                     ;
; C8_PH                         ; 0                 ; Untyped                                                                     ;
; C9_PH                         ; 0                 ; Untyped                                                                     ;
; L0_HIGH                       ; 1                 ; Untyped                                                                     ;
; L1_HIGH                       ; 1                 ; Untyped                                                                     ;
; G0_HIGH                       ; 1                 ; Untyped                                                                     ;
; G1_HIGH                       ; 1                 ; Untyped                                                                     ;
; G2_HIGH                       ; 1                 ; Untyped                                                                     ;
; G3_HIGH                       ; 1                 ; Untyped                                                                     ;
; E0_HIGH                       ; 1                 ; Untyped                                                                     ;
; E1_HIGH                       ; 1                 ; Untyped                                                                     ;
; E2_HIGH                       ; 1                 ; Untyped                                                                     ;
; E3_HIGH                       ; 1                 ; Untyped                                                                     ;
; L0_LOW                        ; 1                 ; Untyped                                                                     ;
; L1_LOW                        ; 1                 ; Untyped                                                                     ;
; G0_LOW                        ; 1                 ; Untyped                                                                     ;
; G1_LOW                        ; 1                 ; Untyped                                                                     ;
; G2_LOW                        ; 1                 ; Untyped                                                                     ;
; G3_LOW                        ; 1                 ; Untyped                                                                     ;
; E0_LOW                        ; 1                 ; Untyped                                                                     ;
; E1_LOW                        ; 1                 ; Untyped                                                                     ;
; E2_LOW                        ; 1                 ; Untyped                                                                     ;
; E3_LOW                        ; 1                 ; Untyped                                                                     ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                     ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                     ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                     ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                     ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                     ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                     ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                     ;
; L0_PH                         ; 0                 ; Untyped                                                                     ;
; L1_PH                         ; 0                 ; Untyped                                                                     ;
; G0_PH                         ; 0                 ; Untyped                                                                     ;
; G1_PH                         ; 0                 ; Untyped                                                                     ;
; G2_PH                         ; 0                 ; Untyped                                                                     ;
; G3_PH                         ; 0                 ; Untyped                                                                     ;
; E0_PH                         ; 0                 ; Untyped                                                                     ;
; E1_PH                         ; 0                 ; Untyped                                                                     ;
; E2_PH                         ; 0                 ; Untyped                                                                     ;
; E3_PH                         ; 0                 ; Untyped                                                                     ;
; M_PH                          ; 0                 ; Untyped                                                                     ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                     ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                     ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                     ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                     ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                     ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                     ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                     ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                     ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                     ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                     ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                     ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                     ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                     ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                     ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                     ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                     ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                     ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                     ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                     ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                     ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                                     ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                     ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                     ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                                     ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                     ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                     ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                     ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                     ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                     ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                     ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                     ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                                                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                              ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Milestone1:M1_unit|lpm_mult:Mult3 ;
+------------------------------------------------+------------+----------------------+
; Parameter Name                                 ; Value      ; Type                 ;
+------------------------------------------------+------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18         ; Untyped              ;
; LPM_WIDTHB                                     ; 32         ; Untyped              ;
; LPM_WIDTHP                                     ; 50         ; Untyped              ;
; LPM_WIDTHR                                     ; 50         ; Untyped              ;
; LPM_WIDTHS                                     ; 1          ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped              ;
; LPM_PIPELINE                                   ; 0          ; Untyped              ;
; LATENCY                                        ; 0          ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped              ;
; USE_EAB                                        ; OFF        ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_k8t   ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped              ;
+------------------------------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Milestone1:M1_unit|lpm_mult:Mult2 ;
+------------------------------------------------+------------+----------------------+
; Parameter Name                                 ; Value      ; Type                 ;
+------------------------------------------------+------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 18         ; Untyped              ;
; LPM_WIDTHB                                     ; 32         ; Untyped              ;
; LPM_WIDTHP                                     ; 50         ; Untyped              ;
; LPM_WIDTHR                                     ; 50         ; Untyped              ;
; LPM_WIDTHS                                     ; 1          ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped              ;
; LPM_PIPELINE                                   ; 0          ; Untyped              ;
; LATENCY                                        ; 0          ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped              ;
; USE_EAB                                        ; OFF        ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_k8t   ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped              ;
+------------------------------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Milestone2:M2_unit|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------+
; Parameter Name                                 ; Value      ; Type                 ;
+------------------------------------------------+------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 32         ; Untyped              ;
; LPM_WIDTHB                                     ; 12         ; Untyped              ;
; LPM_WIDTHP                                     ; 44         ; Untyped              ;
; LPM_WIDTHR                                     ; 44         ; Untyped              ;
; LPM_WIDTHS                                     ; 1          ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0          ; Untyped              ;
; LATENCY                                        ; 0          ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped              ;
; USE_EAB                                        ; OFF        ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_e1t   ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped              ;
+------------------------------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Milestone2:M2_unit|lpm_mult:Mult2 ;
+------------------------------------------------+------------+----------------------+
; Parameter Name                                 ; Value      ; Type                 ;
+------------------------------------------------+------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 32         ; Untyped              ;
; LPM_WIDTHB                                     ; 12         ; Untyped              ;
; LPM_WIDTHP                                     ; 44         ; Untyped              ;
; LPM_WIDTHR                                     ; 44         ; Untyped              ;
; LPM_WIDTHS                                     ; 1          ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0          ; Untyped              ;
; LATENCY                                        ; 0          ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped              ;
; USE_EAB                                        ; OFF        ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_e1t   ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped              ;
+------------------------------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Milestone2:M2_unit|lpm_mult:Mult1 ;
+------------------------------------------------+------------+----------------------+
; Parameter Name                                 ; Value      ; Type                 ;
+------------------------------------------------+------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 32         ; Untyped              ;
; LPM_WIDTHB                                     ; 12         ; Untyped              ;
; LPM_WIDTHP                                     ; 44         ; Untyped              ;
; LPM_WIDTHR                                     ; 44         ; Untyped              ;
; LPM_WIDTHS                                     ; 1          ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0          ; Untyped              ;
; LATENCY                                        ; 0          ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped              ;
; USE_EAB                                        ; OFF        ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_e1t   ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped              ;
+------------------------------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Milestone2:M2_unit|lpm_mult:Mult3 ;
+------------------------------------------------+------------+----------------------+
; Parameter Name                                 ; Value      ; Type                 ;
+------------------------------------------------+------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 32         ; Untyped              ;
; LPM_WIDTHB                                     ; 12         ; Untyped              ;
; LPM_WIDTHP                                     ; 44         ; Untyped              ;
; LPM_WIDTHR                                     ; 44         ; Untyped              ;
; LPM_WIDTHS                                     ; 1          ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0          ; Untyped              ;
; LATENCY                                        ; 0          ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped              ;
; USE_EAB                                        ; OFF        ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_e1t   ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped              ;
+------------------------------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Milestone1:M1_unit|lpm_mult:Mult0 ;
+------------------------------------------------+------------+----------------------+
; Parameter Name                                 ; Value      ; Type                 ;
+------------------------------------------------+------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 9          ; Untyped              ;
; LPM_WIDTHB                                     ; 9          ; Untyped              ;
; LPM_WIDTHP                                     ; 18         ; Untyped              ;
; LPM_WIDTHR                                     ; 18         ; Untyped              ;
; LPM_WIDTHS                                     ; 1          ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0          ; Untyped              ;
; LATENCY                                        ; 0          ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped              ;
; USE_EAB                                        ; OFF        ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_pus   ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped              ;
+------------------------------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Milestone1:M1_unit|lpm_mult:Mult1 ;
+------------------------------------------------+------------+----------------------+
; Parameter Name                                 ; Value      ; Type                 ;
+------------------------------------------------+------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 9          ; Untyped              ;
; LPM_WIDTHB                                     ; 9          ; Untyped              ;
; LPM_WIDTHP                                     ; 18         ; Untyped              ;
; LPM_WIDTHR                                     ; 18         ; Untyped              ;
; LPM_WIDTHS                                     ; 1          ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0          ; Untyped              ;
; LATENCY                                        ; 0          ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped              ;
; USE_EAB                                        ; OFF        ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_pus   ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped              ;
+------------------------------------------------+------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                  ;
; Entity Instance                           ; dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 32                                                                 ;
;     -- NUMWORDS_B                         ; 128                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 32                                                                 ;
;     -- NUMWORDS_B                         ; 128                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 32                                                                 ;
;     -- NUMWORDS_A                         ; 128                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 32                                                                 ;
;     -- NUMWORDS_B                         ; 128                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                       ;
+-------------------------------+------------------------------------------------------------------------------------+
; Name                          ; Value                                                                              ;
+-------------------------------+------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                  ;
; Entity Instance               ; SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                             ;
;     -- PLL_TYPE               ; FAST                                                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                  ;
+-------------------------------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 8                                 ;
; Entity Instance                       ; Milestone1:M1_unit|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 18                                ;
;     -- LPM_WIDTHB                     ; 32                                ;
;     -- LPM_WIDTHP                     ; 50                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Milestone1:M1_unit|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 18                                ;
;     -- LPM_WIDTHB                     ; 32                                ;
;     -- LPM_WIDTHP                     ; 50                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Milestone2:M2_unit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 12                                ;
;     -- LPM_WIDTHP                     ; 44                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Milestone2:M2_unit|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 12                                ;
;     -- LPM_WIDTHP                     ; 44                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Milestone2:M2_unit|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 12                                ;
;     -- LPM_WIDTHP                     ; 44                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Milestone2:M2_unit|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 32                                ;
;     -- LPM_WIDTHB                     ; 12                                ;
;     -- LPM_WIDTHP                     ; 44                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Milestone1:M1_unit|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                 ;
;     -- LPM_WIDTHB                     ; 9                                 ;
;     -- LPM_WIDTHP                     ; 18                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Milestone1:M1_unit|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                                 ;
;     -- LPM_WIDTHB                     ; 9                                 ;
;     -- LPM_WIDTHP                     ; 18                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "convert_hex_to_seven_segment:unit3" ;
+-----------------+-------+----------+---------------------------+
; Port            ; Type  ; Severity ; Details                   ;
+-----------------+-------+----------+---------------------------+
; hex_value[3..2] ; Input ; Info     ; Stuck at GND              ;
+-----------------+-------+----------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX" ;
+---------+--------+----------+-------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                     ;
+---------+--------+----------+-------------------------------------------------------------+
; Overrun ; Output ; Info     ; Explicitly unconnected                                      ;
+---------+--------+----------+-------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "VGA_SRAM_interface:VGA_unit"     ;
+---------------------------+-------+----------+--------------+
; Port                      ; Type  ; Severity ; Details      ;
+---------------------------+-------+----------+--------------+
; SRAM_base_address[13..9]  ; Input ; Info     ; Stuck at VCC ;
; SRAM_base_address[16..14] ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[8..0]   ; Input ; Info     ; Stuck at GND ;
; SRAM_base_address[17]     ; Input ; Info     ; Stuck at VCC ;
+---------------------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PB_Controller:PB_unit"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; PB_pushed[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Milestone1:M1_unit"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; j      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; row    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R_even ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; R_odd  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; G_even ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; G_odd  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; B_even ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; B_odd  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:20     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Nov 27 08:07:03 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file convert_hex_to_seven_segment.v
    Info (12023): Found entity 1: convert_hex_to_seven_segment
Info (12021): Found 1 design units, including 1 entities, in source file UART_SRAM_interface.v
    Info (12023): Found entity 1: UART_SRAM_interface
Info (12021): Found 1 design units, including 1 entities, in source file VGA_SRAM_interface.v
    Info (12023): Found entity 1: VGA_SRAM_interface
Info (12021): Found 1 design units, including 1 entities, in source file Clock_100_PLL.v
    Info (12023): Found entity 1: Clock_100_PLL
Info (12021): Found 1 design units, including 1 entities, in source file project.v
    Info (12023): Found entity 1: project
Info (12021): Found 1 design units, including 1 entities, in source file Milestone1.v
    Info (12023): Found entity 1: Milestone1
Info (12021): Found 1 design units, including 1 entities, in source file Milestone2.v
    Info (12023): Found entity 1: Milestone2
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_RAM0.v
    Info (12023): Found entity 1: dual_port_RAM0
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_RAM1.v
    Info (12023): Found entity 1: dual_port_RAM1
Info (12021): Found 1 design units, including 1 entities, in source file dual_port_RAM2.v
    Info (12023): Found entity 1: dual_port_RAM2
Info (12021): Found 1 design units, including 1 entities, in source file SRAM_Controller.v
    Info (12023): Found entity 1: SRAM_Controller
Info (12021): Found 1 design units, including 1 entities, in source file VGA_Controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file PB_Controller.v
    Info (12023): Found entity 1: PB_Controller
Info (12021): Found 1 design units, including 1 entities, in source file UART_Receive_Controller.v
    Info (12023): Found entity 1: UART_Receive_Controller
Info (12021): Found 1 design units, including 1 entities, in source file tb_project.v
    Info (12023): Found entity 1: tb_project
Warning (10274): Verilog HDL macro warning at tb_project_v2.v(31): overriding existing definition for macro "MAX_MISMATCHES", which was defined in "tb_project.v", line 30
Warning (10274): Verilog HDL macro warning at tb_project_v2.v(45): overriding existing definition for macro "INPUT_FILE_NAME", which was defined in "tb_project.v", line 39
Info (12021): Found 1 design units, including 1 entities, in source file tb_project_v2.v
    Info (12023): Found entity 1: tb_project_v2
Info (12021): Found 1 design units, including 1 entities, in source file tb_SRAM_Emulator.v
    Info (12023): Found entity 1: tb_SRAM_Emulator
Info (12127): Elaborating entity "project" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at project.v(92): object "SRAM_write_data_a" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at project.v(92): object "SRAM_write_data_b" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at project.v(428): truncated value with size 10 to match size of target (9)
Info (12128): Elaborating entity "Milestone2" for hierarchy "Milestone2:M2_unit"
Warning (10036): Verilog HDL or VHDL warning at Milestone2.v(57): object "transpose_pair" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Milestone2.v(57): object "transpose_pair_count" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Milestone2.v(147): object "read_uv_done" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Milestone2.v(161): object "uv_done" assigned a value but never read
Warning (10034): Output port "dp0_write_data_b" at Milestone2.v(17) has no driver
Info (12128): Elaborating entity "Milestone1" for hierarchy "Milestone1:M1_unit"
Info (12128): Elaborating entity "dual_port_RAM0" for hierarchy "dual_port_RAM0:dual_port_RAM_inst0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "dual_port_RAM0.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tq92.tdf
    Info (12023): Found entity 1: altsyncram_tq92
Info (12128): Elaborating entity "altsyncram_tq92" for hierarchy "dual_port_RAM0:dual_port_RAM_inst0|altsyncram:altsyncram_component|altsyncram_tq92:auto_generated"
Info (12128): Elaborating entity "dual_port_RAM1" for hierarchy "dual_port_RAM1:dual_port_RAM_inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "dual_port_RAM1.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uq92.tdf
    Info (12023): Found entity 1: altsyncram_uq92
Info (12128): Elaborating entity "altsyncram_uq92" for hierarchy "dual_port_RAM1:dual_port_RAM_inst1|altsyncram:altsyncram_component|altsyncram_uq92:auto_generated"
Info (12128): Elaborating entity "dual_port_RAM2" for hierarchy "dual_port_RAM2:dual_port_RAM_inst2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "dual_port_RAM2.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vq92.tdf
    Info (12023): Found entity 1: altsyncram_vq92
Info (12128): Elaborating entity "altsyncram_vq92" for hierarchy "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated"
Info (12128): Elaborating entity "PB_Controller" for hierarchy "PB_Controller:PB_unit"
Info (12128): Elaborating entity "VGA_SRAM_interface" for hierarchy "VGA_SRAM_interface:VGA_unit"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_SRAM_interface:VGA_unit|VGA_Controller:VGA_unit"
Info (12128): Elaborating entity "UART_SRAM_interface" for hierarchy "UART_SRAM_interface:UART_unit"
Info (12128): Elaborating entity "UART_Receive_Controller" for hierarchy "UART_SRAM_interface:UART_unit|UART_Receive_Controller:UART_RX"
Info (12128): Elaborating entity "SRAM_Controller" for hierarchy "SRAM_Controller:SRAM_unit"
Info (12128): Elaborating entity "Clock_100_PLL" for hierarchy "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "SRAM_Controller:SRAM_unit|Clock_100_PLL:Clock_100_PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "convert_hex_to_seven_segment" for hierarchy "convert_hex_to_seven_segment:unit7"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "dual_port_RAM2:dual_port_RAM_inst2|altsyncram:altsyncram_component|altsyncram_vq92:auto_generated|q_a[15]"
Info (278001): Inferred 8 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Milestone1:M1_unit|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Milestone1:M1_unit|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Milestone2:M2_unit|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Milestone2:M2_unit|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Milestone2:M2_unit|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Milestone2:M2_unit|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Milestone1:M1_unit|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Milestone1:M1_unit|Mult1"
Info (12130): Elaborated megafunction instantiation "Milestone1:M1_unit|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "Milestone1:M1_unit|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "18"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "50"
    Info (12134): Parameter "LPM_WIDTHR" = "50"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_k8t.tdf
    Info (12023): Found entity 1: mult_k8t
Info (12130): Elaborated megafunction instantiation "Milestone2:M2_unit|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Milestone2:M2_unit|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "44"
    Info (12134): Parameter "LPM_WIDTHR" = "44"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_e1t.tdf
    Info (12023): Found entity 1: mult_e1t
Info (12130): Elaborated megafunction instantiation "Milestone1:M1_unit|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Milestone1:M1_unit|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_pus.tdf
    Info (12023): Found entity 1: mult_pus
Info (13014): Ignored 268 buffer(s)
    Info (13019): Ignored 268 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEVEN_SEGMENT_N_O[3][1]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_O" is stuck at GND
    Warning (13410): Pin "UART_TX_O" is stuck at VCC
Info (17049): 112 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/ECE/alchikht/Desktop/project_m2/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 20 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_I[1]"
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_I[2]"
    Warning (15610): No output dependent on input pin "PUSH_BUTTON_I[3]"
    Warning (15610): No output dependent on input pin "SWITCH_I[0]"
    Warning (15610): No output dependent on input pin "SWITCH_I[1]"
    Warning (15610): No output dependent on input pin "SWITCH_I[2]"
    Warning (15610): No output dependent on input pin "SWITCH_I[3]"
    Warning (15610): No output dependent on input pin "SWITCH_I[4]"
    Warning (15610): No output dependent on input pin "SWITCH_I[5]"
    Warning (15610): No output dependent on input pin "SWITCH_I[6]"
    Warning (15610): No output dependent on input pin "SWITCH_I[7]"
    Warning (15610): No output dependent on input pin "SWITCH_I[8]"
    Warning (15610): No output dependent on input pin "SWITCH_I[9]"
    Warning (15610): No output dependent on input pin "SWITCH_I[10]"
    Warning (15610): No output dependent on input pin "SWITCH_I[11]"
    Warning (15610): No output dependent on input pin "SWITCH_I[12]"
    Warning (15610): No output dependent on input pin "SWITCH_I[13]"
    Warning (15610): No output dependent on input pin "SWITCH_I[14]"
    Warning (15610): No output dependent on input pin "SWITCH_I[15]"
    Warning (15610): No output dependent on input pin "SWITCH_I[16]"
Info (21057): Implemented 4226 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 124 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 3955 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 26 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 53 warnings
    Info: Peak virtual memory: 396 megabytes
    Info: Processing ended: Mon Nov 27 08:07:28 2017
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/ECE/alchikht/Desktop/project_m2/project.map.smsg.


