0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/csv_file_dump.svh,1669552684,verilog,,,,,,,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/dataflow_monitor.sv,1669552684,systemVerilog,C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/nodf_module_interface.svh,,C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/dump_file_agent.svh;C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/csv_file_dump.svh;C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/sample_agent.svh;C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/sample_manager.svh;C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float.autotb.v,1669552684,systemVerilog,,,C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/fifo_para.vh,apatb_distPoints_float_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float.v,1669552593,systemVerilog,,,,distPoints_float,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_dadd_64ns_64ns_64_7_full_dsp_1.v,1669552593,systemVerilog,,,,distPoints_float_dadd_64ns_64ns_64_7_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_fpext_32ns_64_2_no_dsp_1.v,1669552593,systemVerilog,,,,distPoints_float_fpext_32ns_64_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_fptrunc_64ns_32_2_no_dsp_1.v,1669552593,systemVerilog,,,,distPoints_float_fptrunc_64ns_32_2_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_fsqrt_32ns_32ns_32_16_no_dsp_1.v,1669552593,systemVerilog,,,,distPoints_float_fsqrt_32ns_32ns_32_16_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_fsub_32ns_32ns_32_5_full_dsp_1.v,1669552593,systemVerilog,,,,distPoints_float_fsub_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mac_muladd_16s_15ns_19s_31_4_1.v,1669552595,systemVerilog,,,,distPoints_float_mac_muladd_16s_15ns_19s_31_4_1;distPoints_float_mac_muladd_16s_15ns_19s_31_4_1_DSP48_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_12s_80ns_90_5_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_12s_80ns_90_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_13s_71s_71_5_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_13s_71s_71_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_40ns_40ns_80_2_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_40ns_40ns_80_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_43ns_36ns_79_3_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_43ns_36ns_79_3_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_49ns_44ns_93_5_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_49ns_44ns_93_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_50ns_50ns_100_5_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_50ns_50ns_100_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_54s_6ns_54_5_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_54s_6ns_54_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_71ns_4ns_75_5_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_71ns_4ns_75_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_73ns_6ns_79_5_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_73ns_6ns_79_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_77ns_6ns_83_5_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_77ns_6ns_83_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_82ns_6ns_88_5_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_82ns_6ns_88_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_83ns_6ns_89_5_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_83ns_6ns_89_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_87ns_6ns_93_5_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_87ns_6ns_93_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_mul_92ns_6ns_98_5_1.v,1669552589,systemVerilog,,,,distPoints_float_mul_92ns_6ns_98_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_pow_generic_double_s.v,1669552590,systemVerilog,,,,distPoints_float_pow_generic_double_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud.v,1669552590,systemVerilog,,,,distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log0_lut_table_array_V_ROcud,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb.v,1669552590,systemVerilog,,,,distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_inverse_lut_table_powbkb,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi.v,1669552590,systemVerilog,,,,distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12fYi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j.v,1669552590,systemVerilog,,,,distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17g8j,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi.v,1669552590,systemVerilog,,,,distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22hbi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs.v,1669552590,systemVerilog,,,,distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27ibs,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC.v,1669552590,systemVerilog,,,,distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32jbC,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe.v,1669552590,systemVerilog,,,,distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_dEe,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg.v,1669552590,systemVerilog,,,,distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_eOg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM.v,1669552590,systemVerilog,,,,distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arkbM,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6.v,1669552590,systemVerilog,,,,distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arramb6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW.v,1669552590,systemVerilog,,,,distPoints_float_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_arralbW,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/dump_file_agent.svh,1669552684,verilog,,,,,,,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/fifo_para.vh,1669552684,verilog,,,,,,,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/ip/xil_defaultlib/distPoints_float_dadd_64ns_64ns_64_7_full_dsp_1_ip.v,1669552721,systemVerilog,,,,distPoints_float_dadd_64ns_64ns_64_7_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/ip/xil_defaultlib/distPoints_float_fpext_32ns_64_2_no_dsp_1_ip.v,1669552725,systemVerilog,,,,distPoints_float_fpext_32ns_64_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/ip/xil_defaultlib/distPoints_float_fptrunc_64ns_32_2_no_dsp_1_ip.v,1669552728,systemVerilog,,,,distPoints_float_fptrunc_64ns_32_2_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/ip/xil_defaultlib/distPoints_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.v,1669552732,systemVerilog,,,,distPoints_float_fsqrt_32ns_32ns_32_16_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/ip/xil_defaultlib/distPoints_float_fsub_32ns_32ns_32_5_full_dsp_1_ip.v,1669552735,systemVerilog,,,,distPoints_float_fsub_32ns_32ns_32_5_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/nodf_module_interface.svh,1669552684,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/nodf_module_monitor.svh,1669552684,verilog,,,,,,,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/sample_agent.svh,1669552684,verilog,,,,,,,,,,,,
C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_04_hls/solution1/sim/verilog/sample_manager.svh,1669552684,verilog,,,,,,,,,,,,
