{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1409674890196 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1409674890197 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 02 12:21:29 2014 " "Processing started: Tue Sep 02 12:21:29 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1409674890197 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1409674890197 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS64 -c MIPS64 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS64 -c MIPS64 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1409674890197 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1409674891318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/wb_block.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/wb_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_Block " "Found entity 1: WB_Block" {  } { { "cpu_rtl/WB_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/WB_Block.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "cpu_rtl/registers.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/registers.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/mips64.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/mips64.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS64 " "Found entity 1: MIPS64" {  } { { "cpu_rtl/MIPS64.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MIPS64.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/mem_wb_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/mem_wb_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_PIPE " "Found entity 1: MEM_WB_PIPE" {  } { { "cpu_rtl/MEM_WB_PIPE.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MEM_WB_PIPE.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/mem_block.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/mem_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_Block " "Found entity 1: MEM_Block" {  } { { "cpu_rtl/MEM_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MEM_Block.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/if_id_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/if_id_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_PIPE " "Found entity 1: IF_ID_PIPE" {  } { { "cpu_rtl/IF_ID_PIPE.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/IF_ID_PIPE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/if_block.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/if_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_Block " "Found entity 1: IF_Block" {  } { { "cpu_rtl/IF_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/IF_Block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/ie_mem_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/ie_mem_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 IE_MEM_PIPE " "Found entity 1: IE_MEM_PIPE" {  } { { "cpu_rtl/IE_MEM_PIPE.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/IE_MEM_PIPE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/ie_block.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/ie_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 IE_Block " "Found entity 1: IE_Block" {  } { { "cpu_rtl/IE_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/IE_Block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/id_ie_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/id_ie_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_IE_PIPE " "Found entity 1: ID_IE_PIPE" {  } { { "cpu_rtl/ID_IE_PIPE.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/ID_IE_PIPE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/id_block.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/id_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_Block " "Found entity 1: ID_Block" {  } { { "cpu_rtl/ID_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/ID_Block.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/exceptionhandler.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/exceptionhandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExceptionHandler " "Found entity 1: ExceptionHandler" {  } { { "cpu_rtl/ExceptionHandler.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/ExceptionHandler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "cpu_rtl/controller.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "cpu_rtl/alu.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/alu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_rtl/addrdyn.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_rtl/addrdyn.v" { { "Info" "ISGN_ENTITY_NAME" "1 addrDyn " "Found entity 1: addrDyn" {  } { { "cpu_rtl/addrDyn.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/addrDyn.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409674891674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409674891674 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS64 " "Elaborating entity \"MIPS64\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1409674891883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_Block IF_Block:IF_Logic " "Elaborating entity \"IF_Block\" for hierarchy \"IF_Block:IF_Logic\"" {  } { { "cpu_rtl/MIPS64.v" "IF_Logic" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MIPS64.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409674892021 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_PC_Counter IF_Block.v(27) " "Verilog HDL Always Construct warning at IF_Block.v(27): inferring latch(es) for variable \"r_PC_Counter\", which holds its previous value in one or more paths through the always construct" {  } { { "cpu_rtl/IF_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/IF_Block.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1409674892026 "|MIPS64|IF_Block:IF_Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_PC_Counter\[0\] IF_Block.v(31) " "Inferred latch for \"r_PC_Counter\[0\]\" at IF_Block.v(31)" {  } { { "cpu_rtl/IF_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/IF_Block.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1409674892035 "|MIPS64|IF_Block:IF_Logic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_PC_Counter\[1\] IF_Block.v(31) " "Inferred latch for \"r_PC_Counter\[1\]\" at IF_Block.v(31)" {  } { { "cpu_rtl/IF_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/IF_Block.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1409674892035 "|MIPS64|IF_Block:IF_Logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_PIPE IF_ID_PIPE:IF_ID_Regs " "Elaborating entity \"IF_ID_PIPE\" for hierarchy \"IF_ID_PIPE:IF_ID_Regs\"" {  } { { "cpu_rtl/MIPS64.v" "IF_ID_Regs" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MIPS64.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409674892063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_Block ID_Block:ID_Logic " "Elaborating entity \"ID_Block\" for hierarchy \"ID_Block:ID_Logic\"" {  } { { "cpu_rtl/MIPS64.v" "ID_Logic" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MIPS64.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409674892113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers ID_Block:ID_Logic\|registers:ID_REGBLK0 " "Elaborating entity \"registers\" for hierarchy \"ID_Block:ID_Logic\|registers:ID_REGBLK0\"" {  } { { "cpu_rtl/ID_Block.v" "ID_REGBLK0" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/ID_Block.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409674892158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller ID_Block:ID_Logic\|controller:ID_CTRL " "Elaborating entity \"controller\" for hierarchy \"ID_Block:ID_Logic\|controller:ID_CTRL\"" {  } { { "cpu_rtl/ID_Block.v" "ID_CTRL" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/ID_Block.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409674892774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_IE_PIPE ID_IE_PIPE:ID_IE_Regs " "Elaborating entity \"ID_IE_PIPE\" for hierarchy \"ID_IE_PIPE:ID_IE_Regs\"" {  } { { "cpu_rtl/MIPS64.v" "ID_IE_Regs" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MIPS64.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409674892819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IE_Block IE_Block:IE_Logic " "Elaborating entity \"IE_Block\" for hierarchy \"IE_Block:IE_Logic\"" {  } { { "cpu_rtl/MIPS64.v" "IE_Logic" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MIPS64.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409674892928 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_IE_BranchSel IE_Block.v(32) " "Verilog HDL or VHDL warning at IE_Block.v(32): object \"w_IE_BranchSel\" assigned a value but never read" {  } { { "cpu_rtl/IE_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/IE_Block.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1409674892930 "|MIPS64|IE_Block:IE_Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_IE_ReverseB IE_Block.v(33) " "Verilog HDL or VHDL warning at IE_Block.v(33): object \"w_IE_ReverseB\" assigned a value but never read" {  } { { "cpu_rtl/IE_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/IE_Block.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1409674892930 "|MIPS64|IE_Block:IE_Logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu IE_Block:IE_Logic\|alu:IE_ALU " "Elaborating entity \"alu\" for hierarchy \"IE_Block:IE_Logic\|alu:IE_ALU\"" {  } { { "cpu_rtl/IE_Block.v" "IE_ALU" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/IE_Block.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409674892988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addrDyn IE_Block:IE_Logic\|alu:IE_ALU\|addrDyn:IE_Addr0 " "Elaborating entity \"addrDyn\" for hierarchy \"IE_Block:IE_Logic\|alu:IE_ALU\|addrDyn:IE_Addr0\"" {  } { { "cpu_rtl/alu.v" "IE_Addr0" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409674893077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IE_MEM_PIPE IE_MEM_PIPE:IE_MEM_Regs " "Elaborating entity \"IE_MEM_PIPE\" for hierarchy \"IE_MEM_PIPE:IE_MEM_Regs\"" {  } { { "cpu_rtl/MIPS64.v" "IE_MEM_Regs" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MIPS64.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409674893124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Block MEM_Block:ME_Logic " "Elaborating entity \"MEM_Block\" for hierarchy \"MEM_Block:ME_Logic\"" {  } { { "cpu_rtl/MIPS64.v" "ME_Logic" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MIPS64.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409674893226 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_MEM_BranchSignal MEM_Block.v(27) " "Verilog HDL or VHDL warning at MEM_Block.v(27): object \"w_MEM_BranchSignal\" assigned a value but never read" {  } { { "cpu_rtl/MEM_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MEM_Block.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1409674893228 "|MIPS64|MEM_Block:ME_Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_MEM_BranchCode MEM_Block.v(28) " "Verilog HDL or VHDL warning at MEM_Block.v(28): object \"w_MEM_BranchCode\" assigned a value but never read" {  } { { "cpu_rtl/MEM_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MEM_Block.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1409674893229 "|MIPS64|MEM_Block:ME_Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_MEM_LoadSign MEM_Block.v(31) " "Verilog HDL or VHDL warning at MEM_Block.v(31): object \"w_MEM_LoadSign\" assigned a value but never read" {  } { { "cpu_rtl/MEM_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MEM_Block.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1409674893229 "|MIPS64|MEM_Block:ME_Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_MEM_LoadMemOp MEM_Block.v(32) " "Verilog HDL or VHDL warning at MEM_Block.v(32): object \"w_MEM_LoadMemOp\" assigned a value but never read" {  } { { "cpu_rtl/MEM_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MEM_Block.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1409674893229 "|MIPS64|MEM_Block:ME_Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_MEM_StoreMemOp MEM_Block.v(33) " "Verilog HDL or VHDL warning at MEM_Block.v(33): object \"w_MEM_StoreMemOp\" assigned a value but never read" {  } { { "cpu_rtl/MEM_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MEM_Block.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1409674893229 "|MIPS64|MEM_Block:ME_Logic"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "w_MEM_WriteSize MEM_Block.v(34) " "Verilog HDL warning at MEM_Block.v(34): object w_MEM_WriteSize used but never assigned" {  } { { "cpu_rtl/MEM_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MEM_Block.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1409674893230 "|MIPS64|MEM_Block:ME_Logic"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "w_MEM_WriteSize 0 MEM_Block.v(34) " "Net \"w_MEM_WriteSize\" at MEM_Block.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "cpu_rtl/MEM_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MEM_Block.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1409674893243 "|MIPS64|MEM_Block:ME_Logic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_PIPE MEM_WB_PIPE:MEM_WB_REGS " "Elaborating entity \"MEM_WB_PIPE\" for hierarchy \"MEM_WB_PIPE:MEM_WB_REGS\"" {  } { { "cpu_rtl/MIPS64.v" "MEM_WB_REGS" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MIPS64.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409674893275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_Block WB_Block:WB_Logic " "Elaborating entity \"WB_Block\" for hierarchy \"WB_Block:WB_Logic\"" {  } { { "cpu_rtl/MIPS64.v" "WB_Logic" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/MIPS64.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409674893350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_StoreOp WB_Block.v(19) " "Verilog HDL or VHDL warning at WB_Block.v(19): object \"w_StoreOp\" assigned a value but never read" {  } { { "cpu_rtl/WB_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/WB_Block.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1409674893351 "|MIPS64|WB_Block:WB_Logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_LoadOp WB_Block.v(20) " "Verilog HDL or VHDL warning at WB_Block.v(20): object \"w_LoadOp\" assigned a value but never read" {  } { { "cpu_rtl/WB_Block.v" "" { Text "C:/Users/jdawson/Dropbox/FPGA/Processor/cpu_rtl/WB_Block.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1409674893351 "|MIPS64|WB_Block:WB_Logic"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "570 " "Peak virtual memory: 570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1409674894631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 02 12:21:34 2014 " "Processing ended: Tue Sep 02 12:21:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1409674894631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1409674894631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1409674894631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1409674894631 ""}
