Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f863c309940f44de9dd10f96d0cf614c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot m_mod_count_tb_behav xil_defaultlib.m_mod_count_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.m_mod_count [m_mod_count_default]
Compiling architecture behavioral of entity xil_defaultlib.m_mod_count_tb
Built simulation snapshot m_mod_count_tb_behav
