// Seed: 2370557318
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    output supply0 id_4
);
  assign id_2 = -1 + ~id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri id_5
);
  assign id_1 = 1 < "";
  always id_2 = id_3;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_1,
      id_0,
      id_2
  );
  assign modCall_1.type_0 = 0;
endmodule
macromodule module_2 (
    output uwire id_0,
    input uwire id_1,
    id_6,
    input wire id_2,
    input wor id_3,
    output supply0 id_4
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_0
  );
endmodule
