[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TLV75901PDRVR production of TEXAS INSTRUMENTS from the text:IN OUT\nGND\nEN DNCTLV759PVOUT VIN\nFBCIN COUT\nVENR2R1\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TLV759P\nSBVS352A –APRIL 2018 –REVISED DECEMBER 2018\nTLV759P 1-AHighAccuracy Adjustable LDOinaSmallSizePackage\n11Features\n1•Input Voltage Range: 1.5Vto6.0V\n•Adjustable Output Voltage:\n–0.55 Vto5.5V\n•Very Low Dropout:\n–225mV(max) at1A(3.3 VOUT)\n•High Output Accuracy:\n–0.7%, Typical\n–1%, Maximum Over Temperature (85°C)\n•IQ:25µA(Typical)\n•Built-In Soft-Start With Monotonic VOUTRise\n•Package:\n–2-mm ×2-mm 6-Pin WSON (DRV)\n•Active Output Discharge\n2Applications\n•Set-Top Boxes, Gaming Consoles\n•Home Theater andEntertainment\n•Desktops, Notebooks, Ultrabooks\n•Printers\n•Servers\n•Thermostat andLighting Controls\n•Electronic Point ofSale (EPOS)3Description\nThe TLV759P isanadjustable 1-Alow-dropout (LDO)\nregulator. This device isavailable inasmall, 6-pin,\n2-mm ×2-mm WSON package and consumes very\nlowquiescent current and provides fastlineand load\ntransient performance. The TLV759P features an\nultra-low dropout of225 mV at1Athat can help\nimprove thepower efficiency ofthesystem.\nThe TLV759P isoptimized forawide variety of\napplications bysupporting aninput voltage range\nfrom 1.5Vto6.0Vand anexternally adjustable\noutput range of0.55 Vto5.5V.The low output\nvoltage enables this LDO topower the modern\nmicrocontrollers with lower core voltages.\nAdditionally, theTLV759P has alowIQwith enable\nfunctionality tominimize standby power. This device\nfeatures aninternal soft-start tolower the inrush\ncurrent, which provides acontrolled voltage tothe\nload andminimizes theinput voltage drop during start\nup.\nThe TLV759P isstable with small ceramic output\ncapacitors, allowing forasmall overall solution size.\nAprecision band-gap and error amplifier provides a\nhigh accuracy of0.7% max at25ºCand1%max over\ntemperature (85ºC).This device includes integrated\nthermal shutdown, current limit, and undervoltage\nlockout (UVLO) features. The TLV759P has an\ninternal foldback current limit that helps reduce the\nthermal dissipation during short-circuit events.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTLV759P WSON (6) 2.00 mm×2.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedata sheet.\nTypical Application\n2TLV759P\nSBVS352A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 3\n6.1 Absolute Maximum Ratings ...................................... 3\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information ................................................. 4\n6.5 Electrical Characteristics ........................................... 4\n6.6 Typical Characteristics .............................................. 6\n7Detailed Description ............................................ 13\n7.1 Overview ................................................................. 13\n7.2 Functional Block Diagram ....................................... 13\n7.3 Feature Description ................................................. 13\n7.4 Device Functional Modes ........................................ 158Application andImplementation ........................ 16\n8.1 Application Information ............................................ 16\n8.2 Feed-Forward Capacitor (CFF)................................ 19\n8.3 Typical Application ................................................. 20\n9Power Supply Recommendations ...................... 22\n10Layout ................................................................... 22\n10.1 Layout Guidelines ................................................. 22\n10.2 Layout Example .................................................... 22\n11Device andDocumentation Support ................. 23\n11.1 Documentation Support ........................................ 23\n11.2 Receiving Notification ofDocumentation Updates 23\n11.3 Community Resources .......................................... 23\n11.4 Trademarks ........................................................... 23\n11.5 Electrostatic Discharge Caution ............................ 23\n11.6 Glossary ................................................................ 23\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 23\n4Revision History\nChanges from Original (April 2018) toRevision A Page\n•Changed document status from Advanced information toProduction Data ......................................................................... 1\n1OUT\n2FB\n3GND 4 EN5 DNC6 IN\nNot to scaleThermal\nPad\n3TLV759P\nwww.ti.com SBVS352A –APRIL 2018 –REVISED DECEMBER 2018\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated5PinConfiguration andFunctions\nDRV Package\n6-Pin Adjustable WSON\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nDNC 5 — Donotconnect\nEN 4 InputEnable pin.Drive ENgreater than VEN(HI) toturn ontheregulator.\nDrive ENless than VEN(LO) toputtheLDO intoshutdown mode.\nFB 2 —This pinisused asaninput tothecontrol loop error amplifier andisused tosetthe\noutput voltage oftheLDO.\nGND 3 — Ground pin\nIN 6 InputInput pin.Forbest transient response andtominimize input impedance, usethe\nrecommended value orlarger ceramic capacitor from INtoground aslisted inthe\nRecommended Operating Conditions table andtheInput andOutput Capacitor Selection\nsection. Place theinput capacitor asclose totheoutput ofthedevice aspossible.\nOUT 1 OutputRegulated output voltage pin.Acapacitor isrequired from OUT toground forstability.\nForbest transient response, usethenominal recommended value orlarger ceramic\ncapacitor from OUT toground; seetheRecommended Operating Conditions table and\ntheInput andOutput Capacitor Selection section. Place theoutput capacitor asclose to\noutput ofthedevice aspossible.\nThermal pad Pad — Connect thethermal padtoalarge area GND plane forimproved thermal performance.\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n(2) The absolute maximum rating isVIN+0.3Vor6.0V,whichever issmaller6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nSupply voltage, VIN –0.3 6.5 V\nEnable voltage, VEN –0.3 6.5 V\nOutput voltage, VOUT –0.3 VIN+0.3(2)V\nOperating junction temperature, TJ –40 150 °C\nStorage temperature, Tstg –65 150 °C\n4TLV759P\nSBVS352A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 500-V HBM ispossible with thenecessary precautions.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process. Manufacturing with\nless than 250-V CDM ispossible with thenecessary precautions.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±500\n(1) Minimun derated capacitance of0.47μFisrequired forstability6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVIN Input voltage 1.5 6.0 V\nVOUT Output voltage 0.55 5.5 V\nIOUT Output current 0 1 A\nCIN Input capacitor 1 μF\nCOUT Output capacitor(1)1 220 μF\nVEN Enable voltage 0 6.0 V\nfEN Enable toggle frequency 10 kHz\nTJ Junction temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.6.4 Thermal Information\nTHERMAL METRIC(1)TLV759\nUNIT DRV (WSON)\n6PINS\nRθJA Junction-to-ambient thermal resistance 80.3 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 98.7 °C/W\nRθJB Junction-to-board thermal resistance 44.8 °C/W\nψJT Junction-to-top characterization parameter 6.1 °C/W\nψJB Junction-to-board characterization parameter 45.0 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 20.8 °C/W\n(1) When thedevice isconnected toexternal feedback resistors attheFBpin,external resistor tolerances arenotincluded\n(2) VIN=1.5V forVOUT<1.0V6.5 Electrical Characteristics\natoperating temperature range (TJ=–40°Cto125°C),VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA,\nVEN=VIN,andCIN=COUT=1μF,unless otherwise noted. Alltypical values atTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVFB Feedback voltage TJ=25°C 0.55 V\nOutput accuracy(1)TJ=25°C –0.7% 0.7%\n–40°C≤TJ≤+85°C –1% 1%\n–40°C≤TJ≤+125 °C –1.5% 1.5%\nLine regulation VOUT(NOM) +0.5V(2)≤VIN≤6.0V 2 7.5 mV\nLoad regulation 0.1mA≤IOUT≤1A,VIN≥2.0V 0.03 V/A\nIGND Ground current IOUT=0mATJ=25°C 10 25 31\nµA\n–40°C≤TJ≤+125 °C 35\nISHDN Shutdown current VEN≤0.3V,1.5V≤VIN≤6.0V 0.1 1 µA\n5TLV759P\nwww.ti.com SBVS352A –APRIL 2018 –REVISED DECEMBER 2018\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\natoperating temperature range (TJ=–40°Cto125°C),VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA,\nVEN=VIN,andCIN=COUT=1μF,unless otherwise noted. Alltypical values atTJ=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIFB Feedback pincurrent 0.01 0.1 µA\nICL Output current limit VIN=VOUT(NOM) +1.0VVOUT=VOUT(NOM) -\n0.2V,VOUT<1.5V1.22 1.44 1.83\nA\nVOUT=0.9xVOUT(NOM),\nVOUT≥1.5V1.22 1.44 1.83\nISC Short-circuit current limit VIN=VOUT(NOM) +1.0V VOUT=0V 770 mA\nVDO Dropout voltageIOUT=1A,\n–40°C≤TJ≤+125 °C,\nVOUT=0.95 ×VOUT(NOM)0.65 V≤VOUT<0.8V 896 1050\nmV0.8V≤VOUT<0.9V 765 920\n0.9V≤VOUT<1.0V 700 850\n1.0V≤VOUT<1.2V 600 750\n1.2V≤VOUT<1.5V 464 585\n1.5V≤VOUT<1.8V 332 440\n1.8V≤VOUT<2.5V 264 360\n2.5V≤VOUT<3.3V 193 270\n3.3V≤VOUT≤5.5V 161 225\nPSRRPower-supply rejection\nratioVIN=VOUT(NOM) +1V,\nIOUT=50mAf=1kHz 50\ndB f=100kHz 45\nf=1MHz 30\nVn Output noise voltage BW=10Hzto100kHz, VOUT=0.9V 53 µVRMS\nVUVLO Undervoltage lockoutVINrising 1.21 1.33 1.47\nV\nVINfalling 1.17 1.29 1.42\nVUVLO, HYSTUndervoltage lockout\nhysteresisVINhysteresis 40 mV\ntSTR Startup timeFrom ENlow-to-high transition toVOUT=VOUT(NOM) x\n95%500 µs\nVEN(HI) ENpinhigh voltage 1.0 V\nVEN(LO) ENpinlowvoltage 0.3 V\nIEN Enable pincurrent VIN=VEN=6.0V 10 nA\nRPULLDOWN Pulldown resistance VIN=6.0V 95 Ω\nTSD Thermal shutdownShutdown, temperature increasing 170\n°C\nReset, temperature decreasing 155\nOutput Current (A)Dropout Voltage (mV)\n00.10.20.30.40.50.60.70.80.9 16407208008809601,0401,1201,2001,280\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nOutput Current (A)Dropout Voltage (mV)\n00.10.20.30.40.50.60.70.80.9 104080120160200240280320\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nInput Voltage (V)Output Voltage Accuracy (%)\n5.5 5.6 5.7 5.8 5.9 6-0.3-0.2-0.100.10.20.3\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nOutput Current (A)Dropout Voltage (mV)\n00.10.20.30.40.50.60.70.80.9 104080120160200240280320\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nInput Voltage (V)Output Voltage Accuracy (%)\n3.844.24.44.64.855.25.45.65.8 6-0.6-0.45-0.3-0.1500.150.30.450.6\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nInput Voltage (V)Output Voltage Accuracy (%)\n1.522.533.544.555.5 6-0.6-0.45-0.3-0.1500.150.30.450.6\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\n6TLV759P\nSBVS352A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated6.6 Typical Characteristics\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1μF(unless otherwise noted)\nVOUT=3.3V,IOUT=1mA\nFigure 1.3.3-V Line Regulation vsVINVOUT=0.55 V,IOUT=1mA\nFigure 2.0.55-V Line Regulation vsVIN\nVOUT=5.5V,IOUT=1mA\nFigure 3.5.5-V Line Regulation vsVIN Figure 4.3.3-V Dropout Voltage vsIOUT\nFigure 5.0.55-V Dropout Voltage vsIOUT Figure 6.5.5-V Dropout Voltage vsIOUT\nOutput Current (A)Change in V OUT (%)\n00.10.20.30.40.50.60.70.80.9 1-1.6-1.2-0.8-0.400.40.81.21.6\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nOutput Current (A)Change in V OUT (%)\n00.10.20.30.40.50.60.70.80.9 1-0.8-0.6-0.4-0.200.20.40.60.8\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nInput Voltage (V)Shutdown Current (nA)\n00.61.21.82.433.64.24.85.4 6-30003006009001,2001,5001,8002,100\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nInput Voltage (V)Ground Pin Current ( PA)\n00.61.21.82.433.64.24.85.4 6-80080160240320400480560\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nOutput Voltage (V)Dropout Voltage (mV)\n0.511.522.533.544.5 501002003004005006007008009001,0001,100\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nOutput Current (A)Ground Pin Current ( PA)\n00.10.20.30.40.50.60.70.80.9 101503004506007509001,0501,200\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\n7TLV759P\nwww.ti.com SBVS352A –APRIL 2018 –REVISED DECEMBER 2018\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1μF(unless otherwise noted)\nIOUT=1A\nFigure 7.VDOvsVOUT Figure 8.IGNDvsIOUT\nVEN=0V\nFigure 9.ISHDN vsVINVOUT=3.3V,IOUT=0mA\nFigure 10.IQvsVIN\nVIN=3.8V,VOUT=3.3V\nFigure 11.3.3-V Load Regulation vsIOUTVIN=2V,VOUT=0.55 V\nFigure 12.0.55-V Load Regulation vsIOUT\nOutput Current (A)Output Voltage (V)\n00.20.40.60.811.21.41.61.8 200.511.522.533.544.55\nTJ\n-50qC\n-40qC-20qC\n0qC25qC\n85qC125qC\nTime (ms)Input Voltage (V)\nAC-coupled Output Voltage (mV)\n0 0.5 1 1.5 20 -451 -402 -353 -304 -255 -206 -157 -108 -59 010 511 1012 1513 2014 25\nVin\nVout\nTemperature ( qC)Enable Threshold (mV)\n-50-250255075100125 150440480520560600640680720760800840\nVEN(LO) VEN(HI)\nInput Voltage (V)Enable Pin Current ( PA)\n00.511.522.533.544.55 5.5-50050100150200250300\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC125qC\n85qC125qC\n150qC\nOutput Current (A)Change in V OUT (%)\n00.10.20.30.40.50.60.70.80.9 1-1.2-0.9-0.6-0.300.30.60.91.2\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\nPulldown Current (mA)Output Voltage (mV)\n00.511.522.533.544.5 5080160240320400480560640\nTJ\n±\x18\x13qC\n±\x17\x13qC±\x15\x13qC\n0qC25qC\n85qC125qC\n150qC\n8TLV759P\nSBVS352A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1μF(unless otherwise noted)\nVIN=6V,VOUT=5.5V\nFigure 13.5-VLoad Regulation vsIOUT Figure 14.VOUTvsIOUTPulldown Resistor\nFigure 15.VEN(HI) andVEN(LO) vsTemperatureVEN=5.5V\nFigure 16.IENvsVIN\nFigure 17.3.3-V Foldback Current Limit vsIOUTVOUT=0.55 V,IOUT=1mA, VINslew rate =1V/µs\nFigure 18.0.55-V Line Transient\nTime (us)Voltage (V)\n0 200 400 600 800 1,000-1-0.500.511.522.533.544.55\nVout\nVin\nTime (us)Voltage (V)\n0 200 400 600 800 1,000-1012345\nVout\nVenable\nVin\nTime (us)Output Current (A)\nAC-coupled Output Voltage (mV)\n050100150200250300350400450 500-0.5 -5600 -4800.5 -4001 -3201.5 -2402 -1602.5 -803 03.5 804 1604.5 240\nIout\nVout\nTime (us)Output Current (A)\nAC-coupled Output Voltage (mV)\n060120180240300360420480540 600-0.5 -5600 -4800.5 -4001 -3201.5 -2402 -1602.5 -803 03.5 804 1604.5 240\nIout\nVout\nTime (ms)Input Voltage (V)\nAC-coupled Output Voltage (mV)\n00.20.40.60.811.21.41.61.8 23 -1603.5 -1404 -1204.5 -1005 -805.5 -606 -406.5 -207 07.5 208 408.5 609 809.5 10010 120\nVin\nVout\nTime (us)Output Current (A)\nAC-coupled Output Voltage (mV)\n050100150200250300350400450 500-0.5 -3000 -2500.5 -2001 -1501.5 -1002 -502.5 03 503.5 1004 1504.5 200\nIout\nVout\n9TLV759P\nwww.ti.com SBVS352A –APRIL 2018 –REVISED DECEMBER 2018\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1μF(unless otherwise noted)\nVOUT=3.3V,IOUT=1mA, VINslew rate =1V/µs\nFigure 19.3.3-V Line TransientVOUT=0.55 V,VIN=2V,IOUTslew rate =1A/µs\nFigure 20.1-mA to1-ALoad Transient (0.55 V)\nVOUT=5V,VIN=5.5V,IOUTslew rate =1A/µs\nFigure 21.1-mA to1-ALoad Transient (5V)VOUT=3.3V,VIN=3.8V,IOUTslew rate =1A/µs\nFigure 22.1-mA to1-ALoad Transient (3.3V)\nVIN=3.8V,VOUT=3.3V,IOUT=1mA\nFigure 23.VINPower-UpVIN=3.8V,VOUT=3.3V,IOUT=1mA\nFigure 24.Startup With EN\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MVIN = 1.9 V, V OUT = 0.9 V\nVIN = 2.8 V, V OUT = 1.8 V\nVIN = 4.3 V, V OUT = 3.3 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MVIN = 2.3 V, V OUT = 1.8 V\nVIN = 2.8 V, V OUT = 1.8 V\nVIN = 3.8 V, V OUT = 3.3 V\nVIN = 4.3 V, V OUT = 3.3 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MVIN = 3.5 V\nVIN = 3.6 V\nVIN = 3.7 V\nVIN = 3.8 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MVIN = 3.9 V\nVIN = 4.0 V\nVIN = 4.1 V\nVIN = 4.2 V\nVIN = 4.3 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MVIN = 3.5 V\nVIN = 3.6 V\nVIN = 3.7 V\nVIN = 3.8 V\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MVIN = 3.9 V\nVIN = 4.0 V\nVIN = 4.1 V\nVIN = 4.2 V\nVIN = 4.3 V\n10TLV759P\nSBVS352A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1μF(unless otherwise noted)\nVOUT=3.3V,IOUT=500mA, COUT=2.2µF\nFigure 25.PSRR vsFrequency andVINVOUT=3.3V,IOUT=500mA, COUT=2.2µF\nFigure 26.PSRR vsFrequency andVIN\nVOUT=3.3V,IOUT=250mA, COUT=2.2µF\nFigure 27.PSRR vsFrequency andVINVOUT=3.3V,IOUT=250mA, COUT=2.2µF\nFigure 28.PSRR vsFrequency andVIN\nIOUT=500mA, COUT=2.2µF\nFigure 29.PSRR vsFrequencyIOUT=1A,COUT=2.2µF\nFigure 30.PSRR vsFrequency\nFrequency (Hz)Noise (PV/\x97Hz)\n0.0050.010.020.050.10.20.51251020 20\n10 100 1k 10k 100k 1M 10MIOUT= 10mA, 159 PVRMS\nIOUT= 100mA, 160 PVRMS\nIOUT= 500mA, 160 PVRMS\nFrequency (Hz)Noise (PV/\x97Hz)\n0.0050.010.020.050.10.20.51251020 20\n10 100 1k 10k 100k 1M 10MCFF = 0 nF, 160 PVRMS\nCFF = 1 nF, 108 PVRMS\nCFF = 10 nF, 74 PVRMS\nCFF = 100 nF, 44 PVRMS\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n-100102030405060708090\n10 100 1k 10k 100k 1M 10MILOAD = 10 mA\nILOAD = 100 mA\nILOAD = 250 mA\nILOAD = 500 mA\nILOAD = 1 A\nFrequency (Hz)Noise (PV/\x97Hz)\n0.0050.010.020.050.10.20.51251020 20\n10 100 1k 10k 100k 1M 10MIOUT= 100mA, 170 PVRMS\nIOUT= 500mA, 169 PVRMS\nIOUT= 1A, 160PVRMS\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MCOUT = 1 PF\nCOUT = 2.2 PF\nCOUT = 4.7 PF\nCOUT = 47 PF\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n0102030405060708090\n10 100 1k 10k 100k 1M 10MCFF = 0 nF\nCFF = 1 nF\nCFF = 10 nF\nCFF = 100 nF\n11TLV759P\nwww.ti.com SBVS352A –APRIL 2018 –REVISED DECEMBER 2018\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1μF(unless otherwise noted)\nVIN=3.8V,VOUT=3.3V,IOUT=500mA\nFigure 31.PSRR vsFrequency andCOUTVIN=3.8V,VOUT=3.3V,IOUT=500mA\nFigure 32.PSRR vsFrequency andCFF\nVIN=3.8V,VOUT=3.3V,COUT=2.2µF\nFigure 33.PSRR vsFrequency andILOADVIN=3.8V,VOUT=3.3V,COUT=4.7µF,\nVRMSBW=10Hzto100kHz\nFigure 34.Output Spectral Noise Density\nVIN=3.8V,VOUT=3.3V,COUT=2.2µF,\nVRMSBW=10Hzto100kHz\nFigure 35.Output Spectral Noise DensityVIN=3.8V,VOUT=3.3V,IOUT=500mA, COUT=2.2µF,\nVRMSBW=10Hzto100kHz\nFigure 36.Output Spectral Noise Density vs\nFrequency andCFF\nFrequency (Hz)Noise (PV/\x97Hz)\n0.0050.010.020.050.10.20.51251020 20\n10 100 1k 10k 100k 1M 10MCOUT = 2.2PF, 160 PVRMS\nCOUT = 4.7PF, 170 PVRMS\nCOUT = 47PF, 138 PVRMS\nFrequency (Hz)Noise (PV/\x97Hz)\n0.0050.010.020.050.10.20.51251020 20\n10 100 1k 10k 100k 1M 10MVIN=1.9V, V OUT=0.9V, 53PVRMS\nVIN=2.8V, V OUT=1.8V, 96PVRMS\nVIN=3.8V, V OUT=3.3V, 160 PVRMS\n12TLV759P\nSBVS352A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natoperating temperature range TJ=25°C,VIN=VOUT(NOM) +0.5Vor1.5V(whichever isgreater), IOUT=1mA, VEN=VIN,and\nCIN=COUT=1μF(unless otherwise noted)\nVIN=3.8V,VOUT=3.3V,IOUT=100mA, CFF=0µF,\nVRMSBW=10Hzto100kHz\nFigure 37.Output Spectral Noise Density vs\nFrequency andCOUTIOUT=500mA, COUT=2.2µF,VRMSBW=10Hzto100kHz\nFigure 38.Output Spectral Noise Density vsFrequency\n+ –\nBand GapThermal\nShutdown\nUVLO\nLogicCurrent\nLimit\n95 \x01IN\nEN GNDOUT\nFB\n13TLV759P\nwww.ti.com SBVS352A –APRIL 2018 –REVISED DECEMBER 2018\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TLV759P isanext-generation, low-dropout regulator (LDO). This device consumes lowquiescent current\nand delivers excellent lineand load transient performance. These characteristics, combined with lownoise and\ngood PSRR with lowdropout voltage, make thisdevice ideal forportable consumer applications.\nThis regulator offers foldback current limit, shutdown, andthermal protection. The operating junction temperature\nforthisdevice is–40°Cto+125 °C.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Undervoltage Lockout (UVLO)\nThe TLV759P uses anundervoltage lockout (UVLO) circuit that disables theoutput until theinput voltage is\ngreater than the rising UVLO voltage (VUVLO).This circuit ensures that the device does not exhibit any\nunpredictable behavior when thesupply voltage islower than theoperational range oftheinternal circuitry. When\nVINisless than VUVLO,theoutput isconnected toground with apulldown resistor (RPULLDOWN ).\n7.3.2 Shutdown\nThe enable pin(EN) isactive high. Enable thedevice byforcing theENpintoexceed VEN(HI) .Turn offthedevice\nbyforcing theENpintodrop below VEN(LO) .Ifshutdown capability isnotrequired, connect ENtoIN.\nThe TLV759P hasaninternal pulldown MOSFET thatconnects anRPULLDOWN resistor toground when thedevice\nisdisabled. The discharge time after disabling depends ontheoutput capacitance (COUT)andtheload resistance\n(RL)inparallel with thepulldown resistor (RPULLDOWN ).Equation 1calculates thetime constant:\nτ=(RPULLDOWN ×RL)/(RPULLDOWN +RL) (1)\nVOUT(NOM)\n0 V\n0 mAVOUT\nVFOLDBACK\nICL ISC IRATEDIOUTBrickwall\nFoldback\n14TLV759P\nSBVS352A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedFeature Description (continued)\n7.3.3 Foldback Current Limit\nThe device hasaninternal current limit circuit that protects theregulator during transient high-load current faults\norshorting events. The current limit isahybrid brickwall-foldback scheme. The current limit transitions from a\nbrickwall scheme toafoldback scheme atthefoldback voltage (VFOLDBACK ).Inahigh-load current fault with the\noutput voltage above VFOLDBACK ,thebrickwall scheme limits theoutput current tothecurrent limit (ICL).When the\nvoltage drops below VFOLDBACK ,afoldback current limit activates that scales back thecurrent astheoutput\nvoltage approaches GND. When theoutput isshorted, thedevice supplies atypical current called theshort-\ncircuit current limit (ISC).ICLandISCarelisted intheElectrical Characteristics table.\nForthisdevice, VFOLDBACK =0.4V×VOUT(NOM) .\nThe output voltage isnotregulated when thedevice isincurrent limit. When acurrent limit event occurs, the\ndevice begins toheat upbecause oftheincrease inpower dissipation. When thedevice isinbrickwall current\nlimit, thepass transistor dissipates power [(VIN–VOUT)×ICL].When thedevice output isshorted and theoutput\nisbelow VFOLDBACK ,thepass transistor dissipates power [(VIN–VOUT)×ISC].Ifthermal shutdown istriggered, the\ndevice turns off.After thedevice cools down, theinternal thermal shutdown circuit turns thedevice back on.If\ntheoutput current fault condition continues, thedevice cycles between current limit and thermal shutdown. For\nmore information oncurrent limits, seetheKnow Your Limits application report .\nFigure 39shows adiagram ofthefoldback current limit.\nFigure 39.Foldback Current Limit\n7.3.4 Thermal Shutdown\nThermal shutdown protection disables theoutput when thejunction temperature rises toapproximately 170°C.\nDisabling thedevice eliminates thepower dissipated bythedevice, allowing thedevice tocool. When the\njunction temperature cools toapproximately 155°C,theoutput circuitry isagain enabled. Depending onpower\ndissipation, thermal resistance, and ambient temperature, thethermal protection circuit may cycle onand off.\nThis cycling limits regulator dissipation, protecting theLDO from damage asaresult ofoverheating.\nActivating thethermal shutdown feature usually indicates excessive power dissipation asaresult oftheproduct\nofthe(VIN–VOUT)voltage and theload current. Forreliable operation, limit junction temperature to125°C\nmaximum. Toestimate themargin ofsafety inacomplete design, increase theambient temperature until the\nthermal protection istriggered; useworst-case loads andsignal conditions.\n15TLV759P\nwww.ti.com SBVS352A –APRIL 2018 –REVISED DECEMBER 2018\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedFeature Description (continued)\nThe TLV759P internal protection circuitry protects against overload conditions butisnotintended tobeactivated\ninnormal operation. Continuously running theTLV759P intothermal shutdown degrades device reliability.\n7.4 Device Functional Modes\n7.4.1 Device Functional Mode Comparison\nThe Device Functional Mode Comparison table shows theconditions that lead tothedifferent modes of\noperation. See theElectrical Characteristics table forparameter values.\nTable 1.Device Functional Mode Comparison\nOPERATING MODEPARAMETER\nVIN VEN IOUT TJ\nNormal operation VIN>VOUT(nom) +VDOandVIN>VIN(min) VEN>VEN(HI) IOUT<IOUT(max) TJ<TSD(shutdown)\nDropout operation VIN(min) <VIN<VOUT(nom) +VDO VEN>VEN(HI) IOUT<IOUT(max) TJ<TSD(shutdown)\nDisabled\n(any true condition\ndisables thedevice)VIN<VUVLO VEN<VEN(LOW) Notapplicable TJ>TSD(shutdown)\n7.4.2 Normal Operation\nThe device regulates tothenominal output voltage when thefollowing conditions aremet:\n•The input voltage isgreater than thenominal output voltage plus thedropout voltage (VOUT(nom) +VDO)\n•The output current isless than thecurrent limit (IOUT<ICL)\n•The device junction temperature isless than thethermal shutdown temperature (TJ<TSD)\n•The enable voltage haspreviously exceeded theenable rising threshold voltage andhasnotyetdecreased to\nless than theenable falling threshold\n7.4.3 Dropout Operation\nIftheinput voltage islower than thenominal output voltage plus thespecified dropout voltage, butallother\nconditions aremet fornormal operation, thedevice operates indropout mode. Inthismode, theoutput voltage\ntracks theinput voltage. During this mode, thetransient performance ofthedevice becomes significantly\ndegraded because thepass transistor isintheohmic ortriode region, and acts asaswitch. Line orload\ntransients indropout canresult inlarge output-voltage deviations.\nWhen thedevice isinasteady dropout state (defined aswhen thedevice isindropout, VIN<VOUT(NOM) +VDO,\ndirectly after being inanormal regulation state, butnotduring startup), thepass transistor isdriven into the\nohmic ortriode region. When theinput voltage returns toavalue greater than orequal tothenominal output\nvoltage plus thedropout voltage (VOUT(NOM) +VDO),theoutput voltage canovershoot forashort period oftime\nwhile thedevice pulls thepass transistor back intothelinear region.\n7.4.4 Disabled\nThe output ofthedevice canbeshutdown byforcing thevoltage oftheenable pintoless than themaximum EN\npinlow-level input voltage (see theElectrical Characteristics table). When disabled, thepass transistor isturned\noff,internal circuits are shutdown, and theoutput voltage isactively discharged toground byaninternal\ndischarge circuit from theoutput toground.\nIN OUT\nGND\nEN DNCTLV759PVOUT VIN\nFBCIN COUT\nVENR2R1\n16TLV759P\nSBVS352A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\n8.1.1 Adjustable Device Feedback Resistors\nFigure 40shows thattheoutput voltage oftheTLV759P canbeadjusted from 0.55 Vto5.5Vbyusing aresistor\ndivider network.\nFigure 40.Adjustable Operation\nThe adjustable-version device requires external feedback divider resistors tosettheoutput voltage. VOUTisset\nusing thefeedback divider resistors, R1andR2,according tothefollowing equation:\nVOUT=VFB×(1+R1/R2) (2)\nForthisdevice, VFB=0.55 V.\nToignore theFBpincurrent error term intheVOUTequation, setthefeedback divider current to100x theFBpin\ncurrent listed intheElectrical Characteristics table. This setting provides themaximum feedback divider series\nresistance, asshown inthefollowing equation:\nR1+R2≤VOUT/(IFB×100) (3)\nForthisdevice, IFB=10nA.\n8.1.2 Input andOutput Capacitor Selection\nThe TLV759P requires anoutput capacitance of0.47μForlarger forstability. Use X5R- and X7R-type ceramic\ncapacitors because these capacitors have minimal variation invalue andequivalent series resistance (ESR) over\ntemperature. When choosing acapacitor foraspecific application, payattention tothedcbias characteristics for\nthecapacitor. Higher output voltages cause asignificant derating ofthecapacitor. Forbest performance, the\nmaximum recommended output capacitance is220µF.\nAlthough aninput capacitor isnotrequired forstability, good analog design practice istoconnect acapacitor\nfrom INtoGND. Some input supplies have ahigh impedance, thus placing theinput capacitor ontheinput\nsupply helps reduce theinput impedance. This capacitor counteracts reactive input sources and improves\ntransient response, input ripple, and PSRR. Iftheinput supply has ahigh impedance over alarge range of\nfrequencies, several input capacitors can beused inparallel tolower theimpedance over frequency. Use a\nhigher-value capacitor iflarge, fast, rise-time load transients areanticipated, orifthedevice islocated several\ninches from theinput power source.\nInput Voltage\nOutput Voltage\nOutput Voltage in \nnormal regulation.Dropout \nVOUT = VIN - VDOVIN = VOUT(nom) + VDOResponse time for \nLDO to get back into \nregulation.Load current discharges \noutput voltage.Voltage\nTime\n17TLV759P\nwww.ti.com SBVS352A –APRIL 2018 –REVISED DECEMBER 2018\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedApplication Information (continued)\n8.1.3 Dropout Voltage\nThe TLV759P uses aPMOS pass transistor toachieve lowdropout. When (VIN–VOUT)isless than thedropout\nvoltage (VDO),thePMOS pass device isinthelinear region ofoperation andtheinput-to-output resistance isthe\nRDS(ON) ofthePMOS pass element. VDOscales approximately with output current because thePMOS device\nbehaves likearesistor indropout mode. Aswith anylinear regulator, PSRR and transient response degrade as\n(VIN–VOUT)approaches dropout operation.\n8.1.4 Exiting Dropout\nSome applications have transients thatplace theLDO intodropout, such asslower ramps onVINduring start-up.\nAswith other LDOs, theoutput may overshoot onrecovery from these conditions. Aramping input supply causes\nanLDO toovershoot onstart-up, asshown inFigure 41,when theslew rate andvoltage levels areinthecorrect\nrange. Use anenable signal toavoid thiscondition.\nFigure 41.Startup IntoDropout\nLine transients outofdropout can also cause overshoot ontheoutput oftheregulator. These overshoots are\ncaused bytheerror amplifier having todrive thegate capacitance ofthepass element andbring thegate back to\nthecorrect voltage forproper regulation. Figure 42illustrates what ishappening internally with thegate voltage\nandhow overshoot canbecaused during operation. When theLDO isplaced indropout, thegate voltage (VGS)\nispulled alltheway down toground togive thepass device thelowest on-resistance aspossible. However, ifa\nlinetransient occurs when thedevice isindropout, theloop isnotinregulation and can cause theoutput to\novershoot until theloop responds and theoutput current pulls theoutput voltage back down into regulation. If\nthese transients arenotacceptable, then continue toadd input capacitance inthesystem until thetransient is\nslow enough toreduce theovershoot.\nOutput Voltage in \nnormal regulation\nDropout \nVOUT = VIN - VDOTransient response \ntime of the LDO\nLoad current \ndischarges \noutput \nvoltageVoltage\nTimeVGS voltage for \nnormal operation\nVGS voltage in \ndropout (pass device \nfully on)VDO\nGate VoltageInput Voltage\nVGS voltage for \nnormal operationInput Voltage\nOutput Voltage\nVGS voltage \n(pass device \nfully off)\n18TLV759P\nSBVS352A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedApplication Information (continued)\nFigure 42.Line Transients From Dropout\n8.1.5 Reverse Current\nAswith most LDOs, excessive reverse current candamage thisdevice.\nReverse current flows through thebody diode onthepass element instead ofthenormal conducting channel. At\nhigh magnitudes, this current flow degrades thelong-term reliability ofthedevice, asaresult ofone ofthe\nfollowing conditions:\n•Degradation caused byelectromigration\n•Excessive heat dissipation\n•Potential foralatch-up condition\nConditions where reverse current can occur areoutlined inthissection, allofwhich can exceed theabsolute\nmaximum rating ofVOUT>VIN+0.3V:\n•Ifthedevice hasalarge COUTandtheinput supply collapses with little ornoload current\n•The output isbiased when theinput supply isnotestablished\n•The output isbiased above theinput supply\nDeviceIN OUT\nGND\n \nCOUT \nCINSchottky Diode\nInternal Body Diode\n19TLV759P\nwww.ti.com SBVS352A –APRIL 2018 –REVISED DECEMBER 2018\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedApplication Information (continued)\nIfreverse current flow isexpected intheapplication, external protection must beused toprotect thedevice.\nFigure 43shows oneapproach ofprotecting thedevice.\nFigure 43.Example Circuit forReverse Current Protection Using aSchottky Diode\n8.1.6 Power Dissipation (PD)\nCircuit reliability requires consideration ofthedevice power dissipation, location ofthecircuit ontheprinted circuit\nboard (PCB), and correct sizing ofthethermal plane. The PCB area around theregulator must have feworno\nother heat-generating devices thatcause added thermal stress.\nTofirst-order approximation, power dissipation intheregulator depends ontheinput-to-output voltage difference\nandload conditions. Equation 4calculates power dissipation (PD).\nPD=(VIN–VOUT)×IOUT (4)\nNOTE\nPower dissipation canbeminimized, and therefore greater efficiency canbeachieved, by\ncorrect selection ofthesystem voltage rails. Forthelowest power dissipation use the\nminimum input voltage required forcorrect output regulation.\nFordevices with athermal pad, theprimary heat conduction path forthedevice package isthrough thethermal\npad tothePCB. Solder thethermal pad toacopper pad area under thedevice. This pad area must contain an\narray ofplated vias thatconduct heat toadditional copper planes forincreased heat dissipation.\nThe maximum power dissipation determines themaximum allowable ambient temperature (TA)forthedevice.\nAccording toEquation 5,power dissipation and junction temperature aremost often related bythejunction-to-\nambient thermal resistance (RθJA)ofthecombined PCB anddevice package andthetemperature oftheambient\nair(TA).\nTJ=TA+(RθJA×PD) (5)\nThermal resistance (RθJA)ishighly dependent ontheheat-spreading capability built into theparticular PCB\ndesign, and therefore varies according tothetotal copper area, copper weight, and location oftheplanes. The\njunction-to-ambient thermal resistance listed intheThermal Information table isdetermined bytheJEDEC\nstandard PCB andcopper-spreading area, andisused asarelative measure ofpackage thermal performance.\n8.2 Feed-Forward Capacitor (CFF)\nFortheadjustable-voltage version device, afeed-forward capacitor (CFF)canbeconnected from theOUT pinto\ntheFBpin. CFFimproves transient, noise, and PSRR performance, butisnotrequired forregulator stability.\nRecommended CFFvalues arelisted intheRecommended Operating Conditions table. Ahigher capacitance CFF\ncanbeused; however, thestartup time increases. Foradetailed description ofCFFtradeoffs, seethePros and\nCons ofUsing aFeedforward Capacitor withaLow-Dropout Regulator application report.\nI =OUT(t)COUT OUT/c180dV (t)\ndtVOUT(t)\nRLOAD+\nIN OUT\nGND\nEN DNCTLV759PVOUT VIN\nFBCIN COUT\nVENR2R1\n20TLV759P\nSBVS352A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated8.3 Typical Application\nFigure 44shows thetypical application circuit fortheTLV759P. Input and output capacitances must beatleast\n1µF.\nFigure 44.TLV759P Typical Application\n8.3.1 Design Requirements\nUse theparameters listed inTable 2fortypical linear regulator applications.\nTable 2.Design Parameters\nPARAMETER DESIGN REQUIREMENT\nInput voltage 3.8V\nOutput voltage 3.3V,±1%\nInput current 1A(maximum)\nOutput load 1-ADC\nMaximum ambient temperature 70°C\n8.3.2 Detailed Design Procedure\nInput and output capacitors arerequired toachieve theoutput voltage transient requirements. Capacitance\nvalues of2.2µFareselected togive themaximum output capacitance inasmall, low-cost package; see the\nInput andOutput Capacitor Selection section fordetails.\nFigure 40illustrates theoutput voltage oftheTLV759P. Settheoutput voltage using theresistor divider; seethe\nsection fordetails.\n8.3.2.1 Input Current\nDuring normal operation, theinput current totheLDO isapproximately equal totheoutput current oftheLDO.\nDuring startup, theinput current ishigher asaresult oftheinrush current charging theoutput capacitor. Use\nEquation 6tocalculate thecurrent through theinput.\nwhere:\n•VOUT(t)istheinstantaneous output voltage oftheturn-on ramp\n•dVOUT(t)/dtistheslope oftheVOUTramp\n•RLOAD istheresistive load impedance (6)\n8.3.2.2 Thermal Dissipation\nThe junction temperature canbedetermined using thejunction-to-ambient thermal resistance (RθJA)andthetotal\npower dissipation (PD).Use Equation 7tocalculate thepower dissipation. Multiply PDbyRθJAasEquation 8\nshows andaddtheambient temperature (TA)tocalculate thejunction temperature (TJ).\nPD=(IGND+IOUT)×(VIN–VOUT) (7)\nTJ=RθJA×PD+TA (8)\nFrequency (Hz)Power-Supply Rejection Ratio (dB)\n-100102030405060708090\n10 100 1k 10k 100k 1M 10MILOAD = 10 mA\nILOAD = 100 mA\nILOAD = 250 mA\nILOAD = 500 mA\nILOAD = 1 A\n21TLV759P\nwww.ti.com SBVS352A –APRIL 2018 –REVISED DECEMBER 2018\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments IncorporatedCalculate themaximum ambient temperature asEquation 9shows ifthe(TJ(MAX) )value does notexceed 125°C.\nEquation 10calculates themaximum ambient temperature with avalue of84.85 °C.\nTA(MAX) =TJ(MAX) –RθJA×PD (9)\nTA(MAX) =125°C–80.3°C/W ×(3.8 V–3.3V)×(1A)=84.85 °C (10)\n8.3.3 Application Curve\nVIN=3.8V,VOUT=3.3V,COUT=2.2µF\nFigure 45.PSRR vsFrequency andILOAD\n1\n2\n36\n5\n4\nGND PLANER1 CFFCOUT CIN\nR2\n22TLV759P\nSBVS352A –APRIL 2018 –REVISED DECEMBER 2018 www.ti.com\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated9Power Supply Recommendations\nConnect alowoutput impedance power supply directly totheINpinoftheTLV759P.\n10Layout\n10.1 Layout Guidelines\n•Place input andoutput capacitors asclose tothedevice aspossible.\n•Use copper planes fordevice connections inorder tooptimize thermal performance.\n•Place thermal vias around thedevice todistribute heat.\n•Donotplace athermal viadirectly beneath thethermal pad oftheDRV package. Aviacanwick solder or\nsolder paste away from thethermal pad joint during thesoldering process, leading toacompromised solder\njoint onthethermal pad.\n10.2 Layout Example\nFigure 46.Layout Example fortheDRV Package\n23TLV759P\nwww.ti.com SBVS352A –APRIL 2018 –REVISED DECEMBER 2018\nSubmit Documentation Feedback Copyright ©2018, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Documentation Support\n11.1.1 Related Documentation\nForrelated documentation seethefollowing:\nPros andCons ofUsing aFeedforward Capacitor withaLow-Dropout Regulator application report\n11.2 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.3 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'s Engineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'s Design Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n11.4 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.5 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.6 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTLV75901PDRVR ACTIVE WSON DRV 63000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 1MGH\nTLV75901PDRVT ACTIVE WSON DRV 6250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 1MGH\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nTAPE AND REEL INFORMATION\n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTLV75901PDRVR WSON DRV 63000 180.0 8.42.32.31.154.08.0 Q2\nTLV75901PDRVT WSON DRV 6250 180.0 8.42.32.31.154.08.0 Q2\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 26-Jan-2019\nPack Materials-Page 1\n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTLV75901PDRVR WSON DRV 63000 210.0 185.0 35.0\nTLV75901PDRVT WSON DRV 6250 210.0 185.0 35.0\nPACKAGE MATERIALS INFORMATION\nwww.ti.com 26-Jan-2019\nPack Materials-Page 2\nGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.DRV 6 WSON - 0.8 mm max height\nPLASTIC SMALL OUTLINE - NO LEAD\n4206925/F\nwww.ti.comPACKAGE OUTLINE\nC\n6X 0.35\n0.251.6 0.1\n6X 0.30.22X\n1.310.1\n4X 0.650.80.7\n0.050.00B2.11.9 A\n2.11.9\n(0.2) TYPWSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n134\n6\n(OPTIONAL)PIN 1 ID\n0.1 C A B\n0.05 CTHERMAL PADEXPOSED\n7\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.SCALE  5.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND0.07 MAXALL AROUND(1)\n4X (0.65)\n(1.95)6X (0.3)6X (0.45)\n(1.6)\n(R0.05) TYP\n(0.2) VIA\nTYP(1.1)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018SYMM1\n346\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:25X7\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.  SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)\nwww.ti.comEXAMPLE STENCIL DESIGN\n6X (0.3)6X (0.45)\n4X (0.65)\n(0.7)\n(1)\n(1.95)(R0.05) TYP(0.45)WSON - 0.8 mm max height DRV0006A\nPLASTIC SMALL OUTLINE - NO LEAD\n4222173/B   04/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD #7\n 88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE\nSCALE:30XSYMM\n1\n346\nSYMMMETAL\n7\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES  TECHNICAL  AND  RELIABILITY  DATA  (INCLUDING  DATASHEETS),  DESIGN  RESOURCES  (INCLUDING  REFERENCE  \nDESIGNS),  APPLICATION  OR OTHER  DESIGN  ADVICE,  WEB  TOOLS,  SAFETY  INFORMATION,  AND  OTHER  RESOURCES  “AS IS” \nAND  WITH  ALL FAULTS,  AND  DISCLAIMS  ALL WARRANTIES,  EXPRESS  AND  IMPLIED,  INCLUDING  WITHOUT  LIMITATION  ANY \nIMPLIED  WARRANTIES  OF MERCHANTABILITY,  FITNESS  FOR  A PARTICULAR  PURPOSE  OR NON-INFRINGEMENT  OF THIRD  \nPARTY  INTELLECTUAL  PROPERTY  RIGHTS.\nThese  resources  are intended  for skilled  developers  designing  with TI products.  You are solely  responsible  for (1) selecting  the appropriate  \nTI products  for your application,  (2) designing,  validating  and testing  your application,  and (3) ensuring  your application  meets  applicable  \nstandards,  and any other  safety,  security,  or other  requirements.  These  resources  are subject  to change  without  notice.  TI grants  you \npermission  to use these  resources  only for development  of an application  that uses the TI products  described  in the resource.  Other  \nreproduction  and display  of these  resources  is prohibited.  No license  is granted  to any other  TI intellectual  property  right or to any third \nparty  intellectual  property  right.  TI disclaims  responsibility  for, and you will fully indemnify  TI and its representatives  against,  any claims,  \ndamages,  costs,  losses,  and liabilities  arising  out of your use of these  resources.\nTI’s products  are provided  subject  to TI’s Terms  of Sale (www.ti.com/legal/termsofsale.html ) or other  applicable  terms  available  either  on \nti.com  or provided  in conjunction  with such TI products.  TI’s provision  of these  resources  does not expand  or otherwise  alter TI’s applicable  \nwarranties  or warranty  disclaimers  for TI products.\nMailing  Address:  Texas  Instruments,  Post Office  Box 655303,  Dallas,  Texas  75265\nCopyright  © 2020 , Texas  Instruments  Incorporated\n'}]
!==============================================================================!
### TLV75901PDRVR - Texas Instruments

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 1.5V to 6.0V
  - Adjustable Output Voltage: 0.55V to 5.5V

- **Current Ratings:**
  - Maximum Output Current: 1A

- **Power Consumption:**
  - Quiescent Current (IQ): 25µA (typical)
  - Shutdown Current: 1µA (max)

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to +125°C

- **Package Type:**
  - 6-Pin WSON (DRV) package, dimensions: 2mm x 2mm

- **Special Features:**
  - Very Low Dropout Voltage: 225mV (max) at 1A (3.3V output)
  - High Output Accuracy: ±0.7% (typical) and ±1% (max) over temperature (up to 85°C)
  - Built-in Soft-Start functionality
  - Active Output Discharge
  - Integrated thermal shutdown, current limit, and undervoltage lockout (UVLO)
  - Foldback current limit to reduce thermal dissipation during short-circuit events

- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 per JEDEC J-STD-020E

#### Description:
The TLV759P is a high-accuracy adjustable low-dropout (LDO) voltage regulator designed to provide a stable output voltage with minimal dropout voltage. It is optimized for low power consumption and is suitable for a variety of applications where space is limited due to its compact 6-pin WSON package. The device features a soft-start mechanism to control inrush current and minimize input voltage drop during startup.

#### Typical Applications:
- **Consumer Electronics:** Ideal for powering microcontrollers and other digital devices in applications such as:
  - Set-top boxes
  - Gaming consoles
  - Home theater systems
  - Desktops, notebooks, and ultrabooks
  - Printers and servers
  - Thermostat and lighting controls
  - Electronic Point of Sale (EPOS) systems

The TLV759P is particularly useful in applications requiring low dropout voltage and high output accuracy, making it suitable for modern electronic devices that operate at lower core voltages. Its low quiescent current also makes it an excellent choice for battery-powered applications, ensuring minimal power drain during standby.