- name: DBGVCR
  long_name: "Debug Vector Catch Register"
  purpose: |
       "
       Controls Vector Catch debug events.
       "
  size: 32
  arch: armv8a
  execution_state: aarch32
  is_internal: True

  access_mechanisms:
      - name: mrc
        is_read: True
        coproc: 0xe
        opc1: 0x0
        opc2: 0x0
        crm: 0x7
        crn: 0x0

      - name: mcr
        is_write: True
        coproc: 0xe
        opc1: 0x0
        opc2: 0x0
        crm: 0x7
        crn: 0x0

  fieldsets:
      - name: fieldset_1
        condition: "When HaveEL(EL3) and ELUsingAArch32(EL3)"
        size: 32

        fields:
          - name: 0
            lsb: 0
            msb: 0
            reserved0: True

          - name: SU
            lsb: 1
            msb: 1

          - name: SS
            lsb: 2
            msb: 2

          - name: SP
            lsb: 3
            msb: 3

          - name: SD
            lsb: 4
            msb: 4

          - name: 0
            lsb: 5
            msb: 5
            reserved0: True

          - name: SI
            lsb: 6
            msb: 6

          - name: SF
            lsb: 7
            msb: 7

          - name: 0
            lsb: 8
            msb: 9
            reserved0: True

          - name: MS
            lsb: 10
            msb: 10

          - name: MP
            lsb: 11
            msb: 11

          - name: MD
            lsb: 12
            msb: 12

          - name: 0
            lsb: 13
            msb: 13
            reserved0: True

          - name: MI
            lsb: 14
            msb: 14

          - name: MF
            lsb: 15
            msb: 15

          - name: 0
            lsb: 16
            msb: 24
            reserved0: True

          - name: NSU
            lsb: 25
            msb: 25

          - name: NSS
            lsb: 26
            msb: 26

          - name: NSP
            lsb: 27
            msb: 27

          - name: NSD
            lsb: 28
            msb: 28

          - name: 0
            lsb: 29
            msb: 29
            reserved0: True

          - name: NSI
            lsb: 30
            msb: 30

          - name: NSF
            lsb: 31
            msb: 31

      - name: fieldset_2
        condition: "When HaveEL(EL3) and !ELUsingAArch32(EL3)"
        size: 32

        fields:
          - name: 0
            lsb: 0
            msb: 0
            reserved0: True

          - name: SU
            lsb: 1
            msb: 1

          - name: SS
            lsb: 2
            msb: 2

          - name: SP
            lsb: 3
            msb: 3

          - name: SD
            lsb: 4
            msb: 4

          - name: 0
            lsb: 5
            msb: 5
            reserved0: True

          - name: SI
            lsb: 6
            msb: 6

          - name: SF
            lsb: 7
            msb: 7

          - name: 0
            lsb: 8
            msb: 24
            reserved0: True

          - name: NSU
            lsb: 25
            msb: 25

          - name: NSS
            lsb: 26
            msb: 26

          - name: NSP
            lsb: 27
            msb: 27

          - name: NSD
            lsb: 28
            msb: 28

          - name: 0
            lsb: 29
            msb: 29
            reserved0: True

          - name: NSI
            lsb: 30
            msb: 30

          - name: NSF
            lsb: 31
            msb: 31

      - name: fieldset_3
        condition: "When !HaveEL(EL3)"
        size: 32

        fields:
          - name: 0
            lsb: 0
            msb: 0
            reserved0: True

          - name: U
            lsb: 1
            msb: 1

          - name: S
            lsb: 2
            msb: 2

          - name: P
            lsb: 3
            msb: 3

          - name: D
            lsb: 4
            msb: 4

          - name: 0
            lsb: 5
            msb: 5
            reserved0: True

          - name: I
            lsb: 6
            msb: 6

          - name: F
            lsb: 7
            msb: 7

          - name: 0
            lsb: 8
            msb: 31
            reserved0: True
