<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL" kind="class" language="VHDL" prot="private">
    <compoundname>ip_tdp_ram_infer_tb::RTL</compoundname>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a57fdaa08dd507aa7a01a95a4ea506d49" prot="public" static="no" mutable="no">
        <type></type>
        <definition>ip_tdp_ram_infer</definition>
        <argsstring></argsstring>
        <name>ip_tdp_ram_infer</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="15" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="15" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aeb1937f86b74ebeaed6170cd100d80f3" prot="public" static="no" mutable="no">
        <type>std_logic_vector( 4 downto  0) :=( others =&gt; &apos;0&apos;)</type>
        <definition>std_logic_vector( 4 downto  0) :=( others =&gt; &apos;0&apos;) addressA</definition>
        <argsstring></argsstring>
        <name>addressA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="31" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="31" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a2e1891ca600553a69197f1b44448f380" prot="public" static="no" mutable="no">
        <type>std_logic_vector( 4 downto  0) :=( others =&gt; &apos;0&apos;)</type>
        <definition>std_logic_vector( 4 downto  0) :=( others =&gt; &apos;0&apos;) addressB</definition>
        <argsstring></argsstring>
        <name>addressB</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="32" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="32" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a346e642dec63a1a7c7f6ef24804f5b21" prot="public" static="no" mutable="no">
        <type>std_logic := &apos;0&apos;</type>
        <definition>std_logic := &apos;0&apos; clockA</definition>
        <argsstring></argsstring>
        <name>clockA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="33" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="33" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1af038c23a13a470b0c598abc665620ef2" prot="public" static="no" mutable="no">
        <type>std_logic := &apos;0&apos;</type>
        <definition>std_logic := &apos;0&apos; clockB</definition>
        <argsstring></argsstring>
        <name>clockB</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="34" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="34" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7ad059dfe5e8e0be19c53f9a3f9e3eb7" prot="public" static="no" mutable="no">
        <type>std_logic_vector( 7 downto  0) :=( others =&gt; &apos;0&apos;)</type>
        <definition>std_logic_vector( 7 downto  0) :=( others =&gt; &apos;0&apos;) dataA</definition>
        <argsstring></argsstring>
        <name>dataA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="35" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="35" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a0bf3ba724028e5bf957a0f64e8a80256" prot="public" static="no" mutable="no">
        <type>std_logic_vector( 7 downto  0) :=( others =&gt; &apos;0&apos;)</type>
        <definition>std_logic_vector( 7 downto  0) :=( others =&gt; &apos;0&apos;) dataB</definition>
        <argsstring></argsstring>
        <name>dataB</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="36" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="36" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7b5d241b14e9e2f422617ba9e9cb240e" prot="public" static="no" mutable="no">
        <type>std_logic := &apos;0&apos;</type>
        <definition>std_logic := &apos;0&apos; enableA</definition>
        <argsstring></argsstring>
        <name>enableA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="37" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="37" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a546d04e053babdec60f164801a0295b4" prot="public" static="no" mutable="no">
        <type>std_logic := &apos;0&apos;</type>
        <definition>std_logic := &apos;0&apos; enableB</definition>
        <argsstring></argsstring>
        <name>enableB</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="38" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="38" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a4f2f04ae85c8488a381348370b03f6ec" prot="public" static="no" mutable="no">
        <type>std_logic := &apos;0&apos;</type>
        <definition>std_logic := &apos;0&apos; wrenA</definition>
        <argsstring></argsstring>
        <name>wrenA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="39" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="39" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a36b57a3e4df13f488556ab809ba12e6d" prot="public" static="no" mutable="no">
        <type>std_logic := &apos;0&apos;</type>
        <definition>std_logic := &apos;0&apos; wrenB</definition>
        <argsstring></argsstring>
        <name>wrenB</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="40" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="40" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a5ba3ab1f4054bf1f30764c93d960b5ed" prot="public" static="no" mutable="no">
        <type>std_logic_vector( 7 downto  0)</type>
        <definition>std_logic_vector( 7 downto  0) qA</definition>
        <argsstring></argsstring>
        <name>qA</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="43" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="43" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aa2b8ae0e53fa6ca4d14f29db6cea80e0" prot="public" static="no" mutable="no">
        <type>std_logic_vector( 7 downto  0)</type>
        <definition>std_logic_vector( 7 downto  0) qB</definition>
        <argsstring></argsstring>
        <name>qB</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="44" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="44" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8d250697f44b91ef72eded24caf31e98" prot="public" static="no" mutable="no">
        <type>time :=  10 ns</type>
        <definition>time :=  10 ns clockA_period</definition>
        <argsstring></argsstring>
        <name>clockA_period</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="47" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="47" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8af2eeb8f156e2114107b99c39bdd614" prot="public" static="no" mutable="no">
        <type>time :=  10 ns</type>
        <definition>time :=  10 ns clockB_period</definition>
        <argsstring></argsstring>
        <name>clockB_period</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="48" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="48" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a97b005ecc1f1a5e4c3d7c7c9e72e8c74" prot="public" static="no" mutable="no">
        <type>natural := 5</type>
        <definition>natural := 5 add_w</definition>
        <argsstring></argsstring>
        <name>add_w</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="50" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="50" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a308378e9b3df69b19e74a289ab41042a" prot="public" static="no" mutable="no">
        <type>natural := 8</type>
        <definition>natural := 8 data_w</definition>
        <argsstring></argsstring>
        <name>data_w</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="51" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="51" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a1619316ad715601eb5d3559db829ac05" prot="public" static="no" mutable="no">
        <type><ref refid="df/d38/classip__tdp__ram__infer" kindref="compound">ip_tdp_ram_infer</ref></type>
        <definition></definition>
        <argsstring>uut</argsstring>
        <name>uut</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="74" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="74" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="public-func">
      <memberdef kind="function" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a0e33d982e3ca4be4bfb5445c7cc58da5" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type></type>
        <definition>clockA_process</definition>
        <argsstring></argsstring>
        <name>clockA_process</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="" line="77" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="77" bodyend="83"/>
      </memberdef>
      <memberdef kind="function" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a9e9c04f82f6af38c4d824ee936d6f718" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type></type>
        <definition>clockB_process</definition>
        <argsstring></argsstring>
        <name>clockB_process</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="85" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="85" bodyend="91"/>
      </memberdef>
      <memberdef kind="function" id="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1ad2efa6785cff833c341e27596b21aeb5" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type></type>
        <definition>stim_proc</definition>
        <argsstring></argsstring>
        <name>stim_proc</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="94" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="94" bodyend="122"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" line="12" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/ip_xilinx_ram/ip_tdp_ram_infer_tb.vhd" bodystart="12" bodyend="-1"/>
    <listofallmembers>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a97b005ecc1f1a5e4c3d7c7c9e72e8c74" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>add_w</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aeb1937f86b74ebeaed6170cd100d80f3" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>addressA</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a2e1891ca600553a69197f1b44448f380" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>addressB</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a346e642dec63a1a7c7f6ef24804f5b21" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>clockA</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8d250697f44b91ef72eded24caf31e98" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>clockA_period</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a0e33d982e3ca4be4bfb5445c7cc58da5" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>clockA_process</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1af038c23a13a470b0c598abc665620ef2" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>clockB</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a8af2eeb8f156e2114107b99c39bdd614" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>clockB_period</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a9e9c04f82f6af38c4d824ee936d6f718" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>clockB_process</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a308378e9b3df69b19e74a289ab41042a" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>data_w</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7ad059dfe5e8e0be19c53f9a3f9e3eb7" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>dataA</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a0bf3ba724028e5bf957a0f64e8a80256" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>dataB</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a7b5d241b14e9e2f422617ba9e9cb240e" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>enableA</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a546d04e053babdec60f164801a0295b4" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>enableB</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a57fdaa08dd507aa7a01a95a4ea506d49" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>ip_tdp_ram_infer</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a5ba3ab1f4054bf1f30764c93d960b5ed" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>qA</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1aa2b8ae0e53fa6ca4d14f29db6cea80e0" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>qB</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1ad2efa6785cff833c341e27596b21aeb5" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>stim_proc</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a1619316ad715601eb5d3559db829ac05" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>uut</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a4f2f04ae85c8488a381348370b03f6ec" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>wrenA</name></member>
      <member refid="d5/d2d/classip__tdp__ram__infer__tb_1_1RTL_1a36b57a3e4df13f488556ab809ba12e6d" prot="public" virt="non-virtual"><scope>ip_tdp_ram_infer_tb::RTL</scope><name>wrenB</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
