-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLLDPCDecoder/reduced_ldpc_rx_HDL_resource_test.vhd
-- Created: 2024-08-10 15:27:55
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: 1e-08
-- Target subsystem base rate: 1e-08
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- data_out                      ce_out        1e-08
-- ctrl_out_start                ce_out        1e-08
-- ctrl_out_end                  ce_out        1e-08
-- ctrl_out_valid                ce_out        1e-08
-- next_frame                    ce_out        1e-08
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: reduced_ldpc_rx_HDL_resource_test
-- Source Path: HDLLDPCDecoder/reduced_ldpc_rx_HDL_resource_test
-- Hierarchy Level: 0
-- Model version: 1.11
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY reduced_ldpc_rx_HDL_resource_test IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        data_in                           :   IN    std_logic_vector(3 DOWNTO 0);  -- sfix4
        ctrl_in_start                     :   IN    std_logic;
        ctrl_in_end                       :   IN    std_logic;
        ctrl_in_valid                     :   IN    std_logic;
        ce_out                            :   OUT   std_logic;
        data_out                          :   OUT   std_logic;
        ctrl_out_start                    :   OUT   std_logic;
        ctrl_out_end                      :   OUT   std_logic;
        ctrl_out_valid                    :   OUT   std_logic;
        next_frame                        :   OUT   std_logic
        );
END reduced_ldpc_rx_HDL_resource_test;


ARCHITECTURE rtl OF reduced_ldpc_rx_HDL_resource_test IS

  -- Component Declarations
  COMPONENT Hc_12S_B80
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          in0                             :   IN    std_logic_vector(3 DOWNTO 0);  -- sfix4
          in1_start                       :   IN    std_logic;
          in1_end                         :   IN    std_logic;
          in1_valid                       :   IN    std_logic;
          out0                            :   OUT   std_logic;
          out1_start                      :   OUT   std_logic;
          out1_end                        :   OUT   std_logic;
          out1_valid                      :   OUT   std_logic;
          out2                            :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : Hc_12S_B80
    USE ENTITY work.Hc_12S_B80(rtl);

  -- Signals
  SIGNAL Hc_12S_B80_out1                  : std_logic;
  SIGNAL Hc_12S_B80_out2_start            : std_logic;
  SIGNAL Hc_12S_B80_out2_end              : std_logic;
  SIGNAL Hc_12S_B80_out2_valid            : std_logic;
  SIGNAL Hc_12S_B80_out3                  : std_logic;

BEGIN
  u_Hc_12S_B80 : Hc_12S_B80
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => clk_enable,
              in0 => data_in,  -- sfix4
              in1_start => ctrl_in_start,
              in1_end => ctrl_in_end,
              in1_valid => ctrl_in_valid,
              out0 => Hc_12S_B80_out1,
              out1_start => Hc_12S_B80_out2_start,
              out1_end => Hc_12S_B80_out2_end,
              out1_valid => Hc_12S_B80_out2_valid,
              out2 => Hc_12S_B80_out3
              );

  ce_out <= clk_enable;

  data_out <= Hc_12S_B80_out1;

  ctrl_out_start <= Hc_12S_B80_out2_start;

  ctrl_out_end <= Hc_12S_B80_out2_end;

  ctrl_out_valid <= Hc_12S_B80_out2_valid;

  next_frame <= Hc_12S_B80_out3;

END rtl;

