// Seed: 1959073891
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_14;
  wire id_15;
endmodule
module module_1;
  reg id_1, id_2;
  tri id_3 = 1;
  id_4 :
  assert property (@(negedge 1'b0 * id_1 - 1 ~^ 1) 1)
  else $display(1, id_1);
  wire id_5;
  assign id_2 = id_2 - id_4;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_6,
      id_3,
      id_3,
      id_5,
      id_5,
      id_3,
      id_6,
      id_6,
      id_3,
      id_3
  );
  always id_1 <= #1 id_4;
endmodule
