--------------------------------------------------------------------------------
Release 14.3 Trace  (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml decoder.twx decoder.ncd -o decoder.twr decoder.pcf

Design file:              decoder.ncd
Physical constraint file: decoder.pcf
Device,package,speed:     xc3s50a,vq100,-4 (PRODUCTION 1.42 2012-10-12)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
bcd<0>      |    4.171(R)|   -0.571(R)|clk_BUFGP         |   0.000|
bcd<1>      |    3.712(R)|   -1.055(R)|clk_BUFGP         |   0.000|
bcd<2>      |    3.560(R)|   -1.007(R)|clk_BUFGP         |   0.000|
bcd<3>      |    3.225(R)|   -0.568(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
segment7<0> |    6.109(R)|clk_BUFGP         |   0.000|
segment7<1> |    6.109(R)|clk_BUFGP         |   0.000|
segment7<2> |    6.072(R)|clk_BUFGP         |   0.000|
segment7<3> |    6.062(R)|clk_BUFGP         |   0.000|
segment7<4> |    6.097(R)|clk_BUFGP         |   0.000|
segment7<5> |    6.068(R)|clk_BUFGP         |   0.000|
segment7<6> |    6.072(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Tue Nov 27 18:58:56 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 104 MB



