--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Systems.twx Systems.ncd -o Systems.twr Systems.pcf

Design file:              Systems.ncd
Physical constraint file: Systems.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    2.471(R)|      SLOW  |   -0.426(R)|      SLOW  |CLK_BUFGP         |   0.000|
BTN<1>      |    2.740(R)|      SLOW  |   -0.191(R)|      SLOW  |CLK_BUFGP         |   0.000|
BTN<2>      |    0.900(R)|      FAST  |   -0.151(R)|      SLOW  |CLK_BUFGP         |   0.000|
BTN<3>      |    1.508(R)|      SLOW  |   -0.105(R)|      SLOW  |CLK_BUFGP         |   0.000|
BTN<4>      |    1.727(R)|      SLOW  |   -0.058(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<0>       |    0.821(R)|      FAST  |   -0.039(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |    0.641(R)|      FAST  |    0.209(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<2>       |    0.865(R)|      FAST  |    0.266(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<3>       |    0.540(R)|      FAST  |    0.309(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<4>       |    0.867(R)|      FAST  |    0.014(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<5>       |    1.978(R)|      SLOW  |   -0.841(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<6>       |    2.362(R)|      SLOW  |   -1.075(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<7>       |    2.312(R)|      SLOW  |   -0.200(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLAW        |         7.424(R)|      SLOW  |         3.835(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTHIGH   |         7.424(R)|      SLOW  |         3.902(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTLOW    |         7.190(R)|      SLOW  |         3.708(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<0>      |         6.905(R)|      SLOW  |         3.530(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         7.927(R)|      SLOW  |         4.184(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         6.763(R)|      SLOW  |         3.506(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |         7.761(R)|      SLOW  |         4.085(R)|      FAST  |CLK_BUFGP         |   0.000|
PWM_MC1     |         6.941(R)|      SLOW  |         3.620(R)|      FAST  |CLK_BUFGP         |   0.000|
PWM_MC2     |         6.739(R)|      SLOW  |         3.461(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<0>  |         6.711(R)|      SLOW  |         3.432(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<1>  |         6.699(R)|      SLOW  |         3.474(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<2>  |         6.761(R)|      SLOW  |         3.470(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<3>  |         6.642(R)|      SLOW  |         3.391(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<0>  |         7.009(R)|      SLOW  |         3.618(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<1>  |         7.339(R)|      SLOW  |         3.818(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<2>  |         7.103(R)|      SLOW  |         3.661(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<3>  |         7.110(R)|      SLOW  |         3.699(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<4>  |         6.999(R)|      SLOW  |         3.618(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<5>  |         7.055(R)|      SLOW  |         3.633(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<6>  |         6.945(R)|      SLOW  |         3.587(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.387|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 29 18:10:08 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



