v {xschem version=3.4.3 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 470 -80 490 -80 {
lab=Q}
N 470 -40 490 -40 {
lab=Q_BAR}
N 430 -120 430 -100 {
lab=VP}
N 230 -80 250 -80 {
lab=#net1}
N 230 -40 250 -40 {
lab=#net2}
N 310 -40 330 -40 {
lab=#net3}
N 310 -80 330 -80 {
lab=#net4}
N 390 -80 410 -80 {
lab=#net5}
N 390 -40 410 -40 {
lab=#net6}
N 350 -120 350 -100 {
lab=VP}
N 270 -120 270 -100 {
lab=VP}
N 190 -120 190 -100 {
lab=VP}
N 190 -120 430 -120 {
lab=VP}
N 170 -120 190 -120 {
lab=VP}
N 150 -40 170 -40 {
lab=#net7}
N 150 -120 170 -120 {
lab=VP}
N 190 -20 190 20 {
lab=VN}
N 150 20 190 20 {
lab=VN}
N 270 -20 270 20 {
lab=VN}
N 350 -20 350 20 {
lab=VN}
N 430 -20 430 20 {
lab=VN}
N 190 20 430 20 {
lab=VN}
N 200 -20 200 -0 {
lab=CLK}
N 280 -20 280 -0 {
lab=CLK}
N 360 -20 360 -0 {
lab=CLK}
N 440 -20 440 -0 {
lab=CLK}
N 150 -0 440 -0 {
lab=CLK}
N 80 -120 80 -80 {
lab=VP}
N 60 -120 150 -120 {
lab=VP}
N 60 20 150 20 {
lab=VN}
N 80 0 80 20 {
lab=VN}
N 120 -40 150 -40 {
lab=#net7}
C {/home/madvlsi/Documents/VLSI/mp2/schematics/crsl_d_flip_flop.sym} 350 -80 0 0 {name=X4}
C {/home/madvlsi/Documents/VLSI/mp2/schematics/crsl_d_flip_flop.sym} 110 -80 0 0 {name=X1}
C {/home/madvlsi/Documents/VLSI/mp2/schematics/crsl_d_flip_flop.sym} 190 -80 0 0 {name=X2}
C {/home/madvlsi/Documents/VLSI/mp2/schematics/crsl_d_flip_flop.sym} 270 -80 0 0 {name=X3}
C {devices/iopin.sym} 60 -120 2 0 {name=p1 lab=VP}
C {devices/iopin.sym} 60 20 2 0 {name=p2 lab=VN}
C {devices/ipin.sym} 150 0 0 0 {name=p5 lab=CLK}
C {devices/opin.sym} 490 -80 0 0 {name=p3 lab=Q}
C {devices/opin.sym} 490 -40 0 0 {name=p4 lab=Q_BAR}
C {/home/madvlsi/Documents/VLSI/mp2/schematics/inverter.sym} -10 -40 0 0 {name=X5}
