
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//setterm_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401710 <.init>:
  401710:	stp	x29, x30, [sp, #-16]!
  401714:	mov	x29, sp
  401718:	bl	401c00 <tigetstr@plt+0x60>
  40171c:	ldp	x29, x30, [sp], #16
  401720:	ret

Disassembly of section .plt:

0000000000401730 <memcpy@plt-0x20>:
  401730:	stp	x16, x30, [sp, #-16]!
  401734:	adrp	x16, 417000 <tigetstr@plt+0x15460>
  401738:	ldr	x17, [x16, #4088]
  40173c:	add	x16, x16, #0xff8
  401740:	br	x17
  401744:	nop
  401748:	nop
  40174c:	nop

0000000000401750 <memcpy@plt>:
  401750:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401754:	ldr	x17, [x16]
  401758:	add	x16, x16, #0x0
  40175c:	br	x17

0000000000401760 <_exit@plt>:
  401760:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401764:	ldr	x17, [x16, #8]
  401768:	add	x16, x16, #0x8
  40176c:	br	x17

0000000000401770 <strtoul@plt>:
  401770:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401774:	ldr	x17, [x16, #16]
  401778:	add	x16, x16, #0x10
  40177c:	br	x17

0000000000401780 <strlen@plt>:
  401780:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401784:	ldr	x17, [x16, #24]
  401788:	add	x16, x16, #0x18
  40178c:	br	x17

0000000000401790 <fputs@plt>:
  401790:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401794:	ldr	x17, [x16, #32]
  401798:	add	x16, x16, #0x20
  40179c:	br	x17

00000000004017a0 <exit@plt>:
  4017a0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4017a4:	ldr	x17, [x16, #40]
  4017a8:	add	x16, x16, #0x28
  4017ac:	br	x17

00000000004017b0 <dup@plt>:
  4017b0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4017b4:	ldr	x17, [x16, #48]
  4017b8:	add	x16, x16, #0x30
  4017bc:	br	x17

00000000004017c0 <setupterm@plt>:
  4017c0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4017c4:	ldr	x17, [x16, #56]
  4017c8:	add	x16, x16, #0x38
  4017cc:	br	x17

00000000004017d0 <strtod@plt>:
  4017d0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4017d4:	ldr	x17, [x16, #64]
  4017d8:	add	x16, x16, #0x40
  4017dc:	br	x17

00000000004017e0 <putp@plt>:
  4017e0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4017e4:	ldr	x17, [x16, #72]
  4017e8:	add	x16, x16, #0x48
  4017ec:	br	x17

00000000004017f0 <putc@plt>:
  4017f0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4017f4:	ldr	x17, [x16, #80]
  4017f8:	add	x16, x16, #0x50
  4017fc:	br	x17

0000000000401800 <__cxa_atexit@plt>:
  401800:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401804:	ldr	x17, [x16, #88]
  401808:	add	x16, x16, #0x58
  40180c:	br	x17

0000000000401810 <fputc@plt>:
  401810:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401814:	ldr	x17, [x16, #96]
  401818:	add	x16, x16, #0x60
  40181c:	br	x17

0000000000401820 <getopt_long_only@plt>:
  401820:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401824:	ldr	x17, [x16, #104]
  401828:	add	x16, x16, #0x68
  40182c:	br	x17

0000000000401830 <__fpending@plt>:
  401830:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401834:	ldr	x17, [x16, #112]
  401838:	add	x16, x16, #0x70
  40183c:	br	x17

0000000000401840 <snprintf@plt>:
  401840:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401844:	ldr	x17, [x16, #120]
  401848:	add	x16, x16, #0x78
  40184c:	br	x17

0000000000401850 <localeconv@plt>:
  401850:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401854:	ldr	x17, [x16, #128]
  401858:	add	x16, x16, #0x80
  40185c:	br	x17

0000000000401860 <tcgetattr@plt>:
  401860:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401864:	ldr	x17, [x16, #136]
  401868:	add	x16, x16, #0x88
  40186c:	br	x17

0000000000401870 <fileno@plt>:
  401870:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401874:	ldr	x17, [x16, #144]
  401878:	add	x16, x16, #0x90
  40187c:	br	x17

0000000000401880 <klogctl@plt>:
  401880:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401884:	ldr	x17, [x16, #152]
  401888:	add	x16, x16, #0x98
  40188c:	br	x17

0000000000401890 <fclose@plt>:
  401890:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401894:	ldr	x17, [x16, #160]
  401898:	add	x16, x16, #0xa0
  40189c:	br	x17

00000000004018a0 <fopen@plt>:
  4018a0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4018a4:	ldr	x17, [x16, #168]
  4018a8:	add	x16, x16, #0xa8
  4018ac:	br	x17

00000000004018b0 <malloc@plt>:
  4018b0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4018b4:	ldr	x17, [x16, #176]
  4018b8:	add	x16, x16, #0xb0
  4018bc:	br	x17

00000000004018c0 <open@plt>:
  4018c0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4018c4:	ldr	x17, [x16, #184]
  4018c8:	add	x16, x16, #0xb8
  4018cc:	br	x17

00000000004018d0 <__strtol_internal@plt>:
  4018d0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4018d4:	ldr	x17, [x16, #192]
  4018d8:	add	x16, x16, #0xc0
  4018dc:	br	x17

00000000004018e0 <strncmp@plt>:
  4018e0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4018e4:	ldr	x17, [x16, #200]
  4018e8:	add	x16, x16, #0xc8
  4018ec:	br	x17

00000000004018f0 <bindtextdomain@plt>:
  4018f0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4018f4:	ldr	x17, [x16, #208]
  4018f8:	add	x16, x16, #0xd0
  4018fc:	br	x17

0000000000401900 <__libc_start_main@plt>:
  401900:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401904:	ldr	x17, [x16, #216]
  401908:	add	x16, x16, #0xd8
  40190c:	br	x17

0000000000401910 <fgetc@plt>:
  401910:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401914:	ldr	x17, [x16, #224]
  401918:	add	x16, x16, #0xe0
  40191c:	br	x17

0000000000401920 <memset@plt>:
  401920:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401924:	ldr	x17, [x16, #232]
  401928:	add	x16, x16, #0xe8
  40192c:	br	x17

0000000000401930 <__strtoul_internal@plt>:
  401930:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401934:	ldr	x17, [x16, #240]
  401938:	add	x16, x16, #0xf0
  40193c:	br	x17

0000000000401940 <strdup@plt>:
  401940:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401944:	ldr	x17, [x16, #248]
  401948:	add	x16, x16, #0xf8
  40194c:	br	x17

0000000000401950 <close@plt>:
  401950:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401954:	ldr	x17, [x16, #256]
  401958:	add	x16, x16, #0x100
  40195c:	br	x17

0000000000401960 <__gmon_start__@plt>:
  401960:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401964:	ldr	x17, [x16, #264]
  401968:	add	x16, x16, #0x108
  40196c:	br	x17

0000000000401970 <write@plt>:
  401970:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401974:	ldr	x17, [x16, #272]
  401978:	add	x16, x16, #0x110
  40197c:	br	x17

0000000000401980 <abort@plt>:
  401980:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401984:	ldr	x17, [x16, #280]
  401988:	add	x16, x16, #0x118
  40198c:	br	x17

0000000000401990 <textdomain@plt>:
  401990:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401994:	ldr	x17, [x16, #288]
  401998:	add	x16, x16, #0x120
  40199c:	br	x17

00000000004019a0 <strcmp@plt>:
  4019a0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4019a4:	ldr	x17, [x16, #296]
  4019a8:	add	x16, x16, #0x128
  4019ac:	br	x17

00000000004019b0 <warn@plt>:
  4019b0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4019b4:	ldr	x17, [x16, #304]
  4019b8:	add	x16, x16, #0x130
  4019bc:	br	x17

00000000004019c0 <__ctype_b_loc@plt>:
  4019c0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4019c4:	ldr	x17, [x16, #312]
  4019c8:	add	x16, x16, #0x138
  4019cc:	br	x17

00000000004019d0 <strtol@plt>:
  4019d0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4019d4:	ldr	x17, [x16, #320]
  4019d8:	add	x16, x16, #0x140
  4019dc:	br	x17

00000000004019e0 <free@plt>:
  4019e0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4019e4:	ldr	x17, [x16, #328]
  4019e8:	add	x16, x16, #0x148
  4019ec:	br	x17

00000000004019f0 <nanosleep@plt>:
  4019f0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  4019f4:	ldr	x17, [x16, #336]
  4019f8:	add	x16, x16, #0x150
  4019fc:	br	x17

0000000000401a00 <vasprintf@plt>:
  401a00:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401a04:	ldr	x17, [x16, #344]
  401a08:	add	x16, x16, #0x158
  401a0c:	br	x17

0000000000401a10 <strndup@plt>:
  401a10:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401a14:	ldr	x17, [x16, #352]
  401a18:	add	x16, x16, #0x160
  401a1c:	br	x17

0000000000401a20 <strspn@plt>:
  401a20:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401a24:	ldr	x17, [x16, #360]
  401a28:	add	x16, x16, #0x168
  401a2c:	br	x17

0000000000401a30 <strchr@plt>:
  401a30:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401a34:	ldr	x17, [x16, #368]
  401a38:	add	x16, x16, #0x170
  401a3c:	br	x17

0000000000401a40 <fwrite@plt>:
  401a40:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401a44:	ldr	x17, [x16, #376]
  401a48:	add	x16, x16, #0x178
  401a4c:	br	x17

0000000000401a50 <fcntl@plt>:
  401a50:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401a54:	ldr	x17, [x16, #384]
  401a58:	add	x16, x16, #0x180
  401a5c:	br	x17

0000000000401a60 <fflush@plt>:
  401a60:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401a64:	ldr	x17, [x16, #392]
  401a68:	add	x16, x16, #0x188
  401a6c:	br	x17

0000000000401a70 <warnx@plt>:
  401a70:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401a74:	ldr	x17, [x16, #400]
  401a78:	add	x16, x16, #0x190
  401a7c:	br	x17

0000000000401a80 <read@plt>:
  401a80:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401a84:	ldr	x17, [x16, #408]
  401a88:	add	x16, x16, #0x198
  401a8c:	br	x17

0000000000401a90 <memchr@plt>:
  401a90:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401a94:	ldr	x17, [x16, #416]
  401a98:	add	x16, x16, #0x1a0
  401a9c:	br	x17

0000000000401aa0 <tcsetattr@plt>:
  401aa0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401aa4:	ldr	x17, [x16, #424]
  401aa8:	add	x16, x16, #0x1a8
  401aac:	br	x17

0000000000401ab0 <isatty@plt>:
  401ab0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401ab4:	ldr	x17, [x16, #432]
  401ab8:	add	x16, x16, #0x1b0
  401abc:	br	x17

0000000000401ac0 <select@plt>:
  401ac0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401ac4:	ldr	x17, [x16, #440]
  401ac8:	add	x16, x16, #0x1b8
  401acc:	br	x17

0000000000401ad0 <dcgettext@plt>:
  401ad0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401ad4:	ldr	x17, [x16, #448]
  401ad8:	add	x16, x16, #0x1c0
  401adc:	br	x17

0000000000401ae0 <__isoc99_sscanf@plt>:
  401ae0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401ae4:	ldr	x17, [x16, #456]
  401ae8:	add	x16, x16, #0x1c8
  401aec:	br	x17

0000000000401af0 <errx@plt>:
  401af0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401af4:	ldr	x17, [x16, #464]
  401af8:	add	x16, x16, #0x1d0
  401afc:	br	x17

0000000000401b00 <strcspn@plt>:
  401b00:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401b04:	ldr	x17, [x16, #472]
  401b08:	add	x16, x16, #0x1d8
  401b0c:	br	x17

0000000000401b10 <printf@plt>:
  401b10:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401b14:	ldr	x17, [x16, #480]
  401b18:	add	x16, x16, #0x1e0
  401b1c:	br	x17

0000000000401b20 <__errno_location@plt>:
  401b20:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401b24:	ldr	x17, [x16, #488]
  401b28:	add	x16, x16, #0x1e8
  401b2c:	br	x17

0000000000401b30 <getenv@plt>:
  401b30:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401b34:	ldr	x17, [x16, #496]
  401b38:	add	x16, x16, #0x1f0
  401b3c:	br	x17

0000000000401b40 <tigetnum@plt>:
  401b40:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401b44:	ldr	x17, [x16, #504]
  401b48:	add	x16, x16, #0x1f8
  401b4c:	br	x17

0000000000401b50 <fprintf@plt>:
  401b50:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401b54:	ldr	x17, [x16, #512]
  401b58:	add	x16, x16, #0x200
  401b5c:	br	x17

0000000000401b60 <err@plt>:
  401b60:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401b64:	ldr	x17, [x16, #520]
  401b68:	add	x16, x16, #0x208
  401b6c:	br	x17

0000000000401b70 <ioctl@plt>:
  401b70:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401b74:	ldr	x17, [x16, #528]
  401b78:	add	x16, x16, #0x210
  401b7c:	br	x17

0000000000401b80 <setlocale@plt>:
  401b80:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401b84:	ldr	x17, [x16, #536]
  401b88:	add	x16, x16, #0x218
  401b8c:	br	x17

0000000000401b90 <ferror@plt>:
  401b90:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401b94:	ldr	x17, [x16, #544]
  401b98:	add	x16, x16, #0x220
  401b9c:	br	x17

0000000000401ba0 <tigetstr@plt>:
  401ba0:	adrp	x16, 418000 <tigetstr@plt+0x16460>
  401ba4:	ldr	x17, [x16, #552]
  401ba8:	add	x16, x16, #0x228
  401bac:	br	x17

Disassembly of section .text:

0000000000401bb0 <.text>:
  401bb0:	mov	x29, #0x0                   	// #0
  401bb4:	mov	x30, #0x0                   	// #0
  401bb8:	mov	x5, x0
  401bbc:	ldr	x1, [sp]
  401bc0:	add	x2, sp, #0x8
  401bc4:	mov	x6, sp
  401bc8:	movz	x0, #0x0, lsl #48
  401bcc:	movk	x0, #0x0, lsl #32
  401bd0:	movk	x0, #0x40, lsl #16
  401bd4:	movk	x0, #0x1cbc
  401bd8:	movz	x3, #0x0, lsl #48
  401bdc:	movk	x3, #0x0, lsl #32
  401be0:	movk	x3, #0x40, lsl #16
  401be4:	movk	x3, #0x6360
  401be8:	movz	x4, #0x0, lsl #48
  401bec:	movk	x4, #0x0, lsl #32
  401bf0:	movk	x4, #0x40, lsl #16
  401bf4:	movk	x4, #0x63e0
  401bf8:	bl	401900 <__libc_start_main@plt>
  401bfc:	bl	401980 <abort@plt>
  401c00:	adrp	x0, 417000 <tigetstr@plt+0x15460>
  401c04:	ldr	x0, [x0, #4064]
  401c08:	cbz	x0, 401c10 <tigetstr@plt+0x70>
  401c0c:	b	401960 <__gmon_start__@plt>
  401c10:	ret
  401c14:	nop
  401c18:	adrp	x0, 418000 <tigetstr@plt+0x16460>
  401c1c:	add	x0, x0, #0x248
  401c20:	adrp	x1, 418000 <tigetstr@plt+0x16460>
  401c24:	add	x1, x1, #0x248
  401c28:	cmp	x1, x0
  401c2c:	b.eq	401c44 <tigetstr@plt+0xa4>  // b.none
  401c30:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  401c34:	ldr	x1, [x1, #1048]
  401c38:	cbz	x1, 401c44 <tigetstr@plt+0xa4>
  401c3c:	mov	x16, x1
  401c40:	br	x16
  401c44:	ret
  401c48:	adrp	x0, 418000 <tigetstr@plt+0x16460>
  401c4c:	add	x0, x0, #0x248
  401c50:	adrp	x1, 418000 <tigetstr@plt+0x16460>
  401c54:	add	x1, x1, #0x248
  401c58:	sub	x1, x1, x0
  401c5c:	lsr	x2, x1, #63
  401c60:	add	x1, x2, x1, asr #3
  401c64:	cmp	xzr, x1, asr #1
  401c68:	asr	x1, x1, #1
  401c6c:	b.eq	401c84 <tigetstr@plt+0xe4>  // b.none
  401c70:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  401c74:	ldr	x2, [x2, #1056]
  401c78:	cbz	x2, 401c84 <tigetstr@plt+0xe4>
  401c7c:	mov	x16, x2
  401c80:	br	x16
  401c84:	ret
  401c88:	stp	x29, x30, [sp, #-32]!
  401c8c:	mov	x29, sp
  401c90:	str	x19, [sp, #16]
  401c94:	adrp	x19, 418000 <tigetstr@plt+0x16460>
  401c98:	ldrb	w0, [x19, #624]
  401c9c:	cbnz	w0, 401cac <tigetstr@plt+0x10c>
  401ca0:	bl	401c18 <tigetstr@plt+0x78>
  401ca4:	mov	w0, #0x1                   	// #1
  401ca8:	strb	w0, [x19, #624]
  401cac:	ldr	x19, [sp, #16]
  401cb0:	ldp	x29, x30, [sp], #32
  401cb4:	ret
  401cb8:	b	401c48 <tigetstr@plt+0xa8>
  401cbc:	stp	x29, x30, [sp, #-96]!
  401cc0:	stp	x28, x27, [sp, #16]
  401cc4:	stp	x26, x25, [sp, #32]
  401cc8:	stp	x24, x23, [sp, #48]
  401ccc:	stp	x22, x21, [sp, #64]
  401cd0:	stp	x20, x19, [sp, #80]
  401cd4:	mov	x29, sp
  401cd8:	sub	sp, sp, #0x3e0
  401cdc:	mov	x19, x1
  401ce0:	mov	w20, w0
  401ce4:	add	x0, sp, #0x10
  401ce8:	mov	w2, #0x2c8                 	// #712
  401cec:	mov	w1, wzr
  401cf0:	bl	401920 <memset@plt>
  401cf4:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  401cf8:	add	x1, x1, #0x8f2
  401cfc:	mov	w0, #0x6                   	// #6
  401d00:	bl	401b80 <setlocale@plt>
  401d04:	adrp	x21, 406000 <tigetstr@plt+0x4460>
  401d08:	add	x21, x21, #0xae0
  401d0c:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  401d10:	add	x1, x1, #0xaeb
  401d14:	mov	x0, x21
  401d18:	bl	4018f0 <bindtextdomain@plt>
  401d1c:	mov	x0, x21
  401d20:	bl	401990 <textdomain@plt>
  401d24:	adrp	x0, 403000 <tigetstr@plt+0x1460>
  401d28:	add	x0, x0, #0xbf0
  401d2c:	bl	4063e8 <tigetstr@plt+0x4848>
  401d30:	cmp	w20, #0x1
  401d34:	b.le	403abc <tigetstr@plt+0x1f1c>
  401d38:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  401d3c:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  401d40:	add	x2, x2, #0x8f2
  401d44:	add	x3, x3, #0x540
  401d48:	mov	w0, w20
  401d4c:	mov	x1, x19
  401d50:	mov	x4, xzr
  401d54:	stp	xzr, xzr, [x29, #-144]
  401d58:	bl	401820 <getopt_long_only@plt>
  401d5c:	cmn	w0, #0x1
  401d60:	b.eq	402778 <tigetstr@plt+0xbd8>  // b.none
  401d64:	add	x8, sp, #0x10
  401d68:	adrp	x23, 406000 <tigetstr@plt+0x4460>
  401d6c:	adrp	x24, 406000 <tigetstr@plt+0x4460>
  401d70:	add	x23, x23, #0x4f4
  401d74:	add	x24, x24, #0x9e0
  401d78:	add	x25, x8, #0x2bc
  401d7c:	add	x21, x8, #0x38
  401d80:	sub	x26, x29, #0x90
  401d84:	b	401e0c <tigetstr@plt+0x26c>
  401d88:	ldr	x8, [x25]
  401d8c:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  401d90:	ldr	x22, [x9, #592]
  401d94:	orr	x27, x8, #0x80000000000
  401d98:	str	x27, [x25]
  401d9c:	cbz	x22, 40269c <tigetstr@plt+0xafc>
  401da0:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  401da4:	add	x1, x1, #0xbea
  401da8:	mov	w2, #0x5                   	// #5
  401dac:	mov	x0, xzr
  401db0:	bl	401ad0 <dcgettext@plt>
  401db4:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  401db8:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  401dbc:	mov	x1, x0
  401dc0:	add	x2, x2, #0xbfd
  401dc4:	add	x3, x3, #0xc01
  401dc8:	mov	x0, x22
  401dcc:	mov	x4, xzr
  401dd0:	bl	404cd8 <tigetstr@plt+0x3138>
  401dd4:	ubfiz	w8, w0, #27, #1
  401dd8:	and	x9, x27, #0xfffffffff7ffffff
  401ddc:	orr	x8, x9, x8
  401de0:	str	x8, [x25]
  401de4:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  401de8:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  401dec:	add	x2, x2, #0x8f2
  401df0:	add	x3, x3, #0x540
  401df4:	mov	w0, w20
  401df8:	mov	x1, x19
  401dfc:	mov	x4, xzr
  401e00:	bl	401820 <getopt_long_only@plt>
  401e04:	cmn	w0, #0x1
  401e08:	b.eq	402770 <tigetstr@plt+0xbd0>  // b.none
  401e0c:	cmp	w0, #0x88
  401e10:	b.ge	401e4c <tigetstr@plt+0x2ac>  // b.tcont
  401e14:	sub	w8, w0, #0x80
  401e18:	cmp	w8, #0x23
  401e1c:	b.hi	403ad4 <tigetstr@plt+0x1f34>  // b.pmore
  401e20:	adr	x9, 401d88 <tigetstr@plt+0x1e8>
  401e24:	ldrh	w10, [x23, x8, lsl #1]
  401e28:	add	x9, x9, x10, lsl #2
  401e2c:	br	x9
  401e30:	ldr	x8, [x25]
  401e34:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  401e38:	ldr	x9, [x9, #592]
  401e3c:	orr	x8, x8, #0x20000000
  401e40:	str	x8, [x25]
  401e44:	str	x9, [sp, #16]
  401e48:	b	401de4 <tigetstr@plt+0x244>
  401e4c:	mov	x8, xzr
  401e50:	mov	w9, #0x88                  	// #136
  401e54:	mov	x22, x24
  401e58:	cbz	w9, 401e98 <tigetstr@plt+0x2f8>
  401e5c:	cmp	w9, w0
  401e60:	b.gt	401e98 <tigetstr@plt+0x2f8>
  401e64:	mov	w10, #0x4                   	// #4
  401e68:	cmp	w9, w0
  401e6c:	b.eq	401e88 <tigetstr@plt+0x2e8>  // b.none
  401e70:	ldr	w9, [x22, x10]
  401e74:	cbz	w9, 401e98 <tigetstr@plt+0x2f8>
  401e78:	cmp	w9, w0
  401e7c:	add	x10, x10, #0x4
  401e80:	b.le	401e68 <tigetstr@plt+0x2c8>
  401e84:	b	401e98 <tigetstr@plt+0x2f8>
  401e88:	ldr	w9, [x26, x8, lsl #2]
  401e8c:	cbz	w9, 401eb8 <tigetstr@plt+0x318>
  401e90:	cmp	w9, w0
  401e94:	b.ne	4037dc <tigetstr@plt+0x1c3c>  // b.any
  401e98:	add	x8, x8, #0x1
  401e9c:	lsl	x9, x8, #6
  401ea0:	ldr	w9, [x24, x9]
  401ea4:	cbz	w9, 401e14 <tigetstr@plt+0x274>
  401ea8:	cmp	w9, w0
  401eac:	add	x22, x22, #0x40
  401eb0:	b.le	401e58 <tigetstr@plt+0x2b8>
  401eb4:	b	401e14 <tigetstr@plt+0x274>
  401eb8:	str	w0, [x26, x8, lsl #2]
  401ebc:	add	x8, x8, #0x1
  401ec0:	lsl	x9, x8, #6
  401ec4:	ldr	w9, [x24, x9]
  401ec8:	cbnz	w9, 401ea8 <tigetstr@plt+0x308>
  401ecc:	b	401e14 <tigetstr@plt+0x274>
  401ed0:	ldr	x8, [x25]
  401ed4:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  401ed8:	ldr	x9, [x9, #592]
  401edc:	orr	x8, x8, #0x400000000000
  401ee0:	str	x8, [x25]
  401ee4:	str	x9, [sp, #40]
  401ee8:	b	401de4 <tigetstr@plt+0x244>
  401eec:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  401ef0:	ldr	x27, [x25]
  401ef4:	ldr	x22, [x8, #592]
  401ef8:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  401efc:	add	x1, x1, #0xbea
  401f00:	mov	w2, #0x5                   	// #5
  401f04:	mov	x0, xzr
  401f08:	bl	401ad0 <dcgettext@plt>
  401f0c:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  401f10:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  401f14:	mov	x1, x0
  401f18:	add	x2, x2, #0x6b2
  401f1c:	add	x3, x3, #0xbf9
  401f20:	mov	x0, x22
  401f24:	mov	x4, xzr
  401f28:	bl	404cd8 <tigetstr@plt+0x3138>
  401f2c:	ubfiz	w8, w0, #20, #1
  401f30:	and	x9, x27, #0xffffffffffefffff
  401f34:	orr	x8, x9, x8
  401f38:	orr	x8, x8, #0x8000000000
  401f3c:	b	401de0 <tigetstr@plt+0x240>
  401f40:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  401f44:	ldr	x27, [x25]
  401f48:	ldr	x22, [x8, #592]
  401f4c:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  401f50:	add	x1, x1, #0xbea
  401f54:	mov	w2, #0x5                   	// #5
  401f58:	mov	x0, xzr
  401f5c:	bl	401ad0 <dcgettext@plt>
  401f60:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  401f64:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  401f68:	mov	x1, x0
  401f6c:	add	x2, x2, #0x6b2
  401f70:	add	x3, x3, #0xbf9
  401f74:	mov	x0, x22
  401f78:	mov	x4, xzr
  401f7c:	bl	404cd8 <tigetstr@plt+0x3138>
  401f80:	ubfiz	w8, w0, #18, #1
  401f84:	and	x9, x27, #0xfffffffffffbffff
  401f88:	orr	x8, x9, x8
  401f8c:	orr	x8, x8, #0x4000000000
  401f90:	b	401de0 <tigetstr@plt+0x240>
  401f94:	ldr	x8, [x25]
  401f98:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  401f9c:	ldr	x22, [x9, #592]
  401fa0:	orr	x8, x8, #0x4000000000000000
  401fa4:	str	x8, [x25]
  401fa8:	cbz	x22, 402674 <tigetstr@plt+0xad4>
  401fac:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  401fb0:	add	x1, x1, #0xbea
  401fb4:	mov	w2, #0x5                   	// #5
  401fb8:	mov	x0, xzr
  401fbc:	bl	401ad0 <dcgettext@plt>
  401fc0:	mov	x1, x0
  401fc4:	mov	x0, x22
  401fc8:	bl	404e90 <tigetstr@plt+0x32f0>
  401fcc:	str	w0, [sp, #32]
  401fd0:	b	401de4 <tigetstr@plt+0x244>
  401fd4:	ldr	x22, [x25]
  401fd8:	mov	x0, x19
  401fdc:	bl	403d00 <tigetstr@plt+0x2160>
  401fe0:	ubfiz	w8, w0, #8, #4
  401fe4:	and	x9, x22, #0xfffffffffffff0ff
  401fe8:	orr	x8, x9, x8
  401fec:	orr	x8, x8, #0x1000000000000
  401ff0:	b	401de0 <tigetstr@plt+0x240>
  401ff4:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  401ff8:	ldr	x27, [x25]
  401ffc:	ldr	x22, [x8, #592]
  402000:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  402004:	add	x1, x1, #0xbea
  402008:	mov	w2, #0x5                   	// #5
  40200c:	mov	x0, xzr
  402010:	bl	401ad0 <dcgettext@plt>
  402014:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  402018:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  40201c:	mov	x1, x0
  402020:	add	x2, x2, #0x6b2
  402024:	add	x3, x3, #0xbf9
  402028:	mov	x0, x22
  40202c:	mov	x4, xzr
  402030:	bl	404cd8 <tigetstr@plt+0x3138>
  402034:	ubfiz	w8, w0, #16, #1
  402038:	and	x9, x27, #0xfffffffffffeffff
  40203c:	orr	x8, x9, x8
  402040:	orr	x8, x8, #0x200000000
  402044:	b	401de0 <tigetstr@plt+0x240>
  402048:	ldr	x22, [x25]
  40204c:	mov	x0, x19
  402050:	bl	403d00 <tigetstr@plt+0x2160>
  402054:	ubfiz	w8, w0, #12, #4
  402058:	and	x9, x22, #0xffffffffffff0fff
  40205c:	orr	x8, x9, x8
  402060:	orr	x8, x8, #0x2000000000000
  402064:	b	401de0 <tigetstr@plt+0x240>
  402068:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  40206c:	ldr	x8, [x25]
  402070:	ldr	x22, [x9, #592]
  402074:	orr	x27, x8, #0x1000000000
  402078:	mov	x0, x22
  40207c:	str	x27, [x25]
  402080:	bl	404578 <tigetstr@plt+0x29d8>
  402084:	tbz	w0, #31, 4020ac <tigetstr@plt+0x50c>
  402088:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  40208c:	add	x1, x1, #0xbea
  402090:	mov	w2, #0x5                   	// #5
  402094:	mov	x0, xzr
  402098:	bl	401ad0 <dcgettext@plt>
  40209c:	mov	x1, x0
  4020a0:	mov	x0, x22
  4020a4:	bl	404e90 <tigetstr@plt+0x32f0>
  4020a8:	tbnz	w0, #31, 403a6c <tigetstr@plt+0x1ecc>
  4020ac:	cmp	w0, #0x9
  4020b0:	b.hi	403a6c <tigetstr@plt+0x1ecc>  // b.pmore
  4020b4:	cmp	w0, #0x8
  4020b8:	b.eq	403a6c <tigetstr@plt+0x1ecc>  // b.none
  4020bc:	mov	w8, w0
  4020c0:	and	x9, x27, #0xfffffffffffffff0
  4020c4:	b	401ddc <tigetstr@plt+0x23c>
  4020c8:	ldr	x8, [x25]
  4020cc:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  4020d0:	ldr	x22, [x9, #592]
  4020d4:	orr	x8, x8, #0x200000000000
  4020d8:	str	x8, [x25]
  4020dc:	cbnz	x22, 402704 <tigetstr@plt+0xb64>
  4020e0:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  4020e4:	ldrsw	x9, [x8, #600]
  4020e8:	ldr	x22, [x19, x9, lsl #3]
  4020ec:	cbz	x22, 40265c <tigetstr@plt+0xabc>
  4020f0:	ldrb	w10, [x22]
  4020f4:	cmp	w10, #0x2d
  4020f8:	b.ne	4026fc <tigetstr@plt+0xb5c>  // b.any
  4020fc:	b	40265c <tigetstr@plt+0xabc>
  402100:	ldr	x8, [x25]
  402104:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  402108:	ldr	x1, [x9, #592]
  40210c:	mov	x0, x19
  402110:	orr	x8, x8, #0x100000000000
  402114:	str	x8, [x25]
  402118:	bl	403f1c <tigetstr@plt+0x237c>
  40211c:	str	w0, [sp, #24]
  402120:	b	401de4 <tigetstr@plt+0x244>
  402124:	ldr	x8, [x25]
  402128:	orr	x8, x8, #0x80000000
  40212c:	b	401de0 <tigetstr@plt+0x240>
  402130:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  402134:	ldr	x27, [x25]
  402138:	ldr	x22, [x8, #592]
  40213c:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  402140:	add	x1, x1, #0xbea
  402144:	mov	w2, #0x5                   	// #5
  402148:	mov	x0, xzr
  40214c:	bl	401ad0 <dcgettext@plt>
  402150:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  402154:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  402158:	mov	x1, x0
  40215c:	add	x2, x2, #0x6b2
  402160:	add	x3, x3, #0xbf9
  402164:	mov	x0, x22
  402168:	mov	x4, xzr
  40216c:	bl	404cd8 <tigetstr@plt+0x3138>
  402170:	ubfiz	w8, w0, #19, #1
  402174:	and	x9, x27, #0xfffffffffff7ffff
  402178:	orr	x8, x9, x8
  40217c:	orr	x8, x8, #0x4000000000000
  402180:	b	401de0 <tigetstr@plt+0x240>
  402184:	ldr	x8, [x25]
  402188:	orr	x8, x8, #0x100000000
  40218c:	b	401de0 <tigetstr@plt+0x240>
  402190:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  402194:	ldr	x27, [x25]
  402198:	ldr	x22, [x8, #592]
  40219c:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4021a0:	add	x1, x1, #0xbea
  4021a4:	mov	w2, #0x5                   	// #5
  4021a8:	mov	x0, xzr
  4021ac:	bl	401ad0 <dcgettext@plt>
  4021b0:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  4021b4:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  4021b8:	mov	x1, x0
  4021bc:	add	x2, x2, #0x6b2
  4021c0:	add	x3, x3, #0xbf9
  4021c4:	mov	x0, x22
  4021c8:	mov	x4, xzr
  4021cc:	bl	404cd8 <tigetstr@plt+0x3138>
  4021d0:	ubfiz	w8, w0, #17, #1
  4021d4:	and	x9, x27, #0xfffffffffffdffff
  4021d8:	orr	x8, x9, x8
  4021dc:	orr	x8, x8, #0x400000000
  4021e0:	b	401de0 <tigetstr@plt+0x240>
  4021e4:	ldr	x8, [x25]
  4021e8:	orr	x8, x8, #0x40000000
  4021ec:	b	401de0 <tigetstr@plt+0x240>
  4021f0:	ldr	x8, [x25]
  4021f4:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  4021f8:	ldr	x1, [x9, #592]
  4021fc:	mov	x0, x19
  402200:	orr	x8, x8, #0x1000000000000000
  402204:	str	x8, [x25]
  402208:	bl	403f1c <tigetstr@plt+0x237c>
  40220c:	str	w0, [sp, #64]
  402210:	b	401de4 <tigetstr@plt+0x244>
  402214:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  402218:	ldr	x27, [x25]
  40221c:	ldr	x22, [x8, #592]
  402220:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  402224:	add	x1, x1, #0xbea
  402228:	mov	w2, #0x5                   	// #5
  40222c:	mov	x0, xzr
  402230:	bl	401ad0 <dcgettext@plt>
  402234:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  402238:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  40223c:	mov	x1, x0
  402240:	add	x2, x2, #0x6b2
  402244:	add	x3, x3, #0xbf9
  402248:	mov	x0, x22
  40224c:	mov	x4, xzr
  402250:	bl	404cd8 <tigetstr@plt+0x3138>
  402254:	ubfiz	w8, w0, #21, #1
  402258:	and	x9, x27, #0xffffffffffdfffff
  40225c:	orr	x8, x9, x8
  402260:	orr	x8, x8, #0x10000000000
  402264:	b	401de0 <tigetstr@plt+0x240>
  402268:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  40226c:	ldr	x27, [x25]
  402270:	ldr	x22, [x8, #592]
  402274:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  402278:	add	x1, x1, #0xbea
  40227c:	mov	w2, #0x5                   	// #5
  402280:	mov	x0, xzr
  402284:	bl	401ad0 <dcgettext@plt>
  402288:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  40228c:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  402290:	mov	x1, x0
  402294:	add	x2, x2, #0x6b2
  402298:	add	x3, x3, #0xbf9
  40229c:	mov	x0, x22
  4022a0:	mov	x4, xzr
  4022a4:	bl	404cd8 <tigetstr@plt+0x3138>
  4022a8:	ubfiz	w8, w0, #23, #1
  4022ac:	and	x9, x27, #0xffffffffff7fffff
  4022b0:	orr	x8, x9, x8
  4022b4:	orr	x8, x8, #0x8000000000000
  4022b8:	b	401de0 <tigetstr@plt+0x240>
  4022bc:	ldr	x8, [x25]
  4022c0:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  4022c4:	ldr	x1, [x9, #592]
  4022c8:	orr	x8, x8, #0x10000000000000
  4022cc:	b	402514 <tigetstr@plt+0x974>
  4022d0:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  4022d4:	ldr	x27, [x25]
  4022d8:	ldr	x22, [x8, #592]
  4022dc:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4022e0:	add	x1, x1, #0xbea
  4022e4:	mov	w2, #0x5                   	// #5
  4022e8:	mov	x0, xzr
  4022ec:	bl	401ad0 <dcgettext@plt>
  4022f0:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  4022f4:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  4022f8:	mov	x1, x0
  4022fc:	add	x2, x2, #0x6b2
  402300:	add	x3, x3, #0xbf9
  402304:	mov	x0, x22
  402308:	mov	x4, xzr
  40230c:	bl	404cd8 <tigetstr@plt+0x3138>
  402310:	ubfiz	w8, w0, #25, #1
  402314:	and	x9, x27, #0xfffffffffdffffff
  402318:	orr	x8, x9, x8
  40231c:	orr	x8, x8, #0x100000000000000
  402320:	b	401de0 <tigetstr@plt+0x240>
  402324:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  402328:	ldr	x27, [x25]
  40232c:	ldr	x22, [x8, #592]
  402330:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  402334:	add	x1, x1, #0xbea
  402338:	mov	w2, #0x5                   	// #5
  40233c:	mov	x0, xzr
  402340:	bl	401ad0 <dcgettext@plt>
  402344:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  402348:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  40234c:	mov	x1, x0
  402350:	add	x2, x2, #0x6b2
  402354:	add	x3, x3, #0xbf9
  402358:	mov	x0, x22
  40235c:	mov	x4, xzr
  402360:	bl	404cd8 <tigetstr@plt+0x3138>
  402364:	ubfiz	w8, w0, #24, #1
  402368:	and	x9, x27, #0xfffffffffeffffff
  40236c:	orr	x8, x9, x8
  402370:	orr	x8, x8, #0x80000000000000
  402374:	b	401de0 <tigetstr@plt+0x240>
  402378:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  40237c:	ldr	x27, [x25]
  402380:	ldr	x22, [x8, #592]
  402384:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  402388:	add	x1, x1, #0xbea
  40238c:	mov	w2, #0x5                   	// #5
  402390:	mov	x0, xzr
  402394:	bl	401ad0 <dcgettext@plt>
  402398:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  40239c:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  4023a0:	mov	x1, x0
  4023a4:	add	x2, x2, #0x6b2
  4023a8:	add	x3, x3, #0xbf9
  4023ac:	mov	x0, x22
  4023b0:	mov	x4, xzr
  4023b4:	bl	404cd8 <tigetstr@plt+0x3138>
  4023b8:	ubfiz	w8, w0, #22, #1
  4023bc:	and	x9, x27, #0xffffffffffbfffff
  4023c0:	orr	x8, x9, x8
  4023c4:	orr	x8, x8, #0x20000000000
  4023c8:	b	401de0 <tigetstr@plt+0x240>
  4023cc:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  4023d0:	ldr	x8, [x25]
  4023d4:	ldr	x22, [x9, #592]
  4023d8:	orr	x27, x8, #0x2000000000
  4023dc:	mov	x0, x22
  4023e0:	str	x27, [x25]
  4023e4:	bl	404578 <tigetstr@plt+0x29d8>
  4023e8:	tbz	w0, #31, 402410 <tigetstr@plt+0x870>
  4023ec:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4023f0:	add	x1, x1, #0xbea
  4023f4:	mov	w2, #0x5                   	// #5
  4023f8:	mov	x0, xzr
  4023fc:	bl	401ad0 <dcgettext@plt>
  402400:	mov	x1, x0
  402404:	mov	x0, x22
  402408:	bl	404e90 <tigetstr@plt+0x32f0>
  40240c:	tbnz	w0, #31, 403a6c <tigetstr@plt+0x1ecc>
  402410:	cmp	w0, #0x9
  402414:	b.hi	403a6c <tigetstr@plt+0x1ecc>  // b.pmore
  402418:	cmp	w0, #0x8
  40241c:	b.eq	403a6c <tigetstr@plt+0x1ecc>  // b.none
  402420:	ubfiz	w8, w0, #4, #4
  402424:	and	x9, x27, #0xffffffffffffff0f
  402428:	b	401ddc <tigetstr@plt+0x23c>
  40242c:	ldr	x8, [x25]
  402430:	orr	x8, x8, #0x800000000
  402434:	b	401de0 <tigetstr@plt+0x240>
  402438:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  40243c:	ldr	x8, [x25]
  402440:	ldr	x22, [x9, #592]
  402444:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  402448:	add	x1, x1, #0x6b2
  40244c:	orr	x8, x8, #0x800000000000000
  402450:	mov	x0, x22
  402454:	str	x8, [x25]
  402458:	bl	4019a0 <strcmp@plt>
  40245c:	cbz	w0, 402668 <tigetstr@plt+0xac8>
  402460:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  402464:	add	x1, x1, #0xcd0
  402468:	mov	x0, x22
  40246c:	bl	4019a0 <strcmp@plt>
  402470:	cbz	w0, 402668 <tigetstr@plt+0xac8>
  402474:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  402478:	add	x1, x1, #0xcd6
  40247c:	mov	x0, x22
  402480:	bl	4019a0 <strcmp@plt>
  402484:	cbz	w0, 402734 <tigetstr@plt+0xb94>
  402488:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  40248c:	add	x1, x1, #0xbe0
  402490:	mov	x0, x22
  402494:	bl	4019a0 <strcmp@plt>
  402498:	cbz	w0, 402764 <tigetstr@plt+0xbc4>
  40249c:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4024a0:	add	x1, x1, #0xbf9
  4024a4:	mov	x0, x22
  4024a8:	bl	4019a0 <strcmp@plt>
  4024ac:	cbnz	w0, 403a6c <tigetstr@plt+0x1ecc>
  4024b0:	mov	w8, wzr
  4024b4:	str	wzr, [sp, #60]
  4024b8:	b	401de4 <tigetstr@plt+0x244>
  4024bc:	ldr	x8, [x25]
  4024c0:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  4024c4:	ldr	x22, [x9, #592]
  4024c8:	orr	x8, x8, #0x2000000000000000
  4024cc:	str	x8, [x25]
  4024d0:	cbz	x22, 4026ac <tigetstr@plt+0xb0c>
  4024d4:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4024d8:	add	x1, x1, #0xbea
  4024dc:	mov	w2, #0x5                   	// #5
  4024e0:	mov	x0, xzr
  4024e4:	bl	401ad0 <dcgettext@plt>
  4024e8:	mov	x1, x0
  4024ec:	mov	x0, x22
  4024f0:	bl	404e90 <tigetstr@plt+0x32f0>
  4024f4:	cmp	w0, #0x7d1
  4024f8:	b.cs	403a6c <tigetstr@plt+0x1ecc>  // b.hs, b.nlast
  4024fc:	str	w0, [sp, #28]
  402500:	b	401de4 <tigetstr@plt+0x244>
  402504:	ldr	x8, [x25]
  402508:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  40250c:	ldr	x1, [x9, #592]
  402510:	orr	x8, x8, #0x20000000000000
  402514:	mov	x0, x19
  402518:	mov	x2, x21
  40251c:	str	x8, [x25]
  402520:	bl	403e18 <tigetstr@plt+0x2278>
  402524:	b	401de4 <tigetstr@plt+0x244>
  402528:	ldr	x8, [x25]
  40252c:	orr	x8, x8, #0x40000000000
  402530:	b	401de0 <tigetstr@plt+0x240>
  402534:	ldr	x8, [x25]
  402538:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  40253c:	ldr	x22, [x9, #592]
  402540:	orr	x8, x8, #0x40000000000000
  402544:	str	x8, [x25]
  402548:	cbz	x22, 4026d4 <tigetstr@plt+0xb34>
  40254c:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  402550:	add	x1, x1, #0xbea
  402554:	mov	w2, #0x5                   	// #5
  402558:	mov	x0, xzr
  40255c:	bl	401ad0 <dcgettext@plt>
  402560:	mov	x1, x0
  402564:	mov	x0, x22
  402568:	bl	404e90 <tigetstr@plt+0x32f0>
  40256c:	sub	w8, w0, #0x1
  402570:	cmp	w8, #0xa0
  402574:	b.cs	403a6c <tigetstr@plt+0x1ecc>  // b.hs, b.nlast
  402578:	str	w0, [sp, #68]
  40257c:	b	401de4 <tigetstr@plt+0x244>
  402580:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  402584:	ldr	x27, [x25]
  402588:	ldr	x22, [x8, #592]
  40258c:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  402590:	add	x1, x1, #0xbea
  402594:	mov	w2, #0x5                   	// #5
  402598:	mov	x0, xzr
  40259c:	bl	401ad0 <dcgettext@plt>
  4025a0:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  4025a4:	adrp	x3, 406000 <tigetstr@plt+0x4460>
  4025a8:	mov	x1, x0
  4025ac:	add	x2, x2, #0x6b2
  4025b0:	add	x3, x3, #0xbf9
  4025b4:	mov	x0, x22
  4025b8:	mov	x4, xzr
  4025bc:	bl	404cd8 <tigetstr@plt+0x3138>
  4025c0:	ubfiz	w8, w0, #26, #1
  4025c4:	and	x9, x27, #0xfffffffffbffffff
  4025c8:	orr	x8, x9, x8
  4025cc:	orr	x8, x8, #0x200000000000000
  4025d0:	b	401de0 <tigetstr@plt+0x240>
  4025d4:	ldr	x27, [x25]
  4025d8:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  4025dc:	ldr	x22, [x8, #592]
  4025e0:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4025e4:	orr	x8, x27, #0x400000000000000
  4025e8:	add	x1, x1, #0xbea
  4025ec:	mov	w2, #0x5                   	// #5
  4025f0:	mov	x0, xzr
  4025f4:	str	x8, [x25]
  4025f8:	bl	401ad0 <dcgettext@plt>
  4025fc:	mov	x1, x0
  402600:	mov	x0, x22
  402604:	bl	404e90 <tigetstr@plt+0x32f0>
  402608:	cmp	w0, #0x9
  40260c:	b.cs	403a6c <tigetstr@plt+0x1ecc>  // b.hs, b.nlast
  402610:	str	w0, [sp, #56]
  402614:	cbnz	w0, 401de4 <tigetstr@plt+0x244>
  402618:	mov	x8, #0x4000000             	// #67108864
  40261c:	movk	x8, #0x600, lsl #48
  402620:	orr	x8, x27, x8
  402624:	b	401de0 <tigetstr@plt+0x240>
  402628:	ldr	x8, [x25]
  40262c:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  402630:	ldr	x22, [x9, #592]
  402634:	orr	x8, x8, #0x800000000000
  402638:	str	x8, [x25]
  40263c:	cbnz	x22, 402704 <tigetstr@plt+0xb64>
  402640:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  402644:	ldrsw	x9, [x8, #600]
  402648:	ldr	x22, [x19, x9, lsl #3]
  40264c:	cbz	x22, 40265c <tigetstr@plt+0xabc>
  402650:	ldrb	w10, [x22]
  402654:	cmp	w10, #0x2d
  402658:	b.ne	4026fc <tigetstr@plt+0xb5c>  // b.any
  40265c:	mov	w0, wzr
  402660:	str	wzr, [sp, #36]
  402664:	b	401de4 <tigetstr@plt+0x244>
  402668:	mov	w8, #0x1                   	// #1
  40266c:	str	w8, [sp, #60]
  402670:	b	401de4 <tigetstr@plt+0x244>
  402674:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  402678:	ldrsw	x9, [x8, #600]
  40267c:	ldr	x22, [x19, x9, lsl #3]
  402680:	cbz	x22, 402690 <tigetstr@plt+0xaf0>
  402684:	ldrb	w10, [x22]
  402688:	cmp	w10, #0x2d
  40268c:	b.ne	402740 <tigetstr@plt+0xba0>  // b.any
  402690:	mov	w0, wzr
  402694:	str	wzr, [sp, #32]
  402698:	b	401de4 <tigetstr@plt+0x244>
  40269c:	mov	x9, #0x8000000             	// #134217728
  4026a0:	movk	x9, #0x800, lsl #32
  4026a4:	orr	x8, x8, x9
  4026a8:	b	401de0 <tigetstr@plt+0x240>
  4026ac:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  4026b0:	ldrsw	x9, [x8, #600]
  4026b4:	ldr	x22, [x19, x9, lsl #3]
  4026b8:	cbz	x22, 4026c8 <tigetstr@plt+0xb28>
  4026bc:	ldrb	w10, [x22]
  4026c0:	cmp	w10, #0x2d
  4026c4:	b.ne	40274c <tigetstr@plt+0xbac>  // b.any
  4026c8:	mov	w0, wzr
  4026cc:	str	wzr, [sp, #28]
  4026d0:	b	401de4 <tigetstr@plt+0x244>
  4026d4:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  4026d8:	ldrsw	x9, [x8, #600]
  4026dc:	ldr	x22, [x19, x9, lsl #3]
  4026e0:	cbz	x22, 4026f0 <tigetstr@plt+0xb50>
  4026e4:	ldrb	w10, [x22]
  4026e8:	cmp	w10, #0x2d
  4026ec:	b.ne	402758 <tigetstr@plt+0xbb8>  // b.any
  4026f0:	mov	w0, #0x8                   	// #8
  4026f4:	str	w0, [sp, #68]
  4026f8:	b	401de4 <tigetstr@plt+0x244>
  4026fc:	add	w9, w9, #0x1
  402700:	str	w9, [x8, #600]
  402704:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  402708:	add	x1, x1, #0xbea
  40270c:	mov	w2, #0x5                   	// #5
  402710:	mov	x0, xzr
  402714:	bl	401ad0 <dcgettext@plt>
  402718:	mov	x1, x0
  40271c:	mov	x0, x22
  402720:	bl	404e90 <tigetstr@plt+0x32f0>
  402724:	cmp	w0, #0x0
  402728:	b.le	403a6c <tigetstr@plt+0x1ecc>
  40272c:	str	w0, [sp, #36]
  402730:	b	401de4 <tigetstr@plt+0x244>
  402734:	mov	w8, #0x2                   	// #2
  402738:	str	w8, [sp, #60]
  40273c:	b	401de4 <tigetstr@plt+0x244>
  402740:	add	w9, w9, #0x1
  402744:	str	w9, [x8, #600]
  402748:	b	401fac <tigetstr@plt+0x40c>
  40274c:	add	w9, w9, #0x1
  402750:	str	w9, [x8, #600]
  402754:	b	4024d4 <tigetstr@plt+0x934>
  402758:	add	w9, w9, #0x1
  40275c:	str	w9, [x8, #600]
  402760:	b	40254c <tigetstr@plt+0x9ac>
  402764:	mov	w8, #0x3                   	// #3
  402768:	str	w8, [sp, #60]
  40276c:	b	401de4 <tigetstr@plt+0x244>
  402770:	ldr	x0, [sp, #16]
  402774:	cbnz	x0, 40278c <tigetstr@plt+0xbec>
  402778:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  40277c:	add	x0, x0, #0x645
  402780:	bl	401b30 <getenv@plt>
  402784:	str	x0, [sp, #16]
  402788:	cbz	x0, 403bb0 <tigetstr@plt+0x2010>
  40278c:	sub	x2, x29, #0x90
  402790:	mov	w1, #0x1                   	// #1
  402794:	bl	4017c0 <setupterm@plt>
  402798:	cbz	w0, 4027b4 <tigetstr@plt+0xc14>
  40279c:	ldur	w8, [x29, #-144]
  4027a0:	cmp	w8, #0x1
  4027a4:	b.eq	403b0c <tigetstr@plt+0x1f6c>  // b.none
  4027a8:	cbz	w8, 403b18 <tigetstr@plt+0x1f78>
  4027ac:	cmn	w8, #0x1
  4027b0:	b.eq	403b3c <tigetstr@plt+0x1f9c>  // b.none
  4027b4:	ldr	x19, [sp, #16]
  4027b8:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4027bc:	add	x1, x1, #0x6b1
  4027c0:	mov	w2, #0x3                   	// #3
  4027c4:	mov	x0, x19
  4027c8:	bl	4018e0 <strncmp@plt>
  4027cc:	cbz	w0, 4027f4 <tigetstr@plt+0xc54>
  4027d0:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4027d4:	add	x1, x1, #0xae5
  4027d8:	mov	w2, #0x5                   	// #5
  4027dc:	mov	x0, x19
  4027e0:	bl	4018e0 <strncmp@plt>
  4027e4:	cmp	w0, #0x0
  4027e8:	cset	w8, eq  // eq = none
  4027ec:	lsl	x8, x8, #28
  4027f0:	b	4027f8 <tigetstr@plt+0xc58>
  4027f4:	mov	w8, #0x10000000            	// #268435456
  4027f8:	add	x9, sp, #0x10
  4027fc:	add	x26, x9, #0x2bc
  402800:	ldr	x9, [x26]
  402804:	and	x10, x9, #0xffffffffefffffff
  402808:	orr	x8, x10, x8
  40280c:	str	x8, [x26]
  402810:	tbz	w9, #30, 402830 <tigetstr@plt+0xc90>
  402814:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402818:	add	x0, x0, #0x6b5
  40281c:	bl	401ba0 <tigetstr@plt>
  402820:	cmn	x0, #0x1
  402824:	csel	x0, xzr, x0, eq  // eq = none
  402828:	bl	4017e0 <putp@plt>
  40282c:	ldr	x8, [x26]
  402830:	tbz	w8, #31, 402a74 <tigetstr@plt+0xed4>
  402834:	mov	w0, wzr
  402838:	bl	401ab0 <isatty@plt>
  40283c:	cbz	w0, 403bc0 <tigetstr@plt+0x2020>
  402840:	add	x2, sp, #0x2dc
  402844:	mov	w1, #0x3                   	// #3
  402848:	mov	w0, wzr
  40284c:	sub	x19, x29, #0x100
  402850:	bl	401a50 <fcntl@plt>
  402854:	sub	x1, x29, #0x100
  402858:	mov	w0, wzr
  40285c:	bl	401860 <tcgetattr@plt>
  402860:	mov	w1, #0x4                   	// #4
  402864:	mov	w2, #0x800                 	// #2048
  402868:	mov	w0, wzr
  40286c:	bl	401a50 <fcntl@plt>
  402870:	ldp	q0, q3, [x29, #-256]
  402874:	ldur	q1, [x29, #-224]
  402878:	ldur	q2, [x19, #44]
  40287c:	mov	w9, #0xfffffff5            	// #-11
  402880:	stp	q0, q3, [x29, #-144]
  402884:	stur	q1, [x29, #-112]
  402888:	stur	q2, [x19, #156]
  40288c:	ldur	w8, [x29, #-132]
  402890:	mov	w10, #0x100                 	// #256
  402894:	sub	x2, x29, #0x90
  402898:	mov	w1, #0x2                   	// #2
  40289c:	and	w8, w8, w9
  4028a0:	mov	w0, wzr
  4028a4:	stur	w8, [x29, #-132]
  4028a8:	sturh	w10, [x29, #-122]
  4028ac:	bl	401aa0 <tcsetattr@plt>
  4028b0:	adrp	x20, 407000 <tigetstr@plt+0x5460>
  4028b4:	add	x20, x20, #0x82e
  4028b8:	mov	w21, #0x1b                  	// #27
  4028bc:	bl	401b20 <__errno_location@plt>
  4028c0:	adrp	x8, 406000 <tigetstr@plt+0x4460>
  4028c4:	ldr	q0, [x8, #1072]
  4028c8:	mov	x19, x0
  4028cc:	str	q0, [sp]
  4028d0:	b	4028d8 <tigetstr@plt+0xd38>
  4028d4:	cbz	x21, 40293c <tigetstr@plt+0xd9c>
  4028d8:	mov	w0, wzr
  4028dc:	mov	x1, x20
  4028e0:	mov	x2, x21
  4028e4:	str	wzr, [x19]
  4028e8:	bl	401970 <write@plt>
  4028ec:	cmp	x0, #0x1
  4028f0:	b.lt	402908 <tigetstr@plt+0xd68>  // b.tstop
  4028f4:	ldr	w8, [x19]
  4028f8:	subs	x21, x21, x0
  4028fc:	add	x9, x20, x0
  402900:	csel	x20, x20, x9, eq  // eq = none
  402904:	b	40291c <tigetstr@plt+0xd7c>
  402908:	ldr	w8, [x19]
  40290c:	cmp	w8, #0xb
  402910:	b.eq	40291c <tigetstr@plt+0xd7c>  // b.none
  402914:	cmp	w8, #0x4
  402918:	b.ne	402aa0 <tigetstr@plt+0xf00>  // b.any
  40291c:	cmp	w8, #0xb
  402920:	b.ne	4028d4 <tigetstr@plt+0xd34>  // b.any
  402924:	ldr	q0, [sp]
  402928:	sub	x0, x29, #0x90
  40292c:	mov	x1, xzr
  402930:	stur	q0, [x29, #-144]
  402934:	bl	4019f0 <nanosleep@plt>
  402938:	b	4028d4 <tigetstr@plt+0xd34>
  40293c:	adrp	x9, 406000 <tigetstr@plt+0x4460>
  402940:	ldr	q0, [x9, #1088]
  402944:	sub	x8, x29, #0x90
  402948:	mov	x22, xzr
  40294c:	sub	x23, x29, #0xb0
  402950:	add	x24, x8, #0x8
  402954:	mov	w25, #0x1f                  	// #31
  402958:	mov	w27, #0x1                   	// #1
  40295c:	str	q0, [sp]
  402960:	cmp	x22, #0x1e
  402964:	b.hi	4029fc <tigetstr@plt+0xe5c>  // b.pmore
  402968:	add	x20, x23, x22
  40296c:	sub	x21, x25, x22
  402970:	movi	v0.2d, #0x0
  402974:	stp	q0, q0, [x24, #80]
  402978:	stp	q0, q0, [x24, #48]
  40297c:	stp	q0, q0, [x24, #16]
  402980:	str	q0, [x24]
  402984:	ldr	q0, [sp]
  402988:	str	xzr, [x24, #112]
  40298c:	stur	x27, [x29, #-144]
  402990:	stur	q0, [x29, #-16]
  402994:	sub	x1, x29, #0x90
  402998:	sub	x4, x29, #0x10
  40299c:	mov	w0, #0x1                   	// #1
  4029a0:	mov	x2, xzr
  4029a4:	mov	x3, xzr
  4029a8:	bl	401ac0 <select@plt>
  4029ac:	tbz	w0, #31, 4029c0 <tigetstr@plt+0xe20>
  4029b0:	ldr	w8, [x19]
  4029b4:	cmp	w8, #0x4
  4029b8:	b.eq	402994 <tigetstr@plt+0xdf4>  // b.none
  4029bc:	b	4037bc <tigetstr@plt+0x1c1c>
  4029c0:	cbz	w0, 4029fc <tigetstr@plt+0xe5c>
  4029c4:	mov	w0, wzr
  4029c8:	mov	x1, x20
  4029cc:	mov	x2, x21
  4029d0:	bl	401a80 <read@plt>
  4029d4:	tbz	x0, #63, 4029e8 <tigetstr@plt+0xe48>
  4029d8:	ldr	w8, [x19]
  4029dc:	cmp	w8, #0x4
  4029e0:	b.eq	402970 <tigetstr@plt+0xdd0>  // b.none
  4029e4:	b	402a94 <tigetstr@plt+0xef4>
  4029e8:	add	x22, x0, x22
  4029ec:	add	x8, x22, x23
  4029f0:	ldurb	w8, [x8, #-1]
  4029f4:	cmp	w8, #0x52
  4029f8:	b.ne	402960 <tigetstr@plt+0xdc0>  // b.any
  4029fc:	ldr	w2, [sp, #732]
  402a00:	sub	x8, x29, #0xb0
  402a04:	mov	w1, #0x4                   	// #4
  402a08:	mov	w0, wzr
  402a0c:	strb	wzr, [x8, x22]
  402a10:	bl	401a50 <fcntl@plt>
  402a14:	sub	x2, x29, #0x100
  402a18:	mov	w0, wzr
  402a1c:	mov	w1, wzr
  402a20:	bl	401aa0 <tcsetattr@plt>
  402a24:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  402a28:	add	x1, x1, #0x886
  402a2c:	sub	x0, x29, #0xb0
  402a30:	sub	x2, x29, #0xb4
  402a34:	sub	x3, x29, #0xb8
  402a38:	bl	401ae0 <__isoc99_sscanf@plt>
  402a3c:	cmp	w0, #0x2
  402a40:	b.ne	402adc <tigetstr@plt+0xf3c>  // b.any
  402a44:	sub	x2, x29, #0xc0
  402a48:	mov	w1, #0x5413                	// #21523
  402a4c:	mov	w0, wzr
  402a50:	stur	xzr, [x29, #-192]
  402a54:	bl	401b70 <ioctl@plt>
  402a58:	ldp	w9, w8, [x29, #-184]
  402a5c:	sub	x2, x29, #0xc0
  402a60:	mov	w1, #0x5414                	// #21524
  402a64:	mov	w0, wzr
  402a68:	sturh	w8, [x29, #-192]
  402a6c:	sturh	w9, [x29, #-190]
  402a70:	bl	401b70 <ioctl@plt>
  402a74:	ldr	x8, [x26]
  402a78:	tbnz	x8, #32, 402b18 <tigetstr@plt+0xf78>
  402a7c:	tbnz	x8, #33, 402b38 <tigetstr@plt+0xf98>
  402a80:	ldr	x8, [x26]
  402a84:	adrp	x22, 418000 <tigetstr@plt+0x16460>
  402a88:	tbnz	x8, #34, 402b6c <tigetstr@plt+0xfcc>
  402a8c:	tbnz	x8, #51, 402b9c <tigetstr@plt+0xffc>
  402a90:	b	402bf8 <tigetstr@plt+0x1058>
  402a94:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  402a98:	add	x1, x1, #0x87a
  402a9c:	b	402aa8 <tigetstr@plt+0xf08>
  402aa0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  402aa4:	add	x1, x1, #0x86d
  402aa8:	mov	w2, #0x5                   	// #5
  402aac:	mov	x0, xzr
  402ab0:	bl	401ad0 <dcgettext@plt>
  402ab4:	bl	4019b0 <warn@plt>
  402ab8:	ldr	w2, [sp, #732]
  402abc:	mov	w1, #0x4                   	// #4
  402ac0:	mov	w0, wzr
  402ac4:	bl	401a50 <fcntl@plt>
  402ac8:	sub	x2, x29, #0x100
  402acc:	mov	w0, wzr
  402ad0:	mov	w1, wzr
  402ad4:	bl	401aa0 <tcsetattr@plt>
  402ad8:	b	402af8 <tigetstr@plt+0xf58>
  402adc:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  402ae0:	add	x1, x1, #0x88f
  402ae4:	mov	w2, #0x5                   	// #5
  402ae8:	mov	x0, xzr
  402aec:	bl	401ad0 <dcgettext@plt>
  402af0:	sub	x1, x29, #0xb0
  402af4:	bl	401a70 <warnx@plt>
  402af8:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  402afc:	add	x1, x1, #0x6b9
  402b00:	mov	w2, #0x5                   	// #5
  402b04:	mov	x0, xzr
  402b08:	bl	401ad0 <dcgettext@plt>
  402b0c:	bl	401a70 <warnx@plt>
  402b10:	ldr	x8, [x26]
  402b14:	tbz	x8, #32, 402a7c <tigetstr@plt+0xedc>
  402b18:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402b1c:	add	x0, x0, #0x6c6
  402b20:	bl	401ba0 <tigetstr@plt>
  402b24:	cmn	x0, #0x1
  402b28:	csel	x0, xzr, x0, eq  // eq = none
  402b2c:	bl	4017e0 <putp@plt>
  402b30:	ldr	x8, [x26]
  402b34:	tbz	x8, #33, 402a80 <tigetstr@plt+0xee0>
  402b38:	adrp	x9, 407000 <tigetstr@plt+0x5460>
  402b3c:	adrp	x10, 407000 <tigetstr@plt+0x5460>
  402b40:	add	x9, x9, #0x6ca
  402b44:	add	x10, x10, #0x6d0
  402b48:	tst	x8, #0x10000
  402b4c:	csel	x0, x10, x9, eq  // eq = none
  402b50:	bl	401ba0 <tigetstr@plt>
  402b54:	cmn	x0, #0x1
  402b58:	csel	x0, xzr, x0, eq  // eq = none
  402b5c:	bl	4017e0 <putp@plt>
  402b60:	ldr	x8, [x26]
  402b64:	adrp	x22, 418000 <tigetstr@plt+0x16460>
  402b68:	tbz	x8, #34, 402a8c <tigetstr@plt+0xeec>
  402b6c:	ldr	x3, [x22, #608]
  402b70:	adrp	x9, 407000 <tigetstr@plt+0x5460>
  402b74:	adrp	x10, 407000 <tigetstr@plt+0x5460>
  402b78:	add	x9, x9, #0x6d6
  402b7c:	add	x10, x10, #0x6dc
  402b80:	tst	x8, #0x20000
  402b84:	csel	x0, x10, x9, eq  // eq = none
  402b88:	mov	w1, #0x5                   	// #5
  402b8c:	mov	w2, #0x1                   	// #1
  402b90:	bl	401a40 <fwrite@plt>
  402b94:	ldr	x8, [x26]
  402b98:	tbz	x8, #51, 402bf8 <tigetstr@plt+0x1058>
  402b9c:	tbnz	w8, #28, 402bcc <tigetstr@plt+0x102c>
  402ba0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  402ba4:	add	x1, x1, #0x8b9
  402ba8:	mov	w2, #0x5                   	// #5
  402bac:	mov	x0, xzr
  402bb0:	bl	401ad0 <dcgettext@plt>
  402bb4:	ldr	x1, [sp, #16]
  402bb8:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  402bbc:	add	x2, x2, #0x6e2
  402bc0:	bl	401a70 <warnx@plt>
  402bc4:	ldr	x8, [x26]
  402bc8:	tbz	w8, #28, 402bf8 <tigetstr@plt+0x1058>
  402bcc:	ldr	x3, [x22, #608]
  402bd0:	adrp	x9, 407000 <tigetstr@plt+0x5460>
  402bd4:	adrp	x10, 407000 <tigetstr@plt+0x5460>
  402bd8:	add	x9, x9, #0x6eb
  402bdc:	add	x10, x10, #0x6f1
  402be0:	tst	x8, #0x800000
  402be4:	csel	x0, x10, x9, eq  // eq = none
  402be8:	mov	w1, #0x5                   	// #5
  402bec:	mov	w2, #0x1                   	// #1
  402bf0:	bl	401a40 <fwrite@plt>
  402bf4:	ldr	x8, [x26]
  402bf8:	tbz	x8, #55, 402c58 <tigetstr@plt+0x10b8>
  402bfc:	tbnz	w8, #28, 402c2c <tigetstr@plt+0x108c>
  402c00:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  402c04:	add	x1, x1, #0x8b9
  402c08:	mov	w2, #0x5                   	// #5
  402c0c:	mov	x0, xzr
  402c10:	bl	401ad0 <dcgettext@plt>
  402c14:	ldr	x1, [sp, #16]
  402c18:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  402c1c:	add	x2, x2, #0x6f7
  402c20:	bl	401a70 <warnx@plt>
  402c24:	ldr	x8, [x26]
  402c28:	tbz	w8, #28, 402c58 <tigetstr@plt+0x10b8>
  402c2c:	ldr	x3, [x22, #608]
  402c30:	adrp	x9, 407000 <tigetstr@plt+0x5460>
  402c34:	adrp	x10, 407000 <tigetstr@plt+0x5460>
  402c38:	add	x9, x9, #0x707
  402c3c:	add	x10, x10, #0x70d
  402c40:	tst	x8, #0x1000000
  402c44:	csel	x0, x10, x9, eq  // eq = none
  402c48:	mov	w1, #0x5                   	// #5
  402c4c:	mov	w2, #0x1                   	// #1
  402c50:	bl	401a40 <fwrite@plt>
  402c54:	ldr	x8, [x26]
  402c58:	tbnz	x8, #35, 402c70 <tigetstr@plt+0x10d0>
  402c5c:	ldr	x8, [x26]
  402c60:	tbnz	x8, #36, 402cac <tigetstr@plt+0x110c>
  402c64:	tbnz	x8, #37, 402cd0 <tigetstr@plt+0x1130>
  402c68:	tbnz	x8, #48, 402cf4 <tigetstr@plt+0x1154>
  402c6c:	b	402d38 <tigetstr@plt+0x1198>
  402c70:	tbnz	w8, #28, 402c98 <tigetstr@plt+0x10f8>
  402c74:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402c78:	add	x0, x0, #0x718
  402c7c:	bl	401ba0 <tigetstr@plt>
  402c80:	cmn	x0, #0x1
  402c84:	csel	x0, xzr, x0, eq  // eq = none
  402c88:	bl	4017e0 <putp@plt>
  402c8c:	ldr	x8, [x26]
  402c90:	tbz	x8, #36, 402c64 <tigetstr@plt+0x10c4>
  402c94:	b	402cac <tigetstr@plt+0x110c>
  402c98:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402c9c:	add	x0, x0, #0x713
  402ca0:	bl	401b10 <printf@plt>
  402ca4:	ldr	x8, [x26]
  402ca8:	tbz	x8, #36, 402c64 <tigetstr@plt+0x10c4>
  402cac:	mov	w1, #0x30                  	// #48
  402cb0:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402cb4:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  402cb8:	bfxil	w1, w8, #0, #4
  402cbc:	add	x0, x0, #0x71d
  402cc0:	add	x2, x2, #0x716
  402cc4:	bl	401b10 <printf@plt>
  402cc8:	ldr	x8, [x26]
  402ccc:	tbz	x8, #37, 402c68 <tigetstr@plt+0x10c8>
  402cd0:	mov	w1, #0x30                  	// #48
  402cd4:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402cd8:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  402cdc:	bfxil	w1, w8, #4, #4
  402ce0:	add	x0, x0, #0x725
  402ce4:	add	x2, x2, #0x716
  402ce8:	bl	401b10 <printf@plt>
  402cec:	ldr	x8, [x26]
  402cf0:	tbz	x8, #48, 402d38 <tigetstr@plt+0x1198>
  402cf4:	tbnz	w8, #28, 402d24 <tigetstr@plt+0x1184>
  402cf8:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  402cfc:	add	x1, x1, #0x8b9
  402d00:	mov	w2, #0x5                   	// #5
  402d04:	mov	x0, xzr
  402d08:	bl	401ad0 <dcgettext@plt>
  402d0c:	ldr	x1, [sp, #16]
  402d10:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  402d14:	add	x2, x2, #0x72d
  402d18:	bl	401a70 <warnx@plt>
  402d1c:	ldr	x8, [x26]
  402d20:	tbz	w8, #28, 402d38 <tigetstr@plt+0x1198>
  402d24:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402d28:	ubfx	w1, w8, #8, #4
  402d2c:	add	x0, x0, #0x737
  402d30:	bl	401b10 <printf@plt>
  402d34:	ldr	x8, [x26]
  402d38:	tbnz	x8, #49, 402d6c <tigetstr@plt+0x11cc>
  402d3c:	tbnz	x8, #56, 402d84 <tigetstr@plt+0x11e4>
  402d40:	tbnz	x8, #38, 402db4 <tigetstr@plt+0x1214>
  402d44:	ldr	x8, [x26]
  402d48:	tbnz	x8, #50, 402de8 <tigetstr@plt+0x1248>
  402d4c:	ldr	x8, [x26]
  402d50:	tbnz	x8, #39, 402e1c <tigetstr@plt+0x127c>
  402d54:	ldr	x8, [x26]
  402d58:	tbnz	x8, #40, 402e50 <tigetstr@plt+0x12b0>
  402d5c:	ldr	x8, [x26]
  402d60:	tbnz	x8, #41, 402e84 <tigetstr@plt+0x12e4>
  402d64:	tbnz	x8, #42, 402eb4 <tigetstr@plt+0x1314>
  402d68:	b	402f00 <tigetstr@plt+0x1360>
  402d6c:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402d70:	ubfx	w1, w8, #12, #4
  402d74:	add	x0, x0, #0x73f
  402d78:	bl	401b10 <printf@plt>
  402d7c:	ldr	x8, [x26]
  402d80:	tbz	x8, #56, 402d40 <tigetstr@plt+0x11a0>
  402d84:	ldr	x3, [x22, #608]
  402d88:	adrp	x9, 407000 <tigetstr@plt+0x5460>
  402d8c:	adrp	x10, 407000 <tigetstr@plt+0x5460>
  402d90:	add	x9, x9, #0x747
  402d94:	add	x10, x10, #0x74d
  402d98:	tst	x8, #0x2000000
  402d9c:	csel	x0, x10, x9, eq  // eq = none
  402da0:	mov	w1, #0x5                   	// #5
  402da4:	mov	w2, #0x1                   	// #1
  402da8:	bl	401a40 <fwrite@plt>
  402dac:	ldr	x8, [x26]
  402db0:	tbz	x8, #38, 402d44 <tigetstr@plt+0x11a4>
  402db4:	tbnz	w8, #18, 402dc8 <tigetstr@plt+0x1228>
  402db8:	tbnz	w8, #28, 402ff0 <tigetstr@plt+0x1450>
  402dbc:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402dc0:	add	x0, x0, #0x718
  402dc4:	b	402dd0 <tigetstr@plt+0x1230>
  402dc8:	adrp	x0, 406000 <tigetstr@plt+0x4460>
  402dcc:	add	x0, x0, #0xb9b
  402dd0:	bl	401ba0 <tigetstr@plt>
  402dd4:	cmn	x0, #0x1
  402dd8:	csel	x0, xzr, x0, eq  // eq = none
  402ddc:	bl	4017e0 <putp@plt>
  402de0:	ldr	x8, [x26]
  402de4:	tbz	x8, #50, 402d4c <tigetstr@plt+0x11ac>
  402de8:	tbnz	w8, #19, 402dfc <tigetstr@plt+0x125c>
  402dec:	tbnz	w8, #28, 403014 <tigetstr@plt+0x1474>
  402df0:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402df4:	add	x0, x0, #0x718
  402df8:	b	402e04 <tigetstr@plt+0x1264>
  402dfc:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402e00:	add	x0, x0, #0x759
  402e04:	bl	401ba0 <tigetstr@plt>
  402e08:	cmn	x0, #0x1
  402e0c:	csel	x0, xzr, x0, eq  // eq = none
  402e10:	bl	4017e0 <putp@plt>
  402e14:	ldr	x8, [x26]
  402e18:	tbz	x8, #39, 402d54 <tigetstr@plt+0x11b4>
  402e1c:	tbnz	w8, #20, 402e30 <tigetstr@plt+0x1290>
  402e20:	tbnz	w8, #28, 403038 <tigetstr@plt+0x1498>
  402e24:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402e28:	add	x0, x0, #0x718
  402e2c:	b	402e38 <tigetstr@plt+0x1298>
  402e30:	adrp	x0, 406000 <tigetstr@plt+0x4460>
  402e34:	add	x0, x0, #0xbac
  402e38:	bl	401ba0 <tigetstr@plt>
  402e3c:	cmn	x0, #0x1
  402e40:	csel	x0, xzr, x0, eq  // eq = none
  402e44:	bl	4017e0 <putp@plt>
  402e48:	ldr	x8, [x26]
  402e4c:	tbz	x8, #40, 402d5c <tigetstr@plt+0x11bc>
  402e50:	tbnz	w8, #21, 402e64 <tigetstr@plt+0x12c4>
  402e54:	tbnz	w8, #28, 40305c <tigetstr@plt+0x14bc>
  402e58:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402e5c:	add	x0, x0, #0x718
  402e60:	b	402e6c <tigetstr@plt+0x12cc>
  402e64:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402e68:	add	x0, x0, #0x763
  402e6c:	bl	401ba0 <tigetstr@plt>
  402e70:	cmn	x0, #0x1
  402e74:	csel	x0, xzr, x0, eq  // eq = none
  402e78:	bl	4017e0 <putp@plt>
  402e7c:	ldr	x8, [x26]
  402e80:	tbz	x8, #41, 402d64 <tigetstr@plt+0x11c4>
  402e84:	adrp	x9, 407000 <tigetstr@plt+0x5460>
  402e88:	adrp	x10, 407000 <tigetstr@plt+0x5460>
  402e8c:	add	x9, x9, #0x76d
  402e90:	add	x10, x10, #0x772
  402e94:	tst	x8, #0x400000
  402e98:	csel	x0, x10, x9, eq  // eq = none
  402e9c:	bl	401ba0 <tigetstr@plt>
  402ea0:	cmn	x0, #0x1
  402ea4:	csel	x0, xzr, x0, eq  // eq = none
  402ea8:	bl	4017e0 <putp@plt>
  402eac:	ldr	x8, [x26]
  402eb0:	tbz	x8, #42, 402f00 <tigetstr@plt+0x1360>
  402eb4:	tbnz	w8, #28, 402ee4 <tigetstr@plt+0x1344>
  402eb8:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  402ebc:	add	x1, x1, #0x8b9
  402ec0:	mov	w2, #0x5                   	// #5
  402ec4:	mov	x0, xzr
  402ec8:	bl	401ad0 <dcgettext@plt>
  402ecc:	ldr	x1, [sp, #16]
  402ed0:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  402ed4:	add	x2, x2, #0x777
  402ed8:	bl	401a70 <warnx@plt>
  402edc:	ldr	x8, [x26]
  402ee0:	tbz	w8, #28, 402f00 <tigetstr@plt+0x1360>
  402ee4:	ldr	x3, [x22, #608]
  402ee8:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402eec:	add	x0, x0, #0x77f
  402ef0:	mov	w1, #0x4                   	// #4
  402ef4:	mov	w2, #0x1                   	// #1
  402ef8:	bl	401a40 <fwrite@plt>
  402efc:	ldr	x8, [x26]
  402f00:	tbz	x8, #43, 402f30 <tigetstr@plt+0x1390>
  402f04:	adrp	x9, 406000 <tigetstr@plt+0x4460>
  402f08:	adrp	x10, 407000 <tigetstr@plt+0x5460>
  402f0c:	add	x9, x9, #0xbc4
  402f10:	add	x10, x10, #0x883
  402f14:	tst	x8, #0x8000000
  402f18:	csel	x0, x10, x9, eq  // eq = none
  402f1c:	bl	401ba0 <tigetstr@plt>
  402f20:	cmn	x0, #0x1
  402f24:	csel	x0, xzr, x0, eq  // eq = none
  402f28:	bl	4017e0 <putp@plt>
  402f2c:	ldr	x8, [x26]
  402f30:	tbz	x8, #52, 4030fc <tigetstr@plt+0x155c>
  402f34:	ldr	w1, [sp, #72]
  402f38:	cmn	w1, #0x1
  402f3c:	b.eq	402f78 <tigetstr@plt+0x13d8>  // b.none
  402f40:	cmp	w1, #0x1
  402f44:	b.lt	402f6c <tigetstr@plt+0x13cc>  // b.tstop
  402f48:	add	x8, sp, #0x10
  402f4c:	adrp	x19, 407000 <tigetstr@plt+0x5460>
  402f50:	add	x20, x8, #0x3c
  402f54:	add	x19, x19, #0x784
  402f58:	mov	x0, x19
  402f5c:	bl	401b10 <printf@plt>
  402f60:	ldr	w1, [x20], #4
  402f64:	cmp	w1, #0x0
  402f68:	b.gt	402f58 <tigetstr@plt+0x13b8>
  402f6c:	ldr	x1, [x22, #608]
  402f70:	mov	w0, #0xd                   	// #13
  402f74:	b	4030f8 <tigetstr@plt+0x1558>
  402f78:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402f7c:	add	x0, x0, #0x8d9
  402f80:	bl	401b40 <tigetnum@plt>
  402f84:	subs	w23, w0, #0x1
  402f88:	b.lt	4030fc <tigetstr@plt+0x155c>  // b.tstop
  402f8c:	mov	w19, w0
  402f90:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402f94:	add	x0, x0, #0x8de
  402f98:	bl	401b10 <printf@plt>
  402f9c:	cmp	w19, #0xd
  402fa0:	b.lt	403080 <tigetstr@plt+0x14e0>  // b.tstop
  402fa4:	adrp	x21, 407000 <tigetstr@plt+0x5460>
  402fa8:	sub	w24, w19, #0x2
  402fac:	mov	w20, #0xa                   	// #10
  402fb0:	add	x21, x21, #0x8e9
  402fb4:	mov	x0, x21
  402fb8:	mov	w1, w20
  402fbc:	bl	401b10 <printf@plt>
  402fc0:	add	w20, w20, #0xa
  402fc4:	cmp	w20, w24
  402fc8:	b.lt	402fb4 <tigetstr@plt+0x1414>  // b.tstop
  402fcc:	ldr	x1, [x22, #608]
  402fd0:	mov	w0, #0xa                   	// #10
  402fd4:	bl	4017f0 <putc@plt>
  402fd8:	cmp	w19, #0x0
  402fdc:	b.gt	40308c <tigetstr@plt+0x14ec>
  402fe0:	ldr	x1, [x22, #608]
  402fe4:	mov	w0, #0xa                   	// #10
  402fe8:	bl	4017f0 <putc@plt>
  402fec:	b	4030f0 <tigetstr@plt+0x1550>
  402ff0:	ldr	x3, [x22, #608]
  402ff4:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  402ff8:	add	x0, x0, #0x753
  402ffc:	mov	w1, #0x5                   	// #5
  403000:	mov	w2, #0x1                   	// #1
  403004:	bl	401a40 <fwrite@plt>
  403008:	ldr	x8, [x26]
  40300c:	tbz	x8, #50, 402d4c <tigetstr@plt+0x11ac>
  403010:	b	402de8 <tigetstr@plt+0x1248>
  403014:	ldr	x3, [x22, #608]
  403018:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  40301c:	add	x0, x0, #0x753
  403020:	mov	w1, #0x5                   	// #5
  403024:	mov	w2, #0x1                   	// #1
  403028:	bl	401a40 <fwrite@plt>
  40302c:	ldr	x8, [x26]
  403030:	tbz	x8, #39, 402d54 <tigetstr@plt+0x11b4>
  403034:	b	402e1c <tigetstr@plt+0x127c>
  403038:	ldr	x3, [x22, #608]
  40303c:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  403040:	add	x0, x0, #0x75d
  403044:	mov	w1, #0x5                   	// #5
  403048:	mov	w2, #0x1                   	// #1
  40304c:	bl	401a40 <fwrite@plt>
  403050:	ldr	x8, [x26]
  403054:	tbz	x8, #40, 402d5c <tigetstr@plt+0x11bc>
  403058:	b	402e50 <tigetstr@plt+0x12b0>
  40305c:	ldr	x3, [x22, #608]
  403060:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  403064:	add	x0, x0, #0x767
  403068:	mov	w1, #0x5                   	// #5
  40306c:	mov	w2, #0x1                   	// #1
  403070:	bl	401a40 <fwrite@plt>
  403074:	ldr	x8, [x26]
  403078:	tbz	x8, #41, 402d64 <tigetstr@plt+0x11c4>
  40307c:	b	402e84 <tigetstr@plt+0x12e4>
  403080:	ldr	x1, [x22, #608]
  403084:	mov	w0, #0xa                   	// #10
  403088:	bl	4017f0 <putc@plt>
  40308c:	mov	w21, #0xcccd                	// #52429
  403090:	mov	w20, #0x1                   	// #1
  403094:	movk	w21, #0xcccc, lsl #16
  403098:	mov	w24, #0xa                   	// #10
  40309c:	mov	w25, w19
  4030a0:	umull	x8, w20, w21
  4030a4:	ldr	x1, [x22, #608]
  4030a8:	lsr	x8, x8, #35
  4030ac:	msub	w8, w8, w24, w20
  4030b0:	orr	w0, w8, #0x30
  4030b4:	bl	4017f0 <putc@plt>
  4030b8:	subs	w25, w25, #0x1
  4030bc:	add	w20, w20, #0x1
  4030c0:	b.ne	4030a0 <tigetstr@plt+0x1500>  // b.any
  4030c4:	ldr	x1, [x22, #608]
  4030c8:	mov	w0, #0xa                   	// #10
  4030cc:	bl	4017f0 <putc@plt>
  4030d0:	cmp	w19, #0x2
  4030d4:	b.lt	4030f0 <tigetstr@plt+0x1550>  // b.tstop
  4030d8:	adrp	x19, 407000 <tigetstr@plt+0x5460>
  4030dc:	add	x19, x19, #0x8ef
  4030e0:	mov	x0, x19
  4030e4:	bl	401b10 <printf@plt>
  4030e8:	subs	w23, w23, #0x1
  4030ec:	b.ne	4030e0 <tigetstr@plt+0x1540>  // b.any
  4030f0:	ldr	x1, [x22, #608]
  4030f4:	mov	w0, #0xa                   	// #10
  4030f8:	bl	4017f0 <putc@plt>
  4030fc:	ldr	x8, [x26]
  403100:	tbz	x8, #53, 403198 <tigetstr@plt+0x15f8>
  403104:	tbnz	w8, #28, 403134 <tigetstr@plt+0x1594>
  403108:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  40310c:	add	x1, x1, #0x8b9
  403110:	mov	w2, #0x5                   	// #5
  403114:	mov	x0, xzr
  403118:	bl	401ad0 <dcgettext@plt>
  40311c:	ldr	x1, [sp, #16]
  403120:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  403124:	add	x2, x2, #0x78c
  403128:	bl	401a70 <warnx@plt>
  40312c:	ldr	x8, [x26]
  403130:	tbz	w8, #28, 403198 <tigetstr@plt+0x15f8>
  403134:	ldr	w1, [sp, #72]
  403138:	cmn	w1, #0x1
  40313c:	b.eq	403170 <tigetstr@plt+0x15d0>  // b.none
  403140:	cmp	w1, #0x1
  403144:	b.lt	403188 <tigetstr@plt+0x15e8>  // b.tstop
  403148:	add	x8, sp, #0x10
  40314c:	adrp	x19, 407000 <tigetstr@plt+0x5460>
  403150:	add	x20, x8, #0x3c
  403154:	add	x19, x19, #0x79b
  403158:	mov	x0, x19
  40315c:	bl	401b10 <printf@plt>
  403160:	ldr	w1, [x20], #4
  403164:	cmp	w1, #0x0
  403168:	b.gt	403158 <tigetstr@plt+0x15b8>
  40316c:	b	403188 <tigetstr@plt+0x15e8>
  403170:	ldr	x3, [x22, #608]
  403174:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  403178:	add	x0, x0, #0x796
  40317c:	mov	w1, #0x4                   	// #4
  403180:	mov	w2, #0x1                   	// #1
  403184:	bl	401a40 <fwrite@plt>
  403188:	ldr	x1, [x22, #608]
  40318c:	mov	w0, #0xd                   	// #13
  403190:	bl	4017f0 <putc@plt>
  403194:	ldr	x8, [x26]
  403198:	tbz	x8, #54, 403224 <tigetstr@plt+0x1684>
  40319c:	tbnz	w8, #28, 4031cc <tigetstr@plt+0x162c>
  4031a0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4031a4:	add	x1, x1, #0x8b9
  4031a8:	mov	w2, #0x5                   	// #5
  4031ac:	mov	x0, xzr
  4031b0:	bl	401ad0 <dcgettext@plt>
  4031b4:	ldr	x1, [sp, #16]
  4031b8:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  4031bc:	add	x2, x2, #0x7a4
  4031c0:	bl	401a70 <warnx@plt>
  4031c4:	ldr	x8, [x26]
  4031c8:	tbz	w8, #28, 403224 <tigetstr@plt+0x1684>
  4031cc:	ldr	x3, [x22, #608]
  4031d0:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  4031d4:	add	x0, x0, #0x7ae
  4031d8:	mov	w1, #0x5                   	// #5
  4031dc:	mov	w2, #0x1                   	// #1
  4031e0:	bl	401a40 <fwrite@plt>
  4031e4:	ldr	w1, [sp, #68]
  4031e8:	cmp	w1, #0x9f
  4031ec:	b.gt	403214 <tigetstr@plt+0x1674>
  4031f0:	adrp	x19, 407000 <tigetstr@plt+0x5460>
  4031f4:	add	w20, w1, #0x1
  4031f8:	add	x19, x19, #0x7b4
  4031fc:	mov	x0, x19
  403200:	bl	401b10 <printf@plt>
  403204:	ldr	w1, [sp, #68]
  403208:	add	w20, w1, w20
  40320c:	cmp	w20, #0xa1
  403210:	b.lt	4031fc <tigetstr@plt+0x165c>  // b.tstop
  403214:	ldr	x1, [x22, #608]
  403218:	mov	w0, #0xd                   	// #13
  40321c:	bl	4017f0 <putc@plt>
  403220:	ldr	x8, [x26]
  403224:	tbz	x8, #44, 403320 <tigetstr@plt+0x1780>
  403228:	tbnz	w8, #28, 403258 <tigetstr@plt+0x16b8>
  40322c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403230:	add	x1, x1, #0x8b9
  403234:	mov	w2, #0x5                   	// #5
  403238:	mov	x0, xzr
  40323c:	bl	401ad0 <dcgettext@plt>
  403240:	ldr	x1, [sp, #16]
  403244:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  403248:	add	x2, x2, #0x7bc
  40324c:	bl	401a70 <warnx@plt>
  403250:	ldr	x8, [x26]
  403254:	tbz	w8, #28, 403320 <tigetstr@plt+0x1780>
  403258:	ldr	w1, [sp, #24]
  40325c:	tbnz	w1, #31, 403270 <tigetstr@plt+0x16d0>
  403260:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  403264:	add	x0, x0, #0x8f3
  403268:	bl	401b10 <printf@plt>
  40326c:	b	40331c <tigetstr@plt+0x177c>
  403270:	cmn	w1, #0x3
  403274:	b.eq	4032d8 <tigetstr@plt+0x1738>  // b.none
  403278:	cmn	w1, #0x2
  40327c:	b.eq	4032b0 <tigetstr@plt+0x1710>  // b.none
  403280:	cmn	w1, #0x1
  403284:	b.ne	403be0 <tigetstr@plt+0x2040>  // b.any
  403288:	mov	w8, #0xe                   	// #14
  40328c:	sub	x2, x29, #0x90
  403290:	mov	w1, #0x541c                	// #21532
  403294:	mov	w0, wzr
  403298:	sturb	w8, [x29, #-144]
  40329c:	bl	401b70 <ioctl@plt>
  4032a0:	cbz	w0, 40331c <tigetstr@plt+0x177c>
  4032a4:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4032a8:	add	x1, x1, #0x8fb
  4032ac:	b	40330c <tigetstr@plt+0x176c>
  4032b0:	mov	w8, #0x4                   	// #4
  4032b4:	sub	x2, x29, #0x90
  4032b8:	mov	w1, #0x541c                	// #21532
  4032bc:	mov	w0, wzr
  4032c0:	sturb	w8, [x29, #-144]
  4032c4:	bl	401b70 <ioctl@plt>
  4032c8:	cbz	w0, 40331c <tigetstr@plt+0x177c>
  4032cc:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4032d0:	add	x1, x1, #0x90e
  4032d4:	b	40330c <tigetstr@plt+0x176c>
  4032d8:	mov	w8, #0xf                   	// #15
  4032dc:	sub	x2, x29, #0x90
  4032e0:	mov	w1, #0x541c                	// #21532
  4032e4:	mov	w0, wzr
  4032e8:	sturb	w8, [x29, #-144]
  4032ec:	bl	401b70 <ioctl@plt>
  4032f0:	tbnz	w0, #31, 403304 <tigetstr@plt+0x1764>
  4032f4:	mov	w1, w0
  4032f8:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  4032fc:	add	x0, x0, #0x93b
  403300:	b	403268 <tigetstr@plt+0x16c8>
  403304:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403308:	add	x1, x1, #0x923
  40330c:	mov	w2, #0x5                   	// #5
  403310:	mov	x0, xzr
  403314:	bl	401ad0 <dcgettext@plt>
  403318:	bl	4019b0 <warn@plt>
  40331c:	ldr	x8, [x26]
  403320:	tbnz	x8, #59, 403364 <tigetstr@plt+0x17c4>
  403324:	tbnz	x8, #60, 4033a8 <tigetstr@plt+0x1808>
  403328:	mov	x9, #0xa00000000000        	// #175921860444160
  40332c:	tst	x8, x9
  403330:	b.eq	4033c8 <tigetstr@plt+0x1828>  // b.none
  403334:	ldr	w2, [sp, #36]
  403338:	add	x8, sp, #0x10
  40333c:	add	x0, x8, #0x20
  403340:	cbz	w2, 4033d0 <tigetstr@plt+0x1830>
  403344:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403348:	add	x1, x1, #0x97e
  40334c:	bl	4046e8 <tigetstr@plt+0x2b48>
  403350:	ldr	x0, [sp, #48]
  403354:	mov	w1, wzr
  403358:	bl	4018c0 <open@plt>
  40335c:	tbz	w0, #31, 4033ec <tigetstr@plt+0x184c>
  403360:	b	403a98 <tigetstr@plt+0x1ef8>
  403364:	ldr	w8, [sp, #60]
  403368:	mov	w9, #0xa                   	// #10
  40336c:	sub	x2, x29, #0x90
  403370:	mov	w1, #0x541c                	// #21532
  403374:	mov	w0, wzr
  403378:	sturb	w9, [x29, #-144]
  40337c:	sturb	w8, [x29, #-143]
  403380:	bl	401b70 <ioctl@plt>
  403384:	cbz	w0, 4033a0 <tigetstr@plt+0x1800>
  403388:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  40338c:	add	x1, x1, #0x7c4
  403390:	mov	w2, #0x5                   	// #5
  403394:	mov	x0, xzr
  403398:	bl	401ad0 <dcgettext@plt>
  40339c:	bl	4019b0 <warn@plt>
  4033a0:	ldr	x8, [x26]
  4033a4:	tbz	x8, #60, 403328 <tigetstr@plt+0x1788>
  4033a8:	ldr	w1, [sp, #64]
  4033ac:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  4033b0:	add	x0, x0, #0x7e2
  4033b4:	bl	401b10 <printf@plt>
  4033b8:	ldr	x8, [x26]
  4033bc:	mov	x9, #0xa00000000000        	// #175921860444160
  4033c0:	tst	x8, x9
  4033c4:	b.ne	403334 <tigetstr@plt+0x1794>  // b.any
  4033c8:	tbnz	x8, #57, 40363c <tigetstr@plt+0x1a9c>
  4033cc:	b	4036a0 <tigetstr@plt+0x1b00>
  4033d0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4033d4:	add	x1, x1, #0x98a
  4033d8:	bl	4046e8 <tigetstr@plt+0x2b48>
  4033dc:	ldr	x0, [sp, #48]
  4033e0:	mov	w1, wzr
  4033e4:	bl	4018c0 <open@plt>
  4033e8:	tbnz	w0, #31, 403a98 <tigetstr@plt+0x1ef8>
  4033ec:	mov	w20, w0
  4033f0:	ldr	x0, [sp, #40]
  4033f4:	cbnz	x0, 403404 <tigetstr@plt+0x1864>
  4033f8:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  4033fc:	add	x0, x0, #0x93f
  403400:	str	x0, [sp, #40]
  403404:	ldr	x8, [x26]
  403408:	adrp	x9, 406000 <tigetstr@plt+0x4460>
  40340c:	adrp	x10, 407000 <tigetstr@plt+0x5460>
  403410:	add	x9, x9, #0xc6d
  403414:	add	x10, x10, #0x992
  403418:	tst	x8, #0x200000000000
  40341c:	csel	x1, x10, x9, eq  // eq = none
  403420:	bl	4018a0 <fopen@plt>
  403424:	cbz	x0, 403b48 <tigetstr@plt+0x1fa8>
  403428:	mov	x19, x0
  40342c:	sub	x1, x29, #0x90
  403430:	mov	w2, #0x4                   	// #4
  403434:	mov	w0, w20
  403438:	bl	401a80 <read@plt>
  40343c:	cmp	x0, #0x4
  403440:	b.ne	403a98 <tigetstr@plt+0x1ef8>  // b.any
  403444:	ldurb	w22, [x29, #-144]
  403448:	ldurb	w27, [x29, #-143]
  40344c:	umull	x8, w27, w22
  403450:	cbz	w8, 403a98 <tigetstr@plt+0x1ef8>
  403454:	lsl	x24, x8, #1
  403458:	mov	x0, x24
  40345c:	bl	4018b0 <malloc@plt>
  403460:	cbz	x0, 403b68 <tigetstr@plt+0x1fc8>
  403464:	add	x8, x27, #0x1
  403468:	mul	x25, x8, x22
  40346c:	mov	x21, x0
  403470:	mov	x0, x25
  403474:	bl	4018b0 <malloc@plt>
  403478:	mov	x23, x0
  40347c:	cbz	w25, 403484 <tigetstr@plt+0x18e4>
  403480:	cbz	x23, 403b7c <tigetstr@plt+0x1fdc>
  403484:	mov	w0, w20
  403488:	mov	x1, x21
  40348c:	mov	x2, x24
  403490:	bl	401a80 <read@plt>
  403494:	tbnz	x0, #63, 403a98 <tigetstr@plt+0x1ef8>
  403498:	cmp	x0, x24
  40349c:	b.ne	403a98 <tigetstr@plt+0x1ef8>  // b.any
  4034a0:	mov	x16, x23
  4034a4:	cbz	w22, 4035bc <tigetstr@plt+0x1a1c>
  4034a8:	cbz	w27, 4035a8 <tigetstr@plt+0x1a08>
  4034ac:	and	x11, x27, #0x1f
  4034b0:	tst	x27, #0x1f
  4034b4:	mov	w12, #0x20                  	// #32
  4034b8:	csel	x11, x12, x11, eq  // eq = none
  4034bc:	lsl	x10, x27, #1
  4034c0:	sub	x11, x27, x11
  4034c4:	mov	x8, xzr
  4034c8:	neg	x9, x27
  4034cc:	sub	x10, x10, #0x1
  4034d0:	lsl	x12, x11, #1
  4034d4:	mov	w13, #0xa                   	// #10
  4034d8:	mov	x15, x23
  4034dc:	mov	x14, x21
  4034e0:	b	403500 <tigetstr@plt+0x1960>
  4034e4:	add	x15, x15, x17
  4034e8:	add	x16, x15, #0x1
  4034ec:	strb	w13, [x16], #1
  4034f0:	add	x8, x8, #0x1
  4034f4:	cmp	x8, x22
  4034f8:	mov	x15, x16
  4034fc:	b.eq	4035bc <tigetstr@plt+0x1a1c>  // b.none
  403500:	cmp	w27, #0x20
  403504:	b.ls	403520 <tigetstr@plt+0x1980>  // b.plast
  403508:	add	x16, x14, x10
  40350c:	cmp	x15, x16
  403510:	b.cs	403528 <tigetstr@plt+0x1988>  // b.hs, b.nlast
  403514:	add	x16, x15, x27
  403518:	cmp	x14, x16
  40351c:	b.cs	403528 <tigetstr@plt+0x1988>  // b.hs, b.nlast
  403520:	mov	x16, xzr
  403524:	b	403568 <tigetstr@plt+0x19c8>
  403528:	add	x16, x15, x11
  40352c:	add	x17, x14, x12
  403530:	add	x14, x14, #0x20
  403534:	add	x15, x15, #0x10
  403538:	mov	x18, x11
  40353c:	sub	x0, x14, #0x20
  403540:	ld2	{v0.16b, v1.16b}, [x14]
  403544:	ld2	{v2.16b, v3.16b}, [x0]
  403548:	add	x14, x14, #0x40
  40354c:	subs	x18, x18, #0x20
  403550:	stp	q2, q0, [x15, #-16]
  403554:	add	x15, x15, #0x20
  403558:	b.ne	40353c <tigetstr@plt+0x199c>  // b.any
  40355c:	mov	x15, x16
  403560:	mov	x14, x17
  403564:	mov	x16, x11
  403568:	neg	x16, x16
  40356c:	ldrb	w17, [x14], #2
  403570:	sub	x16, x16, #0x1
  403574:	cmp	x9, x16
  403578:	strb	w17, [x15], #1
  40357c:	b.ne	40356c <tigetstr@plt+0x19cc>  // b.any
  403580:	mov	x17, xzr
  403584:	add	x16, x15, x9
  403588:	cmp	x9, x17
  40358c:	b.eq	4034ec <tigetstr@plt+0x194c>  // b.none
  403590:	add	x18, x15, x17
  403594:	ldurb	w18, [x18, #-1]
  403598:	sub	x17, x17, #0x1
  40359c:	cmp	w18, #0x20
  4035a0:	b.eq	403588 <tigetstr@plt+0x19e8>  // b.none
  4035a4:	b	4034e4 <tigetstr@plt+0x1944>
  4035a8:	mov	w1, #0xa                   	// #10
  4035ac:	mov	x0, x23
  4035b0:	mov	x2, x22
  4035b4:	bl	401920 <memset@plt>
  4035b8:	add	x16, x23, x22
  4035bc:	sub	x2, x16, x23
  4035c0:	mov	w1, #0x1                   	// #1
  4035c4:	mov	x0, x23
  4035c8:	mov	x3, x19
  4035cc:	bl	401a40 <fwrite@plt>
  4035d0:	mov	w0, w20
  4035d4:	bl	401950 <close@plt>
  4035d8:	mov	x0, x21
  4035dc:	bl	4019e0 <free@plt>
  4035e0:	mov	x0, x23
  4035e4:	bl	4019e0 <free@plt>
  4035e8:	ldr	x0, [sp, #48]
  4035ec:	bl	4019e0 <free@plt>
  4035f0:	mov	x0, x19
  4035f4:	bl	401830 <__fpending@plt>
  4035f8:	mov	x20, x0
  4035fc:	mov	x0, x19
  403600:	bl	401b90 <ferror@plt>
  403604:	mov	w21, w0
  403608:	mov	x0, x19
  40360c:	bl	401890 <fclose@plt>
  403610:	cbnz	w21, 403b90 <tigetstr@plt+0x1ff0>
  403614:	cbnz	x20, 403630 <tigetstr@plt+0x1a90>
  403618:	cbz	w0, 403630 <tigetstr@plt+0x1a90>
  40361c:	bl	401b20 <__errno_location@plt>
  403620:	ldr	w8, [x0]
  403624:	cmp	w8, #0x9
  403628:	b.eq	403634 <tigetstr@plt+0x1a94>  // b.none
  40362c:	b	403ba4 <tigetstr@plt+0x2004>
  403630:	cbnz	w0, 403ba4 <tigetstr@plt+0x2004>
  403634:	ldr	x8, [x26]
  403638:	tbz	x8, #57, 4036a0 <tigetstr@plt+0x1b00>
  40363c:	tbnz	w8, #28, 40366c <tigetstr@plt+0x1acc>
  403640:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403644:	add	x1, x1, #0x8b9
  403648:	mov	w2, #0x5                   	// #5
  40364c:	mov	x0, xzr
  403650:	bl	401ad0 <dcgettext@plt>
  403654:	ldr	x1, [sp, #16]
  403658:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  40365c:	add	x2, x2, #0x7eb
  403660:	bl	401a70 <warnx@plt>
  403664:	ldr	x8, [x26]
  403668:	tbz	w8, #28, 4036a0 <tigetstr@plt+0x1b00>
  40366c:	tst	x8, #0x4000000
  403670:	mov	w8, #0x6                   	// #6
  403674:	cinc	w0, w8, ne  // ne = any
  403678:	mov	x1, xzr
  40367c:	mov	w2, wzr
  403680:	bl	401880 <klogctl@plt>
  403684:	cbz	w0, 4036a0 <tigetstr@plt+0x1b00>
  403688:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  40368c:	add	x1, x1, #0x7f1
  403690:	mov	w2, #0x5                   	// #5
  403694:	mov	x0, xzr
  403698:	bl	401ad0 <dcgettext@plt>
  40369c:	bl	4019b0 <warn@plt>
  4036a0:	ldr	w2, [sp, #56]
  4036a4:	cbz	w2, 403708 <tigetstr@plt+0x1b68>
  4036a8:	ldrb	w8, [x26, #3]
  4036ac:	tbnz	w8, #4, 4036e0 <tigetstr@plt+0x1b40>
  4036b0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4036b4:	add	x1, x1, #0x8b9
  4036b8:	mov	w2, #0x5                   	// #5
  4036bc:	mov	x0, xzr
  4036c0:	bl	401ad0 <dcgettext@plt>
  4036c4:	ldr	x1, [sp, #16]
  4036c8:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  4036cc:	add	x2, x2, #0x7ff
  4036d0:	bl	401a70 <warnx@plt>
  4036d4:	ldrb	w8, [x26, #3]
  4036d8:	tbz	w8, #4, 403708 <tigetstr@plt+0x1b68>
  4036dc:	ldr	w2, [sp, #56]
  4036e0:	mov	w0, #0x8                   	// #8
  4036e4:	mov	x1, xzr
  4036e8:	bl	401880 <klogctl@plt>
  4036ec:	cbz	w0, 403708 <tigetstr@plt+0x1b68>
  4036f0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4036f4:	add	x1, x1, #0x7f1
  4036f8:	mov	w2, #0x5                   	// #5
  4036fc:	mov	x0, xzr
  403700:	bl	401ad0 <dcgettext@plt>
  403704:	bl	4019b0 <warn@plt>
  403708:	ldr	x8, [x26]
  40370c:	tbz	x8, #61, 403754 <tigetstr@plt+0x1bb4>
  403710:	tbnz	w8, #28, 403740 <tigetstr@plt+0x1ba0>
  403714:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403718:	add	x1, x1, #0x8b9
  40371c:	mov	w2, #0x5                   	// #5
  403720:	mov	x0, xzr
  403724:	bl	401ad0 <dcgettext@plt>
  403728:	ldr	x1, [sp, #16]
  40372c:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  403730:	add	x2, x2, #0x80a
  403734:	bl	401a70 <warnx@plt>
  403738:	ldr	x8, [x26]
  40373c:	tbz	w8, #28, 403754 <tigetstr@plt+0x1bb4>
  403740:	ldr	w1, [sp, #28]
  403744:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  403748:	add	x0, x0, #0x814
  40374c:	bl	401b10 <printf@plt>
  403750:	ldr	x8, [x26]
  403754:	tbz	x8, #62, 403798 <tigetstr@plt+0x1bf8>
  403758:	tbnz	w8, #28, 403788 <tigetstr@plt+0x1be8>
  40375c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403760:	add	x1, x1, #0x8b9
  403764:	mov	w2, #0x5                   	// #5
  403768:	mov	x0, xzr
  40376c:	bl	401ad0 <dcgettext@plt>
  403770:	ldr	x1, [sp, #16]
  403774:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  403778:	add	x2, x2, #0x81d
  40377c:	bl	401a70 <warnx@plt>
  403780:	ldrb	w8, [x26, #3]
  403784:	tbz	w8, #4, 403798 <tigetstr@plt+0x1bf8>
  403788:	ldr	w1, [sp, #32]
  40378c:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  403790:	add	x0, x0, #0x825
  403794:	bl	401b10 <printf@plt>
  403798:	mov	w0, wzr
  40379c:	add	sp, sp, #0x3e0
  4037a0:	ldp	x20, x19, [sp, #80]
  4037a4:	ldp	x22, x21, [sp, #64]
  4037a8:	ldp	x24, x23, [sp, #48]
  4037ac:	ldp	x26, x25, [sp, #32]
  4037b0:	ldp	x28, x27, [sp, #16]
  4037b4:	ldp	x29, x30, [sp], #96
  4037b8:	ret
  4037bc:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4037c0:	add	x1, x1, #0x8ab
  4037c4:	mov	w2, #0x5                   	// #5
  4037c8:	mov	x0, xzr
  4037cc:	bl	401ad0 <dcgettext@plt>
  4037d0:	mov	x1, x0
  4037d4:	mov	w0, #0x1                   	// #1
  4037d8:	bl	401b60 <err@plt>
  4037dc:	adrp	x20, 418000 <tigetstr@plt+0x16460>
  4037e0:	ldr	x19, [x20, #584]
  4037e4:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4037e8:	add	x1, x1, #0xc24
  4037ec:	mov	w2, #0x5                   	// #5
  4037f0:	mov	x0, xzr
  4037f4:	bl	401ad0 <dcgettext@plt>
  4037f8:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  4037fc:	ldr	x2, [x8, #616]
  403800:	mov	x1, x0
  403804:	mov	x0, x19
  403808:	bl	401b50 <fprintf@plt>
  40380c:	adrp	x23, 406000 <tigetstr@plt+0x4460>
  403810:	adrp	x19, 406000 <tigetstr@plt+0x4460>
  403814:	adrp	x24, 406000 <tigetstr@plt+0x4460>
  403818:	mov	x21, xzr
  40381c:	add	x23, x23, #0xb3a
  403820:	add	x19, x19, #0xc4c
  403824:	add	x24, x24, #0x450
  403828:	ldr	w8, [x22, x21]
  40382c:	cmp	w8, #0xa3
  403830:	b.hi	403854 <tigetstr@plt+0x1cb4>  // b.pmore
  403834:	adr	x9, 403848 <tigetstr@plt+0x1ca8>
  403838:	ldrb	w10, [x24, x8]
  40383c:	add	x9, x9, x10, lsl #2
  403840:	mov	x2, x23
  403844:	br	x9
  403848:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  40384c:	add	x2, x2, #0xb3f
  403850:	b	403a08 <tigetstr@plt+0x1e68>
  403854:	sub	w9, w8, #0x21
  403858:	cmp	w9, #0x5d
  40385c:	b.hi	403a18 <tigetstr@plt+0x1e78>  // b.pmore
  403860:	ldr	x0, [x20, #584]
  403864:	mov	x1, x19
  403868:	mov	w2, w8
  40386c:	bl	401b50 <fprintf@plt>
  403870:	b	403a18 <tigetstr@plt+0x1e78>
  403874:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  403878:	add	x2, x2, #0xb45
  40387c:	b	403a08 <tigetstr@plt+0x1e68>
  403880:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  403884:	add	x2, x2, #0xb4c
  403888:	b	403a08 <tigetstr@plt+0x1e68>
  40388c:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  403890:	add	x2, x2, #0xb57
  403894:	b	403a08 <tigetstr@plt+0x1e68>
  403898:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  40389c:	add	x2, x2, #0x6e4
  4038a0:	b	403a08 <tigetstr@plt+0x1e68>
  4038a4:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  4038a8:	add	x2, x2, #0x6f9
  4038ac:	b	403a08 <tigetstr@plt+0x1e68>
  4038b0:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  4038b4:	add	x2, x2, #0xb5e
  4038b8:	b	403a08 <tigetstr@plt+0x1e68>
  4038bc:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  4038c0:	add	x2, x2, #0xb67
  4038c4:	b	403a08 <tigetstr@plt+0x1e68>
  4038c8:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  4038cc:	add	x2, x2, #0xb6f
  4038d0:	b	403a08 <tigetstr@plt+0x1e68>
  4038d4:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  4038d8:	add	x2, x2, #0xb7a
  4038dc:	b	403a08 <tigetstr@plt+0x1e68>
  4038e0:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  4038e4:	add	x2, x2, #0x72f
  4038e8:	b	403a08 <tigetstr@plt+0x1e68>
  4038ec:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  4038f0:	add	x2, x2, #0xb85
  4038f4:	b	403a08 <tigetstr@plt+0x1e68>
  4038f8:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  4038fc:	add	x2, x2, #0xb8d
  403900:	b	403a08 <tigetstr@plt+0x1e68>
  403904:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  403908:	add	x2, x2, #0xb9b
  40390c:	b	403a08 <tigetstr@plt+0x1e68>
  403910:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  403914:	add	x2, x2, #0xba0
  403918:	b	403a08 <tigetstr@plt+0x1e68>
  40391c:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  403920:	add	x2, x2, #0xbac
  403924:	b	403a08 <tigetstr@plt+0x1e68>
  403928:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  40392c:	add	x2, x2, #0xbb2
  403930:	b	403a08 <tigetstr@plt+0x1e68>
  403934:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  403938:	add	x2, x2, #0xbba
  40393c:	b	403a08 <tigetstr@plt+0x1e68>
  403940:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  403944:	add	x2, x2, #0x779
  403948:	b	403a08 <tigetstr@plt+0x1e68>
  40394c:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  403950:	add	x2, x2, #0xbc4
  403954:	b	403a08 <tigetstr@plt+0x1e68>
  403958:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  40395c:	add	x2, x2, #0xcc0
  403960:	b	403a08 <tigetstr@plt+0x1e68>
  403964:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  403968:	add	x2, x2, #0x78e
  40396c:	b	403a08 <tigetstr@plt+0x1e68>
  403970:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  403974:	add	x2, x2, #0x7a6
  403978:	b	403a08 <tigetstr@plt+0x1e68>
  40397c:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  403980:	add	x2, x2, #0x908
  403984:	b	403a08 <tigetstr@plt+0x1e68>
  403988:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  40398c:	add	x2, x2, #0x946
  403990:	b	403a08 <tigetstr@plt+0x1e68>
  403994:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  403998:	add	x2, x2, #0xbca
  40399c:	b	403a08 <tigetstr@plt+0x1e68>
  4039a0:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  4039a4:	add	x2, x2, #0xbd1
  4039a8:	b	403a08 <tigetstr@plt+0x1e68>
  4039ac:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  4039b0:	add	x2, x2, #0x7ed
  4039b4:	b	403a08 <tigetstr@plt+0x1e68>
  4039b8:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  4039bc:	add	x2, x2, #0x801
  4039c0:	b	403a08 <tigetstr@plt+0x1e68>
  4039c4:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  4039c8:	add	x2, x2, #0xbd6
  4039cc:	b	403a08 <tigetstr@plt+0x1e68>
  4039d0:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  4039d4:	add	x2, x2, #0xbe0
  4039d8:	b	403a08 <tigetstr@plt+0x1e68>
  4039dc:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  4039e0:	add	x2, x2, #0x80c
  4039e4:	b	403a08 <tigetstr@plt+0x1e68>
  4039e8:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  4039ec:	add	x2, x2, #0x81f
  4039f0:	b	403a08 <tigetstr@plt+0x1e68>
  4039f4:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  4039f8:	add	x2, x2, #0x617
  4039fc:	b	403a08 <tigetstr@plt+0x1e68>
  403a00:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  403a04:	add	x2, x2, #0x5e7
  403a08:	ldr	x0, [x20, #584]
  403a0c:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403a10:	add	x1, x1, #0xc46
  403a14:	bl	401b50 <fprintf@plt>
  403a18:	add	x21, x21, #0x4
  403a1c:	cmp	x21, #0x3c
  403a20:	b.ne	403828 <tigetstr@plt+0x1c88>  // b.any
  403a24:	ldr	x1, [x20, #584]
  403a28:	mov	w0, #0xa                   	// #10
  403a2c:	bl	401810 <fputc@plt>
  403a30:	mov	w0, #0x1                   	// #1
  403a34:	bl	4017a0 <exit@plt>
  403a38:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403a3c:	add	x1, x1, #0xc06
  403a40:	mov	w2, #0x5                   	// #5
  403a44:	mov	x0, xzr
  403a48:	bl	401ad0 <dcgettext@plt>
  403a4c:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  403a50:	ldr	x1, [x8, #616]
  403a54:	adrp	x2, 406000 <tigetstr@plt+0x4460>
  403a58:	add	x2, x2, #0xc12
  403a5c:	bl	401b10 <printf@plt>
  403a60:	mov	w0, wzr
  403a64:	bl	4017a0 <exit@plt>
  403a68:	bl	404010 <tigetstr@plt+0x2470>
  403a6c:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403a70:	add	x1, x1, #0xbea
  403a74:	mov	w2, #0x5                   	// #5
  403a78:	mov	x0, xzr
  403a7c:	bl	401ad0 <dcgettext@plt>
  403a80:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403a84:	mov	x2, x0
  403a88:	add	x1, x1, #0xc51
  403a8c:	mov	w0, #0x1                   	// #1
  403a90:	mov	x3, x22
  403a94:	bl	401af0 <errx@plt>
  403a98:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403a9c:	add	x1, x1, #0x96f
  403aa0:	mov	w2, #0x5                   	// #5
  403aa4:	mov	x0, xzr
  403aa8:	bl	401ad0 <dcgettext@plt>
  403aac:	ldr	x2, [sp, #48]
  403ab0:	mov	x1, x0
  403ab4:	mov	w0, #0xffffffff            	// #-1
  403ab8:	bl	401b60 <err@plt>
  403abc:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403ac0:	add	x1, x1, #0xafd
  403ac4:	mov	w2, #0x5                   	// #5
  403ac8:	mov	x0, xzr
  403acc:	bl	401ad0 <dcgettext@plt>
  403ad0:	bl	401a70 <warnx@plt>
  403ad4:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  403ad8:	ldr	x19, [x8, #584]
  403adc:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403ae0:	add	x1, x1, #0xb07
  403ae4:	mov	w2, #0x5                   	// #5
  403ae8:	mov	x0, xzr
  403aec:	bl	401ad0 <dcgettext@plt>
  403af0:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  403af4:	ldr	x2, [x8, #616]
  403af8:	mov	x1, x0
  403afc:	mov	x0, x19
  403b00:	bl	401b50 <fprintf@plt>
  403b04:	mov	w0, #0x1                   	// #1
  403b08:	bl	4017a0 <exit@plt>
  403b0c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403b10:	add	x1, x1, #0x69c
  403b14:	b	403bc8 <tigetstr@plt+0x2028>
  403b18:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403b1c:	add	x1, x1, #0x682
  403b20:	mov	w2, #0x5                   	// #5
  403b24:	mov	x0, xzr
  403b28:	bl	401ad0 <dcgettext@plt>
  403b2c:	ldr	x2, [sp, #16]
  403b30:	mov	x1, x0
  403b34:	mov	w0, #0x1                   	// #1
  403b38:	bl	401af0 <errx@plt>
  403b3c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403b40:	add	x1, x1, #0x660
  403b44:	b	403bc8 <tigetstr@plt+0x2028>
  403b48:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403b4c:	add	x1, x1, #0x94b
  403b50:	mov	w2, #0x5                   	// #5
  403b54:	bl	401ad0 <dcgettext@plt>
  403b58:	ldr	x2, [sp, #40]
  403b5c:	mov	x1, x0
  403b60:	mov	w0, #0xffffffff            	// #-1
  403b64:	bl	401b60 <err@plt>
  403b68:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403b6c:	add	x1, x1, #0x9ab
  403b70:	mov	w0, #0x1                   	// #1
  403b74:	mov	x2, x24
  403b78:	bl	401b60 <err@plt>
  403b7c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403b80:	add	x1, x1, #0x9ab
  403b84:	mov	w0, #0x1                   	// #1
  403b88:	mov	x2, x25
  403b8c:	bl	401b60 <err@plt>
  403b90:	cbnz	w0, 403ba4 <tigetstr@plt+0x2004>
  403b94:	bl	401b20 <__errno_location@plt>
  403b98:	ldr	w8, [x0]
  403b9c:	cmp	w8, #0x20
  403ba0:	b.ne	403be4 <tigetstr@plt+0x2044>  // b.any
  403ba4:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403ba8:	add	x1, x1, #0xb2e
  403bac:	b	403bc8 <tigetstr@plt+0x2028>
  403bb0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403bb4:	add	x1, x1, #0x64a
  403bb8:	mov	w2, #0x5                   	// #5
  403bbc:	b	403bd0 <tigetstr@plt+0x2030>
  403bc0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  403bc4:	add	x1, x1, #0x84a
  403bc8:	mov	w2, #0x5                   	// #5
  403bcc:	mov	x0, xzr
  403bd0:	bl	401ad0 <dcgettext@plt>
  403bd4:	mov	x1, x0
  403bd8:	mov	w0, #0x1                   	// #1
  403bdc:	bl	401af0 <errx@plt>
  403be0:	bl	401980 <abort@plt>
  403be4:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403be8:	str	wzr, [x0]
  403bec:	b	403ba8 <tigetstr@plt+0x2008>
  403bf0:	stp	x29, x30, [sp, #-32]!
  403bf4:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  403bf8:	stp	x20, x19, [sp, #16]
  403bfc:	ldr	x20, [x8, #608]
  403c00:	mov	x29, sp
  403c04:	bl	401b20 <__errno_location@plt>
  403c08:	mov	x19, x0
  403c0c:	str	wzr, [x0]
  403c10:	mov	x0, x20
  403c14:	bl	401b90 <ferror@plt>
  403c18:	cbnz	w0, 403cb8 <tigetstr@plt+0x2118>
  403c1c:	mov	x0, x20
  403c20:	bl	401a60 <fflush@plt>
  403c24:	cbz	w0, 403c78 <tigetstr@plt+0x20d8>
  403c28:	ldr	w20, [x19]
  403c2c:	cmp	w20, #0x9
  403c30:	b.eq	403c3c <tigetstr@plt+0x209c>  // b.none
  403c34:	cmp	w20, #0x20
  403c38:	b.ne	403cd0 <tigetstr@plt+0x2130>  // b.any
  403c3c:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  403c40:	ldr	x20, [x8, #584]
  403c44:	str	wzr, [x19]
  403c48:	mov	x0, x20
  403c4c:	bl	401b90 <ferror@plt>
  403c50:	cbnz	w0, 403cf8 <tigetstr@plt+0x2158>
  403c54:	mov	x0, x20
  403c58:	bl	401a60 <fflush@plt>
  403c5c:	cbz	w0, 403c98 <tigetstr@plt+0x20f8>
  403c60:	ldr	w8, [x19]
  403c64:	cmp	w8, #0x9
  403c68:	b.ne	403cf8 <tigetstr@plt+0x2158>  // b.any
  403c6c:	ldp	x20, x19, [sp, #16]
  403c70:	ldp	x29, x30, [sp], #32
  403c74:	ret
  403c78:	mov	x0, x20
  403c7c:	bl	401870 <fileno@plt>
  403c80:	tbnz	w0, #31, 403c28 <tigetstr@plt+0x2088>
  403c84:	bl	4017b0 <dup@plt>
  403c88:	tbnz	w0, #31, 403c28 <tigetstr@plt+0x2088>
  403c8c:	bl	401950 <close@plt>
  403c90:	cbnz	w0, 403c28 <tigetstr@plt+0x2088>
  403c94:	b	403c3c <tigetstr@plt+0x209c>
  403c98:	mov	x0, x20
  403c9c:	bl	401870 <fileno@plt>
  403ca0:	tbnz	w0, #31, 403c60 <tigetstr@plt+0x20c0>
  403ca4:	bl	4017b0 <dup@plt>
  403ca8:	tbnz	w0, #31, 403c60 <tigetstr@plt+0x20c0>
  403cac:	bl	401950 <close@plt>
  403cb0:	cbnz	w0, 403c60 <tigetstr@plt+0x20c0>
  403cb4:	b	403c6c <tigetstr@plt+0x20cc>
  403cb8:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403cbc:	add	x1, x1, #0xb2e
  403cc0:	mov	w2, #0x5                   	// #5
  403cc4:	mov	x0, xzr
  403cc8:	bl	401ad0 <dcgettext@plt>
  403ccc:	b	403ce8 <tigetstr@plt+0x2148>
  403cd0:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403cd4:	add	x1, x1, #0xb2e
  403cd8:	mov	w2, #0x5                   	// #5
  403cdc:	mov	x0, xzr
  403ce0:	bl	401ad0 <dcgettext@plt>
  403ce4:	cbnz	w20, 403cf4 <tigetstr@plt+0x2154>
  403ce8:	bl	401a70 <warnx@plt>
  403cec:	mov	w0, #0x1                   	// #1
  403cf0:	bl	401760 <_exit@plt>
  403cf4:	bl	4019b0 <warn@plt>
  403cf8:	mov	w0, #0x1                   	// #1
  403cfc:	bl	401760 <_exit@plt>
  403d00:	stp	x29, x30, [sp, #-64]!
  403d04:	stp	x22, x21, [sp, #32]
  403d08:	adrp	x21, 418000 <tigetstr@plt+0x16460>
  403d0c:	ldrsw	x22, [x21, #600]
  403d10:	stp	x20, x19, [sp, #48]
  403d14:	str	x23, [sp, #16]
  403d18:	mov	x20, x0
  403d1c:	ldr	x19, [x0, x22, lsl #3]
  403d20:	sub	w8, w22, #0x1
  403d24:	sxtw	x23, w8
  403d28:	mov	x29, sp
  403d2c:	cbz	x19, 403d44 <tigetstr@plt+0x21a4>
  403d30:	ldr	x0, [x20, x23, lsl #3]
  403d34:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403d38:	add	x1, x1, #0xba5
  403d3c:	bl	4019a0 <strcmp@plt>
  403d40:	cbz	w0, 403dac <tigetstr@plt+0x220c>
  403d44:	ldr	x19, [x20, x23, lsl #3]
  403d48:	mov	w20, wzr
  403d4c:	mov	x0, x19
  403d50:	bl	404578 <tigetstr@plt+0x29d8>
  403d54:	tbz	w0, #31, 403d78 <tigetstr@plt+0x21d8>
  403d58:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403d5c:	add	x1, x1, #0xbea
  403d60:	mov	w2, #0x5                   	// #5
  403d64:	mov	x0, xzr
  403d68:	bl	401ad0 <dcgettext@plt>
  403d6c:	mov	x1, x0
  403d70:	mov	x0, x19
  403d74:	bl	404e90 <tigetstr@plt+0x32f0>
  403d78:	cmp	w0, #0x9
  403d7c:	b.cs	403dc8 <tigetstr@plt+0x2228>  // b.hs, b.nlast
  403d80:	cbz	w20, 403d8c <tigetstr@plt+0x21ec>
  403d84:	and	w8, w0, #0xfffffff7
  403d88:	cbz	w8, 403df4 <tigetstr@plt+0x2254>
  403d8c:	cmp	w20, #0x0
  403d90:	ldp	x20, x19, [sp, #48]
  403d94:	ldp	x22, x21, [sp, #32]
  403d98:	ldr	x23, [sp, #16]
  403d9c:	orr	w8, w0, #0x8
  403da0:	csel	w0, w8, w0, ne  // ne = any
  403da4:	ldp	x29, x30, [sp], #64
  403da8:	ret
  403dac:	add	w8, w22, #0x1
  403db0:	str	w8, [x21, #600]
  403db4:	mov	w20, #0x1                   	// #1
  403db8:	mov	x0, x19
  403dbc:	bl	404578 <tigetstr@plt+0x29d8>
  403dc0:	tbz	w0, #31, 403d78 <tigetstr@plt+0x21d8>
  403dc4:	b	403d58 <tigetstr@plt+0x21b8>
  403dc8:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403dcc:	add	x1, x1, #0xbea
  403dd0:	mov	w2, #0x5                   	// #5
  403dd4:	mov	x0, xzr
  403dd8:	bl	401ad0 <dcgettext@plt>
  403ddc:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403de0:	mov	x2, x0
  403de4:	add	x1, x1, #0xc51
  403de8:	mov	w0, #0x1                   	// #1
  403dec:	mov	x3, x19
  403df0:	bl	401af0 <errx@plt>
  403df4:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403df8:	add	x1, x1, #0xc8c
  403dfc:	mov	w2, #0x5                   	// #5
  403e00:	mov	x0, xzr
  403e04:	bl	401ad0 <dcgettext@plt>
  403e08:	mov	x1, x0
  403e0c:	mov	w0, #0x1                   	// #1
  403e10:	mov	x2, x19
  403e14:	bl	401af0 <errx@plt>
  403e18:	stp	x29, x30, [sp, #-64]!
  403e1c:	stp	x20, x19, [sp, #48]
  403e20:	mov	x19, x2
  403e24:	mov	x20, x0
  403e28:	stp	x24, x23, [sp, #16]
  403e2c:	stp	x22, x21, [sp, #32]
  403e30:	mov	x29, sp
  403e34:	cbz	x1, 403e78 <tigetstr@plt+0x22d8>
  403e38:	mov	x21, x1
  403e3c:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403e40:	add	x1, x1, #0xbea
  403e44:	mov	w2, #0x5                   	// #5
  403e48:	mov	x0, xzr
  403e4c:	bl	401ad0 <dcgettext@plt>
  403e50:	mov	x1, x0
  403e54:	mov	x0, x21
  403e58:	bl	404e90 <tigetstr@plt+0x32f0>
  403e5c:	mov	w23, #0x1                   	// #1
  403e60:	str	w0, [x19]
  403e64:	adrp	x24, 418000 <tigetstr@plt+0x16460>
  403e68:	ldrsw	x8, [x24, #600]
  403e6c:	ldr	x22, [x20, x8, lsl #3]
  403e70:	cbnz	x22, 403e8c <tigetstr@plt+0x22ec>
  403e74:	b	403ee0 <tigetstr@plt+0x2340>
  403e78:	mov	w23, wzr
  403e7c:	adrp	x24, 418000 <tigetstr@plt+0x16460>
  403e80:	ldrsw	x8, [x24, #600]
  403e84:	ldr	x22, [x20, x8, lsl #3]
  403e88:	cbz	x22, 403ee0 <tigetstr@plt+0x2340>
  403e8c:	adrp	x21, 406000 <tigetstr@plt+0x4460>
  403e90:	add	x21, x21, #0xbea
  403e94:	cmp	x23, #0xa1
  403e98:	b.eq	403efc <tigetstr@plt+0x235c>  // b.none
  403e9c:	ldrb	w8, [x22]
  403ea0:	cmp	w8, #0x2d
  403ea4:	b.eq	403ee0 <tigetstr@plt+0x2340>  // b.none
  403ea8:	mov	w2, #0x5                   	// #5
  403eac:	mov	x0, xzr
  403eb0:	mov	x1, x21
  403eb4:	bl	401ad0 <dcgettext@plt>
  403eb8:	mov	x1, x0
  403ebc:	mov	x0, x22
  403ec0:	bl	404e90 <tigetstr@plt+0x32f0>
  403ec4:	str	w0, [x19, x23, lsl #2]
  403ec8:	ldrsw	x8, [x24, #600]
  403ecc:	add	x23, x23, #0x1
  403ed0:	add	x8, x8, #0x1
  403ed4:	str	w8, [x24, #600]
  403ed8:	ldr	x22, [x20, x8, lsl #3]
  403edc:	cbnz	x22, 403e94 <tigetstr@plt+0x22f4>
  403ee0:	mov	w8, #0xffffffff            	// #-1
  403ee4:	str	w8, [x19, w23, uxtw #2]
  403ee8:	ldp	x20, x19, [sp, #48]
  403eec:	ldp	x22, x21, [sp, #32]
  403ef0:	ldp	x24, x23, [sp, #16]
  403ef4:	ldp	x29, x30, [sp], #64
  403ef8:	ret
  403efc:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403f00:	add	x1, x1, #0xcb7
  403f04:	mov	w2, #0x5                   	// #5
  403f08:	mov	x0, xzr
  403f0c:	bl	401ad0 <dcgettext@plt>
  403f10:	mov	x1, x0
  403f14:	mov	w0, #0x1                   	// #1
  403f18:	bl	401af0 <errx@plt>
  403f1c:	stp	x29, x30, [sp, #-32]!
  403f20:	str	x19, [sp, #16]
  403f24:	mov	x19, x1
  403f28:	mov	x29, sp
  403f2c:	cbz	x1, 403f8c <tigetstr@plt+0x23ec>
  403f30:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403f34:	add	x1, x1, #0xcc5
  403f38:	mov	x0, x19
  403f3c:	bl	4019a0 <strcmp@plt>
  403f40:	cbz	w0, 403fb8 <tigetstr@plt+0x2418>
  403f44:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403f48:	add	x1, x1, #0xccb
  403f4c:	mov	x0, x19
  403f50:	bl	4019a0 <strcmp@plt>
  403f54:	cbz	w0, 403fc8 <tigetstr@plt+0x2428>
  403f58:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403f5c:	add	x1, x1, #0xbea
  403f60:	mov	w2, #0x5                   	// #5
  403f64:	mov	x0, xzr
  403f68:	bl	401ad0 <dcgettext@plt>
  403f6c:	mov	x1, x0
  403f70:	mov	x0, x19
  403f74:	bl	404e90 <tigetstr@plt+0x32f0>
  403f78:	cmp	w0, #0x3d
  403f7c:	b.cs	403fe4 <tigetstr@plt+0x2444>  // b.hs, b.nlast
  403f80:	ldr	x19, [sp, #16]
  403f84:	ldp	x29, x30, [sp], #32
  403f88:	ret
  403f8c:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  403f90:	ldrsw	x9, [x8, #600]
  403f94:	ldr	x19, [x0, x9, lsl #3]
  403f98:	cbz	x19, 403fa8 <tigetstr@plt+0x2408>
  403f9c:	ldrb	w10, [x19]
  403fa0:	cmp	w10, #0x2d
  403fa4:	b.ne	403fd8 <tigetstr@plt+0x2438>  // b.any
  403fa8:	mov	w0, #0xfffffffd            	// #-3
  403fac:	ldr	x19, [sp, #16]
  403fb0:	ldp	x29, x30, [sp], #32
  403fb4:	ret
  403fb8:	mov	w0, #0xffffffff            	// #-1
  403fbc:	ldr	x19, [sp, #16]
  403fc0:	ldp	x29, x30, [sp], #32
  403fc4:	ret
  403fc8:	mov	w0, #0xfffffffe            	// #-2
  403fcc:	ldr	x19, [sp, #16]
  403fd0:	ldp	x29, x30, [sp], #32
  403fd4:	ret
  403fd8:	add	w9, w9, #0x1
  403fdc:	str	w9, [x8, #600]
  403fe0:	b	403f30 <tigetstr@plt+0x2390>
  403fe4:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403fe8:	add	x1, x1, #0xbea
  403fec:	mov	w2, #0x5                   	// #5
  403ff0:	mov	x0, xzr
  403ff4:	bl	401ad0 <dcgettext@plt>
  403ff8:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  403ffc:	mov	x2, x0
  404000:	add	x1, x1, #0xc51
  404004:	mov	w0, #0x1                   	// #1
  404008:	mov	x3, x19
  40400c:	bl	401af0 <errx@plt>
  404010:	stp	x29, x30, [sp, #-32]!
  404014:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  404018:	str	x19, [sp, #16]
  40401c:	ldr	x19, [x8, #608]
  404020:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  404024:	add	x1, x1, #0xcdc
  404028:	mov	w2, #0x5                   	// #5
  40402c:	mov	x0, xzr
  404030:	mov	x29, sp
  404034:	bl	401ad0 <dcgettext@plt>
  404038:	mov	x1, x19
  40403c:	bl	401790 <fputs@plt>
  404040:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  404044:	add	x1, x1, #0xce5
  404048:	mov	w2, #0x5                   	// #5
  40404c:	mov	x0, xzr
  404050:	bl	401ad0 <dcgettext@plt>
  404054:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  404058:	ldr	x2, [x8, #616]
  40405c:	mov	x1, x0
  404060:	mov	x0, x19
  404064:	bl	401b50 <fprintf@plt>
  404068:	mov	w0, #0xa                   	// #10
  40406c:	mov	x1, x19
  404070:	bl	401810 <fputc@plt>
  404074:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  404078:	add	x1, x1, #0xcf4
  40407c:	mov	w2, #0x5                   	// #5
  404080:	mov	x0, xzr
  404084:	bl	401ad0 <dcgettext@plt>
  404088:	mov	x1, x19
  40408c:	bl	401790 <fputs@plt>
  404090:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  404094:	add	x1, x1, #0xd17
  404098:	mov	w2, #0x5                   	// #5
  40409c:	mov	x0, xzr
  4040a0:	bl	401ad0 <dcgettext@plt>
  4040a4:	mov	x1, x19
  4040a8:	bl	401790 <fputs@plt>
  4040ac:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4040b0:	add	x1, x1, #0xd22
  4040b4:	mov	w2, #0x5                   	// #5
  4040b8:	mov	x0, xzr
  4040bc:	bl	401ad0 <dcgettext@plt>
  4040c0:	mov	x1, x19
  4040c4:	bl	401790 <fputs@plt>
  4040c8:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4040cc:	add	x1, x1, #0xd65
  4040d0:	mov	w2, #0x5                   	// #5
  4040d4:	mov	x0, xzr
  4040d8:	bl	401ad0 <dcgettext@plt>
  4040dc:	mov	x1, x19
  4040e0:	bl	401790 <fputs@plt>
  4040e4:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4040e8:	add	x1, x1, #0xda6
  4040ec:	mov	w2, #0x5                   	// #5
  4040f0:	mov	x0, xzr
  4040f4:	bl	401ad0 <dcgettext@plt>
  4040f8:	mov	x1, x19
  4040fc:	bl	401790 <fputs@plt>
  404100:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  404104:	add	x1, x1, #0xde6
  404108:	mov	w2, #0x5                   	// #5
  40410c:	mov	x0, xzr
  404110:	bl	401ad0 <dcgettext@plt>
  404114:	mov	x1, x19
  404118:	bl	401790 <fputs@plt>
  40411c:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  404120:	add	x1, x1, #0xe34
  404124:	mov	w2, #0x5                   	// #5
  404128:	mov	x0, xzr
  40412c:	bl	401ad0 <dcgettext@plt>
  404130:	mov	x1, x19
  404134:	bl	401790 <fputs@plt>
  404138:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  40413c:	add	x1, x1, #0xe72
  404140:	mov	w2, #0x5                   	// #5
  404144:	mov	x0, xzr
  404148:	bl	401ad0 <dcgettext@plt>
  40414c:	mov	x1, x19
  404150:	bl	401790 <fputs@plt>
  404154:	mov	w0, #0xa                   	// #10
  404158:	mov	x1, x19
  40415c:	bl	401810 <fputc@plt>
  404160:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  404164:	add	x1, x1, #0xebc
  404168:	mov	w2, #0x5                   	// #5
  40416c:	mov	x0, xzr
  404170:	bl	401ad0 <dcgettext@plt>
  404174:	mov	x1, x19
  404178:	bl	401790 <fputs@plt>
  40417c:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  404180:	add	x1, x1, #0xeeb
  404184:	mov	w2, #0x5                   	// #5
  404188:	mov	x0, xzr
  40418c:	bl	401ad0 <dcgettext@plt>
  404190:	mov	x1, x19
  404194:	bl	401790 <fputs@plt>
  404198:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  40419c:	add	x1, x1, #0xf1b
  4041a0:	mov	w2, #0x5                   	// #5
  4041a4:	mov	x0, xzr
  4041a8:	bl	401ad0 <dcgettext@plt>
  4041ac:	mov	x1, x19
  4041b0:	bl	401790 <fputs@plt>
  4041b4:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4041b8:	add	x1, x1, #0xf57
  4041bc:	mov	w2, #0x5                   	// #5
  4041c0:	mov	x0, xzr
  4041c4:	bl	401ad0 <dcgettext@plt>
  4041c8:	mov	x1, x19
  4041cc:	bl	401790 <fputs@plt>
  4041d0:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4041d4:	add	x1, x1, #0xfa2
  4041d8:	mov	w2, #0x5                   	// #5
  4041dc:	mov	x0, xzr
  4041e0:	bl	401ad0 <dcgettext@plt>
  4041e4:	mov	x1, x19
  4041e8:	bl	401790 <fputs@plt>
  4041ec:	mov	w0, #0xa                   	// #10
  4041f0:	mov	x1, x19
  4041f4:	bl	401810 <fputc@plt>
  4041f8:	adrp	x1, 406000 <tigetstr@plt+0x4460>
  4041fc:	add	x1, x1, #0xfe3
  404200:	mov	w2, #0x5                   	// #5
  404204:	mov	x0, xzr
  404208:	bl	401ad0 <dcgettext@plt>
  40420c:	mov	x1, x19
  404210:	bl	401790 <fputs@plt>
  404214:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404218:	add	x1, x1, #0x23
  40421c:	mov	w2, #0x5                   	// #5
  404220:	mov	x0, xzr
  404224:	bl	401ad0 <dcgettext@plt>
  404228:	mov	x1, x19
  40422c:	bl	401790 <fputs@plt>
  404230:	mov	w0, #0xa                   	// #10
  404234:	mov	x1, x19
  404238:	bl	401810 <fputc@plt>
  40423c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404240:	add	x1, x1, #0x5c
  404244:	mov	w2, #0x5                   	// #5
  404248:	mov	x0, xzr
  40424c:	bl	401ad0 <dcgettext@plt>
  404250:	mov	x1, x19
  404254:	bl	401790 <fputs@plt>
  404258:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  40425c:	add	x1, x1, #0x91
  404260:	mov	w2, #0x5                   	// #5
  404264:	mov	x0, xzr
  404268:	bl	401ad0 <dcgettext@plt>
  40426c:	mov	x1, x19
  404270:	bl	401790 <fputs@plt>
  404274:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404278:	add	x1, x1, #0xc6
  40427c:	mov	w2, #0x5                   	// #5
  404280:	mov	x0, xzr
  404284:	bl	401ad0 <dcgettext@plt>
  404288:	mov	x1, x19
  40428c:	bl	401790 <fputs@plt>
  404290:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404294:	add	x1, x1, #0x100
  404298:	mov	w2, #0x5                   	// #5
  40429c:	mov	x0, xzr
  4042a0:	bl	401ad0 <dcgettext@plt>
  4042a4:	mov	x1, x19
  4042a8:	bl	401790 <fputs@plt>
  4042ac:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4042b0:	add	x1, x1, #0x13b
  4042b4:	mov	w2, #0x5                   	// #5
  4042b8:	mov	x0, xzr
  4042bc:	bl	401ad0 <dcgettext@plt>
  4042c0:	mov	x1, x19
  4042c4:	bl	401790 <fputs@plt>
  4042c8:	mov	w0, #0xa                   	// #10
  4042cc:	mov	x1, x19
  4042d0:	bl	401810 <fputc@plt>
  4042d4:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4042d8:	add	x1, x1, #0x181
  4042dc:	mov	w2, #0x5                   	// #5
  4042e0:	mov	x0, xzr
  4042e4:	bl	401ad0 <dcgettext@plt>
  4042e8:	mov	x1, x19
  4042ec:	bl	401790 <fputs@plt>
  4042f0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4042f4:	add	x1, x1, #0x1a6
  4042f8:	mov	w2, #0x5                   	// #5
  4042fc:	mov	x0, xzr
  404300:	bl	401ad0 <dcgettext@plt>
  404304:	mov	x1, x19
  404308:	bl	401790 <fputs@plt>
  40430c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404310:	add	x1, x1, #0x1ca
  404314:	mov	w2, #0x5                   	// #5
  404318:	mov	x0, xzr
  40431c:	bl	401ad0 <dcgettext@plt>
  404320:	mov	x1, x19
  404324:	bl	401790 <fputs@plt>
  404328:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  40432c:	add	x1, x1, #0x1f0
  404330:	mov	w2, #0x5                   	// #5
  404334:	mov	x0, xzr
  404338:	bl	401ad0 <dcgettext@plt>
  40433c:	mov	x1, x19
  404340:	bl	401790 <fputs@plt>
  404344:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404348:	add	x1, x1, #0x21a
  40434c:	mov	w2, #0x5                   	// #5
  404350:	mov	x0, xzr
  404354:	bl	401ad0 <dcgettext@plt>
  404358:	mov	x1, x19
  40435c:	bl	401790 <fputs@plt>
  404360:	mov	w0, #0xa                   	// #10
  404364:	mov	x1, x19
  404368:	bl	401810 <fputc@plt>
  40436c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404370:	add	x1, x1, #0x260
  404374:	mov	w2, #0x5                   	// #5
  404378:	mov	x0, xzr
  40437c:	bl	401ad0 <dcgettext@plt>
  404380:	mov	x1, x19
  404384:	bl	401790 <fputs@plt>
  404388:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  40438c:	add	x1, x1, #0x2a5
  404390:	mov	w2, #0x5                   	// #5
  404394:	mov	x0, xzr
  404398:	bl	401ad0 <dcgettext@plt>
  40439c:	mov	x1, x19
  4043a0:	bl	401790 <fputs@plt>
  4043a4:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4043a8:	add	x1, x1, #0x2f0
  4043ac:	mov	w2, #0x5                   	// #5
  4043b0:	mov	x0, xzr
  4043b4:	bl	401ad0 <dcgettext@plt>
  4043b8:	mov	x1, x19
  4043bc:	bl	401790 <fputs@plt>
  4043c0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4043c4:	add	x1, x1, #0x337
  4043c8:	mov	w2, #0x5                   	// #5
  4043cc:	mov	x0, xzr
  4043d0:	bl	401ad0 <dcgettext@plt>
  4043d4:	mov	x1, x19
  4043d8:	bl	401790 <fputs@plt>
  4043dc:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4043e0:	add	x1, x1, #0x377
  4043e4:	mov	w2, #0x5                   	// #5
  4043e8:	mov	x0, xzr
  4043ec:	bl	401ad0 <dcgettext@plt>
  4043f0:	mov	x1, x19
  4043f4:	bl	401790 <fputs@plt>
  4043f8:	mov	w0, #0xa                   	// #10
  4043fc:	mov	x1, x19
  404400:	bl	401810 <fputc@plt>
  404404:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404408:	add	x1, x1, #0x3c3
  40440c:	mov	w2, #0x5                   	// #5
  404410:	mov	x0, xzr
  404414:	bl	401ad0 <dcgettext@plt>
  404418:	mov	x1, x19
  40441c:	bl	401790 <fputs@plt>
  404420:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404424:	add	x1, x1, #0x40b
  404428:	mov	w2, #0x5                   	// #5
  40442c:	mov	x0, xzr
  404430:	bl	401ad0 <dcgettext@plt>
  404434:	mov	x1, x19
  404438:	bl	401790 <fputs@plt>
  40443c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404440:	add	x1, x1, #0x454
  404444:	mov	w2, #0x5                   	// #5
  404448:	mov	x0, xzr
  40444c:	bl	401ad0 <dcgettext@plt>
  404450:	mov	x1, x19
  404454:	bl	401790 <fputs@plt>
  404458:	mov	w0, #0xa                   	// #10
  40445c:	mov	x1, x19
  404460:	bl	401810 <fputc@plt>
  404464:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404468:	add	x1, x1, #0x48a
  40446c:	mov	w2, #0x5                   	// #5
  404470:	mov	x0, xzr
  404474:	bl	401ad0 <dcgettext@plt>
  404478:	mov	x1, x19
  40447c:	bl	401790 <fputs@plt>
  404480:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404484:	add	x1, x1, #0x4b5
  404488:	mov	w2, #0x5                   	// #5
  40448c:	mov	x0, xzr
  404490:	bl	401ad0 <dcgettext@plt>
  404494:	mov	x1, x19
  404498:	bl	401790 <fputs@plt>
  40449c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4044a0:	add	x1, x1, #0x4f3
  4044a4:	mov	w2, #0x5                   	// #5
  4044a8:	mov	x0, xzr
  4044ac:	bl	401ad0 <dcgettext@plt>
  4044b0:	mov	x1, x19
  4044b4:	bl	401790 <fputs@plt>
  4044b8:	mov	w0, #0xa                   	// #10
  4044bc:	mov	x1, x19
  4044c0:	bl	401810 <fputc@plt>
  4044c4:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4044c8:	add	x1, x1, #0x53a
  4044cc:	mov	w2, #0x5                   	// #5
  4044d0:	mov	x0, xzr
  4044d4:	bl	401ad0 <dcgettext@plt>
  4044d8:	mov	x1, x19
  4044dc:	bl	401790 <fputs@plt>
  4044e0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4044e4:	add	x1, x1, #0x57f
  4044e8:	mov	w2, #0x5                   	// #5
  4044ec:	mov	x0, xzr
  4044f0:	bl	401ad0 <dcgettext@plt>
  4044f4:	mov	x1, x19
  4044f8:	bl	401790 <fputs@plt>
  4044fc:	mov	w0, #0xa                   	// #10
  404500:	mov	x1, x19
  404504:	bl	401810 <fputc@plt>
  404508:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  40450c:	add	x1, x1, #0x5da
  404510:	mov	w2, #0x5                   	// #5
  404514:	mov	x0, xzr
  404518:	bl	401ad0 <dcgettext@plt>
  40451c:	mov	x1, x0
  404520:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  404524:	add	x0, x0, #0x5b7
  404528:	bl	401b10 <printf@plt>
  40452c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404530:	add	x1, x1, #0x60f
  404534:	mov	w2, #0x5                   	// #5
  404538:	mov	x0, xzr
  40453c:	bl	401ad0 <dcgettext@plt>
  404540:	mov	x1, x0
  404544:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  404548:	add	x0, x0, #0x5ec
  40454c:	bl	401b10 <printf@plt>
  404550:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404554:	add	x1, x1, #0x61f
  404558:	mov	w2, #0x5                   	// #5
  40455c:	mov	x0, xzr
  404560:	bl	401ad0 <dcgettext@plt>
  404564:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404568:	add	x1, x1, #0x63a
  40456c:	bl	401b10 <printf@plt>
  404570:	mov	w0, wzr
  404574:	bl	4017a0 <exit@plt>
  404578:	stp	x29, x30, [sp, #-32]!
  40457c:	str	x19, [sp, #16]
  404580:	mov	x19, x0
  404584:	adrp	x0, 406000 <tigetstr@plt+0x4460>
  404588:	add	x0, x0, #0xc58
  40458c:	mov	x1, x19
  404590:	mov	x29, sp
  404594:	bl	4019a0 <strcmp@plt>
  404598:	cbz	w0, 40466c <tigetstr@plt+0x2acc>
  40459c:	adrp	x0, 406000 <tigetstr@plt+0x4460>
  4045a0:	add	x0, x0, #0xc5e
  4045a4:	mov	x1, x19
  4045a8:	bl	4019a0 <strcmp@plt>
  4045ac:	cbz	w0, 404668 <tigetstr@plt+0x2ac8>
  4045b0:	adrp	x0, 406000 <tigetstr@plt+0x4460>
  4045b4:	add	x0, x0, #0xc62
  4045b8:	mov	x1, x19
  4045bc:	bl	4019a0 <strcmp@plt>
  4045c0:	cbz	w0, 404678 <tigetstr@plt+0x2ad8>
  4045c4:	adrp	x0, 406000 <tigetstr@plt+0x4460>
  4045c8:	add	x0, x0, #0xc68
  4045cc:	mov	x1, x19
  4045d0:	bl	4019a0 <strcmp@plt>
  4045d4:	cbz	w0, 404688 <tigetstr@plt+0x2ae8>
  4045d8:	adrp	x0, 406000 <tigetstr@plt+0x4460>
  4045dc:	add	x0, x0, #0xc6f
  4045e0:	mov	x1, x19
  4045e4:	bl	4019a0 <strcmp@plt>
  4045e8:	cbz	w0, 404698 <tigetstr@plt+0x2af8>
  4045ec:	adrp	x0, 406000 <tigetstr@plt+0x4460>
  4045f0:	add	x0, x0, #0xc74
  4045f4:	mov	x1, x19
  4045f8:	bl	4019a0 <strcmp@plt>
  4045fc:	cbz	w0, 4046a8 <tigetstr@plt+0x2b08>
  404600:	adrp	x0, 406000 <tigetstr@plt+0x4460>
  404604:	add	x0, x0, #0xc7c
  404608:	mov	x1, x19
  40460c:	bl	4019a0 <strcmp@plt>
  404610:	cbz	w0, 4046b8 <tigetstr@plt+0x2b18>
  404614:	adrp	x0, 406000 <tigetstr@plt+0x4460>
  404618:	add	x0, x0, #0xc81
  40461c:	mov	x1, x19
  404620:	bl	4019a0 <strcmp@plt>
  404624:	cbz	w0, 4046c8 <tigetstr@plt+0x2b28>
  404628:	adrp	x0, 406000 <tigetstr@plt+0x4460>
  40462c:	add	x0, x0, #0xc87
  404630:	mov	x1, x19
  404634:	bl	4019a0 <strcmp@plt>
  404638:	cbz	w0, 4046d8 <tigetstr@plt+0x2b38>
  40463c:	adrp	x0, 406000 <tigetstr@plt+0x4460>
  404640:	add	x0, x0, #0xb67
  404644:	mov	x1, x19
  404648:	bl	4019a0 <strcmp@plt>
  40464c:	cmp	w0, #0x0
  404650:	mov	w8, #0xffffffea            	// #-22
  404654:	mov	w9, #0x9                   	// #9
  404658:	csel	w0, w9, w8, eq  // eq = none
  40465c:	ldr	x19, [sp, #16]
  404660:	ldp	x29, x30, [sp], #32
  404664:	ret
  404668:	mov	w0, #0x1                   	// #1
  40466c:	ldr	x19, [sp, #16]
  404670:	ldp	x29, x30, [sp], #32
  404674:	ret
  404678:	mov	w0, #0x2                   	// #2
  40467c:	ldr	x19, [sp, #16]
  404680:	ldp	x29, x30, [sp], #32
  404684:	ret
  404688:	mov	w0, #0x3                   	// #3
  40468c:	ldr	x19, [sp, #16]
  404690:	ldp	x29, x30, [sp], #32
  404694:	ret
  404698:	mov	w0, #0x4                   	// #4
  40469c:	ldr	x19, [sp, #16]
  4046a0:	ldp	x29, x30, [sp], #32
  4046a4:	ret
  4046a8:	mov	w0, #0x5                   	// #5
  4046ac:	ldr	x19, [sp, #16]
  4046b0:	ldp	x29, x30, [sp], #32
  4046b4:	ret
  4046b8:	mov	w0, #0x6                   	// #6
  4046bc:	ldr	x19, [sp, #16]
  4046c0:	ldp	x29, x30, [sp], #32
  4046c4:	ret
  4046c8:	mov	w0, #0x7                   	// #7
  4046cc:	ldr	x19, [sp, #16]
  4046d0:	ldp	x29, x30, [sp], #32
  4046d4:	ret
  4046d8:	mov	w0, #0x8                   	// #8
  4046dc:	ldr	x19, [sp, #16]
  4046e0:	ldp	x29, x30, [sp], #32
  4046e4:	ret
  4046e8:	sub	sp, sp, #0x100
  4046ec:	stp	x29, x30, [sp, #240]
  4046f0:	add	x29, sp, #0xf0
  4046f4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4046f8:	mov	x9, sp
  4046fc:	sub	x10, x29, #0x70
  404700:	movk	x8, #0xff80, lsl #32
  404704:	add	x11, x29, #0x10
  404708:	add	x9, x9, #0x80
  40470c:	add	x10, x10, #0x30
  404710:	stp	x9, x8, [x29, #-16]
  404714:	stp	x11, x10, [x29, #-32]
  404718:	stp	x2, x3, [x29, #-112]
  40471c:	stp	x4, x5, [x29, #-96]
  404720:	stp	x6, x7, [x29, #-80]
  404724:	stp	q1, q2, [sp, #16]
  404728:	str	q0, [sp]
  40472c:	ldp	q0, q1, [x29, #-32]
  404730:	sub	x2, x29, #0x40
  404734:	stp	q3, q4, [sp, #48]
  404738:	stp	q5, q6, [sp, #80]
  40473c:	str	q7, [sp, #112]
  404740:	stp	q0, q1, [x29, #-64]
  404744:	bl	401a00 <vasprintf@plt>
  404748:	tbnz	w0, #31, 404758 <tigetstr@plt+0x2bb8>
  40474c:	ldp	x29, x30, [sp, #240]
  404750:	add	sp, sp, #0x100
  404754:	ret
  404758:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  40475c:	add	x1, x1, #0x994
  404760:	mov	w0, #0x1                   	// #1
  404764:	bl	401b60 <err@plt>
  404768:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  40476c:	str	w0, [x8, #576]
  404770:	ret
  404774:	sub	sp, sp, #0x70
  404778:	stp	x29, x30, [sp, #16]
  40477c:	stp	x28, x27, [sp, #32]
  404780:	stp	x26, x25, [sp, #48]
  404784:	stp	x24, x23, [sp, #64]
  404788:	stp	x22, x21, [sp, #80]
  40478c:	stp	x20, x19, [sp, #96]
  404790:	add	x29, sp, #0x10
  404794:	str	xzr, [x1]
  404798:	cbz	x0, 4047dc <tigetstr@plt+0x2c3c>
  40479c:	ldrb	w22, [x0]
  4047a0:	mov	x20, x0
  4047a4:	cbz	x22, 4047dc <tigetstr@plt+0x2c3c>
  4047a8:	mov	x21, x2
  4047ac:	mov	x19, x1
  4047b0:	bl	4019c0 <__ctype_b_loc@plt>
  4047b4:	ldr	x8, [x0]
  4047b8:	mov	x23, x0
  4047bc:	ldrh	w9, [x8, x22, lsl #1]
  4047c0:	tbz	w9, #13, 4047d4 <tigetstr@plt+0x2c34>
  4047c4:	add	x9, x20, #0x1
  4047c8:	ldrb	w22, [x9], #1
  4047cc:	ldrh	w10, [x8, x22, lsl #1]
  4047d0:	tbnz	w10, #13, 4047c8 <tigetstr@plt+0x2c28>
  4047d4:	cmp	w22, #0x2d
  4047d8:	b.ne	404810 <tigetstr@plt+0x2c70>  // b.any
  4047dc:	mov	w22, #0xffffffea            	// #-22
  4047e0:	neg	w19, w22
  4047e4:	bl	401b20 <__errno_location@plt>
  4047e8:	str	w19, [x0]
  4047ec:	mov	w0, w22
  4047f0:	ldp	x20, x19, [sp, #96]
  4047f4:	ldp	x22, x21, [sp, #80]
  4047f8:	ldp	x24, x23, [sp, #64]
  4047fc:	ldp	x26, x25, [sp, #48]
  404800:	ldp	x28, x27, [sp, #32]
  404804:	ldp	x29, x30, [sp, #16]
  404808:	add	sp, sp, #0x70
  40480c:	ret
  404810:	bl	401b20 <__errno_location@plt>
  404814:	mov	x24, x0
  404818:	str	wzr, [x0]
  40481c:	add	x1, sp, #0x8
  404820:	mov	x0, x20
  404824:	mov	w2, wzr
  404828:	mov	w3, wzr
  40482c:	str	xzr, [sp, #8]
  404830:	bl	401930 <__strtoul_internal@plt>
  404834:	ldr	x25, [sp, #8]
  404838:	ldr	w8, [x24]
  40483c:	cmp	x25, x20
  404840:	b.eq	4049c0 <tigetstr@plt+0x2e20>  // b.none
  404844:	add	x9, x0, #0x1
  404848:	mov	x20, x0
  40484c:	cmp	x9, #0x1
  404850:	b.hi	404858 <tigetstr@plt+0x2cb8>  // b.pmore
  404854:	cbnz	w8, 4049c4 <tigetstr@plt+0x2e24>
  404858:	cbz	x25, 4049d0 <tigetstr@plt+0x2e30>
  40485c:	ldrb	w8, [x25]
  404860:	cbz	w8, 4049d0 <tigetstr@plt+0x2e30>
  404864:	mov	w27, wzr
  404868:	mov	x28, xzr
  40486c:	b	40487c <tigetstr@plt+0x2cdc>
  404870:	mov	x28, xzr
  404874:	str	x22, [sp, #8]
  404878:	mov	x25, x22
  40487c:	ldrb	w8, [x25, #1]
  404880:	cmp	w8, #0x61
  404884:	b.le	4048b4 <tigetstr@plt+0x2d14>
  404888:	cmp	w8, #0x62
  40488c:	b.eq	4048bc <tigetstr@plt+0x2d1c>  // b.none
  404890:	cmp	w8, #0x69
  404894:	b.ne	4048cc <tigetstr@plt+0x2d2c>  // b.any
  404898:	ldrb	w8, [x25, #2]
  40489c:	orr	w8, w8, #0x20
  4048a0:	cmp	w8, #0x62
  4048a4:	b.ne	4048cc <tigetstr@plt+0x2d2c>  // b.any
  4048a8:	ldrb	w8, [x25, #3]
  4048ac:	cbnz	w8, 4048cc <tigetstr@plt+0x2d2c>
  4048b0:	b	4049e0 <tigetstr@plt+0x2e40>
  4048b4:	cmp	w8, #0x42
  4048b8:	b.ne	4048c8 <tigetstr@plt+0x2d28>  // b.any
  4048bc:	ldrb	w8, [x25, #2]
  4048c0:	cbnz	w8, 4048cc <tigetstr@plt+0x2d2c>
  4048c4:	b	4049e8 <tigetstr@plt+0x2e48>
  4048c8:	cbz	w8, 4049e0 <tigetstr@plt+0x2e40>
  4048cc:	bl	401850 <localeconv@plt>
  4048d0:	cbz	x0, 4048f0 <tigetstr@plt+0x2d50>
  4048d4:	ldr	x22, [x0]
  4048d8:	cbz	x22, 4048fc <tigetstr@plt+0x2d5c>
  4048dc:	mov	x0, x22
  4048e0:	bl	401780 <strlen@plt>
  4048e4:	mov	x26, x0
  4048e8:	mov	w8, #0x1                   	// #1
  4048ec:	b	404904 <tigetstr@plt+0x2d64>
  4048f0:	mov	w8, wzr
  4048f4:	mov	x22, xzr
  4048f8:	b	404900 <tigetstr@plt+0x2d60>
  4048fc:	mov	w8, wzr
  404900:	mov	x26, xzr
  404904:	cbnz	x28, 4047dc <tigetstr@plt+0x2c3c>
  404908:	ldrb	w9, [x25]
  40490c:	eor	w8, w8, #0x1
  404910:	cmp	w9, #0x0
  404914:	cset	w9, eq  // eq = none
  404918:	orr	w8, w8, w9
  40491c:	tbnz	w8, #0, 4047dc <tigetstr@plt+0x2c3c>
  404920:	mov	x0, x22
  404924:	mov	x1, x25
  404928:	mov	x2, x26
  40492c:	bl	4018e0 <strncmp@plt>
  404930:	cbnz	w0, 4047dc <tigetstr@plt+0x2c3c>
  404934:	add	x22, x25, x26
  404938:	ldrb	w8, [x22]
  40493c:	cmp	w8, #0x30
  404940:	b.ne	404954 <tigetstr@plt+0x2db4>  // b.any
  404944:	ldrb	w8, [x22, #1]!
  404948:	add	w27, w27, #0x1
  40494c:	cmp	w8, #0x30
  404950:	b.eq	404944 <tigetstr@plt+0x2da4>  // b.none
  404954:	ldr	x9, [x23]
  404958:	sxtb	x8, w8
  40495c:	ldrh	w8, [x9, x8, lsl #1]
  404960:	tbz	w8, #11, 404870 <tigetstr@plt+0x2cd0>
  404964:	add	x1, sp, #0x8
  404968:	mov	x0, x22
  40496c:	mov	w2, wzr
  404970:	mov	w3, wzr
  404974:	str	wzr, [x24]
  404978:	str	xzr, [sp, #8]
  40497c:	bl	401930 <__strtoul_internal@plt>
  404980:	ldr	x25, [sp, #8]
  404984:	ldr	w8, [x24]
  404988:	cmp	x25, x22
  40498c:	b.eq	4049c0 <tigetstr@plt+0x2e20>  // b.none
  404990:	add	x9, x0, #0x1
  404994:	cmp	x9, #0x1
  404998:	b.hi	4049a0 <tigetstr@plt+0x2e00>  // b.pmore
  40499c:	cbnz	w8, 4049c4 <tigetstr@plt+0x2e24>
  4049a0:	mov	x28, xzr
  4049a4:	cbz	x0, 40487c <tigetstr@plt+0x2cdc>
  4049a8:	cbz	x25, 4047dc <tigetstr@plt+0x2c3c>
  4049ac:	ldrb	w8, [x25]
  4049b0:	mov	w22, #0xffffffea            	// #-22
  4049b4:	mov	x28, x0
  4049b8:	cbnz	w8, 40487c <tigetstr@plt+0x2cdc>
  4049bc:	b	4047e0 <tigetstr@plt+0x2c40>
  4049c0:	cbz	w8, 4047dc <tigetstr@plt+0x2c3c>
  4049c4:	neg	w22, w8
  4049c8:	tbz	w22, #31, 4047ec <tigetstr@plt+0x2c4c>
  4049cc:	b	4047e0 <tigetstr@plt+0x2c40>
  4049d0:	mov	w22, wzr
  4049d4:	str	x20, [x19]
  4049d8:	tbz	w22, #31, 4047ec <tigetstr@plt+0x2c4c>
  4049dc:	b	4047e0 <tigetstr@plt+0x2c40>
  4049e0:	mov	w24, #0x400                 	// #1024
  4049e4:	b	4049ec <tigetstr@plt+0x2e4c>
  4049e8:	mov	w24, #0x3e8                 	// #1000
  4049ec:	ldrsb	w22, [x25]
  4049f0:	adrp	x23, 407000 <tigetstr@plt+0x5460>
  4049f4:	add	x23, x23, #0x9d1
  4049f8:	mov	w2, #0x9                   	// #9
  4049fc:	mov	x0, x23
  404a00:	mov	w1, w22
  404a04:	bl	401a90 <memchr@plt>
  404a08:	cbnz	x0, 404a28 <tigetstr@plt+0x2e88>
  404a0c:	adrp	x23, 407000 <tigetstr@plt+0x5460>
  404a10:	add	x23, x23, #0x9da
  404a14:	mov	w2, #0x9                   	// #9
  404a18:	mov	x0, x23
  404a1c:	mov	w1, w22
  404a20:	bl	401a90 <memchr@plt>
  404a24:	cbz	x0, 4047dc <tigetstr@plt+0x2c3c>
  404a28:	sub	w8, w0, w23
  404a2c:	adds	w8, w8, #0x1
  404a30:	b.cs	404a54 <tigetstr@plt+0x2eb4>  // b.hs, b.nlast
  404a34:	mvn	w9, w0
  404a38:	add	w9, w9, w23
  404a3c:	umulh	x10, x24, x20
  404a40:	cmp	xzr, x10
  404a44:	b.ne	404a5c <tigetstr@plt+0x2ebc>  // b.any
  404a48:	adds	w9, w9, #0x1
  404a4c:	mul	x20, x20, x24
  404a50:	b.cc	404a3c <tigetstr@plt+0x2e9c>  // b.lo, b.ul, b.last
  404a54:	mov	w22, wzr
  404a58:	b	404a60 <tigetstr@plt+0x2ec0>
  404a5c:	mov	w22, #0xffffffde            	// #-34
  404a60:	cbz	x21, 404a68 <tigetstr@plt+0x2ec8>
  404a64:	str	w8, [x21]
  404a68:	cbz	x28, 4049d4 <tigetstr@plt+0x2e34>
  404a6c:	cbz	w8, 4049d4 <tigetstr@plt+0x2e34>
  404a70:	mvn	w8, w0
  404a74:	add	w9, w8, w23
  404a78:	mov	w8, #0x1                   	// #1
  404a7c:	umulh	x10, x24, x8
  404a80:	cmp	xzr, x10
  404a84:	b.ne	404a94 <tigetstr@plt+0x2ef4>  // b.any
  404a88:	adds	w9, w9, #0x1
  404a8c:	mul	x8, x8, x24
  404a90:	b.cc	404a7c <tigetstr@plt+0x2edc>  // b.lo, b.ul, b.last
  404a94:	mov	w9, #0xa                   	// #10
  404a98:	cmp	x28, #0xb
  404a9c:	b.cc	404ab0 <tigetstr@plt+0x2f10>  // b.lo, b.ul, b.last
  404aa0:	add	x9, x9, x9, lsl #2
  404aa4:	lsl	x9, x9, #1
  404aa8:	cmp	x9, x28
  404aac:	b.cc	404aa0 <tigetstr@plt+0x2f00>  // b.lo, b.ul, b.last
  404ab0:	cmp	w27, #0x1
  404ab4:	b.lt	404b60 <tigetstr@plt+0x2fc0>  // b.tstop
  404ab8:	cmp	w27, #0x3
  404abc:	b.hi	404ac8 <tigetstr@plt+0x2f28>  // b.pmore
  404ac0:	mov	w10, wzr
  404ac4:	b	404b4c <tigetstr@plt+0x2fac>
  404ac8:	mov	w10, #0x1                   	// #1
  404acc:	dup	v0.2d, x10
  404ad0:	and	w10, w27, #0xfffffffc
  404ad4:	mov	v1.16b, v0.16b
  404ad8:	mov	v1.d[0], x9
  404adc:	mov	w9, w10
  404ae0:	fmov	x12, d1
  404ae4:	mov	x11, v1.d[1]
  404ae8:	add	x12, x12, x12, lsl #2
  404aec:	fmov	x13, d0
  404af0:	lsl	x12, x12, #1
  404af4:	add	x11, x11, x11, lsl #2
  404af8:	add	x13, x13, x13, lsl #2
  404afc:	mov	x14, v0.d[1]
  404b00:	fmov	d1, x12
  404b04:	lsl	x11, x11, #1
  404b08:	lsl	x13, x13, #1
  404b0c:	mov	v1.d[1], x11
  404b10:	add	x11, x14, x14, lsl #2
  404b14:	fmov	d0, x13
  404b18:	lsl	x11, x11, #1
  404b1c:	subs	w9, w9, #0x4
  404b20:	mov	v0.d[1], x11
  404b24:	b.ne	404ae0 <tigetstr@plt+0x2f40>  // b.any
  404b28:	mov	x9, v1.d[1]
  404b2c:	mov	x11, v0.d[1]
  404b30:	fmov	x12, d1
  404b34:	fmov	x13, d0
  404b38:	mul	x12, x13, x12
  404b3c:	mul	x9, x11, x9
  404b40:	cmp	w27, w10
  404b44:	mul	x9, x12, x9
  404b48:	b.eq	404b60 <tigetstr@plt+0x2fc0>  // b.none
  404b4c:	sub	w10, w27, w10
  404b50:	add	x9, x9, x9, lsl #2
  404b54:	subs	w10, w10, #0x1
  404b58:	lsl	x9, x9, #1
  404b5c:	b.ne	404b50 <tigetstr@plt+0x2fb0>  // b.any
  404b60:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404b64:	mov	w12, #0x1                   	// #1
  404b68:	movk	x10, #0xcccd
  404b6c:	mov	w11, #0xa                   	// #10
  404b70:	b	404b84 <tigetstr@plt+0x2fe4>
  404b74:	cmp	x28, #0x9
  404b78:	mov	x28, x13
  404b7c:	mov	x12, x14
  404b80:	b.ls	4049d4 <tigetstr@plt+0x2e34>  // b.plast
  404b84:	umulh	x13, x28, x10
  404b88:	lsr	x13, x13, #3
  404b8c:	add	x14, x12, x12, lsl #2
  404b90:	msub	x15, x13, x11, x28
  404b94:	lsl	x14, x14, #1
  404b98:	cbz	x15, 404b74 <tigetstr@plt+0x2fd4>
  404b9c:	udiv	x12, x9, x12
  404ba0:	udiv	x12, x12, x15
  404ba4:	udiv	x12, x8, x12
  404ba8:	add	x20, x12, x20
  404bac:	b	404b74 <tigetstr@plt+0x2fd4>
  404bb0:	mov	x2, xzr
  404bb4:	b	404774 <tigetstr@plt+0x2bd4>
  404bb8:	stp	x29, x30, [sp, #-48]!
  404bbc:	stp	x20, x19, [sp, #32]
  404bc0:	mov	x20, x1
  404bc4:	mov	x19, x0
  404bc8:	str	x21, [sp, #16]
  404bcc:	mov	x29, sp
  404bd0:	cbz	x0, 404c04 <tigetstr@plt+0x3064>
  404bd4:	ldrb	w21, [x19]
  404bd8:	mov	x8, x19
  404bdc:	cbz	w21, 404c08 <tigetstr@plt+0x3068>
  404be0:	bl	4019c0 <__ctype_b_loc@plt>
  404be4:	ldr	x9, [x0]
  404be8:	mov	x8, x19
  404bec:	and	x10, x21, #0xff
  404bf0:	ldrh	w10, [x9, x10, lsl #1]
  404bf4:	tbz	w10, #11, 404c08 <tigetstr@plt+0x3068>
  404bf8:	ldrb	w21, [x8, #1]!
  404bfc:	cbnz	w21, 404bec <tigetstr@plt+0x304c>
  404c00:	b	404c08 <tigetstr@plt+0x3068>
  404c04:	mov	x8, xzr
  404c08:	cbz	x20, 404c10 <tigetstr@plt+0x3070>
  404c0c:	str	x8, [x20]
  404c10:	cmp	x8, x19
  404c14:	b.ls	404c34 <tigetstr@plt+0x3094>  // b.plast
  404c18:	ldrb	w8, [x8]
  404c1c:	cmp	w8, #0x0
  404c20:	cset	w0, eq  // eq = none
  404c24:	ldp	x20, x19, [sp, #32]
  404c28:	ldr	x21, [sp, #16]
  404c2c:	ldp	x29, x30, [sp], #48
  404c30:	ret
  404c34:	mov	w0, wzr
  404c38:	ldp	x20, x19, [sp, #32]
  404c3c:	ldr	x21, [sp, #16]
  404c40:	ldp	x29, x30, [sp], #48
  404c44:	ret
  404c48:	stp	x29, x30, [sp, #-48]!
  404c4c:	stp	x20, x19, [sp, #32]
  404c50:	mov	x20, x1
  404c54:	mov	x19, x0
  404c58:	str	x21, [sp, #16]
  404c5c:	mov	x29, sp
  404c60:	cbz	x0, 404c94 <tigetstr@plt+0x30f4>
  404c64:	ldrb	w21, [x19]
  404c68:	mov	x8, x19
  404c6c:	cbz	w21, 404c98 <tigetstr@plt+0x30f8>
  404c70:	bl	4019c0 <__ctype_b_loc@plt>
  404c74:	ldr	x9, [x0]
  404c78:	mov	x8, x19
  404c7c:	and	x10, x21, #0xff
  404c80:	ldrh	w10, [x9, x10, lsl #1]
  404c84:	tbz	w10, #12, 404c98 <tigetstr@plt+0x30f8>
  404c88:	ldrb	w21, [x8, #1]!
  404c8c:	cbnz	w21, 404c7c <tigetstr@plt+0x30dc>
  404c90:	b	404c98 <tigetstr@plt+0x30f8>
  404c94:	mov	x8, xzr
  404c98:	cbz	x20, 404ca0 <tigetstr@plt+0x3100>
  404c9c:	str	x8, [x20]
  404ca0:	cmp	x8, x19
  404ca4:	b.ls	404cc4 <tigetstr@plt+0x3124>  // b.plast
  404ca8:	ldrb	w8, [x8]
  404cac:	cmp	w8, #0x0
  404cb0:	cset	w0, eq  // eq = none
  404cb4:	ldp	x20, x19, [sp, #32]
  404cb8:	ldr	x21, [sp, #16]
  404cbc:	ldp	x29, x30, [sp], #48
  404cc0:	ret
  404cc4:	mov	w0, wzr
  404cc8:	ldp	x20, x19, [sp, #32]
  404ccc:	ldr	x21, [sp, #16]
  404cd0:	ldp	x29, x30, [sp], #48
  404cd4:	ret
  404cd8:	sub	sp, sp, #0x110
  404cdc:	stp	x29, x30, [sp, #208]
  404ce0:	add	x29, sp, #0xd0
  404ce4:	mov	x8, #0xffffffffffffffd0    	// #-48
  404ce8:	mov	x9, sp
  404cec:	sub	x10, x29, #0x50
  404cf0:	stp	x28, x23, [sp, #224]
  404cf4:	stp	x22, x21, [sp, #240]
  404cf8:	stp	x20, x19, [sp, #256]
  404cfc:	mov	x20, x1
  404d00:	mov	x19, x0
  404d04:	movk	x8, #0xff80, lsl #32
  404d08:	add	x11, x29, #0x40
  404d0c:	add	x9, x9, #0x80
  404d10:	add	x22, x10, #0x30
  404d14:	mov	w23, #0xffffffd0            	// #-48
  404d18:	stp	x2, x3, [x29, #-80]
  404d1c:	stp	x4, x5, [x29, #-64]
  404d20:	stp	x6, x7, [x29, #-48]
  404d24:	stp	q1, q2, [sp, #16]
  404d28:	stp	q3, q4, [sp, #48]
  404d2c:	str	q0, [sp]
  404d30:	stp	q5, q6, [sp, #80]
  404d34:	str	q7, [sp, #112]
  404d38:	stp	x9, x8, [x29, #-16]
  404d3c:	stp	x11, x22, [x29, #-32]
  404d40:	tbnz	w23, #31, 404d4c <tigetstr@plt+0x31ac>
  404d44:	mov	w8, w23
  404d48:	b	404d64 <tigetstr@plt+0x31c4>
  404d4c:	add	w8, w23, #0x8
  404d50:	cmn	w23, #0x8
  404d54:	stur	w8, [x29, #-8]
  404d58:	b.gt	404d64 <tigetstr@plt+0x31c4>
  404d5c:	add	x9, x22, w23, sxtw
  404d60:	b	404d70 <tigetstr@plt+0x31d0>
  404d64:	ldur	x9, [x29, #-32]
  404d68:	add	x10, x9, #0x8
  404d6c:	stur	x10, [x29, #-32]
  404d70:	ldr	x1, [x9]
  404d74:	cbz	x1, 404dec <tigetstr@plt+0x324c>
  404d78:	tbnz	w8, #31, 404d84 <tigetstr@plt+0x31e4>
  404d7c:	mov	w23, w8
  404d80:	b	404d9c <tigetstr@plt+0x31fc>
  404d84:	add	w23, w8, #0x8
  404d88:	cmn	w8, #0x8
  404d8c:	stur	w23, [x29, #-8]
  404d90:	b.gt	404d9c <tigetstr@plt+0x31fc>
  404d94:	add	x8, x22, w8, sxtw
  404d98:	b	404da8 <tigetstr@plt+0x3208>
  404d9c:	ldur	x8, [x29, #-32]
  404da0:	add	x9, x8, #0x8
  404da4:	stur	x9, [x29, #-32]
  404da8:	ldr	x21, [x8]
  404dac:	cbz	x21, 404dec <tigetstr@plt+0x324c>
  404db0:	mov	x0, x19
  404db4:	bl	4019a0 <strcmp@plt>
  404db8:	cbz	w0, 404dd0 <tigetstr@plt+0x3230>
  404dbc:	mov	x0, x19
  404dc0:	mov	x1, x21
  404dc4:	bl	4019a0 <strcmp@plt>
  404dc8:	cbnz	w0, 404d40 <tigetstr@plt+0x31a0>
  404dcc:	b	404dd4 <tigetstr@plt+0x3234>
  404dd0:	mov	w0, #0x1                   	// #1
  404dd4:	ldp	x20, x19, [sp, #256]
  404dd8:	ldp	x22, x21, [sp, #240]
  404ddc:	ldp	x28, x23, [sp, #224]
  404de0:	ldp	x29, x30, [sp, #208]
  404de4:	add	sp, sp, #0x110
  404de8:	ret
  404dec:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  404df0:	ldr	w0, [x8, #576]
  404df4:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404df8:	add	x1, x1, #0x9e3
  404dfc:	mov	x2, x20
  404e00:	mov	x3, x19
  404e04:	bl	401af0 <errx@plt>
  404e08:	cbz	x1, 404e2c <tigetstr@plt+0x328c>
  404e0c:	sxtb	w8, w2
  404e10:	ldrsb	w9, [x0]
  404e14:	cbz	w9, 404e2c <tigetstr@plt+0x328c>
  404e18:	cmp	w8, w9
  404e1c:	b.eq	404e30 <tigetstr@plt+0x3290>  // b.none
  404e20:	sub	x1, x1, #0x1
  404e24:	add	x0, x0, #0x1
  404e28:	cbnz	x1, 404e10 <tigetstr@plt+0x3270>
  404e2c:	mov	x0, xzr
  404e30:	ret
  404e34:	stp	x29, x30, [sp, #-32]!
  404e38:	stp	x20, x19, [sp, #16]
  404e3c:	mov	x29, sp
  404e40:	mov	x20, x1
  404e44:	mov	x19, x0
  404e48:	bl	404fa4 <tigetstr@plt+0x3404>
  404e4c:	cmp	x0, w0, sxtw
  404e50:	b.ne	404e68 <tigetstr@plt+0x32c8>  // b.any
  404e54:	cmp	w0, w0, sxth
  404e58:	b.ne	404e68 <tigetstr@plt+0x32c8>  // b.any
  404e5c:	ldp	x20, x19, [sp, #16]
  404e60:	ldp	x29, x30, [sp], #32
  404e64:	ret
  404e68:	bl	401b20 <__errno_location@plt>
  404e6c:	mov	w8, #0x22                  	// #34
  404e70:	str	w8, [x0]
  404e74:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  404e78:	ldr	w0, [x8, #576]
  404e7c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404e80:	add	x1, x1, #0x9e3
  404e84:	mov	x2, x20
  404e88:	mov	x3, x19
  404e8c:	bl	401b60 <err@plt>
  404e90:	stp	x29, x30, [sp, #-32]!
  404e94:	stp	x20, x19, [sp, #16]
  404e98:	mov	x29, sp
  404e9c:	mov	x20, x1
  404ea0:	mov	x19, x0
  404ea4:	bl	404fa4 <tigetstr@plt+0x3404>
  404ea8:	cmp	x0, w0, sxtw
  404eac:	b.ne	404ebc <tigetstr@plt+0x331c>  // b.any
  404eb0:	ldp	x20, x19, [sp, #16]
  404eb4:	ldp	x29, x30, [sp], #32
  404eb8:	ret
  404ebc:	bl	401b20 <__errno_location@plt>
  404ec0:	mov	w8, #0x22                  	// #34
  404ec4:	str	w8, [x0]
  404ec8:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  404ecc:	ldr	w0, [x8, #576]
  404ed0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404ed4:	add	x1, x1, #0x9e3
  404ed8:	mov	x2, x20
  404edc:	mov	x3, x19
  404ee0:	bl	401b60 <err@plt>
  404ee4:	stp	x29, x30, [sp, #-32]!
  404ee8:	mov	w2, #0xa                   	// #10
  404eec:	stp	x20, x19, [sp, #16]
  404ef0:	mov	x29, sp
  404ef4:	mov	x20, x1
  404ef8:	mov	x19, x0
  404efc:	bl	405114 <tigetstr@plt+0x3574>
  404f00:	lsr	x8, x0, #32
  404f04:	cbnz	x8, 404f1c <tigetstr@plt+0x337c>
  404f08:	cmp	w0, #0x10, lsl #12
  404f0c:	b.cs	404f1c <tigetstr@plt+0x337c>  // b.hs, b.nlast
  404f10:	ldp	x20, x19, [sp, #16]
  404f14:	ldp	x29, x30, [sp], #32
  404f18:	ret
  404f1c:	bl	401b20 <__errno_location@plt>
  404f20:	mov	w8, #0x22                  	// #34
  404f24:	str	w8, [x0]
  404f28:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  404f2c:	ldr	w0, [x8, #576]
  404f30:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404f34:	add	x1, x1, #0x9e3
  404f38:	mov	x2, x20
  404f3c:	mov	x3, x19
  404f40:	bl	401b60 <err@plt>
  404f44:	stp	x29, x30, [sp, #-32]!
  404f48:	mov	w2, #0x10                  	// #16
  404f4c:	stp	x20, x19, [sp, #16]
  404f50:	mov	x29, sp
  404f54:	mov	x20, x1
  404f58:	mov	x19, x0
  404f5c:	bl	405114 <tigetstr@plt+0x3574>
  404f60:	lsr	x8, x0, #32
  404f64:	cbnz	x8, 404f7c <tigetstr@plt+0x33dc>
  404f68:	cmp	w0, #0x10, lsl #12
  404f6c:	b.cs	404f7c <tigetstr@plt+0x33dc>  // b.hs, b.nlast
  404f70:	ldp	x20, x19, [sp, #16]
  404f74:	ldp	x29, x30, [sp], #32
  404f78:	ret
  404f7c:	bl	401b20 <__errno_location@plt>
  404f80:	mov	w8, #0x22                  	// #34
  404f84:	str	w8, [x0]
  404f88:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  404f8c:	ldr	w0, [x8, #576]
  404f90:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  404f94:	add	x1, x1, #0x9e3
  404f98:	mov	x2, x20
  404f9c:	mov	x3, x19
  404fa0:	bl	401b60 <err@plt>
  404fa4:	stp	x29, x30, [sp, #-48]!
  404fa8:	mov	x29, sp
  404fac:	str	x21, [sp, #16]
  404fb0:	stp	x20, x19, [sp, #32]
  404fb4:	mov	x20, x1
  404fb8:	mov	x19, x0
  404fbc:	str	xzr, [x29, #24]
  404fc0:	bl	401b20 <__errno_location@plt>
  404fc4:	str	wzr, [x0]
  404fc8:	cbz	x19, 40501c <tigetstr@plt+0x347c>
  404fcc:	ldrb	w8, [x19]
  404fd0:	cbz	w8, 40501c <tigetstr@plt+0x347c>
  404fd4:	mov	x21, x0
  404fd8:	add	x1, x29, #0x18
  404fdc:	mov	w2, #0xa                   	// #10
  404fe0:	mov	x0, x19
  404fe4:	mov	w3, wzr
  404fe8:	bl	4018d0 <__strtol_internal@plt>
  404fec:	ldr	w8, [x21]
  404ff0:	cbnz	w8, 405038 <tigetstr@plt+0x3498>
  404ff4:	ldr	x8, [x29, #24]
  404ff8:	cmp	x8, x19
  404ffc:	b.eq	40501c <tigetstr@plt+0x347c>  // b.none
  405000:	cbz	x8, 40500c <tigetstr@plt+0x346c>
  405004:	ldrb	w8, [x8]
  405008:	cbnz	w8, 40501c <tigetstr@plt+0x347c>
  40500c:	ldp	x20, x19, [sp, #32]
  405010:	ldr	x21, [sp, #16]
  405014:	ldp	x29, x30, [sp], #48
  405018:	ret
  40501c:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  405020:	ldr	w0, [x8, #576]
  405024:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  405028:	add	x1, x1, #0x9e3
  40502c:	mov	x2, x20
  405030:	mov	x3, x19
  405034:	bl	401af0 <errx@plt>
  405038:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  40503c:	ldr	w0, [x9, #576]
  405040:	cmp	w8, #0x22
  405044:	b.ne	405024 <tigetstr@plt+0x3484>  // b.any
  405048:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  40504c:	add	x1, x1, #0x9e3
  405050:	mov	x2, x20
  405054:	mov	x3, x19
  405058:	bl	401b60 <err@plt>
  40505c:	stp	x29, x30, [sp, #-32]!
  405060:	mov	w2, #0xa                   	// #10
  405064:	stp	x20, x19, [sp, #16]
  405068:	mov	x29, sp
  40506c:	mov	x20, x1
  405070:	mov	x19, x0
  405074:	bl	405114 <tigetstr@plt+0x3574>
  405078:	lsr	x8, x0, #32
  40507c:	cbnz	x8, 40508c <tigetstr@plt+0x34ec>
  405080:	ldp	x20, x19, [sp, #16]
  405084:	ldp	x29, x30, [sp], #32
  405088:	ret
  40508c:	bl	401b20 <__errno_location@plt>
  405090:	mov	w8, #0x22                  	// #34
  405094:	str	w8, [x0]
  405098:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  40509c:	ldr	w0, [x8, #576]
  4050a0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4050a4:	add	x1, x1, #0x9e3
  4050a8:	mov	x2, x20
  4050ac:	mov	x3, x19
  4050b0:	bl	401b60 <err@plt>
  4050b4:	stp	x29, x30, [sp, #-32]!
  4050b8:	mov	w2, #0x10                  	// #16
  4050bc:	stp	x20, x19, [sp, #16]
  4050c0:	mov	x29, sp
  4050c4:	mov	x20, x1
  4050c8:	mov	x19, x0
  4050cc:	bl	405114 <tigetstr@plt+0x3574>
  4050d0:	lsr	x8, x0, #32
  4050d4:	cbnz	x8, 4050e4 <tigetstr@plt+0x3544>
  4050d8:	ldp	x20, x19, [sp, #16]
  4050dc:	ldp	x29, x30, [sp], #32
  4050e0:	ret
  4050e4:	bl	401b20 <__errno_location@plt>
  4050e8:	mov	w8, #0x22                  	// #34
  4050ec:	str	w8, [x0]
  4050f0:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  4050f4:	ldr	w0, [x8, #576]
  4050f8:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4050fc:	add	x1, x1, #0x9e3
  405100:	mov	x2, x20
  405104:	mov	x3, x19
  405108:	bl	401b60 <err@plt>
  40510c:	mov	w2, #0xa                   	// #10
  405110:	b	405114 <tigetstr@plt+0x3574>
  405114:	sub	sp, sp, #0x40
  405118:	stp	x29, x30, [sp, #16]
  40511c:	stp	x22, x21, [sp, #32]
  405120:	stp	x20, x19, [sp, #48]
  405124:	add	x29, sp, #0x10
  405128:	mov	w21, w2
  40512c:	mov	x20, x1
  405130:	mov	x19, x0
  405134:	str	xzr, [sp, #8]
  405138:	bl	401b20 <__errno_location@plt>
  40513c:	str	wzr, [x0]
  405140:	cbz	x19, 405198 <tigetstr@plt+0x35f8>
  405144:	ldrb	w8, [x19]
  405148:	cbz	w8, 405198 <tigetstr@plt+0x35f8>
  40514c:	mov	x22, x0
  405150:	add	x1, sp, #0x8
  405154:	mov	x0, x19
  405158:	mov	w2, w21
  40515c:	mov	w3, wzr
  405160:	bl	401930 <__strtoul_internal@plt>
  405164:	ldr	w8, [x22]
  405168:	cbnz	w8, 4051b4 <tigetstr@plt+0x3614>
  40516c:	ldr	x8, [sp, #8]
  405170:	cmp	x8, x19
  405174:	b.eq	405198 <tigetstr@plt+0x35f8>  // b.none
  405178:	cbz	x8, 405184 <tigetstr@plt+0x35e4>
  40517c:	ldrb	w8, [x8]
  405180:	cbnz	w8, 405198 <tigetstr@plt+0x35f8>
  405184:	ldp	x20, x19, [sp, #48]
  405188:	ldp	x22, x21, [sp, #32]
  40518c:	ldp	x29, x30, [sp, #16]
  405190:	add	sp, sp, #0x40
  405194:	ret
  405198:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  40519c:	ldr	w0, [x8, #576]
  4051a0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4051a4:	add	x1, x1, #0x9e3
  4051a8:	mov	x2, x20
  4051ac:	mov	x3, x19
  4051b0:	bl	401af0 <errx@plt>
  4051b4:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  4051b8:	ldr	w0, [x9, #576]
  4051bc:	cmp	w8, #0x22
  4051c0:	b.ne	4051a0 <tigetstr@plt+0x3600>  // b.any
  4051c4:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4051c8:	add	x1, x1, #0x9e3
  4051cc:	mov	x2, x20
  4051d0:	mov	x3, x19
  4051d4:	bl	401b60 <err@plt>
  4051d8:	mov	w2, #0x10                  	// #16
  4051dc:	b	405114 <tigetstr@plt+0x3574>
  4051e0:	stp	x29, x30, [sp, #-48]!
  4051e4:	mov	x29, sp
  4051e8:	str	x21, [sp, #16]
  4051ec:	stp	x20, x19, [sp, #32]
  4051f0:	mov	x20, x1
  4051f4:	mov	x19, x0
  4051f8:	str	xzr, [x29, #24]
  4051fc:	bl	401b20 <__errno_location@plt>
  405200:	str	wzr, [x0]
  405204:	cbz	x19, 405250 <tigetstr@plt+0x36b0>
  405208:	ldrb	w8, [x19]
  40520c:	cbz	w8, 405250 <tigetstr@plt+0x36b0>
  405210:	mov	x21, x0
  405214:	add	x1, x29, #0x18
  405218:	mov	x0, x19
  40521c:	bl	4017d0 <strtod@plt>
  405220:	ldr	w8, [x21]
  405224:	cbnz	w8, 40526c <tigetstr@plt+0x36cc>
  405228:	ldr	x8, [x29, #24]
  40522c:	cmp	x8, x19
  405230:	b.eq	405250 <tigetstr@plt+0x36b0>  // b.none
  405234:	cbz	x8, 405240 <tigetstr@plt+0x36a0>
  405238:	ldrb	w8, [x8]
  40523c:	cbnz	w8, 405250 <tigetstr@plt+0x36b0>
  405240:	ldp	x20, x19, [sp, #32]
  405244:	ldr	x21, [sp, #16]
  405248:	ldp	x29, x30, [sp], #48
  40524c:	ret
  405250:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  405254:	ldr	w0, [x8, #576]
  405258:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  40525c:	add	x1, x1, #0x9e3
  405260:	mov	x2, x20
  405264:	mov	x3, x19
  405268:	bl	401af0 <errx@plt>
  40526c:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  405270:	ldr	w0, [x9, #576]
  405274:	cmp	w8, #0x22
  405278:	b.ne	405258 <tigetstr@plt+0x36b8>  // b.any
  40527c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  405280:	add	x1, x1, #0x9e3
  405284:	mov	x2, x20
  405288:	mov	x3, x19
  40528c:	bl	401b60 <err@plt>
  405290:	stp	x29, x30, [sp, #-48]!
  405294:	mov	x29, sp
  405298:	str	x21, [sp, #16]
  40529c:	stp	x20, x19, [sp, #32]
  4052a0:	mov	x20, x1
  4052a4:	mov	x19, x0
  4052a8:	str	xzr, [x29, #24]
  4052ac:	bl	401b20 <__errno_location@plt>
  4052b0:	str	wzr, [x0]
  4052b4:	cbz	x19, 405304 <tigetstr@plt+0x3764>
  4052b8:	ldrb	w8, [x19]
  4052bc:	cbz	w8, 405304 <tigetstr@plt+0x3764>
  4052c0:	mov	x21, x0
  4052c4:	add	x1, x29, #0x18
  4052c8:	mov	w2, #0xa                   	// #10
  4052cc:	mov	x0, x19
  4052d0:	bl	4019d0 <strtol@plt>
  4052d4:	ldr	w8, [x21]
  4052d8:	cbnz	w8, 405320 <tigetstr@plt+0x3780>
  4052dc:	ldr	x8, [x29, #24]
  4052e0:	cmp	x8, x19
  4052e4:	b.eq	405304 <tigetstr@plt+0x3764>  // b.none
  4052e8:	cbz	x8, 4052f4 <tigetstr@plt+0x3754>
  4052ec:	ldrb	w8, [x8]
  4052f0:	cbnz	w8, 405304 <tigetstr@plt+0x3764>
  4052f4:	ldp	x20, x19, [sp, #32]
  4052f8:	ldr	x21, [sp, #16]
  4052fc:	ldp	x29, x30, [sp], #48
  405300:	ret
  405304:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  405308:	ldr	w0, [x8, #576]
  40530c:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  405310:	add	x1, x1, #0x9e3
  405314:	mov	x2, x20
  405318:	mov	x3, x19
  40531c:	bl	401af0 <errx@plt>
  405320:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  405324:	ldr	w0, [x9, #576]
  405328:	cmp	w8, #0x22
  40532c:	b.ne	40530c <tigetstr@plt+0x376c>  // b.any
  405330:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  405334:	add	x1, x1, #0x9e3
  405338:	mov	x2, x20
  40533c:	mov	x3, x19
  405340:	bl	401b60 <err@plt>
  405344:	stp	x29, x30, [sp, #-48]!
  405348:	mov	x29, sp
  40534c:	str	x21, [sp, #16]
  405350:	stp	x20, x19, [sp, #32]
  405354:	mov	x20, x1
  405358:	mov	x19, x0
  40535c:	str	xzr, [x29, #24]
  405360:	bl	401b20 <__errno_location@plt>
  405364:	str	wzr, [x0]
  405368:	cbz	x19, 4053b8 <tigetstr@plt+0x3818>
  40536c:	ldrb	w8, [x19]
  405370:	cbz	w8, 4053b8 <tigetstr@plt+0x3818>
  405374:	mov	x21, x0
  405378:	add	x1, x29, #0x18
  40537c:	mov	w2, #0xa                   	// #10
  405380:	mov	x0, x19
  405384:	bl	401770 <strtoul@plt>
  405388:	ldr	w8, [x21]
  40538c:	cbnz	w8, 4053d4 <tigetstr@plt+0x3834>
  405390:	ldr	x8, [x29, #24]
  405394:	cmp	x8, x19
  405398:	b.eq	4053b8 <tigetstr@plt+0x3818>  // b.none
  40539c:	cbz	x8, 4053a8 <tigetstr@plt+0x3808>
  4053a0:	ldrb	w8, [x8]
  4053a4:	cbnz	w8, 4053b8 <tigetstr@plt+0x3818>
  4053a8:	ldp	x20, x19, [sp, #32]
  4053ac:	ldr	x21, [sp, #16]
  4053b0:	ldp	x29, x30, [sp], #48
  4053b4:	ret
  4053b8:	adrp	x8, 418000 <tigetstr@plt+0x16460>
  4053bc:	ldr	w0, [x8, #576]
  4053c0:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4053c4:	add	x1, x1, #0x9e3
  4053c8:	mov	x2, x20
  4053cc:	mov	x3, x19
  4053d0:	bl	401af0 <errx@plt>
  4053d4:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  4053d8:	ldr	w0, [x9, #576]
  4053dc:	cmp	w8, #0x22
  4053e0:	b.ne	4053c0 <tigetstr@plt+0x3820>  // b.any
  4053e4:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  4053e8:	add	x1, x1, #0x9e3
  4053ec:	mov	x2, x20
  4053f0:	mov	x3, x19
  4053f4:	bl	401b60 <err@plt>
  4053f8:	sub	sp, sp, #0x30
  4053fc:	stp	x20, x19, [sp, #32]
  405400:	mov	x20, x1
  405404:	add	x1, sp, #0x8
  405408:	mov	x2, xzr
  40540c:	stp	x29, x30, [sp, #16]
  405410:	add	x29, sp, #0x10
  405414:	mov	x19, x0
  405418:	bl	404774 <tigetstr@plt+0x2bd4>
  40541c:	cbnz	w0, 405434 <tigetstr@plt+0x3894>
  405420:	ldr	x0, [sp, #8]
  405424:	ldp	x20, x19, [sp, #32]
  405428:	ldp	x29, x30, [sp, #16]
  40542c:	add	sp, sp, #0x30
  405430:	ret
  405434:	bl	401b20 <__errno_location@plt>
  405438:	adrp	x9, 418000 <tigetstr@plt+0x16460>
  40543c:	ldr	w8, [x0]
  405440:	ldr	w0, [x9, #576]
  405444:	adrp	x1, 407000 <tigetstr@plt+0x5460>
  405448:	add	x1, x1, #0x9e3
  40544c:	mov	x2, x20
  405450:	mov	x3, x19
  405454:	cbnz	w8, 40545c <tigetstr@plt+0x38bc>
  405458:	bl	401af0 <errx@plt>
  40545c:	bl	401b60 <err@plt>
  405460:	stp	x29, x30, [sp, #-32]!
  405464:	str	x19, [sp, #16]
  405468:	mov	x19, x1
  40546c:	mov	x1, x2
  405470:	mov	x29, sp
  405474:	bl	4051e0 <tigetstr@plt+0x3640>
  405478:	fcvtzs	x8, d0
  40547c:	mov	x9, #0x848000000000        	// #145685290680320
  405480:	movk	x9, #0x412e, lsl #48
  405484:	scvtf	d1, x8
  405488:	fmov	d2, x9
  40548c:	fsub	d0, d0, d1
  405490:	fmul	d0, d0, d2
  405494:	fcvtzs	x9, d0
  405498:	stp	x8, x9, [x19]
  40549c:	ldr	x19, [sp, #16]
  4054a0:	ldp	x29, x30, [sp], #32
  4054a4:	ret
  4054a8:	and	w8, w0, #0xf000
  4054ac:	sub	w8, w8, #0x1, lsl #12
  4054b0:	lsr	w9, w8, #12
  4054b4:	cmp	w9, #0xb
  4054b8:	mov	w8, wzr
  4054bc:	b.hi	405510 <tigetstr@plt+0x3970>  // b.pmore
  4054c0:	adrp	x10, 407000 <tigetstr@plt+0x5460>
  4054c4:	add	x10, x10, #0x9c5
  4054c8:	adr	x11, 4054dc <tigetstr@plt+0x393c>
  4054cc:	ldrb	w12, [x10, x9]
  4054d0:	add	x11, x11, x12, lsl #2
  4054d4:	mov	w9, #0x64                  	// #100
  4054d8:	br	x11
  4054dc:	mov	w9, #0x70                  	// #112
  4054e0:	b	405508 <tigetstr@plt+0x3968>
  4054e4:	mov	w9, #0x63                  	// #99
  4054e8:	b	405508 <tigetstr@plt+0x3968>
  4054ec:	mov	w9, #0x62                  	// #98
  4054f0:	b	405508 <tigetstr@plt+0x3968>
  4054f4:	mov	w9, #0x6c                  	// #108
  4054f8:	b	405508 <tigetstr@plt+0x3968>
  4054fc:	mov	w9, #0x73                  	// #115
  405500:	b	405508 <tigetstr@plt+0x3968>
  405504:	mov	w9, #0x2d                  	// #45
  405508:	mov	w8, #0x1                   	// #1
  40550c:	strb	w9, [x1]
  405510:	tst	w0, #0x100
  405514:	mov	w9, #0x72                  	// #114
  405518:	mov	w10, #0x2d                  	// #45
  40551c:	add	x11, x1, x8
  405520:	mov	w12, #0x77                  	// #119
  405524:	csel	w17, w10, w9, eq  // eq = none
  405528:	tst	w0, #0x80
  40552c:	mov	w14, #0x53                  	// #83
  405530:	mov	w15, #0x73                  	// #115
  405534:	mov	w16, #0x78                  	// #120
  405538:	strb	w17, [x11]
  40553c:	csel	w17, w10, w12, eq  // eq = none
  405540:	tst	w0, #0x40
  405544:	orr	x13, x8, #0x2
  405548:	strb	w17, [x11, #1]
  40554c:	csel	w11, w15, w14, ne  // ne = any
  405550:	csel	w17, w16, w10, ne  // ne = any
  405554:	tst	w0, #0x800
  405558:	csel	w11, w17, w11, eq  // eq = none
  40555c:	add	x13, x13, x1
  405560:	tst	w0, #0x20
  405564:	strb	w11, [x13]
  405568:	csel	w11, w10, w9, eq  // eq = none
  40556c:	tst	w0, #0x10
  405570:	strb	w11, [x13, #1]
  405574:	csel	w11, w10, w12, eq  // eq = none
  405578:	tst	w0, #0x8
  40557c:	csel	w14, w15, w14, ne  // ne = any
  405580:	csel	w15, w16, w10, ne  // ne = any
  405584:	tst	w0, #0x400
  405588:	orr	x8, x8, #0x6
  40558c:	csel	w14, w15, w14, eq  // eq = none
  405590:	tst	w0, #0x4
  405594:	add	x8, x8, x1
  405598:	csel	w9, w10, w9, eq  // eq = none
  40559c:	tst	w0, #0x2
  4055a0:	mov	w17, #0x54                  	// #84
  4055a4:	strb	w11, [x13, #2]
  4055a8:	mov	w11, #0x74                  	// #116
  4055ac:	strb	w14, [x13, #3]
  4055b0:	strb	w9, [x8]
  4055b4:	csel	w9, w10, w12, eq  // eq = none
  4055b8:	tst	w0, #0x1
  4055bc:	strb	w9, [x8, #1]
  4055c0:	csel	w9, w11, w17, ne  // ne = any
  4055c4:	csel	w10, w16, w10, ne  // ne = any
  4055c8:	tst	w0, #0x200
  4055cc:	csel	w9, w10, w9, eq  // eq = none
  4055d0:	mov	x0, x1
  4055d4:	strb	w9, [x8, #2]
  4055d8:	strb	wzr, [x8, #3]
  4055dc:	ret
  4055e0:	sub	sp, sp, #0x50
  4055e4:	add	x8, sp, #0x8
  4055e8:	stp	x29, x30, [sp, #48]
  4055ec:	stp	x20, x19, [sp, #64]
  4055f0:	add	x29, sp, #0x30
  4055f4:	tbz	w0, #1, 405604 <tigetstr@plt+0x3a64>
  4055f8:	orr	x8, x8, #0x1
  4055fc:	mov	w9, #0x20                  	// #32
  405600:	strb	w9, [sp, #8]
  405604:	cmp	x1, #0x400
  405608:	b.cs	40561c <tigetstr@plt+0x3a7c>  // b.hs, b.nlast
  40560c:	mov	w9, #0x42                  	// #66
  405610:	mov	w19, w1
  405614:	strh	w9, [x8]
  405618:	b	40577c <tigetstr@plt+0x3bdc>
  40561c:	cmp	x1, #0x100, lsl #12
  405620:	b.cs	40562c <tigetstr@plt+0x3a8c>  // b.hs, b.nlast
  405624:	mov	w9, #0xa                   	// #10
  405628:	b	405670 <tigetstr@plt+0x3ad0>
  40562c:	lsr	x9, x1, #30
  405630:	cbnz	x9, 40563c <tigetstr@plt+0x3a9c>
  405634:	mov	w9, #0x14                  	// #20
  405638:	b	405670 <tigetstr@plt+0x3ad0>
  40563c:	lsr	x9, x1, #40
  405640:	cbnz	x9, 40564c <tigetstr@plt+0x3aac>
  405644:	mov	w9, #0x1e                  	// #30
  405648:	b	405670 <tigetstr@plt+0x3ad0>
  40564c:	lsr	x9, x1, #50
  405650:	cbnz	x9, 40565c <tigetstr@plt+0x3abc>
  405654:	mov	w9, #0x28                  	// #40
  405658:	b	405670 <tigetstr@plt+0x3ad0>
  40565c:	lsr	x9, x1, #60
  405660:	mov	w10, #0x3c                  	// #60
  405664:	cmp	x9, #0x0
  405668:	mov	w9, #0x32                  	// #50
  40566c:	csel	w9, w9, w10, eq  // eq = none
  405670:	mov	w10, #0xcccd                	// #52429
  405674:	movk	w10, #0xcccc, lsl #16
  405678:	adrp	x11, 407000 <tigetstr@plt+0x5460>
  40567c:	umull	x10, w9, w10
  405680:	add	x11, x11, #0x9ec
  405684:	lsr	x10, x10, #35
  405688:	ldrb	w12, [x11, x10]
  40568c:	mov	x10, #0xffffffffffffffff    	// #-1
  405690:	lsl	x10, x10, x9
  405694:	mov	x11, x8
  405698:	lsr	x19, x1, x9
  40569c:	bic	x10, x1, x10
  4056a0:	strb	w12, [x11], #1
  4056a4:	tbz	w0, #0, 4056bc <tigetstr@plt+0x3b1c>
  4056a8:	cmp	w9, #0xa
  4056ac:	b.cc	4056bc <tigetstr@plt+0x3b1c>  // b.lo, b.ul, b.last
  4056b0:	mov	w11, #0x4269                	// #17001
  4056b4:	sturh	w11, [x8, #1]
  4056b8:	add	x11, x8, #0x3
  4056bc:	strb	wzr, [x11]
  4056c0:	cbz	x10, 40577c <tigetstr@plt+0x3bdc>
  4056c4:	sub	w8, w9, #0xa
  4056c8:	lsr	x8, x10, x8
  4056cc:	tbnz	w0, #2, 4056e4 <tigetstr@plt+0x3b44>
  4056d0:	sub	x9, x8, #0x3b6
  4056d4:	cmp	x9, #0x64
  4056d8:	b.cs	405758 <tigetstr@plt+0x3bb8>  // b.hs, b.nlast
  4056dc:	add	w19, w19, #0x1
  4056e0:	b	40577c <tigetstr@plt+0x3bdc>
  4056e4:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4056e8:	add	x8, x8, #0x5
  4056ec:	movk	x9, #0xcccd
  4056f0:	umulh	x10, x8, x9
  4056f4:	lsr	x20, x10, #3
  4056f8:	mul	x9, x20, x9
  4056fc:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  405700:	ror	x9, x9, #1
  405704:	movk	x10, #0x1999, lsl #48
  405708:	cmp	x9, x10
  40570c:	b.ls	40575c <tigetstr@plt+0x3bbc>  // b.plast
  405710:	cbz	x20, 40577c <tigetstr@plt+0x3bdc>
  405714:	bl	401850 <localeconv@plt>
  405718:	cbz	x0, 40572c <tigetstr@plt+0x3b8c>
  40571c:	ldr	x4, [x0]
  405720:	cbz	x4, 40572c <tigetstr@plt+0x3b8c>
  405724:	ldrb	w8, [x4]
  405728:	cbnz	w8, 405734 <tigetstr@plt+0x3b94>
  40572c:	adrp	x4, 407000 <tigetstr@plt+0x5460>
  405730:	add	x4, x4, #0x65e
  405734:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  405738:	add	x2, x2, #0x9f4
  40573c:	add	x0, sp, #0x10
  405740:	add	x6, sp, #0x8
  405744:	mov	w1, #0x20                  	// #32
  405748:	mov	w3, w19
  40574c:	mov	x5, x20
  405750:	bl	401840 <snprintf@plt>
  405754:	b	405798 <tigetstr@plt+0x3bf8>
  405758:	add	x8, x8, #0x32
  40575c:	mov	x9, #0xf5c3                	// #62915
  405760:	movk	x9, #0x5c28, lsl #16
  405764:	movk	x9, #0xc28f, lsl #32
  405768:	lsr	x8, x8, #2
  40576c:	movk	x9, #0x28f5, lsl #48
  405770:	umulh	x8, x8, x9
  405774:	lsr	x20, x8, #2
  405778:	cbnz	x20, 405714 <tigetstr@plt+0x3b74>
  40577c:	adrp	x2, 407000 <tigetstr@plt+0x5460>
  405780:	add	x2, x2, #0x9fe
  405784:	add	x0, sp, #0x10
  405788:	add	x4, sp, #0x8
  40578c:	mov	w1, #0x20                  	// #32
  405790:	mov	w3, w19
  405794:	bl	401840 <snprintf@plt>
  405798:	add	x0, sp, #0x10
  40579c:	bl	401940 <strdup@plt>
  4057a0:	ldp	x20, x19, [sp, #64]
  4057a4:	ldp	x29, x30, [sp, #48]
  4057a8:	add	sp, sp, #0x50
  4057ac:	ret
  4057b0:	stp	x29, x30, [sp, #-64]!
  4057b4:	stp	x24, x23, [sp, #16]
  4057b8:	stp	x22, x21, [sp, #32]
  4057bc:	stp	x20, x19, [sp, #48]
  4057c0:	mov	x29, sp
  4057c4:	cbz	x0, 405880 <tigetstr@plt+0x3ce0>
  4057c8:	mov	x19, x3
  4057cc:	mov	x9, x0
  4057d0:	mov	w0, #0xffffffff            	// #-1
  4057d4:	cbz	x3, 405884 <tigetstr@plt+0x3ce4>
  4057d8:	mov	x20, x2
  4057dc:	cbz	x2, 405884 <tigetstr@plt+0x3ce4>
  4057e0:	mov	x21, x1
  4057e4:	cbz	x1, 405884 <tigetstr@plt+0x3ce4>
  4057e8:	ldrb	w10, [x9]
  4057ec:	cbz	w10, 405884 <tigetstr@plt+0x3ce4>
  4057f0:	mov	x23, xzr
  4057f4:	mov	x8, xzr
  4057f8:	add	x22, x9, #0x1
  4057fc:	b	405810 <tigetstr@plt+0x3c70>
  405800:	mov	x0, x23
  405804:	add	x22, x22, #0x1
  405808:	mov	x23, x0
  40580c:	cbz	w10, 405884 <tigetstr@plt+0x3ce4>
  405810:	cmp	x23, x20
  405814:	b.cs	405898 <tigetstr@plt+0x3cf8>  // b.hs, b.nlast
  405818:	and	w11, w10, #0xff
  40581c:	ldrb	w10, [x22]
  405820:	sub	x9, x22, #0x1
  405824:	cmp	x8, #0x0
  405828:	csel	x8, x9, x8, eq  // eq = none
  40582c:	cmp	w11, #0x2c
  405830:	csel	x9, x9, xzr, eq  // eq = none
  405834:	cmp	w10, #0x0
  405838:	csel	x24, x22, x9, eq  // eq = none
  40583c:	cbz	x8, 405800 <tigetstr@plt+0x3c60>
  405840:	cbz	x24, 405800 <tigetstr@plt+0x3c60>
  405844:	subs	x1, x24, x8
  405848:	b.ls	405880 <tigetstr@plt+0x3ce0>  // b.plast
  40584c:	mov	x0, x8
  405850:	blr	x19
  405854:	cmn	w0, #0x1
  405858:	b.eq	405880 <tigetstr@plt+0x3ce0>  // b.none
  40585c:	str	w0, [x21, x23, lsl #2]
  405860:	ldrb	w8, [x24]
  405864:	add	x0, x23, #0x1
  405868:	cbz	w8, 405884 <tigetstr@plt+0x3ce4>
  40586c:	ldrb	w10, [x22], #1
  405870:	mov	x8, xzr
  405874:	mov	x23, x0
  405878:	cbnz	w10, 405810 <tigetstr@plt+0x3c70>
  40587c:	b	405884 <tigetstr@plt+0x3ce4>
  405880:	mov	w0, #0xffffffff            	// #-1
  405884:	ldp	x20, x19, [sp, #48]
  405888:	ldp	x22, x21, [sp, #32]
  40588c:	ldp	x24, x23, [sp, #16]
  405890:	ldp	x29, x30, [sp], #64
  405894:	ret
  405898:	mov	w0, #0xfffffffe            	// #-2
  40589c:	b	405884 <tigetstr@plt+0x3ce4>
  4058a0:	stp	x29, x30, [sp, #-80]!
  4058a4:	str	x25, [sp, #16]
  4058a8:	stp	x24, x23, [sp, #32]
  4058ac:	stp	x22, x21, [sp, #48]
  4058b0:	stp	x20, x19, [sp, #64]
  4058b4:	mov	x29, sp
  4058b8:	cbz	x0, 4058e0 <tigetstr@plt+0x3d40>
  4058bc:	mov	x19, x3
  4058c0:	mov	x9, x0
  4058c4:	mov	w0, #0xffffffff            	// #-1
  4058c8:	cbz	x3, 4058e4 <tigetstr@plt+0x3d44>
  4058cc:	ldrb	w8, [x9]
  4058d0:	cbz	w8, 4058e4 <tigetstr@plt+0x3d44>
  4058d4:	ldr	x11, [x19]
  4058d8:	cmp	x11, x2
  4058dc:	b.ls	4058fc <tigetstr@plt+0x3d5c>  // b.plast
  4058e0:	mov	w0, #0xffffffff            	// #-1
  4058e4:	ldp	x20, x19, [sp, #64]
  4058e8:	ldp	x22, x21, [sp, #48]
  4058ec:	ldp	x24, x23, [sp, #32]
  4058f0:	ldr	x25, [sp, #16]
  4058f4:	ldp	x29, x30, [sp], #80
  4058f8:	ret
  4058fc:	mov	x20, x4
  405900:	cmp	w8, #0x2b
  405904:	b.ne	405910 <tigetstr@plt+0x3d70>  // b.any
  405908:	add	x9, x9, #0x1
  40590c:	b	405918 <tigetstr@plt+0x3d78>
  405910:	mov	x11, xzr
  405914:	str	xzr, [x19]
  405918:	mov	w0, #0xffffffff            	// #-1
  40591c:	cbz	x20, 4058e4 <tigetstr@plt+0x3d44>
  405920:	sub	x21, x2, x11
  405924:	cbz	x21, 4058e4 <tigetstr@plt+0x3d44>
  405928:	cbz	x1, 4058e4 <tigetstr@plt+0x3d44>
  40592c:	ldrb	w10, [x9]
  405930:	cbz	w10, 4058e4 <tigetstr@plt+0x3d44>
  405934:	mov	x24, xzr
  405938:	mov	x8, xzr
  40593c:	add	x22, x1, x11, lsl #2
  405940:	add	x23, x9, #0x1
  405944:	b	405958 <tigetstr@plt+0x3db8>
  405948:	mov	x0, x24
  40594c:	add	x23, x23, #0x1
  405950:	mov	x24, x0
  405954:	cbz	w10, 4059c4 <tigetstr@plt+0x3e24>
  405958:	cmp	x24, x21
  40595c:	b.cs	4059dc <tigetstr@plt+0x3e3c>  // b.hs, b.nlast
  405960:	and	w11, w10, #0xff
  405964:	ldrb	w10, [x23]
  405968:	sub	x9, x23, #0x1
  40596c:	cmp	x8, #0x0
  405970:	csel	x8, x9, x8, eq  // eq = none
  405974:	cmp	w11, #0x2c
  405978:	csel	x9, x9, xzr, eq  // eq = none
  40597c:	cmp	w10, #0x0
  405980:	csel	x25, x23, x9, eq  // eq = none
  405984:	cbz	x8, 405948 <tigetstr@plt+0x3da8>
  405988:	cbz	x25, 405948 <tigetstr@plt+0x3da8>
  40598c:	subs	x1, x25, x8
  405990:	b.ls	4058e0 <tigetstr@plt+0x3d40>  // b.plast
  405994:	mov	x0, x8
  405998:	blr	x20
  40599c:	cmn	w0, #0x1
  4059a0:	b.eq	4058e0 <tigetstr@plt+0x3d40>  // b.none
  4059a4:	str	w0, [x22, x24, lsl #2]
  4059a8:	ldrb	w8, [x25]
  4059ac:	add	x0, x24, #0x1
  4059b0:	cbz	w8, 4059c4 <tigetstr@plt+0x3e24>
  4059b4:	ldrb	w10, [x23], #1
  4059b8:	mov	x8, xzr
  4059bc:	mov	x24, x0
  4059c0:	cbnz	w10, 405958 <tigetstr@plt+0x3db8>
  4059c4:	cmp	w0, #0x1
  4059c8:	b.lt	4058e4 <tigetstr@plt+0x3d44>  // b.tstop
  4059cc:	ldr	x8, [x19]
  4059d0:	add	x8, x8, w0, uxtw
  4059d4:	str	x8, [x19]
  4059d8:	b	4058e4 <tigetstr@plt+0x3d44>
  4059dc:	mov	w0, #0xfffffffe            	// #-2
  4059e0:	b	4058e4 <tigetstr@plt+0x3d44>
  4059e4:	stp	x29, x30, [sp, #-64]!
  4059e8:	mov	x8, x0
  4059ec:	mov	w0, #0xffffffea            	// #-22
  4059f0:	str	x23, [sp, #16]
  4059f4:	stp	x22, x21, [sp, #32]
  4059f8:	stp	x20, x19, [sp, #48]
  4059fc:	mov	x29, sp
  405a00:	cbz	x1, 405aa8 <tigetstr@plt+0x3f08>
  405a04:	cbz	x8, 405aa8 <tigetstr@plt+0x3f08>
  405a08:	mov	x19, x2
  405a0c:	cbz	x2, 405aa8 <tigetstr@plt+0x3f08>
  405a10:	ldrb	w9, [x8]
  405a14:	cbz	w9, 405aa4 <tigetstr@plt+0x3f04>
  405a18:	mov	x20, x1
  405a1c:	mov	x0, xzr
  405a20:	add	x21, x8, #0x1
  405a24:	mov	w22, #0x1                   	// #1
  405a28:	b	405a34 <tigetstr@plt+0x3e94>
  405a2c:	add	x21, x21, #0x1
  405a30:	cbz	w9, 405aa4 <tigetstr@plt+0x3f04>
  405a34:	mov	x8, x21
  405a38:	ldrb	w10, [x8], #-1
  405a3c:	and	w9, w9, #0xff
  405a40:	cmp	x0, #0x0
  405a44:	csel	x0, x8, x0, eq  // eq = none
  405a48:	cmp	w9, #0x2c
  405a4c:	csel	x8, x8, xzr, eq  // eq = none
  405a50:	cmp	w10, #0x0
  405a54:	mov	w9, w10
  405a58:	csel	x23, x21, x8, eq  // eq = none
  405a5c:	cbz	x0, 405a2c <tigetstr@plt+0x3e8c>
  405a60:	cbz	x23, 405a2c <tigetstr@plt+0x3e8c>
  405a64:	subs	x1, x23, x0
  405a68:	b.ls	405abc <tigetstr@plt+0x3f1c>  // b.plast
  405a6c:	blr	x19
  405a70:	tbnz	w0, #31, 405aa8 <tigetstr@plt+0x3f08>
  405a74:	mov	w8, w0
  405a78:	lsr	x8, x8, #3
  405a7c:	ldrb	w9, [x20, x8]
  405a80:	and	w10, w0, #0x7
  405a84:	lsl	w10, w22, w10
  405a88:	orr	w9, w9, w10
  405a8c:	strb	w9, [x20, x8]
  405a90:	ldrb	w8, [x23]
  405a94:	cbz	w8, 405aa4 <tigetstr@plt+0x3f04>
  405a98:	ldrb	w9, [x21]
  405a9c:	mov	x0, xzr
  405aa0:	b	405a2c <tigetstr@plt+0x3e8c>
  405aa4:	mov	w0, wzr
  405aa8:	ldp	x20, x19, [sp, #48]
  405aac:	ldp	x22, x21, [sp, #32]
  405ab0:	ldr	x23, [sp, #16]
  405ab4:	ldp	x29, x30, [sp], #64
  405ab8:	ret
  405abc:	mov	w0, #0xffffffff            	// #-1
  405ac0:	b	405aa8 <tigetstr@plt+0x3f08>
  405ac4:	stp	x29, x30, [sp, #-48]!
  405ac8:	mov	x8, x0
  405acc:	mov	w0, #0xffffffea            	// #-22
  405ad0:	stp	x22, x21, [sp, #16]
  405ad4:	stp	x20, x19, [sp, #32]
  405ad8:	mov	x29, sp
  405adc:	cbz	x1, 405b70 <tigetstr@plt+0x3fd0>
  405ae0:	cbz	x8, 405b70 <tigetstr@plt+0x3fd0>
  405ae4:	mov	x19, x2
  405ae8:	cbz	x2, 405b70 <tigetstr@plt+0x3fd0>
  405aec:	ldrb	w9, [x8]
  405af0:	cbz	w9, 405b6c <tigetstr@plt+0x3fcc>
  405af4:	mov	x20, x1
  405af8:	mov	x0, xzr
  405afc:	add	x21, x8, #0x1
  405b00:	b	405b0c <tigetstr@plt+0x3f6c>
  405b04:	add	x21, x21, #0x1
  405b08:	cbz	w9, 405b6c <tigetstr@plt+0x3fcc>
  405b0c:	mov	x8, x21
  405b10:	ldrb	w10, [x8], #-1
  405b14:	and	w9, w9, #0xff
  405b18:	cmp	x0, #0x0
  405b1c:	csel	x0, x8, x0, eq  // eq = none
  405b20:	cmp	w9, #0x2c
  405b24:	csel	x8, x8, xzr, eq  // eq = none
  405b28:	cmp	w10, #0x0
  405b2c:	mov	w9, w10
  405b30:	csel	x22, x21, x8, eq  // eq = none
  405b34:	cbz	x0, 405b04 <tigetstr@plt+0x3f64>
  405b38:	cbz	x22, 405b04 <tigetstr@plt+0x3f64>
  405b3c:	subs	x1, x22, x0
  405b40:	b.ls	405b80 <tigetstr@plt+0x3fe0>  // b.plast
  405b44:	blr	x19
  405b48:	tbnz	x0, #63, 405b70 <tigetstr@plt+0x3fd0>
  405b4c:	ldr	x8, [x20]
  405b50:	orr	x8, x8, x0
  405b54:	str	x8, [x20]
  405b58:	ldrb	w8, [x22]
  405b5c:	cbz	w8, 405b6c <tigetstr@plt+0x3fcc>
  405b60:	ldrb	w9, [x21]
  405b64:	mov	x0, xzr
  405b68:	b	405b04 <tigetstr@plt+0x3f64>
  405b6c:	mov	w0, wzr
  405b70:	ldp	x20, x19, [sp, #32]
  405b74:	ldp	x22, x21, [sp, #16]
  405b78:	ldp	x29, x30, [sp], #48
  405b7c:	ret
  405b80:	mov	w0, #0xffffffff            	// #-1
  405b84:	ldp	x20, x19, [sp, #32]
  405b88:	ldp	x22, x21, [sp, #16]
  405b8c:	ldp	x29, x30, [sp], #48
  405b90:	ret
  405b94:	stp	x29, x30, [sp, #-64]!
  405b98:	mov	x29, sp
  405b9c:	str	x23, [sp, #16]
  405ba0:	stp	x22, x21, [sp, #32]
  405ba4:	stp	x20, x19, [sp, #48]
  405ba8:	str	xzr, [x29, #24]
  405bac:	cbz	x0, 405c84 <tigetstr@plt+0x40e4>
  405bb0:	mov	w21, w3
  405bb4:	mov	x19, x2
  405bb8:	mov	x23, x1
  405bbc:	mov	x22, x0
  405bc0:	str	w3, [x1]
  405bc4:	str	w3, [x2]
  405bc8:	bl	401b20 <__errno_location@plt>
  405bcc:	str	wzr, [x0]
  405bd0:	ldrb	w8, [x22]
  405bd4:	mov	x20, x0
  405bd8:	cmp	w8, #0x3a
  405bdc:	b.ne	405be8 <tigetstr@plt+0x4048>  // b.any
  405be0:	add	x21, x22, #0x1
  405be4:	b	405c44 <tigetstr@plt+0x40a4>
  405be8:	add	x1, x29, #0x18
  405bec:	mov	w2, #0xa                   	// #10
  405bf0:	mov	x0, x22
  405bf4:	bl	4019d0 <strtol@plt>
  405bf8:	str	w0, [x23]
  405bfc:	str	w0, [x19]
  405c00:	ldr	x8, [x29, #24]
  405c04:	mov	w0, #0xffffffff            	// #-1
  405c08:	cmp	x8, x22
  405c0c:	b.eq	405c84 <tigetstr@plt+0x40e4>  // b.none
  405c10:	ldr	w9, [x20]
  405c14:	cbnz	w9, 405c84 <tigetstr@plt+0x40e4>
  405c18:	cbz	x8, 405c84 <tigetstr@plt+0x40e4>
  405c1c:	ldrb	w9, [x8]
  405c20:	cmp	w9, #0x2d
  405c24:	b.eq	405c38 <tigetstr@plt+0x4098>  // b.none
  405c28:	cmp	w9, #0x3a
  405c2c:	b.ne	405c80 <tigetstr@plt+0x40e0>  // b.any
  405c30:	ldrb	w9, [x8, #1]
  405c34:	cbz	w9, 405c98 <tigetstr@plt+0x40f8>
  405c38:	add	x21, x8, #0x1
  405c3c:	str	xzr, [x29, #24]
  405c40:	str	wzr, [x20]
  405c44:	add	x1, x29, #0x18
  405c48:	mov	w2, #0xa                   	// #10
  405c4c:	mov	x0, x21
  405c50:	bl	4019d0 <strtol@plt>
  405c54:	str	w0, [x19]
  405c58:	ldr	w8, [x20]
  405c5c:	mov	w0, #0xffffffff            	// #-1
  405c60:	cbnz	w8, 405c84 <tigetstr@plt+0x40e4>
  405c64:	ldr	x8, [x29, #24]
  405c68:	cbz	x8, 405c84 <tigetstr@plt+0x40e4>
  405c6c:	cmp	x8, x21
  405c70:	mov	w0, #0xffffffff            	// #-1
  405c74:	b.eq	405c84 <tigetstr@plt+0x40e4>  // b.none
  405c78:	ldrb	w8, [x8]
  405c7c:	cbnz	w8, 405c84 <tigetstr@plt+0x40e4>
  405c80:	mov	w0, wzr
  405c84:	ldp	x20, x19, [sp, #48]
  405c88:	ldp	x22, x21, [sp, #32]
  405c8c:	ldr	x23, [sp, #16]
  405c90:	ldp	x29, x30, [sp], #64
  405c94:	ret
  405c98:	str	w21, [x19]
  405c9c:	b	405c80 <tigetstr@plt+0x40e0>
  405ca0:	stp	x29, x30, [sp, #-48]!
  405ca4:	mov	w8, wzr
  405ca8:	str	x21, [sp, #16]
  405cac:	stp	x20, x19, [sp, #32]
  405cb0:	mov	x29, sp
  405cb4:	cbz	x1, 405de8 <tigetstr@plt+0x4248>
  405cb8:	cbz	x0, 405de8 <tigetstr@plt+0x4248>
  405cbc:	ldrb	w8, [x0]
  405cc0:	and	w8, w8, #0xff
  405cc4:	cmp	w8, #0x2f
  405cc8:	mov	x19, x0
  405ccc:	b.ne	405ce8 <tigetstr@plt+0x4148>  // b.any
  405cd0:	mov	x0, x19
  405cd4:	ldrb	w8, [x0, #1]!
  405cd8:	cmp	w8, #0x2f
  405cdc:	mov	w8, #0x2f                  	// #47
  405ce0:	b.eq	405cc0 <tigetstr@plt+0x4120>  // b.none
  405ce4:	b	405cf8 <tigetstr@plt+0x4158>
  405ce8:	cbnz	w8, 405cf8 <tigetstr@plt+0x4158>
  405cec:	mov	x20, xzr
  405cf0:	mov	x19, xzr
  405cf4:	b	405d18 <tigetstr@plt+0x4178>
  405cf8:	mov	w20, #0x1                   	// #1
  405cfc:	ldrb	w8, [x19, x20]
  405d00:	cbz	w8, 405d18 <tigetstr@plt+0x4178>
  405d04:	cmp	w8, #0x2f
  405d08:	b.eq	405d18 <tigetstr@plt+0x4178>  // b.none
  405d0c:	add	x20, x20, #0x1
  405d10:	ldrb	w8, [x19, x20]
  405d14:	cbnz	w8, 405d04 <tigetstr@plt+0x4164>
  405d18:	ldrb	w8, [x1]
  405d1c:	and	w8, w8, #0xff
  405d20:	cmp	w8, #0x2f
  405d24:	mov	x21, x1
  405d28:	b.ne	405d44 <tigetstr@plt+0x41a4>  // b.any
  405d2c:	mov	x1, x21
  405d30:	ldrb	w8, [x1, #1]!
  405d34:	cmp	w8, #0x2f
  405d38:	mov	w8, #0x2f                  	// #47
  405d3c:	b.eq	405d1c <tigetstr@plt+0x417c>  // b.none
  405d40:	b	405d54 <tigetstr@plt+0x41b4>
  405d44:	cbnz	w8, 405d54 <tigetstr@plt+0x41b4>
  405d48:	mov	x8, xzr
  405d4c:	mov	x21, xzr
  405d50:	b	405d74 <tigetstr@plt+0x41d4>
  405d54:	mov	w8, #0x1                   	// #1
  405d58:	ldrb	w9, [x21, x8]
  405d5c:	cbz	w9, 405d74 <tigetstr@plt+0x41d4>
  405d60:	cmp	w9, #0x2f
  405d64:	b.eq	405d74 <tigetstr@plt+0x41d4>  // b.none
  405d68:	add	x8, x8, #0x1
  405d6c:	ldrb	w9, [x21, x8]
  405d70:	cbnz	w9, 405d60 <tigetstr@plt+0x41c0>
  405d74:	add	x9, x8, x20
  405d78:	cmp	x9, #0x1
  405d7c:	b.eq	405d88 <tigetstr@plt+0x41e8>  // b.none
  405d80:	cbnz	x9, 405da8 <tigetstr@plt+0x4208>
  405d84:	b	405ddc <tigetstr@plt+0x423c>
  405d88:	cbz	x19, 405d98 <tigetstr@plt+0x41f8>
  405d8c:	ldrb	w9, [x19]
  405d90:	cmp	w9, #0x2f
  405d94:	b.eq	405ddc <tigetstr@plt+0x423c>  // b.none
  405d98:	cbz	x21, 405de4 <tigetstr@plt+0x4244>
  405d9c:	ldrb	w9, [x21]
  405da0:	cmp	w9, #0x2f
  405da4:	b.eq	405ddc <tigetstr@plt+0x423c>  // b.none
  405da8:	cmp	x20, x8
  405dac:	mov	w8, wzr
  405db0:	b.ne	405de8 <tigetstr@plt+0x4248>  // b.any
  405db4:	cbz	x19, 405de8 <tigetstr@plt+0x4248>
  405db8:	cbz	x21, 405de8 <tigetstr@plt+0x4248>
  405dbc:	mov	x0, x19
  405dc0:	mov	x1, x21
  405dc4:	mov	x2, x20
  405dc8:	bl	4018e0 <strncmp@plt>
  405dcc:	cbnz	w0, 405de4 <tigetstr@plt+0x4244>
  405dd0:	add	x0, x19, x20
  405dd4:	add	x1, x21, x20
  405dd8:	b	405cbc <tigetstr@plt+0x411c>
  405ddc:	mov	w8, #0x1                   	// #1
  405de0:	b	405de8 <tigetstr@plt+0x4248>
  405de4:	mov	w8, wzr
  405de8:	ldp	x20, x19, [sp, #32]
  405dec:	ldr	x21, [sp, #16]
  405df0:	mov	w0, w8
  405df4:	ldp	x29, x30, [sp], #48
  405df8:	ret
  405dfc:	stp	x29, x30, [sp, #-64]!
  405e00:	orr	x8, x0, x1
  405e04:	stp	x24, x23, [sp, #16]
  405e08:	stp	x22, x21, [sp, #32]
  405e0c:	stp	x20, x19, [sp, #48]
  405e10:	mov	x29, sp
  405e14:	cbz	x8, 405e48 <tigetstr@plt+0x42a8>
  405e18:	mov	x19, x1
  405e1c:	mov	x21, x0
  405e20:	mov	x20, x2
  405e24:	cbz	x0, 405e64 <tigetstr@plt+0x42c4>
  405e28:	cbz	x19, 405e80 <tigetstr@plt+0x42e0>
  405e2c:	mov	x0, x21
  405e30:	bl	401780 <strlen@plt>
  405e34:	mvn	x8, x0
  405e38:	cmp	x8, x20
  405e3c:	b.cs	405e88 <tigetstr@plt+0x42e8>  // b.hs, b.nlast
  405e40:	mov	x22, xzr
  405e44:	b	405ec4 <tigetstr@plt+0x4324>
  405e48:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  405e4c:	add	x0, x0, #0x8f2
  405e50:	ldp	x20, x19, [sp, #48]
  405e54:	ldp	x22, x21, [sp, #32]
  405e58:	ldp	x24, x23, [sp, #16]
  405e5c:	ldp	x29, x30, [sp], #64
  405e60:	b	401940 <strdup@plt>
  405e64:	mov	x0, x19
  405e68:	mov	x1, x20
  405e6c:	ldp	x20, x19, [sp, #48]
  405e70:	ldp	x22, x21, [sp, #32]
  405e74:	ldp	x24, x23, [sp, #16]
  405e78:	ldp	x29, x30, [sp], #64
  405e7c:	b	401a10 <strndup@plt>
  405e80:	mov	x0, x21
  405e84:	b	405e50 <tigetstr@plt+0x42b0>
  405e88:	add	x24, x0, x20
  405e8c:	mov	x23, x0
  405e90:	add	x0, x24, #0x1
  405e94:	bl	4018b0 <malloc@plt>
  405e98:	mov	x22, x0
  405e9c:	cbz	x0, 405ec4 <tigetstr@plt+0x4324>
  405ea0:	mov	x0, x22
  405ea4:	mov	x1, x21
  405ea8:	mov	x2, x23
  405eac:	bl	401750 <memcpy@plt>
  405eb0:	add	x0, x22, x23
  405eb4:	mov	x1, x19
  405eb8:	mov	x2, x20
  405ebc:	bl	401750 <memcpy@plt>
  405ec0:	strb	wzr, [x22, x24]
  405ec4:	mov	x0, x22
  405ec8:	ldp	x20, x19, [sp, #48]
  405ecc:	ldp	x22, x21, [sp, #32]
  405ed0:	ldp	x24, x23, [sp, #16]
  405ed4:	ldp	x29, x30, [sp], #64
  405ed8:	ret
  405edc:	stp	x29, x30, [sp, #-64]!
  405ee0:	stp	x20, x19, [sp, #48]
  405ee4:	mov	x20, x0
  405ee8:	stp	x24, x23, [sp, #16]
  405eec:	stp	x22, x21, [sp, #32]
  405ef0:	mov	x29, sp
  405ef4:	cbz	x1, 405f28 <tigetstr@plt+0x4388>
  405ef8:	mov	x0, x1
  405efc:	mov	x19, x1
  405f00:	bl	401780 <strlen@plt>
  405f04:	mov	x21, x0
  405f08:	cbz	x20, 405f34 <tigetstr@plt+0x4394>
  405f0c:	mov	x0, x20
  405f10:	bl	401780 <strlen@plt>
  405f14:	mvn	x8, x0
  405f18:	cmp	x21, x8
  405f1c:	b.ls	405f50 <tigetstr@plt+0x43b0>  // b.plast
  405f20:	mov	x22, xzr
  405f24:	b	405f8c <tigetstr@plt+0x43ec>
  405f28:	cbz	x20, 405fa4 <tigetstr@plt+0x4404>
  405f2c:	mov	x0, x20
  405f30:	b	405fac <tigetstr@plt+0x440c>
  405f34:	mov	x0, x19
  405f38:	mov	x1, x21
  405f3c:	ldp	x20, x19, [sp, #48]
  405f40:	ldp	x22, x21, [sp, #32]
  405f44:	ldp	x24, x23, [sp, #16]
  405f48:	ldp	x29, x30, [sp], #64
  405f4c:	b	401a10 <strndup@plt>
  405f50:	add	x24, x0, x21
  405f54:	mov	x23, x0
  405f58:	add	x0, x24, #0x1
  405f5c:	bl	4018b0 <malloc@plt>
  405f60:	mov	x22, x0
  405f64:	cbz	x0, 405f8c <tigetstr@plt+0x43ec>
  405f68:	mov	x0, x22
  405f6c:	mov	x1, x20
  405f70:	mov	x2, x23
  405f74:	bl	401750 <memcpy@plt>
  405f78:	add	x0, x22, x23
  405f7c:	mov	x1, x19
  405f80:	mov	x2, x21
  405f84:	bl	401750 <memcpy@plt>
  405f88:	strb	wzr, [x22, x24]
  405f8c:	mov	x0, x22
  405f90:	ldp	x20, x19, [sp, #48]
  405f94:	ldp	x22, x21, [sp, #32]
  405f98:	ldp	x24, x23, [sp, #16]
  405f9c:	ldp	x29, x30, [sp], #64
  405fa0:	ret
  405fa4:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  405fa8:	add	x0, x0, #0x8f2
  405fac:	ldp	x20, x19, [sp, #48]
  405fb0:	ldp	x22, x21, [sp, #32]
  405fb4:	ldp	x24, x23, [sp, #16]
  405fb8:	ldp	x29, x30, [sp], #64
  405fbc:	b	401940 <strdup@plt>
  405fc0:	sub	sp, sp, #0x140
  405fc4:	stp	x29, x30, [sp, #240]
  405fc8:	add	x29, sp, #0xf0
  405fcc:	sub	x9, x29, #0x70
  405fd0:	mov	x10, sp
  405fd4:	mov	x11, #0xffffffffffffffd0    	// #-48
  405fd8:	add	x8, x29, #0x50
  405fdc:	movk	x11, #0xff80, lsl #32
  405fe0:	add	x9, x9, #0x30
  405fe4:	add	x10, x10, #0x80
  405fe8:	stp	x8, x9, [x29, #-32]
  405fec:	stp	x10, x11, [x29, #-16]
  405ff0:	stp	x2, x3, [x29, #-112]
  405ff4:	stp	x4, x5, [x29, #-96]
  405ff8:	stp	x6, x7, [x29, #-80]
  405ffc:	stp	q1, q2, [sp, #16]
  406000:	str	q0, [sp]
  406004:	ldp	q0, q1, [x29, #-32]
  406008:	stp	x20, x19, [sp, #304]
  40600c:	mov	x19, x0
  406010:	add	x0, x29, #0x18
  406014:	sub	x2, x29, #0x40
  406018:	str	x28, [sp, #256]
  40601c:	stp	x24, x23, [sp, #272]
  406020:	stp	x22, x21, [sp, #288]
  406024:	stp	q3, q4, [sp, #48]
  406028:	stp	q5, q6, [sp, #80]
  40602c:	str	q7, [sp, #112]
  406030:	stp	q0, q1, [x29, #-64]
  406034:	bl	401a00 <vasprintf@plt>
  406038:	tbnz	w0, #31, 406070 <tigetstr@plt+0x44d0>
  40603c:	ldr	x21, [x29, #24]
  406040:	orr	x8, x19, x21
  406044:	cbz	x8, 406078 <tigetstr@plt+0x44d8>
  406048:	mov	w22, w0
  40604c:	cbz	x19, 40608c <tigetstr@plt+0x44ec>
  406050:	cbz	x21, 4060a0 <tigetstr@plt+0x4500>
  406054:	mov	x0, x19
  406058:	bl	401780 <strlen@plt>
  40605c:	mvn	x8, x0
  406060:	cmp	x8, x22
  406064:	b.cs	4060a8 <tigetstr@plt+0x4508>  // b.hs, b.nlast
  406068:	mov	x20, xzr
  40606c:	b	4060e4 <tigetstr@plt+0x4544>
  406070:	mov	x20, xzr
  406074:	b	4060ec <tigetstr@plt+0x454c>
  406078:	adrp	x0, 407000 <tigetstr@plt+0x5460>
  40607c:	add	x0, x0, #0x8f2
  406080:	bl	401940 <strdup@plt>
  406084:	mov	x20, x0
  406088:	b	4060e4 <tigetstr@plt+0x4544>
  40608c:	mov	x0, x21
  406090:	mov	x1, x22
  406094:	bl	401a10 <strndup@plt>
  406098:	mov	x20, x0
  40609c:	b	4060e4 <tigetstr@plt+0x4544>
  4060a0:	mov	x0, x19
  4060a4:	b	406080 <tigetstr@plt+0x44e0>
  4060a8:	add	x24, x0, x22
  4060ac:	mov	x23, x0
  4060b0:	add	x0, x24, #0x1
  4060b4:	bl	4018b0 <malloc@plt>
  4060b8:	mov	x20, x0
  4060bc:	cbz	x0, 4060e4 <tigetstr@plt+0x4544>
  4060c0:	mov	x0, x20
  4060c4:	mov	x1, x19
  4060c8:	mov	x2, x23
  4060cc:	bl	401750 <memcpy@plt>
  4060d0:	add	x0, x20, x23
  4060d4:	mov	x1, x21
  4060d8:	mov	x2, x22
  4060dc:	bl	401750 <memcpy@plt>
  4060e0:	strb	wzr, [x20, x24]
  4060e4:	ldr	x0, [x29, #24]
  4060e8:	bl	4019e0 <free@plt>
  4060ec:	mov	x0, x20
  4060f0:	ldp	x20, x19, [sp, #304]
  4060f4:	ldp	x22, x21, [sp, #288]
  4060f8:	ldp	x24, x23, [sp, #272]
  4060fc:	ldr	x28, [sp, #256]
  406100:	ldp	x29, x30, [sp, #240]
  406104:	add	sp, sp, #0x140
  406108:	ret
  40610c:	sub	sp, sp, #0x60
  406110:	stp	x29, x30, [sp, #16]
  406114:	stp	x26, x25, [sp, #32]
  406118:	stp	x24, x23, [sp, #48]
  40611c:	stp	x22, x21, [sp, #64]
  406120:	stp	x20, x19, [sp, #80]
  406124:	ldr	x23, [x0]
  406128:	add	x29, sp, #0x10
  40612c:	ldrb	w8, [x23]
  406130:	cbz	w8, 4062f0 <tigetstr@plt+0x4750>
  406134:	mov	x20, x0
  406138:	mov	x22, x1
  40613c:	mov	x0, x23
  406140:	mov	x1, x2
  406144:	mov	w24, w3
  406148:	mov	x21, x2
  40614c:	bl	401a20 <strspn@plt>
  406150:	add	x19, x23, x0
  406154:	ldrb	w25, [x19]
  406158:	cbz	x25, 4062ec <tigetstr@plt+0x474c>
  40615c:	cbz	w24, 4061ec <tigetstr@plt+0x464c>
  406160:	cmp	w25, #0x3f
  406164:	b.hi	406208 <tigetstr@plt+0x4668>  // b.pmore
  406168:	mov	w8, #0x1                   	// #1
  40616c:	mov	x9, #0x1                   	// #1
  406170:	lsl	x8, x8, x25
  406174:	movk	x9, #0x84, lsl #32
  406178:	and	x8, x8, x9
  40617c:	cbz	x8, 406208 <tigetstr@plt+0x4668>
  406180:	sturb	w25, [x29, #-4]
  406184:	sturb	wzr, [x29, #-3]
  406188:	mov	x24, x19
  40618c:	ldrb	w9, [x24, #1]!
  406190:	cbz	w9, 406288 <tigetstr@plt+0x46e8>
  406194:	add	x10, x0, x23
  406198:	mov	x26, xzr
  40619c:	mov	w8, wzr
  4061a0:	add	x23, x10, #0x2
  4061a4:	b	4061c8 <tigetstr@plt+0x4628>
  4061a8:	sxtb	w1, w9
  4061ac:	sub	x0, x29, #0x4
  4061b0:	bl	401a30 <strchr@plt>
  4061b4:	cbnz	x0, 40629c <tigetstr@plt+0x46fc>
  4061b8:	mov	w8, wzr
  4061bc:	ldrb	w9, [x23, x26]
  4061c0:	add	x26, x26, #0x1
  4061c4:	cbz	w9, 4061e8 <tigetstr@plt+0x4648>
  4061c8:	cbnz	w8, 4061b8 <tigetstr@plt+0x4618>
  4061cc:	and	w8, w9, #0xff
  4061d0:	cmp	w8, #0x5c
  4061d4:	b.ne	4061a8 <tigetstr@plt+0x4608>  // b.any
  4061d8:	mov	w8, #0x1                   	// #1
  4061dc:	ldrb	w9, [x23, x26]
  4061e0:	add	x26, x26, #0x1
  4061e4:	cbnz	w9, 4061c8 <tigetstr@plt+0x4628>
  4061e8:	b	4062a0 <tigetstr@plt+0x4700>
  4061ec:	mov	x0, x19
  4061f0:	mov	x1, x21
  4061f4:	bl	401b00 <strcspn@plt>
  4061f8:	add	x8, x19, x0
  4061fc:	str	x0, [x22]
  406200:	str	x8, [x20]
  406204:	b	4062f4 <tigetstr@plt+0x4754>
  406208:	add	x9, x0, x23
  40620c:	mov	x24, xzr
  406210:	mov	w8, wzr
  406214:	add	x23, x9, #0x1
  406218:	b	40623c <tigetstr@plt+0x469c>
  40621c:	sxtb	w1, w25
  406220:	mov	x0, x21
  406224:	bl	401a30 <strchr@plt>
  406228:	cbnz	x0, 406294 <tigetstr@plt+0x46f4>
  40622c:	mov	w8, wzr
  406230:	ldrb	w25, [x23, x24]
  406234:	add	x24, x24, #0x1
  406238:	cbz	w25, 40625c <tigetstr@plt+0x46bc>
  40623c:	cbnz	w8, 40622c <tigetstr@plt+0x468c>
  406240:	and	w8, w25, #0xff
  406244:	cmp	w8, #0x5c
  406248:	b.ne	40621c <tigetstr@plt+0x467c>  // b.any
  40624c:	mov	w8, #0x1                   	// #1
  406250:	ldrb	w25, [x23, x24]
  406254:	add	x24, x24, #0x1
  406258:	cbnz	w25, 40623c <tigetstr@plt+0x469c>
  40625c:	sub	w8, w24, w8
  406260:	sxtw	x8, w8
  406264:	str	x8, [x22]
  406268:	add	x22, x19, x8
  40626c:	ldrsb	w1, [x22]
  406270:	cbz	w1, 406280 <tigetstr@plt+0x46e0>
  406274:	mov	x0, x21
  406278:	bl	401a30 <strchr@plt>
  40627c:	cbz	x0, 4062ec <tigetstr@plt+0x474c>
  406280:	str	x22, [x20]
  406284:	b	4062f4 <tigetstr@plt+0x4754>
  406288:	mov	w8, wzr
  40628c:	mov	w26, wzr
  406290:	b	4062a0 <tigetstr@plt+0x4700>
  406294:	mov	w8, wzr
  406298:	b	40625c <tigetstr@plt+0x46bc>
  40629c:	mov	w8, wzr
  4062a0:	sub	w8, w26, w8
  4062a4:	sxtw	x23, w8
  4062a8:	str	x23, [x22]
  4062ac:	add	x8, x23, x19
  4062b0:	ldrb	w8, [x8, #1]
  4062b4:	cbz	w8, 4062ec <tigetstr@plt+0x474c>
  4062b8:	cmp	w8, w25
  4062bc:	b.ne	4062ec <tigetstr@plt+0x474c>  // b.any
  4062c0:	add	x8, x23, x19
  4062c4:	ldrsb	w1, [x8, #2]
  4062c8:	cbz	w1, 4062d8 <tigetstr@plt+0x4738>
  4062cc:	mov	x0, x21
  4062d0:	bl	401a30 <strchr@plt>
  4062d4:	cbz	x0, 4062ec <tigetstr@plt+0x474c>
  4062d8:	add	x8, x19, x23
  4062dc:	add	x8, x8, #0x2
  4062e0:	str	x8, [x20]
  4062e4:	mov	x19, x24
  4062e8:	b	4062f4 <tigetstr@plt+0x4754>
  4062ec:	str	x19, [x20]
  4062f0:	mov	x19, xzr
  4062f4:	mov	x0, x19
  4062f8:	ldp	x20, x19, [sp, #80]
  4062fc:	ldp	x22, x21, [sp, #64]
  406300:	ldp	x24, x23, [sp, #48]
  406304:	ldp	x26, x25, [sp, #32]
  406308:	ldp	x29, x30, [sp, #16]
  40630c:	add	sp, sp, #0x60
  406310:	ret
  406314:	stp	x29, x30, [sp, #-32]!
  406318:	str	x19, [sp, #16]
  40631c:	mov	x19, x0
  406320:	mov	x29, sp
  406324:	mov	x0, x19
  406328:	bl	401910 <fgetc@plt>
  40632c:	cmp	w0, #0xa
  406330:	b.eq	40634c <tigetstr@plt+0x47ac>  // b.none
  406334:	cmn	w0, #0x1
  406338:	b.ne	406324 <tigetstr@plt+0x4784>  // b.any
  40633c:	mov	w0, #0x1                   	// #1
  406340:	ldr	x19, [sp, #16]
  406344:	ldp	x29, x30, [sp], #32
  406348:	ret
  40634c:	mov	w0, wzr
  406350:	ldr	x19, [sp, #16]
  406354:	ldp	x29, x30, [sp], #32
  406358:	ret
  40635c:	nop
  406360:	stp	x29, x30, [sp, #-64]!
  406364:	mov	x29, sp
  406368:	stp	x19, x20, [sp, #16]
  40636c:	adrp	x20, 417000 <tigetstr@plt+0x15460>
  406370:	add	x20, x20, #0xde0
  406374:	stp	x21, x22, [sp, #32]
  406378:	adrp	x21, 417000 <tigetstr@plt+0x15460>
  40637c:	add	x21, x21, #0xdd8
  406380:	sub	x20, x20, x21
  406384:	mov	w22, w0
  406388:	stp	x23, x24, [sp, #48]
  40638c:	mov	x23, x1
  406390:	mov	x24, x2
  406394:	bl	401710 <memcpy@plt-0x40>
  406398:	cmp	xzr, x20, asr #3
  40639c:	b.eq	4063c8 <tigetstr@plt+0x4828>  // b.none
  4063a0:	asr	x20, x20, #3
  4063a4:	mov	x19, #0x0                   	// #0
  4063a8:	ldr	x3, [x21, x19, lsl #3]
  4063ac:	mov	x2, x24
  4063b0:	add	x19, x19, #0x1
  4063b4:	mov	x1, x23
  4063b8:	mov	w0, w22
  4063bc:	blr	x3
  4063c0:	cmp	x20, x19
  4063c4:	b.ne	4063a8 <tigetstr@plt+0x4808>  // b.any
  4063c8:	ldp	x19, x20, [sp, #16]
  4063cc:	ldp	x21, x22, [sp, #32]
  4063d0:	ldp	x23, x24, [sp, #48]
  4063d4:	ldp	x29, x30, [sp], #64
  4063d8:	ret
  4063dc:	nop
  4063e0:	ret
  4063e4:	nop
  4063e8:	adrp	x2, 418000 <tigetstr@plt+0x16460>
  4063ec:	mov	x1, #0x0                   	// #0
  4063f0:	ldr	x2, [x2, #568]
  4063f4:	b	401800 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004063f8 <.fini>:
  4063f8:	stp	x29, x30, [sp, #-16]!
  4063fc:	mov	x29, sp
  406400:	ldp	x29, x30, [sp], #16
  406404:	ret
