set ::env(DESIGN_NAME) fsm_rtl
set ::env(VERILOG_FILES) "$::env(DESIGN_DIR)/../../rtl/fsm_rtl.sv"
set ::env(CLOCK_PORT) clk
set ::env(CLOCK_PERIOD) 10
