
---------- Begin Simulation Statistics ----------
final_tick                               18203932057455                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 164344                       # Simulator instruction rate (inst/s)
host_mem_usage                               17498828                       # Number of bytes of host memory used
host_op_rate                                   300054                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6082.36                       # Real time elapsed on the host
host_tick_rate                                9472921                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999596859                       # Number of instructions simulated
sim_ops                                    1825038202                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057618                       # Number of seconds simulated
sim_ticks                                 57617685972                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         12                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          287                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1776231                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        24512                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3441198                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        24512                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu0.num_fp_insts                           14                       # number of float instructions
system.cpu0.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu0.num_int_insts                          12                       # number of integer instructions
system.cpu0.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         12                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          419                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1773496                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        24566                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3436401                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        24566                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu1.num_fp_insts                           14                       # number of float instructions
system.cpu1.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu1.num_int_insts                          12                       # number of integer instructions
system.cpu1.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.committedInsts                         12                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          309                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1782179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        22180                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3453725                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        22180                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         12                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          424                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1789363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        21910                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3467063                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        21910                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu3.num_fp_insts                           14                       # number of float instructions
system.cpu3.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu3.num_int_insts                          12                       # number of integer instructions
system.cpu3.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4728026                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9474956                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       888029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1852067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        193079463                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       110328200                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249841803                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            456155484                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.692542                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.692542                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        309298914                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       225672587                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 539828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       619527                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        34837621                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.836244                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107671705                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          30536422                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       21895697                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77020341                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2130                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        14145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     32701261                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    499957769                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     77135283                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2038407                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    490744157                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        168777                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      6364237                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        724521                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      6585079                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        10869                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       226623                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       392904                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        536409601                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            487346812                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600162                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        321932766                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.816609                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             489232665                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       419776270                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      182800814                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.443955                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.443955                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1570952      0.32%      0.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    222820138     45.22%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11433      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     68806717     13.96%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      9242178      1.88%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5714952      1.16%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     23841714      4.84%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       652191      0.13%     67.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     18089010      3.67%     71.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      5720769      1.16%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27062129      5.49%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1016283      0.21%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     17033556      3.46%     81.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7987286      1.62%     83.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     60544276     12.29%     95.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     22668980      4.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     492782564                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      272104175                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    541738498                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    266600532                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    294624425                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            4768268                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1328729     27.87%     27.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        94071      1.97%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        191086      4.01%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        26704      0.56%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        89717      1.88%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            3      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       141140      2.96%     39.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        14659      0.31%     39.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     39.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        93985      1.97%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt         1006      0.02%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        398937      8.37%     49.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       650574     13.64%     63.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1106001     23.20%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       631656     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     223875705                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    621331696                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    220746280                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    249146279                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         499830449                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        492782564                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded       127320                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     43802285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       250573                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       114456                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     36356049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    172486225                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.856939                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     3.029275                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     73814338     42.79%     42.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      8711127      5.05%     47.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9881252      5.73%     53.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11282168      6.54%     60.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11550275      6.70%     66.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12359274      7.17%     73.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11925314      6.91%     80.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12786741      7.41%     88.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     20175736     11.70%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    172486225                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.848025                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3507286                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3330438                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77020341                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     32701261                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      194560526                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               173026053                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  12008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        193068271                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       110320169                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249823819                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            456126557                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.692592                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.692592                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        309294284                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       225667903                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 575727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       619093                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        34835825                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.836157                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           107667914                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          30530921                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       21815351                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77023486                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2118                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        14158                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     32699271                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    499952001                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     77136993                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2039910                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    490728986                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        169521                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6229686                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        724218                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6450819                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        10858                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       226284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       392809                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        536453077                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            487331443                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600147                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        321950680                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.816521                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             489217426                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       419762760                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182797580                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.443851                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.443851                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1570616      0.32%      0.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    222812009     45.22%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11415      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     68803322     13.96%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      9242411      1.88%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5715503      1.16%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     23841297      4.84%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       652236      0.13%     67.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     18089376      3.67%     71.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      5720644      1.16%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27062546      5.49%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1016361      0.21%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     78.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17036227      3.46%     81.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7988313      1.62%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     60543745     12.29%     95.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     22662875      4.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     492768896                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      272098884                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    541723598                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    266589756                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    294625379                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            4772860                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009686                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1329990     27.87%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     27.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        94420      1.98%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        193929      4.06%     33.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     33.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     33.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        26841      0.56%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     34.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        89571      1.88%     36.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     36.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            2      0.00%     36.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       140230      2.94%     39.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        14639      0.31%     39.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     39.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        94026      1.97%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt         1013      0.02%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        399871      8.38%     49.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       648873     13.60%     63.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1105758     23.17%     86.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       633697     13.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     223872256                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    621287954                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220741687                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    249162553                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         499824715                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        492768896                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded       127286                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     43825335                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       250574                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       114422                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     36396471                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    172450326                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.857454                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     3.029484                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     73788191     42.79%     42.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8714620      5.05%     47.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9871446      5.72%     53.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11272788      6.54%     60.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11556033      6.70%     66.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12367745      7.17%     73.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11914363      6.91%     80.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     12777135      7.41%     88.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     20188005     11.71%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    172450326                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.847946                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3512604                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3338221                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77023486                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     32699271                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      194553930                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               173026053                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                  11931                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        193136701                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       110378854                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249931187                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            456317405                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.692295                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.692295                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        309325990                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       225739074                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 494840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       619268                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        34848004                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.837144                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           107724961                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          30565563                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       21925349                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77040752                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2130                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        14148                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     32730264                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    500103276                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     77159398                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2038840                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    490899811                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        168109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      6768891                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        724143                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      6988358                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        10632                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       226163                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       393105                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        536531675                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            487501596                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600163                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        322006539                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.817504                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             489387554                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       419950790                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182850105                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.444471                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.444471                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1570584      0.32%      0.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    222879430     45.21%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11439      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     68851146     13.97%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      9242045      1.87%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5715018      1.16%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     23841369      4.84%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       652182      0.13%     67.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     18088892      3.67%     71.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      5720817      1.16%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27062257      5.49%     77.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1016313      0.21%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     17032527      3.46%     81.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7986332      1.62%     83.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     60569325     12.29%     95.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     22698985      4.60%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     492938661                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      272207254                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    541939788                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    266696512                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    294711363                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            4772028                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009681                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1327574     27.82%     27.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        94138      1.97%     29.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        193597      4.06%     33.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        26660      0.56%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        89700      1.88%     36.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            2      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       140139      2.94%     39.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        14736      0.31%     39.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     39.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        93002      1.95%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.48% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt         1008      0.02%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     41.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        399442      8.37%     49.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       650162     13.62%     63.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1108656     23.23%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       633212     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     223932851                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    621491535                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    220805084                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    249188151                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         499975958                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        492938661                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded       127318                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     43785826                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       250770                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       114454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     36321448                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    172531213                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.857098                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     3.029404                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     73841740     42.80%     42.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      8708399      5.05%     47.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      9873714      5.72%     53.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     11282314      6.54%     60.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11544826      6.69%     66.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12372234      7.17%     73.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11945953      6.92%     80.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     12776564      7.41%     88.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     20185469     11.70%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    172531213                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.848927                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3510538                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3270381                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77040752                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     32730264                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      194632664                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               173026053                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  12435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193184125                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       110426009                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            456438660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.692104                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.692104                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309352439                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       225791899                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 478654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       619266                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        34857443                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.837990                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           107773208                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          30590849                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       21696491                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77065314                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2130                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        13994                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     32760558                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    500265035                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     77182359                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2041601                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    491046258                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        168981                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      6921780                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        724173                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      7143535                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        10717                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       225977                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       393289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        536695992                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            487645411                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.600143                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        322094268                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.818335                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             489531281                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       420117516                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182905984                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.444869                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.444869                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1570429      0.32%      0.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    222941209     45.21%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11479      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     68887761     13.97%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      9242284      1.87%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5715382      1.16%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     23841103      4.84%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       652220      0.13%     67.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     18089252      3.67%     71.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      5720673      1.16%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27062634      5.49%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1016391      0.21%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     17036559      3.46%     81.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7988348      1.62%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     60589229     12.29%     95.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     22722914      4.61%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     493087867                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      272290883                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    542104913                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    266773170                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    294805529                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4773096                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009680                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1330933     27.88%     27.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.88% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        94520      1.98%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        193630      4.06%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     33.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        26907      0.56%     34.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     34.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        89766      1.88%     36.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     36.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            1      0.00%     36.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       140158      2.94%     39.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        14386      0.30%     39.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     39.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        93197      1.95%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt         1006      0.02%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     41.58% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        400225      8.39%     49.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       645062     13.51%     63.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1108311     23.22%     86.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       634994     13.30%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     223999651                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    621642547                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    220872241                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    249296327                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         500137714                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        493087867                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded       127321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     43826353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       251239                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       114457                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     36386605                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    172547399                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.857695                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     3.029587                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     73833174     42.79%     42.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8712285      5.05%     47.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9862676      5.72%     53.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11287968      6.54%     60.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11571953      6.71%     66.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12371268      7.17%     73.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11917574      6.91%     80.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     12787278      7.41%     88.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     20203223     11.71%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    172547399                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.849790                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3516393                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3381282                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77065314                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     32760558                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      194701412                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               173026053                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                  12075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     93348599                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        93348599                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     94142808                       # number of overall hits
system.cpu0.dcache.overall_hits::total       94142808                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3358598                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3358600                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3495027                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3495029                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 144665338402                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 144665338402                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 144665338402                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 144665338402                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     96707197                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     96707199                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     97637835                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97637837                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034730                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034730                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035796                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035796                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 43073.133016                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43073.107367                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 41391.765615                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41391.741929                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         6910                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2192730                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1558                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6957                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.435173                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   315.183269                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1633162                       # number of writebacks
system.cpu0.dcache.writebacks::total          1633162                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1708886                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1708886                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1708886                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1708886                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1649712                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1649712                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1744526                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1744526                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  55318891285                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  55318891285                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  59146686658                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59146686658                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.017059                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017059                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.017867                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017867                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 33532.453716                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 33532.453716                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 33904.158871                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 33904.158871                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1633162                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67837935                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67837935                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2670265                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2670267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 128523455226                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 128523455226                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70508200                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70508202                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.037872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 48131.348471                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48131.312422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1703610                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1703610                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       966655                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       966655                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  39609642042                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  39609642042                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013710                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 40975.986305                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40975.986305                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25510664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25510664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       688333                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       688333                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  16141883176                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16141883176                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26198997                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26198997                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.026273                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026273                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 23450.689094                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23450.689094                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5276                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5276                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       683057                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       683057                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  15709249243                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15709249243                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.026072                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026072                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 22998.445581                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22998.445581                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       794209                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       794209                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       136429                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       136429                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       930638                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       930638                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.146597                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.146597                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        94814                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        94814                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   3827795373                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3827795373                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.101881                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.101881                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 40371.626268                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 40371.626268                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.876176                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           95922973                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1633674                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.716104                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000886                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.875290                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999756                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999758                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        782736370                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       782736370                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           16                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     36769318                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        36769334                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           16                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     36769318                       # number of overall hits
system.cpu0.icache.overall_hits::total       36769334                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        34966                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         34968                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        34966                       # number of overall misses
system.cpu0.icache.overall_misses::total        34968                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    625102605                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    625102605                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    625102605                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    625102605                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           18                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     36804284                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36804302                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           18                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     36804284                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36804302                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.111111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.111111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 17877.441086                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17876.418583                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 17877.441086                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17876.418583                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        30762                       # number of writebacks
system.cpu0.icache.writebacks::total            30762                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3694                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3694                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3694                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3694                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        31272                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        31272                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        31272                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        31272                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    550779003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    550779003                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    550779003                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    550779003                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 17612.528876                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17612.528876                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 17612.528876                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17612.528876                       # average overall mshr miss latency
system.cpu0.icache.replacements                 30762                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           16                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     36769318                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       36769334                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        34966                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        34968                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    625102605                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    625102605                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     36804284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36804302                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 17877.441086                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17876.418583                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3694                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3694                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        31272                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        31272                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    550779003                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    550779003                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 17612.528876                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17612.528876                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.639579                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36800608                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            31274                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1176.715738                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.019695                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.619884                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000038                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993398                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993437                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          337                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        294465690                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       294465690                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1092741                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2057303                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       813014                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       112262                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       112262                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        572208                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       572207                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1092741                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        93310                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5125035                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5218345                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3970304                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    209077504                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           213047808                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1206393                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               77209152                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2983622                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.008312                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.090789                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2958823     99.17%     99.17% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               24799      0.83%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2983622                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2254107586                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       31397764                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1669468718                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        12942                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       466950                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         479892                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        12942                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       466950                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        479892                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        18330                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1166723                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1185057                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        18330                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1166723                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1185057                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    477418436                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  55623313329                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  56100731765                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    477418436                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  55623313329                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  56100731765                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        31272                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1633673                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1664949                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        31272                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1633673                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1664949                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.586147                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.714172                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.711768                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.586147                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.714172                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.711768                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 26045.741189                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 47674.823698                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 47340.112556                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 26045.741189                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 47674.823698                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 47340.112556                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1206393                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1206393                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        18330                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1166723                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1185053                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        18330                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1166723                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1185053                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    471314546                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  55234794570                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  55706109116                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    471314546                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  55234794570                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  55706109116                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.586147                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.714172                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.711765                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.586147                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.714172                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.711765                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 25712.741189                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 47341.823698                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 47007.272346                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 25712.741189                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 47341.823698                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 47007.272346                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1206393                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1104704                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1104704                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1104704                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1104704                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       558901                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       558901                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       558901                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       558901                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       112242                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       112242                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       112262                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       112262                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       360306                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       360306                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18015.300000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18015.300000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        69787                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        69787                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       502421                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       502421                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14537794648                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14537794648                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       572208                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       572208                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.878039                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.878039                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 28935.483684                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 28935.483684                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       502421                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       502421                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14370488455                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14370488455                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.878039                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.878039                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 28602.483684                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 28602.483684                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        12942                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       397163                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       410105                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        18330                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       664302                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       682636                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    477418436                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  41085518681                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  41562937117                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        31272                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1061465                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1092741                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.586147                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.625835                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.624701                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 26045.741189                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 61847.651642                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 60885.943778                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        18330                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       664302                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       682632                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    471314546                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  40864306115                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  41335620661                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.586147                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.625835                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624697                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 25712.741189                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 61514.651642                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60553.300550                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2424.423497                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3440798                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1209129                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.845683                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    34.837514                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.005604                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.005605                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   359.051271                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2030.523503                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.008505                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.087659                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.495733                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.591900                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2736                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1914                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          182                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        56262697                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       56262697                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  57617675972                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29278.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29278.numOps                      0                       # Number of Ops committed
system.cpu0.thread29278.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     93349060                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        93349060                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     94142915                       # number of overall hits
system.cpu1.dcache.overall_hits::total       94142915                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3353061                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3353063                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3489898                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3489900                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 144377069306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 144377069306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 144377069306                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 144377069306                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     96702121                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     96702123                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     97632813                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97632815                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.034674                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034674                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.035745                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035745                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 43058.288920                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43058.263238                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 41369.996861                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41369.973153                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         7346                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2415757                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1604                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6920                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.579800                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   349.097832                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1631112                       # number of writebacks
system.cpu1.dcache.writebacks::total          1631112                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1706090                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1706090                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1706090                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1706090                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1646971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1646971                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1741790                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1741790                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  53564372240                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  53564372240                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  57461035010                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57461035010                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.017031                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017031                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.017840                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017840                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 32522.960174                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32522.960174                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 32989.645715                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32989.645715                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1631112                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     67843819                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       67843819                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2665618                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2665620                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 128193738939                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 128193738939                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     70509437                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     70509439                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037805                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037805                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 48091.564110                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48091.528027                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1700747                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1700747                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       964871                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       964871                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  37821746394                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  37821746394                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013684                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013684                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 39198.759621                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39198.759621                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25505241                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25505241                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       687443                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       687443                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  16183330367                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16183330367                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     26192684                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     26192684                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.026246                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026246                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 23541.341416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23541.341416                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         5343                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5343                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       682100                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       682100                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  15742625846                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15742625846                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.026042                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026042                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 23079.644988                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23079.644988                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       793855                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       793855                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       136837                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       136837                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       930692                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       930692                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.147027                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.147027                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        94819                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        94819                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   3896662770                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   3896662770                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.101880                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.101880                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 41095.801158                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 41095.801158                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.876392                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           95920212                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1631624                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.788184                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000885                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.875507                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999757                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          385                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        782694144                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       782694144                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           16                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     36769194                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36769210                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           16                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     36769194                       # number of overall hits
system.cpu1.icache.overall_hits::total       36769210                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        34322                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34324                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        34322                       # number of overall misses
system.cpu1.icache.overall_misses::total        34324                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    636818877                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    636818877                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    636818877                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    636818877                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           18                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     36803516                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36803534                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           18                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     36803516                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36803534                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.111111                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.111111                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 18554.247334                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18553.166210                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 18554.247334                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18553.166210                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30744                       # number of writebacks
system.cpu1.icache.writebacks::total            30744                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3068                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3068                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3068                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3068                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        31254                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31254                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        31254                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31254                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    565867899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    565867899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    565867899                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    565867899                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000849                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000849                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000849                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000849                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 18105.455270                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18105.455270                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 18105.455270                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18105.455270                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30744                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           16                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     36769194                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36769210                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        34322                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34324                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    636818877                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    636818877                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     36803516                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36803534                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 18554.247334                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18553.166210                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3068                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3068                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        31254                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31254                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    565867899                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    565867899                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000849                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000849                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 18105.455270                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18105.455270                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          508.642066                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36800466                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31256                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1177.388853                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.019695                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   508.622371                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000038                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.993403                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993442                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        294459528                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       294459528                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1090940                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2053904                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       812515                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       111600                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       111600                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        571940                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       571940                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1090946                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        93256                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5117566                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5210822                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3968000                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    208815104                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           212783104                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1204563                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               77092032                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2979068                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.008387                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.091195                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2954083     99.16%     99.16% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               24985      0.84%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2979068                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2251132565                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       31385758                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1667197002                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        13709                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       465945                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         479654                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        13709                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       465945                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        479654                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst        17545                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1165683                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1183232                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst        17545                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1165683                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1183232                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    489252258                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  53947625360                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  54436877618                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    489252258                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  53947625360                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  54436877618                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        31254                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1631628                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1662886                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        31254                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1631628                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1662886                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.561368                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.714429                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.711553                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.561368                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.714429                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.711553                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 27885.566144                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 46279.842256                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 46006.934919                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 27885.566144                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 46279.842256                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 46006.934919                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1204563                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1204563                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst        17545                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1165683                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1183228                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst        17545                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1165683                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1183228                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    483409773                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  53559454919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  54042864692                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    483409773                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  53559454919                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  54042864692                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.561368                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.714429                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.711551                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.561368                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.714429                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.711551                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 27552.566144                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 45946.843970                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 45674.092138                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 27552.566144                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 45946.843970                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 45674.092138                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1204563                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1103606                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1103606                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1103606                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1103606                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       557814                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       557814                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       557814                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       557814                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       111597                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       111597                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        54945                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       111600                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       111600                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data        18315                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        53946                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        69498                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        69498                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       502442                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       502442                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  14574868538                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  14574868538                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       571940                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       571940                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.878487                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.878487                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 29008.061703                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 29008.061703                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       502442                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       502442                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  14407555352                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  14407555352                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.878487                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.878487                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 28675.061703                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 28675.061703                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        13709                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       396447                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       410156                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst        17545                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       663241                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       680790                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    489252258                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  39372756822                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  39862009080                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        31254                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1059688                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1090946                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.561368                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.625883                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.624036                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 27885.566144                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 59364.178062                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 58552.577271                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst        17545                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       663241                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       680786                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    483409773                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  39151899567                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  39635309340                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.561368                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.625883                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.624033                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 27552.566144                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 59031.181074                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58219.924235                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2402.033286                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3435900                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1207194                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.846187                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    34.296215                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.005604                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.005605                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   346.847983                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2020.877879                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.008373                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.084680                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.493378                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.586434                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2631                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          376                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1600                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.642334                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        56181962                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       56181962                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  57617675972                       # Cumulative time (in ticks) in various power states
system.cpu1.thread10801.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread10801.numOps                      0                       # Number of Ops committed
system.cpu1.thread10801.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     93394300                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        93394300                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     94188800                       # number of overall hits
system.cpu2.dcache.overall_hits::total       94188800                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3368358                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3368360                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3504539                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3504541                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 143014454925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 143014454925                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 143014454925                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 143014454925                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     96762658                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     96762660                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     97693339                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     97693341                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.034811                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034811                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.035873                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035873                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 42458.211070                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42458.185860                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 40808.350235                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40808.326946                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         6785                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2360178                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1477                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7328                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.593771                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   322.076692                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1639704                       # number of writebacks
system.cpu2.dcache.writebacks::total          1639704                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1712662                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1712662                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1712662                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1712662                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1655696                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1655696                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1750512                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1750512                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  54900209706                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54900209706                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  58707952152                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  58707952152                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017111                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017111                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017918                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017918                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 33158.387594                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 33158.387594                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 33537.589089                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 33537.589089                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1639704                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     67855483                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       67855483                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2678061                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2678063                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 126984071817                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 126984071817                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     70533544                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     70533546                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.037969                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037969                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 47416.422485                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 47416.387074                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1707306                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1707306                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       970755                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       970755                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  39316338972                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  39316338972                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.013763                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013763                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 40500.784412                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 40500.784412                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25538817                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25538817                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       690297                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       690297                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16030383108                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16030383108                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26229114                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26229114                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.026318                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026318                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 23222.443540                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 23222.443540                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         5356                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5356                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       684941                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       684941                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  15583870734                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15583870734                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.026114                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026114                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 22752.135927                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 22752.135927                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       794500                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       794500                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       136181                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       136181                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       930681                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       930681                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.146324                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.146324                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        94816                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        94816                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3807742446                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3807742446                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.101878                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.101878                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 40159.281619                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 40159.281619                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.876724                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           95974399                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1640216                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            58.513268                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000884                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.875840                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999758                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783186944                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783186944                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           16                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     36776215                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        36776231                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           16                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     36776215                       # number of overall hits
system.cpu2.icache.overall_hits::total       36776231                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        34993                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         34995                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        34993                       # number of overall misses
system.cpu2.icache.overall_misses::total        34995                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    605496897                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    605496897                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    605496897                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    605496897                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           18                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     36811208                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     36811226                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           18                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     36811208                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     36811226                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.111111                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000951                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000951                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.111111                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000951                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000951                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 17303.372017                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17302.383112                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 17303.372017                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17302.383112                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        30795                       # number of writebacks
system.cpu2.icache.writebacks::total            30795                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         3688                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3688                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         3688                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3688                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        31305                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        31305                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        31305                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        31305                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    533243889                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    533243889                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    533243889                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    533243889                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 17033.824916                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17033.824916                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 17033.824916                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17033.824916                       # average overall mshr miss latency
system.cpu2.icache.replacements                 30795                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           16                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     36776215                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       36776231                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        34993                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        34995                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    605496897                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    605496897                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     36811208                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     36811226                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000951                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000951                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 17303.372017                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17302.383112                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         3688                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3688                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        31305                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        31305                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    533243889                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    533243889                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 17033.824916                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17033.824916                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.642937                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           36807538                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            31307                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1175.696745                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.019694                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   508.623242                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000038                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.993405                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993443                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          352                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          156                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        294521115                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       294521115                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1096875                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2064061                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       806601                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       111637                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       111637                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        574648                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       574648                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1096876                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        93409                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5143411                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5236820                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3974528                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    209914880                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           213889408                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1200163                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               76810432                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2983346                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007538                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.086495                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2960857     99.25%     99.25% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               22489      0.75%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2983346                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2262659353                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       31468247                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1675780447                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        12980                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       477365                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         490345                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        12980                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       477365                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        490345                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst        18325                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1162850                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1181179                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst        18325                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1162850                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1181179                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    459297243                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  55140760691                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  55600057934                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    459297243                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  55140760691                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  55600057934                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        31305                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1640215                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1671524                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        31305                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1640215                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1671524                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.585370                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.708962                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.706648                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.585370                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.708962                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.706648                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 25063.969604                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 47418.635844                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 47071.661394                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 25063.969604                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 47418.635844                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 47071.661394                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1200163                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1200163                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst        18325                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1162850                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1181175                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst        18325                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1162850                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1181175                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    453195018                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  54753531974                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  55206726992                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    453195018                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  54753531974                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  55206726992                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.585370                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.708962                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.706646                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.585370                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.708962                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.706646                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 24730.969604                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 47085.636130                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 46738.821082                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 24730.969604                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 47085.636130                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 46738.821082                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1200163                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1115471                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1115471                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1115471                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1115471                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       554710                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       554710                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       554710                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       554710                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       111635                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       111635                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       111637                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       111637                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        73772                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        73772                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       500876                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       500876                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  14398593655                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  14398593655                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       574648                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       574648                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.871622                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.871622                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 28746.822876                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 28746.822876                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       500876                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       500876                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  14231801947                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  14231801947                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.871622                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.871622                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 28413.822876                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 28413.822876                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        12980                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       403593                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       416573                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst        18325                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       661974                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       680303                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    459297243                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  40742167036                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  41201464279                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        31305                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1065567                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1096876                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.585370                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.621241                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.620219                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 25063.969604                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 61546.476200                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 60563.402306                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst        18325                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       661974                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       680299                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    453195018                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  40521730027                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  40974925045                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.585370                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.621241                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620215                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 24730.969604                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 61213.476703                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60230.758894                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2473.090334                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3453341                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1202919                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.870801                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    31.207439                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.005604                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.005602                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   360.856922                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2081.014767                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.007619                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.088100                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.508060                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.603782                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2756                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          450                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1549                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          508                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.672852                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        56456535                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       56456535                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  57617675972                       # Cumulative time (in ticks) in various power states
system.cpu2.thread29278.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread29278.numOps                      0                       # Number of Ops committed
system.cpu2.thread29278.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     93424795                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        93424795                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     94219605                       # number of overall hits
system.cpu3.dcache.overall_hits::total       94219605                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3381725                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3381727                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3517553                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3517555                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 143130943308                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 143130943308                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 143130943308                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 143130943308                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     96806520                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     96806522                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     97737158                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     97737160                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.034933                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034933                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.035990                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.035990                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 42324.832240                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42324.807209                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 40690.486627                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 40690.463492                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6854                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2407709                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1481                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7579                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.627954                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   317.681620                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1645877                       # number of writebacks
system.cpu3.dcache.writebacks::total          1645877                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1718855                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1718855                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1718855                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1718855                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1662870                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1662870                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1757686                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1757686                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  55225910667                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55225910667                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  58927664541                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  58927664541                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 33211.201517                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33211.201517                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 33525.706264                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33525.706264                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1645877                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     67865471                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       67865471                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2688498                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2688500                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 126951423498                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 126951423498                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     70553969                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     70553971                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038106                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038106                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 47220.203808                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 47220.168681                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1713494                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1713494                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       975004                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       975004                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  39488923881                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  39488923881                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 40501.294232                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 40501.294232                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25559324                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25559324                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       693227                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       693227                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  16179519810                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16179519810                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     26252551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     26252551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.026406                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026406                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 23339.425340                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23339.425340                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         5361                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5361                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       687866                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       687866                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  15736986786                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15736986786                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.026202                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026202                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 22877.983191                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22877.983191                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       794810                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       794810                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       135828                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       135828                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       930638                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       930638                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.145951                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.145951                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        94816                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        94816                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3701753874                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3701753874                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.101883                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.101883                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 39041.447372                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 39041.447372                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.876934                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           96012505                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1646389                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            58.317023                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000884                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.876051                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999758                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999760                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783543669                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783543669                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           16                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     36789802                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        36789818                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           16                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     36789802                       # number of overall hits
system.cpu3.icache.overall_hits::total       36789818                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        34344                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34346                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        34344                       # number of overall misses
system.cpu3.icache.overall_misses::total        34346                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    579145608                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    579145608                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    579145608                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    579145608                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     36824146                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     36824164                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     36824146                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     36824164                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 16863.079665                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16862.097712                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 16863.079665                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16862.097712                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        30776                       # number of writebacks
system.cpu3.icache.writebacks::total            30776                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3058                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3058                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3058                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3058                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        31286                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        31286                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        31286                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        31286                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    516953196                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    516953196                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    516953196                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    516953196                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 16523.467238                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16523.467238                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 16523.467238                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16523.467238                       # average overall mshr miss latency
system.cpu3.icache.replacements                 30776                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           16                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     36789802                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       36789818                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        34344                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34346                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    579145608                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    579145608                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     36824146                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     36824164                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 16863.079665                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16862.097712                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3058                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3058                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        31286                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        31286                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    516953196                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    516953196                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 16523.467238                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16523.467238                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.646996                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           36821106                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            31288                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1176.844349                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.019695                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   508.627301                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000038                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.993413                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993451                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        294624600                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       294624600                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1101108                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2075678                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       805809                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       112664                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       112664                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        576569                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       576569                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1101108                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        93352                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5163983                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5257335                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3972096                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    210705024                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           214677120                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1204834                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               77109376                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2995198                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007457                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.086029                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2972864     99.25%     99.25% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               22334      0.75%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2995198                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2271200801                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       31450594                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1682304537                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        13729                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       477808                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         491537                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        13729                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       477808                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        491537                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst        17557                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1168579                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1186140                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst        17557                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1168579                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1186140                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    440178712                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  55351878358                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  55792057070                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    440178712                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  55351878358                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  55792057070                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        31286                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1646387                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1677677                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        31286                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1646387                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1677677                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.561178                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.709784                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.707013                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.561178                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.709784                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.707013                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 25071.408099                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 47366.826169                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 47036.654248                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 25071.408099                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 47366.826169                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 47036.654248                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1204834                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1204834                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst        17557                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1168579                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1186136                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst        17557                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1168579                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1186136                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    434332231                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  54962741551                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  55397073782                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    434332231                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  54962741551                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  55397073782                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.561178                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.709784                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.707011                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.561178                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.709784                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.707011                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 24738.408099                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 47033.826169                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 46703.812870                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 24738.408099                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 47033.826169                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 46703.812870                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1204834                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1122829                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1122829                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1122829                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1122829                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       553390                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       553390                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       553390                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       553390                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       112662                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       112662                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       112664                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       112664                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        73531                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        73531                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       503038                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       503038                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14545672758                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14545672758                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       576569                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       576569                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.872468                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.872468                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 28915.654002                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 28915.654002                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       503038                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       503038                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14378161104                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14378161104                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.872468                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.872468                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 28582.654002                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 28582.654002                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        13729                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       404277                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       418006                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst        17557                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       665541                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       683102                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    440178712                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  40806205600                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  41246384312                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        31286                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1069818                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1101108                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.561178                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.622107                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.620377                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 25071.408099                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 61312.835122                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 60381.003587                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst        17557                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       665541                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       683098                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    434332231                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  40584580447                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  41018912678                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.561178                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.622107                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620373                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 24738.408099                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 60979.835122                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60048.357158                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2449.798952                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3466560                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1207479                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.870907                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    28.029094                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005603                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.005601                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   348.889528                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2072.869126                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.006843                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.085178                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.506072                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.598095                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2645                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          438                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1559                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.645752                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        56672599                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       56672599                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  57617675972                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2726824                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       4299525                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        918672                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            391977                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                27                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               27                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2008777                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2008777                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2726830                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3552195                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3546500                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3540354                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3555220                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14194269                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    151494272                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    151248768                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    150987008                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    151620864                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                605350912                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            887167                       # Total snoops (count)
system.l3bus.snoopTraffic                    31692160                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5634909                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5634909    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5634909                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4732452273                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           790809684                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           789653957                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           788135603                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           791492430                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.4                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst        16886                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       930120                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst        16100                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       929938                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst        16874                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       921628                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst        16103                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       923134                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             3770783                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst        16886                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       930120                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst        16100                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       929938                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst        16874                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       921628                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst        16103                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       923134                       # number of overall hits
system.l3cache.overall_hits::total            3770783                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1444                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       236603                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1445                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       235745                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1451                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       241221                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1454                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       245445                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            964824                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1444                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       236603                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1445                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       235745                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1451                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       241221                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1454                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       245445                       # number of overall misses
system.l3cache.overall_misses::total           964824                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    161109061                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  37473105676                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    187383759                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  35805845268                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    143184339                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  37126227147                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    138217976                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  37292069028                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 148327142254                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    161109061                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  37473105676                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    187383759                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  35805845268                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    143184339                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  37126227147                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    138217976                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  37292069028                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 148327142254                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        18330                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1166723                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst        17545                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1165683                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst        18325                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1162849                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst        17557                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1168579                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4735607                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        18330                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1166723                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst        17545                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1165683                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst        18325                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1162849                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst        17557                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1168579                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4735607                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.078778                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.202793                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.082360                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.202238                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.079181                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.207440                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.082816                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.210037                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.203738                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.078778                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.202793                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.082360                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.202238                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.079181                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.207440                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.082816                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.210037                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.203738                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 111571.371884                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 158379.672599                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 129677.341869                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 151883.795067                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 98679.764990                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 153909.598033                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 95060.506190                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 151936.560240                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 153734.921866                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 111571.371884                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 158379.672599                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 129677.341869                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 151883.795067                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 98679.764990                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 153909.598033                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 95060.506190                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 151936.560240                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 153734.921866                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         495190                       # number of writebacks
system.l3cache.writebacks::total               495190                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1444                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       236603                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1445                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       235745                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1451                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       241221                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1454                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       245445                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       964808                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1444                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       236603                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1445                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       235745                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1451                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       241221                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1454                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       245445                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       964808                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    151492021                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  35897329696                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    177760059                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  34235816868                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    133520679                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  35519695287                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    128534336                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  35657405328                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 141901554274                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    151492021                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  35897329696                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    177760059                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  34235816868                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    133520679                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  35519695287                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    128534336                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  35657405328                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 141901554274                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.078778                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.202793                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.082360                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.202238                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.079181                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.207440                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.082816                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.210037                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.203735                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.078778                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.202793                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.082360                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.202238                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.079181                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.207440                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.082816                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.210037                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.203735                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 104911.371884                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 151719.672599                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 123017.341869                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 145223.936321                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 92019.764990                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 147249.598033                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 88400.506190                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 145276.560240                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 147077.505860                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 104911.371884                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 151719.672599                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 123017.341869                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 145223.936321                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 92019.764990                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 147249.598033                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 88400.506190                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 145276.560240                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 147077.505860                       # average overall mshr miss latency
system.l3cache.replacements                    887167                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3804335                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3804335                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3804335                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3804335                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       918672                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       918672                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       918672                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       918672                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data           20                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              27                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           27                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       470107                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       470209                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       467159                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       468244                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1875719                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data        32314                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        32233                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        33717                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        34794                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         133058                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   5767762481                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   5803315057                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5676567265                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   5799391155                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  23047035958                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       502421                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       502442                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       500876                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       503038                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2008777                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.064317                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.064153                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.067316                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.069168                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.066238                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 178491.133286                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 180042.659914                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 168359.203518                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 166677.908691                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 173210.449263                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        32314                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        32233                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        33717                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        34794                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       133058                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5552551241                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   5588643277                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5452012045                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   5567663115                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  22160869678                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.064317                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.064153                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.067316                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.069168                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.066238                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 171831.133286                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 173382.659914                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 161699.203518                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 160017.908691                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 166550.449263                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst        16886                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       460013                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst        16100                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       459729                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst        16874                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       454469                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst        16103                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       454890                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1895064                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1444                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       204289                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1445                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       203512                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1451                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       207504                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1454                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       210651                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       831766                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    161109061                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  31705343195                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    187383759                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  30002530211                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    143184339                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  31449659882                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    138217976                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  31492677873                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 125280106296                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        18330                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       664302                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst        17545                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       663241                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst        18325                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       661973                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst        17557                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       665541                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2726830                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.078778                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.307524                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.082360                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.306845                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.079181                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.313463                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.082816                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.316511                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.305030                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 111571.371884                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 155198.484475                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 129677.341869                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 147423.887589                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 98679.764990                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 151561.704266                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 95060.506190                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 149501.677528                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 150619.412546                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1444                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       204289                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1445                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       203512                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1451                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       207504                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1454                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       210651                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       831750                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    151492021                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  30344778455                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    177760059                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  28647173591                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    133520679                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  30067683242                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    128534336                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  30089742213                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 119740684596                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.078778                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.307524                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.082360                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.306845                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.079181                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.313463                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.082816                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.316511                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.305025                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 104911.371884                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 148538.484475                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 123017.341869                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 140764.051216                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 92019.764990                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 144901.704266                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 88400.506190                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 142841.677528                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 143962.349980                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58388.898523                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8493817                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4722879                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.798441                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18146452143240                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58388.898523                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.890944                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.890944                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64902                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          510                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4019                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        39278                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        21095                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.990326                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            156061135                       # Number of tag accesses
system.l3cache.tags.data_accesses           156061135                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    495187.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    236600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    235744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    241220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    245442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003565426688                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        29614                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        29615                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1791526                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             474443                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      964807                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     495187                       # Number of write requests accepted
system.mem_ctrls.readBursts                    964807                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   495187                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        80                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                964807                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               495187                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  157600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  142714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  121220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  115457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   95065                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   78504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   60785                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   48213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   27260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  16287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1891                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                   1455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                   1111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                    224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     99                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  19852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  21902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  24086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  26043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  28287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  30736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  33363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  36155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  39033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  38793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  13614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  10690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   8238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   6487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   5025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   3950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   3185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   1959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   1582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                    874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                    819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   1245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   1449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   1892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   1936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  2014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  2107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  2199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  2183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  2149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  2270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                  2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                  2091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                  1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  1662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                  1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                   254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                   185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                   134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                   109                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        29615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.578085                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    342.851856                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        29598     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           13      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         29615                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        29614                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.719086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.591106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.731752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            24961     84.29%     84.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              151      0.51%     84.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1703      5.75%     90.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              956      3.23%     93.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              535      1.81%     95.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              352      1.19%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              206      0.70%     97.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              148      0.50%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              117      0.40%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               88      0.30%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               61      0.21%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               61      0.21%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               32      0.11%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               30      0.10%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               33      0.11%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               15      0.05%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               27      0.09%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               14      0.05%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34               21      0.07%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                5      0.02%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36               16      0.05%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                9      0.03%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                8      0.03%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                4      0.01%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                5      0.02%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                7      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                4      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::43                3      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                3      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::45                1      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46                3      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::47                4      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::49                2      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50                2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::53                1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::55                1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56                2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::59                2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60                1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::61                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::63                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::67                1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::71                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::79                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::81                1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::91                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::99                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::117               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         29614                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                61747648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31691968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1071.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    550.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57617550108                       # Total gap between requests
system.mem_ctrls.avgGap                      39464.24                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        92416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     15142400                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        92480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     15087616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        92864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     15438080                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     15708288                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     31687872                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1603951.954004377127                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 262808194.125647962093                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1605062.724055626895                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 261857374.961778312922                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1611727.344363124110                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 267939951.762420952320                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1615059.654516872950                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 272629622.918796658516                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 549967800.084840178490                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1444                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       236603                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1445                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       235744                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1451                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       241221                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1454                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       245445                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       495187                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     97328206                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  27008673371                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst    123565271                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  25380403312                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     79120004                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  26457758834                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     74020959                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  26436843061                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3198142947251                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     67401.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    114151.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     85512.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    107660.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     54527.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    109682.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     50908.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    107709.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6458454.98                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        92416                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     15142592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        92480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     15087616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        92864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     15438144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     15708480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      61748672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        92416                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        92480                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        92864                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       371328                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     31691968                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     31691968                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1444                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       236603                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1445                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       235744                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1451                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       241221                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1454                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       245445                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         964823                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       495187                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        495187                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         2222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         2222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1603952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    262811526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1605063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    261857375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1611727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    267941063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1615060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    272632955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1071696493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1603952                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1605063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1611727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1615060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6444688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    550038889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       550038889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    550038889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         2222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         2222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1603952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    262811526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1605063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    261857375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1611727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    267941063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1615060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    272632955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1621735383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               964800                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              495123                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        30808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30680                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        30950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        30762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        30710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        30633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        30389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        29455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        29735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        30020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        29992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        29607                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        29812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        29742                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        29552                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        29892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29425                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        29677                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        29663                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        29706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        30651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        30484                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        30546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        30246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        29938                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        30029                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        30589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        30292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        30466                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30435                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        15976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        16083                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        15709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        15654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        16303                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        16192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        16141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        16085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        15483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        15442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        15376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        15338                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15365                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15531                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15058                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        15092                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        15010                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        14863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        14924                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        14877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        14943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        15624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        15522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        15353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        15346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        15510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        15611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        15602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        15392                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        15304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        15316                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             88781431418                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3214713600                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       105657713018                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                92020.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          109512.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              728131                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             182235                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.47                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           36.81                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       549538                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   170.019995                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   110.927176                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   211.107241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       332456     60.50%     60.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       108404     19.73%     80.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        41580      7.57%     87.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        21577      3.93%     91.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10952      1.99%     93.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11354      2.07%     95.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4897      0.89%     96.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5557      1.01%     97.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12761      2.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       549538                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              61747200                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           31687872                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1071.670945                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              549.967800                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1713928874.111996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2278563537.868797                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4058254448.640027                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1860902781.024000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20540994078.492401                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 30343824893.089127                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 14297743510.044380                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  75094212123.269485                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1303.318779                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21534181995                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5189450000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30894043977                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             831761                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       495187                       # Transaction distribution
system.membus.trans_dist::CleanEvict           391977                       # Transaction distribution
system.membus.trans_dist::ReadExReq            133058                       # Transaction distribution
system.membus.trans_dist::ReadExResp           133058                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         831765                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2816806                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2816806                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2816806                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     93440384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     93440384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                93440384                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            964823                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  964823    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              964823                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          1276343947                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1758348743                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       38181358                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     30610951                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       554852                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     18150785                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       18123954                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.852177                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1968470                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           45                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2007892                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1981077                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        26815                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1555                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     38875533                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       554398                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    167280830                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.726884                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.417824                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     85641743     51.20%     51.20% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     13877625      8.30%     59.49% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3422488      2.05%     61.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7178990      4.29%     65.83% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      5744290      3.43%     69.26% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3962347      2.37%     71.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2807120      1.68%     73.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2905518      1.74%     75.05% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41740709     24.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    167280830                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249841803                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     456155484                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           95442949                       # Number of memory references committed
system.switch_cpus0.commit.loads             69284964                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          33064583                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         252919243                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          282263912                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       157009      0.03%      0.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    206181918     45.20%     45.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        10840      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     65047682     14.26%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     15185423      3.33%     82.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6521235      1.43%     83.84% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     54099541     11.86%     95.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19636750      4.30%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    456155484                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41740709                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8330027                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     91066758                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         60003173                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12361742                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        724521                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17519709                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         3919                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     511610382                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        19972                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77830156                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           30577625                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                24089                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                11394                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1224287                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             284755157                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           38181358                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     22073501                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            170506633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1456750                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         3468                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        23461                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         36804284                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        10394                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    172486225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.041268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.490318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        86400151     50.09%     50.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5303989      3.08%     53.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4934237      2.86%     56.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8472249      4.91%     60.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4967594      2.88%     63.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         6444314      3.74%     67.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5156181      2.99%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5501492      3.19%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        45306018     26.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    172486225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.220668                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.645736                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           36808044                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                 3831                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            5323282                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        7735377                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1659                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        10869                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6543276                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1005239                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8418                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  57617685972                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        724521                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13180791                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       38825789                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67093212                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     52661908                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     506529893                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1507106                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      11938234                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14151887                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      23697039                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    535641755                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1163339065                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       434655685                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        323013970                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    486053517                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        49588238                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         55717913                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               618481986                       # The number of ROB reads
system.switch_cpus0.rob.writes              995271370                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249841803                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          456155484                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       38180784                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     30611955                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       554842                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18149502                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18122549                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.851495                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        1968563                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           46                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2006885                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1981639                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        25246                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1512                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     38896960                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       554176                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    167242307                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.727340                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.417700                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     85600026     51.18%     51.18% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     13877915      8.30%     59.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3421733      2.05%     61.53% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7181382      4.29%     65.82% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      5749940      3.44%     69.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3970448      2.37%     71.63% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2805070      1.68%     73.31% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2907734      1.74%     75.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41728059     24.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    167242307                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249823819                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     456126557                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           95433542                       # Number of memory references committed
system.switch_cpus1.commit.loads             69281896                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          33062392                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         252903786                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          282241134                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1781690                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       156947      0.03%      0.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    206168545     45.20%     45.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        10835      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     65041602     14.26%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15185396      3.33%     82.41% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6521232      1.43%     83.84% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     54096500     11.86%     95.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19630414      4.30%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    456126557                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41728059                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8312801                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     91049878                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         60009146                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12354279                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        724218                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17518277                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         3919                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     511609396                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        20011                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77832174                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           30572124                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                23952                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                11386                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1207266                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             284754731                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           38180784                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     22072751                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            170490536                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        1456152                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.miscStallCycles         3250                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles        21197                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         36803516                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         9890                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    172450326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.041972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.490390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        86361861     50.08%     50.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5304653      3.08%     53.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4934797      2.86%     56.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8470292      4.91%     60.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4967342      2.88%     63.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         6443708      3.74%     67.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         5159684      2.99%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5506037      3.19%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45301952     26.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    172450326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.220665                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.645733                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           36807045                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                 3600                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5323843                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        7741581                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1582                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        10858                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6547599                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      1005323                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          8434                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  57617685972                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        724218                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13162995                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       38712395                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         67093032                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     52757682                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     506528002                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1513401                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12037770                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14186994                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      23761054                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    535640175                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1163357609                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       434669368                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        323016655                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    486020883                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        49619158                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         55723282                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               618448613                       # The number of ROB reads
system.switch_cpus1.rob.writes              995259163                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249823819                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          456126557                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       38189777                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     30620694                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       555125                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     18160984                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       18134117                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.852062                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        1968432                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2007304                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      1981045                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        26259                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1524                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     38859901                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       554201                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    167328190                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.727080                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.417761                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     85654872     51.19%     51.19% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13881311      8.30%     59.49% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3429921      2.05%     61.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      7182152      4.29%     65.83% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5748672      3.44%     69.26% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3962849      2.37%     71.63% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2808681      1.68%     73.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2909079      1.74%     75.05% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41750653     24.95%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    167328190                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249931187                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     456317405                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           95495945                       # Number of memory references committed
system.switch_cpus2.commit.loads             69307854                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          33074883                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         253017450                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          282380175                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      1781691                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       157079      0.03%      0.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    206245315     45.20%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        10866      0.00%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     65093114     14.26%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     15185598      3.33%     82.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6521281      1.43%     83.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     54122256     11.86%     95.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19666810      4.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    456317405                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41750653                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8343887                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     91075200                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         60024767                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     12363212                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        724143                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17529815                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         3985                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     511754927                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        20736                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77851854                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           30606768                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                24405                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                11407                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1227597                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             284830394                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           38189777                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     22083594                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            170552018                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        1456126                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles         3061                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles        20474                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         36811208                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        10517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    172531213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.041270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.490316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        86421939     50.09%     50.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5304705      3.07%     53.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4939631      2.86%     56.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8471518      4.91%     60.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         4969421      2.88%     63.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         6443876      3.73%     67.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5160009      2.99%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         5502492      3.19%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45317622     26.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    172531213                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.220717                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.646171                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           36814566                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                 3429                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            5320157                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        7732889                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1614                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        10632                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       6542165                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      1004837                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          8757                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  57617685972                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        724143                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13195185                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       38867839                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         67116157                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     52627885                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     506675640                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1511064                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12104372                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14105453                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      23717326                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    535795573                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1163633061                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       434809901                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        323037811                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    486225152                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        49570366                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         55733751                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               618665691                       # The number of ROB reads
system.switch_cpus2.rob.writes              995561624                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249931187                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          456317405                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       38202830                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     30632642                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       555498                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18171954                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18144934                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.851309                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1968501                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           43                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2007753                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1981441                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        26312                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1601                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     38896464                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       554186                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    167339136                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.727626                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.417659                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     85636251     51.18%     51.18% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     13882407      8.30%     59.47% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3434488      2.05%     61.52% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7186928      4.29%     65.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5756834      3.44%     69.26% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3972356      2.37%     71.63% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2805932      1.68%     73.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2909735      1.74%     75.05% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41754205     24.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    167339136                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     456438660                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           95535589                       # Number of memory references committed
system.switch_cpus3.commit.loads             69324057                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          33082920                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         253088999                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          282469133                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1781692                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    206294733     45.20%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        10887      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     65125216     14.27%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     15185749      3.33%     82.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6521327      1.43%     83.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     54138308     11.86%     95.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19690205      4.31%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    456438660                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41754205                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8324901                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     91087211                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         60048505                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     12362605                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        724173                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17539702                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         3963                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     511929539                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        20581                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77873748                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           30632053                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                24747                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                11409                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1205599                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             284938668                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           38202830                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22094876                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            170593470                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1456148                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.miscStallCycles         2648                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles        17607                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         36824146                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         9925                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    172547399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.042152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.490373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        86403256     50.08%     50.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5304795      3.07%     53.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4948361      2.87%     56.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8467646      4.91%     60.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4976536      2.88%     63.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6440572      3.73%     67.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         5169986      3.00%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         5507932      3.19%     73.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        45328315     26.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    172547399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.220792                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.646796                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           36827078                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                 3002                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18203932057455                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            5321139                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        7741253                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1575                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        10717                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6549022                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      1005176                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          8989                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  57617685972                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        724173                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13180006                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       38561481                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         67135205                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     52946530                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     506844740                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1506369                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12183322                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14056323                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      24081494                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    535977886                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1164020551                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       435020701                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        323071348                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    486355501                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        49622351                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         55809261                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               618830903                       # The number of ROB reads
system.switch_cpus3.rob.writes              995882577                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          456438660                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
