

================================================================
== Vitis HLS Report for 'mmult_Pipeline_readA'
================================================================
* Date:           Sun Dec 29 07:19:38 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Systolic_Array_Tiling
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readA   |        ?|        ?|         3|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 13 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loc = alloca i32 1"   --->   Operation 14 'alloca' 'loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul"   --->   Operation 15 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln82_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln82"   --->   Operation 16 'read' 'sext_ln82_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln82_cast = sext i62 %sext_ln82_read"   --->   Operation 17 'sext' 'sext_ln82_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln82_cast" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 18 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [7/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 19 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %loc"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %i_2"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 23 [6/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 23 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 24 [5/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 24 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 25 [4/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 25 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 26 [3/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 26 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 27 [2/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 27 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%a5 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a"   --->   Operation 28 'read' 'a5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%a_col_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_col"   --->   Operation 29 'read' 'a_col_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 1024, void @empty_4, void @empty_14, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/7] (7.30ns)   --->   "%p_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem0_addr, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 31 'readreq' 'p_rd_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body39"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.35>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%loc_2 = load i32 %loc" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 33 'load' 'loc_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln76 = icmp_eq  i32 %loc_2, i32 %mul_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 35 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln76 = add i32 %loc_2, i32 1" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 36 'add' 'add_ln76' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.body39.split, void %readB.loopexit.exitStub" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 37 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [Systolic_Array_Tiling/src/mmult_tiling.cpp:78]   --->   Operation 38 'load' 'j_load' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln78 = icmp_eq  i32 %j_load, i32 %a_col_read" [Systolic_Array_Tiling/src/mmult_tiling.cpp:78]   --->   Operation 39 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 40 [1/1] (0.22ns)   --->   "%j_5 = select i1 %icmp_ln78, i32 0, i32 %j_load" [Systolic_Array_Tiling/src/mmult_tiling.cpp:78]   --->   Operation 40 'select' 'j_5' <Predicate = (!icmp_ln76)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %j_5" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 41 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.34ns)   --->   "%switch_ln82 = switch i5 %trunc_ln82, void %arrayidx4716.case.31, i5 0, void %arrayidx4716.case.0, i5 1, void %arrayidx4716.case.1, i5 2, void %arrayidx4716.case.2, i5 3, void %arrayidx4716.case.3, i5 4, void %arrayidx4716.case.4, i5 5, void %arrayidx4716.case.5, i5 6, void %arrayidx4716.case.6, i5 7, void %arrayidx4716.case.7, i5 8, void %arrayidx4716.case.8, i5 9, void %arrayidx4716.case.9, i5 10, void %arrayidx4716.case.10, i5 11, void %arrayidx4716.case.11, i5 12, void %arrayidx4716.case.12, i5 13, void %arrayidx4716.case.13, i5 14, void %arrayidx4716.case.14, i5 15, void %arrayidx4716.case.15, i5 16, void %arrayidx4716.case.16, i5 17, void %arrayidx4716.case.17, i5 18, void %arrayidx4716.case.18, i5 19, void %arrayidx4716.case.19, i5 20, void %arrayidx4716.case.20, i5 21, void %arrayidx4716.case.21, i5 22, void %arrayidx4716.case.22, i5 23, void %arrayidx4716.case.23, i5 24, void %arrayidx4716.case.24, i5 25, void %arrayidx4716.case.25, i5 26, void %arrayidx4716.case.26, i5 27, void %arrayidx4716.case.27, i5 28, void %arrayidx4716.case.28, i5 29, void %arrayidx4716.case.29, i5 30, void %arrayidx4716.case.30" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 42 'switch' 'switch_ln82' <Predicate = (!icmp_ln76)> <Delay = 0.34>
ST_8 : Operation 43 [1/1] (0.88ns)   --->   "%j_6 = add i32 %j_5, i32 1" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 43 'add' 'j_6' <Predicate = (!icmp_ln76)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln76 = store i32 %add_ln76, i32 %loc" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 44 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.38>
ST_8 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln76 = store i32 %j_6, i32 %j" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 45 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 46 [1/1] (7.30ns)   --->   "%gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem0_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 46 'read' 'gmem0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 1.80>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%i_2_load = load i32 %i_2" [Systolic_Array_Tiling/src/mmult_tiling.cpp:79]   --->   Operation 47 'load' 'i_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [Systolic_Array_Tiling/src/mmult_tiling.cpp:77]   --->   Operation 48 'specpipeline' 'specpipeline_ln77' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 49 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.88ns)   --->   "%add_ln79 = add i32 %i_2_load, i32 1" [Systolic_Array_Tiling/src/mmult_tiling.cpp:79]   --->   Operation 50 'add' 'add_ln79' <Predicate = (icmp_ln78)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 51 [1/1] (0.22ns)   --->   "%i = select i1 %icmp_ln78, i32 %add_ln79, i32 %i_2_load" [Systolic_Array_Tiling/src/mmult_tiling.cpp:78]   --->   Operation 51 'select' 'i' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i32 %i" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 52 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%localA_addr = getelementptr i32 %localA, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 53 'getelementptr' 'localA_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%localA_1_addr = getelementptr i32 %localA_1, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 54 'getelementptr' 'localA_1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%localA_2_addr = getelementptr i32 %localA_2, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 55 'getelementptr' 'localA_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%localA_3_addr = getelementptr i32 %localA_3, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 56 'getelementptr' 'localA_3_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%localA_4_addr = getelementptr i32 %localA_4, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 57 'getelementptr' 'localA_4_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%localA_5_addr = getelementptr i32 %localA_5, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 58 'getelementptr' 'localA_5_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%localA_6_addr = getelementptr i32 %localA_6, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 59 'getelementptr' 'localA_6_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%localA_7_addr = getelementptr i32 %localA_7, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 60 'getelementptr' 'localA_7_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%localA_8_addr = getelementptr i32 %localA_8, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 61 'getelementptr' 'localA_8_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%localA_9_addr = getelementptr i32 %localA_9, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 62 'getelementptr' 'localA_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%localA_10_addr = getelementptr i32 %localA_10, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 63 'getelementptr' 'localA_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%localA_11_addr = getelementptr i32 %localA_11, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 64 'getelementptr' 'localA_11_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%localA_12_addr = getelementptr i32 %localA_12, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 65 'getelementptr' 'localA_12_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%localA_13_addr = getelementptr i32 %localA_13, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 66 'getelementptr' 'localA_13_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%localA_14_addr = getelementptr i32 %localA_14, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 67 'getelementptr' 'localA_14_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "%localA_15_addr = getelementptr i32 %localA_15, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 68 'getelementptr' 'localA_15_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%localA_16_addr = getelementptr i32 %localA_16, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 69 'getelementptr' 'localA_16_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%localA_17_addr = getelementptr i32 %localA_17, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 70 'getelementptr' 'localA_17_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%localA_18_addr = getelementptr i32 %localA_18, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 71 'getelementptr' 'localA_18_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%localA_19_addr = getelementptr i32 %localA_19, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 72 'getelementptr' 'localA_19_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "%localA_20_addr = getelementptr i32 %localA_20, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 73 'getelementptr' 'localA_20_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%localA_21_addr = getelementptr i32 %localA_21, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 74 'getelementptr' 'localA_21_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%localA_22_addr = getelementptr i32 %localA_22, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 75 'getelementptr' 'localA_22_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%localA_23_addr = getelementptr i32 %localA_23, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 76 'getelementptr' 'localA_23_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%localA_24_addr = getelementptr i32 %localA_24, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 77 'getelementptr' 'localA_24_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%localA_25_addr = getelementptr i32 %localA_25, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 78 'getelementptr' 'localA_25_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%localA_26_addr = getelementptr i32 %localA_26, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 79 'getelementptr' 'localA_26_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%localA_27_addr = getelementptr i32 %localA_27, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 80 'getelementptr' 'localA_27_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%localA_28_addr = getelementptr i32 %localA_28, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 81 'getelementptr' 'localA_28_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%localA_29_addr = getelementptr i32 %localA_29, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 82 'getelementptr' 'localA_29_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%localA_30_addr = getelementptr i32 %localA_30, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 83 'getelementptr' 'localA_30_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%localA_31_addr = getelementptr i32 %localA_31, i64 0, i64 %zext_ln82" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 84 'getelementptr' 'localA_31_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_30_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 85 'store' 'store_ln82' <Predicate = (trunc_ln82 == 30)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 86 'br' 'br_ln82' <Predicate = (trunc_ln82 == 30)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_29_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 87 'store' 'store_ln82' <Predicate = (trunc_ln82 == 29)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 88 'br' 'br_ln82' <Predicate = (trunc_ln82 == 29)> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_28_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 89 'store' 'store_ln82' <Predicate = (trunc_ln82 == 28)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 90 'br' 'br_ln82' <Predicate = (trunc_ln82 == 28)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_27_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 91 'store' 'store_ln82' <Predicate = (trunc_ln82 == 27)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 92 'br' 'br_ln82' <Predicate = (trunc_ln82 == 27)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_26_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 93 'store' 'store_ln82' <Predicate = (trunc_ln82 == 26)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 94 'br' 'br_ln82' <Predicate = (trunc_ln82 == 26)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_25_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 95 'store' 'store_ln82' <Predicate = (trunc_ln82 == 25)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 96 'br' 'br_ln82' <Predicate = (trunc_ln82 == 25)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_24_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 97 'store' 'store_ln82' <Predicate = (trunc_ln82 == 24)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 98 'br' 'br_ln82' <Predicate = (trunc_ln82 == 24)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_23_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 99 'store' 'store_ln82' <Predicate = (trunc_ln82 == 23)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 100 'br' 'br_ln82' <Predicate = (trunc_ln82 == 23)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_22_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 101 'store' 'store_ln82' <Predicate = (trunc_ln82 == 22)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 102 'br' 'br_ln82' <Predicate = (trunc_ln82 == 22)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_21_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 103 'store' 'store_ln82' <Predicate = (trunc_ln82 == 21)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 104 'br' 'br_ln82' <Predicate = (trunc_ln82 == 21)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_20_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 105 'store' 'store_ln82' <Predicate = (trunc_ln82 == 20)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 106 'br' 'br_ln82' <Predicate = (trunc_ln82 == 20)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_19_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 107 'store' 'store_ln82' <Predicate = (trunc_ln82 == 19)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 108 'br' 'br_ln82' <Predicate = (trunc_ln82 == 19)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_18_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 109 'store' 'store_ln82' <Predicate = (trunc_ln82 == 18)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 110 'br' 'br_ln82' <Predicate = (trunc_ln82 == 18)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_17_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 111 'store' 'store_ln82' <Predicate = (trunc_ln82 == 17)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 112 'br' 'br_ln82' <Predicate = (trunc_ln82 == 17)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_16_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 113 'store' 'store_ln82' <Predicate = (trunc_ln82 == 16)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 114 'br' 'br_ln82' <Predicate = (trunc_ln82 == 16)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_15_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 115 'store' 'store_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 116 'br' 'br_ln82' <Predicate = (trunc_ln82 == 15)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_14_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 117 'store' 'store_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 118 'br' 'br_ln82' <Predicate = (trunc_ln82 == 14)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_13_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 119 'store' 'store_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 120 'br' 'br_ln82' <Predicate = (trunc_ln82 == 13)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_12_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 121 'store' 'store_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 122 'br' 'br_ln82' <Predicate = (trunc_ln82 == 12)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_11_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 123 'store' 'store_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 124 'br' 'br_ln82' <Predicate = (trunc_ln82 == 11)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_10_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 125 'store' 'store_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 126 'br' 'br_ln82' <Predicate = (trunc_ln82 == 10)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_9_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 127 'store' 'store_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 128 'br' 'br_ln82' <Predicate = (trunc_ln82 == 9)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_8_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 129 'store' 'store_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 130 'br' 'br_ln82' <Predicate = (trunc_ln82 == 8)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_7_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 131 'store' 'store_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 132 'br' 'br_ln82' <Predicate = (trunc_ln82 == 7)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_6_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 133 'store' 'store_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 134 'br' 'br_ln82' <Predicate = (trunc_ln82 == 6)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_5_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 135 'store' 'store_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 136 'br' 'br_ln82' <Predicate = (trunc_ln82 == 5)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_4_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 137 'store' 'store_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 138 'br' 'br_ln82' <Predicate = (trunc_ln82 == 4)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_3_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 139 'store' 'store_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 140 'br' 'br_ln82' <Predicate = (trunc_ln82 == 3)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_2_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 141 'store' 'store_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 142 'br' 'br_ln82' <Predicate = (trunc_ln82 == 2)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_1_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 143 'store' 'store_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 144 'br' 'br_ln82' <Predicate = (trunc_ln82 == 1)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 145 'store' 'store_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 146 'br' 'br_ln82' <Predicate = (trunc_ln82 == 0)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.69ns)   --->   "%store_ln82 = store i32 %gmem0_addr_read, i5 %localA_31_addr" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 147 'store' 'store_ln82' <Predicate = (trunc_ln82 == 31)> <Delay = 0.69> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln82 = br void %arrayidx4716.exit" [Systolic_Array_Tiling/src/mmult_tiling.cpp:82]   --->   Operation 148 'br' 'br_ln82' <Predicate = (trunc_ln82 == 31)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln76 = store i32 %i, i32 %i_2" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 149 'store' 'store_ln76' <Predicate = true> <Delay = 0.38>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body39" [Systolic_Array_Tiling/src/mmult_tiling.cpp:76]   --->   Operation 150 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>

State 11 <SV = 8> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 151 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.3ns
The critical path consists of the following:
	wire read operation ('mul_read') on port 'mul' [43]  (0 ns)
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:82) on port 'gmem0' (Systolic_Array_Tiling/src/mmult_tiling.cpp:82) [48]  (7.3 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:82) on port 'gmem0' (Systolic_Array_Tiling/src/mmult_tiling.cpp:82) [48]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:82) on port 'gmem0' (Systolic_Array_Tiling/src/mmult_tiling.cpp:82) [48]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:82) on port 'gmem0' (Systolic_Array_Tiling/src/mmult_tiling.cpp:82) [48]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:82) on port 'gmem0' (Systolic_Array_Tiling/src/mmult_tiling.cpp:82) [48]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:82) on port 'gmem0' (Systolic_Array_Tiling/src/mmult_tiling.cpp:82) [48]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('p_rd_req', Systolic_Array_Tiling/src/mmult_tiling.cpp:82) on port 'gmem0' (Systolic_Array_Tiling/src/mmult_tiling.cpp:82) [48]  (7.3 ns)

 <State 8>: 2.35ns
The critical path consists of the following:
	'load' operation ('j_load', Systolic_Array_Tiling/src/mmult_tiling.cpp:78) on local variable 'j' [60]  (0 ns)
	'icmp' operation ('icmp_ln78', Systolic_Array_Tiling/src/mmult_tiling.cpp:78) [64]  (0.859 ns)
	'select' operation ('j', Systolic_Array_Tiling/src/mmult_tiling.cpp:78) [66]  (0.227 ns)
	'add' operation ('j', Systolic_Array_Tiling/src/mmult_tiling.cpp:76) [201]  (0.88 ns)
	'store' operation ('store_ln76', Systolic_Array_Tiling/src/mmult_tiling.cpp:76) of variable 'j', Systolic_Array_Tiling/src/mmult_tiling.cpp:76 on local variable 'j' [204]  (0.387 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus read operation ('gmem0_addr_read', Systolic_Array_Tiling/src/mmult_tiling.cpp:82) on port 'gmem0' (Systolic_Array_Tiling/src/mmult_tiling.cpp:82) [68]  (7.3 ns)

 <State 10>: 1.81ns
The critical path consists of the following:
	'load' operation ('i_2_load', Systolic_Array_Tiling/src/mmult_tiling.cpp:79) on local variable 'i' [61]  (0 ns)
	'add' operation ('add_ln79', Systolic_Array_Tiling/src/mmult_tiling.cpp:79) [65]  (0.88 ns)
	'select' operation ('i', Systolic_Array_Tiling/src/mmult_tiling.cpp:78) [67]  (0.227 ns)
	'getelementptr' operation ('localA_20_addr', Systolic_Array_Tiling/src/mmult_tiling.cpp:82) [90]  (0 ns)
	'store' operation ('store_ln82', Systolic_Array_Tiling/src/mmult_tiling.cpp:82) of variable 'gmem0_addr_read', Systolic_Array_Tiling/src/mmult_tiling.cpp:82 on array 'localA_20' [135]  (0.699 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
