INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/quad_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quad_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/nbit_cntr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit_cntr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/clked_negative_oneshot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clked_negative_oneshot
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/v_sync_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module v_sync_ctrl
INFO: [VRFC 10-2458] undeclared symbol next_line_oneshot, assumed default net type wire [/home/adam/repos/space-2433/v1/v_sync_ctrl.v:34]
INFO: [VRFC 10-2458] undeclared symbol frame_end, assumed default net type wire [/home/adam/repos/space-2433/v1/v_sync_ctrl.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/square_wave_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module square_wave_gen
WARNING: [VRFC 10-986] literal value truncated to fit in 7 bits [/home/adam/repos/space-2433/v1/square_wave_gen.v:7]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/ship_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ship_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/h_sync_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module h_sync_ctrl
INFO: [VRFC 10-2458] undeclared symbol next_pixel_oneshot, assumed default net type wire [/home/adam/repos/space-2433/v1/h_sync_ctrl.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/game_title_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_title_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/delay_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_loop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/alien_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alien_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/vga_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_ctrl
INFO: [VRFC 10-2458] undeclared symbol vga_clk, assumed default net type wire [/home/adam/repos/space-2433/v1/vga_ctrl.v:18]
INFO: [VRFC 10-2458] undeclared symbol line_end, assumed default net type wire [/home/adam/repos/space-2433/v1/vga_ctrl.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/title_screen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module title_screen
INFO: [VRFC 10-2458] undeclared symbol title_x_range, assumed default net type wire [/home/adam/repos/space-2433/v1/title_screen.v:28]
INFO: [VRFC 10-2458] undeclared symbol title_y_range, assumed default net type wire [/home/adam/repos/space-2433/v1/title_screen.v:29]
WARNING: [VRFC 10-756] identifier title_x_pixels is used before its declaration [/home/adam/repos/space-2433/v1/title_screen.v:19]
WARNING: [VRFC 10-756] identifier title_x_pixels is used before its declaration [/home/adam/repos/space-2433/v1/title_screen.v:22]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/ship_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ship_unit
INFO: [VRFC 10-2458] undeclared symbol ship_x_range, assumed default net type wire [/home/adam/repos/space-2433/v1/ship_unit.v:52]
INFO: [VRFC 10-2458] undeclared symbol ship_y_range, assumed default net type wire [/home/adam/repos/space-2433/v1/ship_unit.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/game_module2018fall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_module2018fall
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2458] undeclared symbol clear_time, assumed default net type wire [/home/adam/repos/space-2433/v1/debouncer.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/alien_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alien_unit
INFO: [VRFC 10-2458] undeclared symbol alien_x_range, assumed default net type wire [/home/adam/repos/space-2433/v1/alien_unit.v:55]
INFO: [VRFC 10-2458] undeclared symbol alien_y_range, assumed default net type wire [/home/adam/repos/space-2433/v1/alien_unit.v:56]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-2458] undeclared symbol game_action_debounced, assumed default net type wire [/home/adam/repos/space-2433/v1/top_level.v:56]
INFO: [VRFC 10-2458] undeclared symbol rota, assumed default net type wire [/home/adam/repos/space-2433/v1/top_level.v:146]
INFO: [VRFC 10-2458] undeclared symbol rotb, assumed default net type wire [/home/adam/repos/space-2433/v1/top_level.v:147]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v2/space-2433.srcs/sources_1/new/init_rom_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_rom_test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v1/alien_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alien_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/adam/repos/space-2433/v2/space-2433.srcs/sim_1/new/ship_ram_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ship_ram_tb
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/home/adam/repos/space-2433/v2/space-2433.srcs/sim_1/new/ship_ram_tb.v:3]
