logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem[68:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-60 Port_B_Depth-8 Port_B_Width-60 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem[68:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-60 Port_B_Depth-8 Port_B_Width-60 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem[8:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem[73:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-73 Port_B_Depth-8 Port_B_Width-73 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem[79:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-73 Port_B_Depth-8 Port_B_Width-73 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem[71:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-66 Port_B_Depth-16 Port_B_Width-66 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem[13:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-14 Port_B_Depth-16 Port_B_Width-14 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem[72:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-73 Port_B_Depth-16 Port_B_Width-73 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/genblk1.DPRam/mem[9:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-10 Port_B_Depth-16 Port_B_Width-10 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-6 Port_B_Depth-16 Port_B_Width-6 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-6 Port_B_Depth-16 Port_B_Width-6 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-6 Port_B_Depth-16 Port_B_Width-6 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-6 Port_B_Depth-16 Port_B_Width-6 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-6 Port_B_Depth-16 Port_B_Width-6 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-6 Port_B_Depth-16 Port_B_Width-6 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem[63:0] Physical_names-[AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-64 Port_B_Depth-16 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem[63:0] Physical_names-[AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-64 Port_B_Depth-16 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem[37:0] Physical_names-[CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-34 Port_B_Depth-16 Port_B_Width-34 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.DPRam/mem[11:0] Physical_names-[CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-12 Port_B_Depth-16 Port_B_Width-12 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem[36:0] Physical_names-[CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-36 Port_B_Depth-16 Port_B_Width-36 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.DPRam/mem[11:0] Physical_names-[CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-12 Port_B_Depth-16 Port_B_Width-12 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_0/ram_dscConCacheNM Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_0/ram_dscConCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM_R0C1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_0/ram_dscConCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM_R0C0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-13 Port_B_Depth-4 Port_B_Width-13 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-64 Port_B_Depth-4 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-88 Port_B_Depth-4 Port_B_Width-88 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/BYTE_CNT_RAM/LI_ram_wrapper_bd/ram_bd Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/BYTE_CNT_RAM/LI_ram_wrapper_bd/ram_bd/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-32 Port_B_Depth-512 Port_B_Width-32 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/CONFIG_RAM/LI_ram_wrapper_bd/ram_bd Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/CONFIG_RAM/LI_ram_wrapper_bd/ram_bd/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-32 Port_B_Depth-512 Port_B_Width-32 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/DEST_ADDR_RAM/LI_ram_wrapper_bd/ram_bd Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/DEST_ADDR_RAM/LI_ram_wrapper_bd/ram_bd/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-32 Port_B_Depth-512 Port_B_Width-32 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/NEXT_DSCRPTR_RAM/LI_ram_wrapper_bd/ram_bd Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/NEXT_DSCRPTR_RAM/LI_ram_wrapper_bd/ram_bd/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-32 Port_B_Depth-512 Port_B_Width-32 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/SRC_ADDR_RAM/LI_ram_wrapper_bd/ram_bd Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/SRC_ADDR_RAM/LI_ram_wrapper_bd/ram_bd/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_bd_R0C0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-32 Port_B_Depth-512 Port_B_Width-32 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk1.INT_0_FIFO/LI_ram_wrapper_fifo_0/ram_fifo_0 Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk1.INT_0_FIFO/LI_ram_wrapper_fifo_0/ram_fifo_0/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk1.INT_0_FIFO/LI_ram_wrapper_fifo_0/ram_fifo_0/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-50 Port_B_Depth-4 Port_B_Width-50 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk2.INT_1_FIFO/LI_ram_wrapper_fifo_1/ram_fifo_1 Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk2.INT_1_FIFO/LI_ram_wrapper_fifo_1/ram_fifo_1/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk2.INT_1_FIFO/LI_ram_wrapper_fifo_1/ram_fifo_1/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-50 Port_B_Depth-4 Port_B_Width-50 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_memoryMapDMACache/UI_ram_wrapper_cache0/ram_cache Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_memoryMapDMACache/UI_ram_wrapper_cache0/ram_cache/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C0/INST_RAM1K20_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_memoryMapDMACache/UI_ram_wrapper_cache0/ram_cache/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C1/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-64 Port_B_Depth-256 Port_B_Width-64 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_memoryMapDMACache/UI_ram_wrapper_cache1/ram_cache Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_memoryMapDMACache/UI_ram_wrapper_cache1/ram_cache/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C1/INST_RAM1K20_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_memoryMapDMACache/UI_ram_wrapper_cache1/ram_cache/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_cache_R0C0/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-64 Port_B_Depth-256 Port_B_Width-64 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem[63:0] Physical_names-[PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-3 Port_A_Width-64 Port_B_Depth-3 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem[63:0] Physical_names-[PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-3 Port_A_Width-64 Port_B_Depth-3 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly[7:0] Physical_names-[PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly[7:0] Physical_names-[PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_294 Physical_names-[PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_294/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-6 Port_A_Width-9 Port_B_Depth-6 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_301/MSC_i_302 Physical_names-[PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_301/MSC_i_302/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxbb/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_301/MSC_i_302/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxba/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-14 Port_B_Depth-32 Port_B_Width-14 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308 Physical_names-[PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308/IhL8LyjC7v4iyovl6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308/IhL8LyjC7v4iyovl9/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308/IhL8LyjC7v4iyovlA/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-66 Port_B_Depth-32 Port_B_Width-66 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130 Physical_names-[PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/IhL8LyjC7v4iyovl9/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/IhL8LyjC7v4iyovl8/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-145 Port_B_Depth-512 Port_B_Width-145 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42 Physical_names-[PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovl8/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovl9/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovlB/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovlA/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovlC/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-1024 Port_A_Width-129 Port_B_Depth-1024 Port_B_Width-129 RAM_type-0 RAM_Port_type-1 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_135 Physical_names-[PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_135/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_135/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-73 Port_B_Depth-256 Port_B_Width-73 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74 Physical_names-[PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74/IhL8LyjC7v4iyovl8/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-1024 Port_A_Width-48 Port_B_Depth-1024 Port_B_Width-48 RAM_type-0 RAM_Port_type-1 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_78 Physical_names-[PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_78/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_78/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-72 Port_B_Depth-512 Port_B_Width-72 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100 Physical_names-[PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlD/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl9/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlA/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-97 Port_B_Depth-16 Port_B_Width-97 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-SRAM_AXI_0 Physical_names-[SRAM_AXI_0/PF_TPSRAM_AHB_AXI_0/SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1/INST_RAM1K20_IP@@SRAM_AXI_0/PF_TPSRAM_AHB_AXI_0/SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP@@] Cascade_type-Depth Port_A_Depth-512 Port_A_Width-80 Port_B_Depth-512 Port_B_Width-80 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
