// Seed: 815515775
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output supply0 id_3
    , id_7,
    input wire id_4,
    output tri1 id_5
);
  always id_7 = id_1;
  assign module_1.id_13 = 0;
  assign id_7 = id_0;
  parameter id_8 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wand id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6
    , id_27,
    input wand id_7,
    input supply1 id_8,
    inout uwire id_9,
    output tri0 id_10,
    input tri0 id_11,
    input tri0 id_12,
    input wand id_13,
    input tri1 id_14,
    input uwire id_15
    , id_28,
    input tri0 id_16,
    output tri0 id_17,
    input supply0 id_18,
    output tri1 id_19,
    input wor id_20,
    input tri1 id_21,
    output wire id_22,
    input supply0 id_23,
    output uwire id_24,
    output supply0 id_25
);
  xor primCall (
      id_19,
      id_12,
      id_15,
      id_6,
      id_2,
      id_14,
      id_3,
      id_20,
      id_28,
      id_16,
      id_1,
      id_27,
      id_9,
      id_7,
      id_11,
      id_5,
      id_8
  );
  module_0 modCall_1 (
      id_8,
      id_20,
      id_16,
      id_4,
      id_6,
      id_19
  );
endmodule
