`timescale 1ns/100ps

module tb_rca_clk;
	reg		clock;
	reg [31:0] tb_a, tb_b;
	reg		  tb_ci;
	wire [31:0] tb_s_rca;
	wire			tb_co_rca;
	
	parameter STEP = 10;
	
	rca_clk U0_rca_clk(.clock(clock), .a(tb_a), .b(tb_b), .ci(tb_ci), .s_rca(tb_s_rca), .co_rca(tb_co_rca));
	
	always#(STEP/2) clock = ~clock;
	
	initial
	begin
	
	
	end
endmodule
