vendor_name = ModelSim
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/source/RLS_Master.vhd
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/source/clock_generator.vhd
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/source/RLS_Top.vhd
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/source/BISS_Master.vhd
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/source/ads_master.vhd
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/source/ADC_Master.vhd
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/FPGA_4MB.out.sdc
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/source/top_4mb.v
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/source/spi_4mb.v
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/source/registers_4mb.v
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/source/motor4_control.v
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/source/motor_control.v
source_file = 1, db/FPGA_4MB.cmp.rdb
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/pll_100x1.qip
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/pll_100x1.v
source_file = 1, stp1.stp
source_file = 1, ../../Chain5.cdf
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/BISS.stp
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/source/parameters_4mb.v
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, G:/My Drive/FPGA/git/4MB_Rev_B/db/FPGA_4MB_RevB_01.cbx.xml
design_name = top_4mb
instance = comp, \miso_0~output , miso_0~output, top_4mb, 1
instance = comp, \f_sda~output , f_sda~output, top_4mb, 1
instance = comp, \f_sck~output , f_sck~output, top_4mb, 1
instance = comp, \mclk_1~output , mclk_1~output, top_4mb, 1
instance = comp, \mosi_1~output , mosi_1~output, top_4mb, 1
instance = comp, \cs_1~output , cs_1~output, top_4mb, 1
instance = comp, \cs_2~output , cs_2~output, top_4mb, 1
instance = comp, \cs_3~output , cs_3~output, top_4mb, 1
instance = comp, \cs_4~output , cs_4~output, top_4mb, 1
instance = comp, \CS_5~output , CS_5~output, top_4mb, 1
instance = comp, \CS_6~output , CS_6~output, top_4mb, 1
instance = comp, \CS_7~output , CS_7~output, top_4mb, 1
instance = comp, \CS_8~output , CS_8~output, top_4mb, 1
instance = comp, \Vf_CS~output , Vf_CS~output, top_4mb, 1
instance = comp, \BRf_CS~output , BRf_CS~output, top_4mb, 1
instance = comp, \ssi_c1~output , ssi_c1~output, top_4mb, 1
instance = comp, \ssi_c2~output , ssi_c2~output, top_4mb, 1
instance = comp, \ssi_c3~output , ssi_c3~output, top_4mb, 1
instance = comp, \ssi_c4~output , ssi_c4~output, top_4mb, 1
instance = comp, \ssi_c5~output , ssi_c5~output, top_4mb, 1
instance = comp, \led1_1~output , led1_1~output, top_4mb, 1
instance = comp, \led1_2~output , led1_2~output, top_4mb, 1
instance = comp, \led3_3~output , led3_3~output, top_4mb, 1
instance = comp, \led3_2~output , led3_2~output, top_4mb, 1
instance = comp, \led3_1~output , led3_1~output, top_4mb, 1
instance = comp, \led2_3~output , led2_3~output, top_4mb, 1
instance = comp, \led2_2~output , led2_2~output, top_4mb, 1
instance = comp, \led2_1~output , led2_1~output, top_4mb, 1
instance = comp, \led1m4~output , led1m4~output, top_4mb, 1
instance = comp, \led2m4~output , led2m4~output, top_4mb, 1
instance = comp, \led3m4~output , led3m4~output, top_4mb, 1
instance = comp, \droff1~output , droff1~output, top_4mb, 1
instance = comp, \droff2~output , droff2~output, top_4mb, 1
instance = comp, \droff3~output , droff3~output, top_4mb, 1
instance = comp, \droff4~output , droff4~output, top_4mb, 1
instance = comp, \pwm1~output , pwm1~output, top_4mb, 1
instance = comp, \pwm2~output , pwm2~output, top_4mb, 1
instance = comp, \pwm3~output , pwm3~output, top_4mb, 1
instance = comp, \pwm4~output , pwm4~output, top_4mb, 1
instance = comp, \brake1~output , brake1~output, top_4mb, 1
instance = comp, \brake2~output , brake2~output, top_4mb, 1
instance = comp, \brake3~output , brake3~output, top_4mb, 1
instance = comp, \brake4~output , brake4~output, top_4mb, 1
instance = comp, \fcan_stb~output , fcan_stb~output, top_4mb, 1
instance = comp, \ftx_0~output , ftx_0~output, top_4mb, 1
instance = comp, \ftx_01~output , ftx_01~output, top_4mb, 1
instance = comp, \ftx_1~output , ftx_1~output, top_4mb, 1
instance = comp, \spare0_io[0]~output , spare0_io[0]~output, top_4mb, 1
instance = comp, \spare0_io[1]~output , spare0_io[1]~output, top_4mb, 1
instance = comp, \spare0_io[2]~output , spare0_io[2]~output, top_4mb, 1
instance = comp, \spare0_io[3]~output , spare0_io[3]~output, top_4mb, 1
instance = comp, \spare0_io[4]~output , spare0_io[4]~output, top_4mb, 1
instance = comp, \spare0_io[5]~output , spare0_io[5]~output, top_4mb, 1
instance = comp, \spare0_io[6]~output , spare0_io[6]~output, top_4mb, 1
instance = comp, \spare0_io[7]~output , spare0_io[7]~output, top_4mb, 1
instance = comp, \spare0_io[8]~output , spare0_io[8]~output, top_4mb, 1
instance = comp, \spare0_io[9]~output , spare0_io[9]~output, top_4mb, 1
instance = comp, \spare0_io[10]~output , spare0_io[10]~output, top_4mb, 1
instance = comp, \spare0_io[11]~output , spare0_io[11]~output, top_4mb, 1
instance = comp, \spare0_io[12]~output , spare0_io[12]~output, top_4mb, 1
instance = comp, \spare0_io[13]~output , spare0_io[13]~output, top_4mb, 1
instance = comp, \spare0_io[14]~output , spare0_io[14]~output, top_4mb, 1
instance = comp, \spare0_io[15]~output , spare0_io[15]~output, top_4mb, 1
instance = comp, \spare0_io[16]~output , spare0_io[16]~output, top_4mb, 1
instance = comp, \spare0_io[17]~output , spare0_io[17]~output, top_4mb, 1
instance = comp, \spare0_io[18]~output , spare0_io[18]~output, top_4mb, 1
instance = comp, \spare0_io[19]~output , spare0_io[19]~output, top_4mb, 1
instance = comp, \spare0_io[20]~output , spare0_io[20]~output, top_4mb, 1
instance = comp, \spare0_io[21]~output , spare0_io[21]~output, top_4mb, 1
instance = comp, \spare0_io[22]~output , spare0_io[22]~output, top_4mb, 1
instance = comp, \spare0_io[23]~output , spare0_io[23]~output, top_4mb, 1
instance = comp, \io_led[0]~output , io_led[0]~output, top_4mb, 1
instance = comp, \io_led[1]~output , io_led[1]~output, top_4mb, 1
instance = comp, \io_led[2]~output , io_led[2]~output, top_4mb, 1
instance = comp, \io_led[3]~output , io_led[3]~output, top_4mb, 1
instance = comp, \io_led[4]~output , io_led[4]~output, top_4mb, 1
instance = comp, \io_led[5]~output , io_led[5]~output, top_4mb, 1
instance = comp, \io_led[6]~output , io_led[6]~output, top_4mb, 1
instance = comp, \clk_100m~input , clk_100m~input, top_4mb, 1
instance = comp, \clk_100m~inputclkctrl , clk_100m~inputclkctrl, top_4mb, 1
instance = comp, \cs_00~input , cs_00~input, top_4mb, 1
instance = comp, \FPGA_rstn~input , FPGA_rstn~input, top_4mb, 1
instance = comp, \rst_n_meta[0]~8 , rst_n_meta[0]~8, top_4mb, 1
instance = comp, \~GND , ~GND, top_4mb, 1
instance = comp, \rst_n~input , rst_n~input, top_4mb, 1
instance = comp, \Equal1~0 , Equal1~0, top_4mb, 1
instance = comp, \rst_n_meta[3]~24 , rst_n_meta[3]~24, top_4mb, 1
instance = comp, \rst_n_meta[3]~25 , rst_n_meta[3]~25, top_4mb, 1
instance = comp, \rst_n_meta[0] , rst_n_meta[0], top_4mb, 1
instance = comp, \rst_n_meta[1]~10 , rst_n_meta[1]~10, top_4mb, 1
instance = comp, \rst_n_meta[1] , rst_n_meta[1], top_4mb, 1
instance = comp, \rst_n_meta[2]~12 , rst_n_meta[2]~12, top_4mb, 1
instance = comp, \rst_n_meta[2] , rst_n_meta[2], top_4mb, 1
instance = comp, \rst_n_meta[3]~14 , rst_n_meta[3]~14, top_4mb, 1
instance = comp, \rst_n_meta[3] , rst_n_meta[3], top_4mb, 1
instance = comp, \rst_n_meta[4]~16 , rst_n_meta[4]~16, top_4mb, 1
instance = comp, \rst_n_meta[4] , rst_n_meta[4], top_4mb, 1
instance = comp, \rst_n_meta[5]~18 , rst_n_meta[5]~18, top_4mb, 1
instance = comp, \rst_n_meta[5] , rst_n_meta[5], top_4mb, 1
instance = comp, \rst_n_meta[6]~20 , rst_n_meta[6]~20, top_4mb, 1
instance = comp, \rst_n_meta[6] , rst_n_meta[6], top_4mb, 1
instance = comp, \rst_n_meta[7]~22 , rst_n_meta[7]~22, top_4mb, 1
instance = comp, \rst_n_meta[7] , rst_n_meta[7], top_4mb, 1
instance = comp, \Equal1~1 , Equal1~1, top_4mb, 1
instance = comp, \Equal1~2 , Equal1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_0~0 , RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_0~0clkctrl , RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_0~0clkctrl, top_4mb, 1
instance = comp, \spi_4mb|cs_n_meta , spi_4mb|cs_n_meta, top_4mb, 1
instance = comp, \spi_4mb|cs_n_syn~0 , spi_4mb|cs_n_syn~0, top_4mb, 1
instance = comp, \spi_4mb|cs_n_syn , spi_4mb|cs_n_syn, top_4mb, 1
instance = comp, \spi_4mb|data_cnt[0]~6 , spi_4mb|data_cnt[0]~6, top_4mb, 1
instance = comp, \spi_4mb|com_rdy~0 , spi_4mb|com_rdy~0, top_4mb, 1
instance = comp, \spi_4mb|data_cnt[4]~14 , spi_4mb|data_cnt[4]~14, top_4mb, 1
instance = comp, \spi_4mb|data_cnt[5]~16 , spi_4mb|data_cnt[5]~16, top_4mb, 1
instance = comp, \mclk_0~input , mclk_0~input, top_4mb, 1
instance = comp, \spi_4mb|sclk_meta , spi_4mb|sclk_meta, top_4mb, 1
instance = comp, \spi_4mb|sclk_syn~0 , spi_4mb|sclk_syn~0, top_4mb, 1
instance = comp, \spi_4mb|sclk_syn , spi_4mb|sclk_syn, top_4mb, 1
instance = comp, \spi_4mb|spi_clk_reg , spi_4mb|spi_clk_reg, top_4mb, 1
instance = comp, \spi_4mb|sclk_posedge , spi_4mb|sclk_posedge, top_4mb, 1
instance = comp, \spi_4mb|data_cnt[5] , spi_4mb|data_cnt[5], top_4mb, 1
instance = comp, \spi_4mb|Selector12~0 , spi_4mb|Selector12~0, top_4mb, 1
instance = comp, \spi_4mb|Selector12~1 , spi_4mb|Selector12~1, top_4mb, 1
instance = comp, \spi_4mb|addr_rdy~feeder , spi_4mb|addr_rdy~feeder, top_4mb, 1
instance = comp, \spi_4mb|addr_rdy , spi_4mb|addr_rdy, top_4mb, 1
instance = comp, \spi_4mb|Selector3~0 , spi_4mb|Selector3~0, top_4mb, 1
instance = comp, \spi_4mb|Selector4~0 , spi_4mb|Selector4~0, top_4mb, 1
instance = comp, \spi_4mb|Selector4~1 , spi_4mb|Selector4~1, top_4mb, 1
instance = comp, \spi_4mb|state.CMD~0 , spi_4mb|state.CMD~0, top_4mb, 1
instance = comp, \spi_4mb|state.state_bit_0~0 , spi_4mb|state.state_bit_0~0, top_4mb, 1
instance = comp, \spi_4mb|state.state_bit_0 , spi_4mb|state.state_bit_0, top_4mb, 1
instance = comp, \spi_4mb|state.state_bit_2~3 , spi_4mb|state.state_bit_2~3, top_4mb, 1
instance = comp, \spi_4mb|Selector0~0 , spi_4mb|Selector0~0, top_4mb, 1
instance = comp, \spi_4mb|Selector0~1 , spi_4mb|Selector0~1, top_4mb, 1
instance = comp, \spi_4mb|state.state_bit_2~2 , spi_4mb|state.state_bit_2~2, top_4mb, 1
instance = comp, \spi_4mb|state.state_bit_2 , spi_4mb|state.state_bit_2, top_4mb, 1
instance = comp, \spi_4mb|Selector2~0 , spi_4mb|Selector2~0, top_4mb, 1
instance = comp, \spi_4mb|state.state_bit_1~2 , spi_4mb|state.state_bit_1~2, top_4mb, 1
instance = comp, \spi_4mb|state.state_bit_1~3 , spi_4mb|state.state_bit_1~3, top_4mb, 1
instance = comp, \spi_4mb|state.state_bit_1 , spi_4mb|state.state_bit_1, top_4mb, 1
instance = comp, \spi_4mb|Selector1~0 , spi_4mb|Selector1~0, top_4mb, 1
instance = comp, \spi_4mb|com_rdy~1 , spi_4mb|com_rdy~1, top_4mb, 1
instance = comp, \spi_4mb|com_rdy , spi_4mb|com_rdy, top_4mb, 1
instance = comp, \mosi_0~input , mosi_0~input, top_4mb, 1
instance = comp, \spi_4mb|mosi_meta~feeder , spi_4mb|mosi_meta~feeder, top_4mb, 1
instance = comp, \spi_4mb|mosi_meta , spi_4mb|mosi_meta, top_4mb, 1
instance = comp, \spi_4mb|mosi_syn~0 , spi_4mb|mosi_syn~0, top_4mb, 1
instance = comp, \spi_4mb|mosi_syn , spi_4mb|mosi_syn, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[0] , spi_4mb|shift_reg[0], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[1] , spi_4mb|shift_reg[1], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[2] , spi_4mb|shift_reg[2], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[3]~feeder , spi_4mb|shift_reg[3]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[3] , spi_4mb|shift_reg[3], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[4] , spi_4mb|shift_reg[4], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[5] , spi_4mb|shift_reg[5], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[6]~feeder , spi_4mb|shift_reg[6]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[6] , spi_4mb|shift_reg[6], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[7] , spi_4mb|shift_reg[7], top_4mb, 1
instance = comp, \spi_4mb|Equal2~0 , spi_4mb|Equal2~0, top_4mb, 1
instance = comp, \spi_4mb|Equal2~1 , spi_4mb|Equal2~1, top_4mb, 1
instance = comp, \spi_4mb|spi_mode.state_bit_1~0 , spi_4mb|spi_mode.state_bit_1~0, top_4mb, 1
instance = comp, \spi_4mb|spi_mode.state_bit_1~1 , spi_4mb|spi_mode.state_bit_1~1, top_4mb, 1
instance = comp, \spi_4mb|spi_mode.state_bit_1 , spi_4mb|spi_mode.state_bit_1, top_4mb, 1
instance = comp, \spi_4mb|spi_mode.state_bit_0~0 , spi_4mb|spi_mode.state_bit_0~0, top_4mb, 1
instance = comp, \spi_4mb|spi_mode.state_bit_0~1 , spi_4mb|spi_mode.state_bit_0~1, top_4mb, 1
instance = comp, \spi_4mb|spi_mode.state_bit_0 , spi_4mb|spi_mode.state_bit_0, top_4mb, 1
instance = comp, \spi_4mb|Selector3~1 , spi_4mb|Selector3~1, top_4mb, 1
instance = comp, \spi_4mb|data_cnt[1]~18 , spi_4mb|data_cnt[1]~18, top_4mb, 1
instance = comp, \spi_4mb|data_cnt[0] , spi_4mb|data_cnt[0], top_4mb, 1
instance = comp, \spi_4mb|data_cnt[1]~8 , spi_4mb|data_cnt[1]~8, top_4mb, 1
instance = comp, \spi_4mb|data_cnt[1] , spi_4mb|data_cnt[1], top_4mb, 1
instance = comp, \spi_4mb|data_cnt[2]~10 , spi_4mb|data_cnt[2]~10, top_4mb, 1
instance = comp, \spi_4mb|data_cnt[2] , spi_4mb|data_cnt[2], top_4mb, 1
instance = comp, \spi_4mb|data_cnt[3]~12 , spi_4mb|data_cnt[3]~12, top_4mb, 1
instance = comp, \spi_4mb|data_cnt[3] , spi_4mb|data_cnt[3], top_4mb, 1
instance = comp, \spi_4mb|data_cnt[4] , spi_4mb|data_cnt[4], top_4mb, 1
instance = comp, \spi_4mb|Equal4~0 , spi_4mb|Equal4~0, top_4mb, 1
instance = comp, \spi_4mb|Selector11~0 , spi_4mb|Selector11~0, top_4mb, 1
instance = comp, \spi_4mb|Selector11~1 , spi_4mb|Selector11~1, top_4mb, 1
instance = comp, \spi_4mb|Selector11~2 , spi_4mb|Selector11~2, top_4mb, 1
instance = comp, \spi_4mb|Selector11~3 , spi_4mb|Selector11~3, top_4mb, 1
instance = comp, \spi_4mb|send_miso , spi_4mb|send_miso, top_4mb, 1
instance = comp, \spi_4mb|miso~0 , spi_4mb|miso~0, top_4mb, 1
instance = comp, \spi_4mb|addr[4]~3 , spi_4mb|addr[4]~3, top_4mb, 1
instance = comp, \spi_4mb|addr[4] , spi_4mb|addr[4], top_4mb, 1
instance = comp, \spi_4mb|addr[7]~12 , spi_4mb|addr[7]~12, top_4mb, 1
instance = comp, \spi_4mb|addr[7] , spi_4mb|addr[7], top_4mb, 1
instance = comp, \spi_4mb|addr[6]~13 , spi_4mb|addr[6]~13, top_4mb, 1
instance = comp, \spi_4mb|addr[6] , spi_4mb|addr[6], top_4mb, 1
instance = comp, \Equal2~2 , Equal2~2, top_4mb, 1
instance = comp, \spi_4mb|addr[5]~14 , spi_4mb|addr[5]~14, top_4mb, 1
instance = comp, \spi_4mb|addr[5] , spi_4mb|addr[5], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[8] , spi_4mb|shift_reg[8], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[9]~feeder , spi_4mb|shift_reg[9]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[9] , spi_4mb|shift_reg[9], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[10]~feeder , spi_4mb|shift_reg[10]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[10] , spi_4mb|shift_reg[10], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[11]~feeder , spi_4mb|shift_reg[11]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[11] , spi_4mb|shift_reg[11], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[12] , spi_4mb|shift_reg[12], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[13]~feeder , spi_4mb|shift_reg[13]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[13] , spi_4mb|shift_reg[13], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[14]~feeder , spi_4mb|shift_reg[14]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[14] , spi_4mb|shift_reg[14], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[15] , spi_4mb|shift_reg[15], top_4mb, 1
instance = comp, \spi_4mb|addr[15]~4 , spi_4mb|addr[15]~4, top_4mb, 1
instance = comp, \spi_4mb|addr[15] , spi_4mb|addr[15], top_4mb, 1
instance = comp, \spi_4mb|addr[14]~5 , spi_4mb|addr[14]~5, top_4mb, 1
instance = comp, \spi_4mb|addr[14] , spi_4mb|addr[14], top_4mb, 1
instance = comp, \spi_4mb|addr[12]~7 , spi_4mb|addr[12]~7, top_4mb, 1
instance = comp, \spi_4mb|addr[12] , spi_4mb|addr[12], top_4mb, 1
instance = comp, \spi_4mb|addr[13]~6 , spi_4mb|addr[13]~6, top_4mb, 1
instance = comp, \spi_4mb|addr[13] , spi_4mb|addr[13], top_4mb, 1
instance = comp, \Equal2~0 , Equal2~0, top_4mb, 1
instance = comp, \spi_4mb|addr[10]~9 , spi_4mb|addr[10]~9, top_4mb, 1
instance = comp, \spi_4mb|addr[10] , spi_4mb|addr[10], top_4mb, 1
instance = comp, \spi_4mb|addr[11]~8 , spi_4mb|addr[11]~8, top_4mb, 1
instance = comp, \spi_4mb|addr[11] , spi_4mb|addr[11], top_4mb, 1
instance = comp, \spi_4mb|addr[8]~11 , spi_4mb|addr[8]~11, top_4mb, 1
instance = comp, \spi_4mb|addr[8] , spi_4mb|addr[8], top_4mb, 1
instance = comp, \spi_4mb|addr[9]~10 , spi_4mb|addr[9]~10, top_4mb, 1
instance = comp, \spi_4mb|addr[9] , spi_4mb|addr[9], top_4mb, 1
instance = comp, \Equal2~1 , Equal2~1, top_4mb, 1
instance = comp, \Equal2~3 , Equal2~3, top_4mb, 1
instance = comp, \spi_4mb|addr[3]~15 , spi_4mb|addr[3]~15, top_4mb, 1
instance = comp, \spi_4mb|addr[3] , spi_4mb|addr[3], top_4mb, 1
instance = comp, \Equal5~1 , Equal5~1, top_4mb, 1
instance = comp, \spi_4mb|addr[2]~2 , spi_4mb|addr[2]~2, top_4mb, 1
instance = comp, \spi_4mb|addr[2] , spi_4mb|addr[2], top_4mb, 1
instance = comp, \spi_4mb|addr[1]~1 , spi_4mb|addr[1]~1, top_4mb, 1
instance = comp, \spi_4mb|addr[1] , spi_4mb|addr[1], top_4mb, 1
instance = comp, \Equal19~0 , Equal19~0, top_4mb, 1
instance = comp, \spi_4mb|addr[0]~0 , spi_4mb|addr[0]~0, top_4mb, 1
instance = comp, \spi_4mb|addr[0] , spi_4mb|addr[0], top_4mb, 1
instance = comp, \Equal31~0 , Equal31~0, top_4mb, 1
instance = comp, \Equal31~1 , Equal31~1, top_4mb, 1
instance = comp, \Equal5~2 , Equal5~2, top_4mb, 1
instance = comp, \WideNor0~14 , WideNor0~14, top_4mb, 1
instance = comp, \Equal39~2 , Equal39~2, top_4mb, 1
instance = comp, \Equal4~0 , Equal4~0, top_4mb, 1
instance = comp, \Equal46~0 , Equal46~0, top_4mb, 1
instance = comp, \motor4_control|Equal1~0 , motor4_control|Equal1~0, top_4mb, 1
instance = comp, \motor4_control|Equal1~1 , motor4_control|Equal1~1, top_4mb, 1
instance = comp, \Equal15~2 , Equal15~2, top_4mb, 1
instance = comp, \Equal10~0 , Equal10~0, top_4mb, 1
instance = comp, \registers_4mb|Equal1~0 , registers_4mb|Equal1~0, top_4mb, 1
instance = comp, \Equal51~0 , Equal51~0, top_4mb, 1
instance = comp, \motor1_control|Equal1~0 , motor1_control|Equal1~0, top_4mb, 1
instance = comp, \WideNor0~13 , WideNor0~13, top_4mb, 1
instance = comp, \Equal15~4 , Equal15~4, top_4mb, 1
instance = comp, \Equal32~0 , Equal32~0, top_4mb, 1
instance = comp, \Equal14~0 , Equal14~0, top_4mb, 1
instance = comp, \Equal14~1 , Equal14~1, top_4mb, 1
instance = comp, \Equal39~0 , Equal39~0, top_4mb, 1
instance = comp, \Equal13~0 , Equal13~0, top_4mb, 1
instance = comp, \WideNor0~15 , WideNor0~15, top_4mb, 1
instance = comp, \Equal21~0 , Equal21~0, top_4mb, 1
instance = comp, \motor2_control|Equal3~0 , motor2_control|Equal3~0, top_4mb, 1
instance = comp, \Equal8~0 , Equal8~0, top_4mb, 1
instance = comp, \Equal57~0 , Equal57~0, top_4mb, 1
instance = comp, \Equal6~0 , Equal6~0, top_4mb, 1
instance = comp, \Equal44~0 , Equal44~0, top_4mb, 1
instance = comp, \Equal18~0 , Equal18~0, top_4mb, 1
instance = comp, \Equal26~0 , Equal26~0, top_4mb, 1
instance = comp, \Equal6~1 , Equal6~1, top_4mb, 1
instance = comp, \Equal10~1 , Equal10~1, top_4mb, 1
instance = comp, \Equal10~2 , Equal10~2, top_4mb, 1
instance = comp, \WideNor0~16 , WideNor0~16, top_4mb, 1
instance = comp, \WideNor0~17 , WideNor0~17, top_4mb, 1
instance = comp, \WideNor0~18 , WideNor0~18, top_4mb, 1
instance = comp, \Equal9~2 , Equal9~2, top_4mb, 1
instance = comp, \Equal2~4 , Equal2~4, top_4mb, 1
instance = comp, \WideNor0~1 , WideNor0~1, top_4mb, 1
instance = comp, \Equal7~0 , Equal7~0, top_4mb, 1
instance = comp, \Equal7~1 , Equal7~1, top_4mb, 1
instance = comp, \Equal53~0 , Equal53~0, top_4mb, 1
instance = comp, \WideNor0~3 , WideNor0~3, top_4mb, 1
instance = comp, \Equal28~0 , Equal28~0, top_4mb, 1
instance = comp, \Equal37~0 , Equal37~0, top_4mb, 1
instance = comp, \WideNor0~2 , WideNor0~2, top_4mb, 1
instance = comp, \Equal15~3 , Equal15~3, top_4mb, 1
instance = comp, \Equal5~0 , Equal5~0, top_4mb, 1
instance = comp, \Equal19~1 , Equal19~1, top_4mb, 1
instance = comp, \WideNor0~0 , WideNor0~0, top_4mb, 1
instance = comp, \WideNor0~4 , WideNor0~4, top_4mb, 1
instance = comp, \Equal20~0 , Equal20~0, top_4mb, 1
instance = comp, \Equal19~2 , Equal19~2, top_4mb, 1
instance = comp, \WideNor0~6 , WideNor0~6, top_4mb, 1
instance = comp, \motor4_control|Equal3~0 , motor4_control|Equal3~0, top_4mb, 1
instance = comp, \Equal17~0 , Equal17~0, top_4mb, 1
instance = comp, \WideNor0~5 , WideNor0~5, top_4mb, 1
instance = comp, \Equal8~1 , Equal8~1, top_4mb, 1
instance = comp, \WideNor0~7 , WideNor0~7, top_4mb, 1
instance = comp, \Equal48~0 , Equal48~0, top_4mb, 1
instance = comp, \Equal43~0 , Equal43~0, top_4mb, 1
instance = comp, \Equal3~0 , Equal3~0, top_4mb, 1
instance = comp, \Equal45~0 , Equal45~0, top_4mb, 1
instance = comp, \WideNor0~9 , WideNor0~9, top_4mb, 1
instance = comp, \WideNor0~10 , WideNor0~10, top_4mb, 1
instance = comp, \Equal49~0 , Equal49~0, top_4mb, 1
instance = comp, \Equal51~1 , Equal51~1, top_4mb, 1
instance = comp, \Equal16~0 , Equal16~0, top_4mb, 1
instance = comp, \Equal55~0 , Equal55~0, top_4mb, 1
instance = comp, \motor3_control|Equal3~0 , motor3_control|Equal3~0, top_4mb, 1
instance = comp, \WideNor0~11 , WideNor0~11, top_4mb, 1
instance = comp, \Equal35~0 , Equal35~0, top_4mb, 1
instance = comp, \Equal35~1 , Equal35~1, top_4mb, 1
instance = comp, \Equal36~0 , Equal36~0, top_4mb, 1
instance = comp, \Equal40~0 , Equal40~0, top_4mb, 1
instance = comp, \Equal39~1 , Equal39~1, top_4mb, 1
instance = comp, \WideNor0~8 , WideNor0~8, top_4mb, 1
instance = comp, \WideNor0~12 , WideNor0~12, top_4mb, 1
instance = comp, \WideNor0~19 , WideNor0~19, top_4mb, 1
instance = comp, \qc1a~input , qc1a~input, top_4mb, 1
instance = comp, \motor1_control|qca_deb_cnt[0]~feeder , motor1_control|qca_deb_cnt[0]~feeder, top_4mb, 1
instance = comp, \motor1_control|qca_deb_cnt[0] , motor1_control|qca_deb_cnt[0], top_4mb, 1
instance = comp, \motor1_control|qca_deb_cnt[1] , motor1_control|qca_deb_cnt[1], top_4mb, 1
instance = comp, \motor1_control|qca_deb_cnt[2]~feeder , motor1_control|qca_deb_cnt[2]~feeder, top_4mb, 1
instance = comp, \motor1_control|qca_deb_cnt[2] , motor1_control|qca_deb_cnt[2], top_4mb, 1
instance = comp, \motor1_control|qca_deb_cnt[3]~feeder , motor1_control|qca_deb_cnt[3]~feeder, top_4mb, 1
instance = comp, \motor1_control|qca_deb_cnt[3] , motor1_control|qca_deb_cnt[3], top_4mb, 1
instance = comp, \motor1_control|qca_deb_cnt[4] , motor1_control|qca_deb_cnt[4], top_4mb, 1
instance = comp, \motor1_control|WideAnd0~0 , motor1_control|WideAnd0~0, top_4mb, 1
instance = comp, \motor1_control|WideAnd0 , motor1_control|WideAnd0, top_4mb, 1
instance = comp, \motor1_control|qca_deb , motor1_control|qca_deb, top_4mb, 1
instance = comp, \motor1_control|qca_del~feeder , motor1_control|qca_del~feeder, top_4mb, 1
instance = comp, \motor1_control|qca_del , motor1_control|qca_del, top_4mb, 1
instance = comp, \qc1b~input , qc1b~input, top_4mb, 1
instance = comp, \motor1_control|qcb_deb_cnt[0]~feeder , motor1_control|qcb_deb_cnt[0]~feeder, top_4mb, 1
instance = comp, \motor1_control|qcb_deb_cnt[0] , motor1_control|qcb_deb_cnt[0], top_4mb, 1
instance = comp, \motor1_control|qcb_deb_cnt[1]~feeder , motor1_control|qcb_deb_cnt[1]~feeder, top_4mb, 1
instance = comp, \motor1_control|qcb_deb_cnt[1] , motor1_control|qcb_deb_cnt[1], top_4mb, 1
instance = comp, \motor1_control|qcb_deb_cnt[2]~feeder , motor1_control|qcb_deb_cnt[2]~feeder, top_4mb, 1
instance = comp, \motor1_control|qcb_deb_cnt[2] , motor1_control|qcb_deb_cnt[2], top_4mb, 1
instance = comp, \motor1_control|qcb_deb_cnt[3]~feeder , motor1_control|qcb_deb_cnt[3]~feeder, top_4mb, 1
instance = comp, \motor1_control|qcb_deb_cnt[3] , motor1_control|qcb_deb_cnt[3], top_4mb, 1
instance = comp, \motor1_control|qcb_deb_cnt[4] , motor1_control|qcb_deb_cnt[4], top_4mb, 1
instance = comp, \motor1_control|WideAnd1~0 , motor1_control|WideAnd1~0, top_4mb, 1
instance = comp, \motor1_control|WideAnd1 , motor1_control|WideAnd1, top_4mb, 1
instance = comp, \motor1_control|qcb_deb , motor1_control|qcb_deb, top_4mb, 1
instance = comp, \motor1_control|qcb_del , motor1_control|qcb_del, top_4mb, 1
instance = comp, \motor1_control|inc_enc_cnt_dir~0 , motor1_control|inc_enc_cnt_dir~0, top_4mb, 1
instance = comp, \motor1_control|inc_enc_cnt_dir~1 , motor1_control|inc_enc_cnt_dir~1, top_4mb, 1
instance = comp, \motor1_control|inc_enc_cnt_dir , motor1_control|inc_enc_cnt_dir, top_4mb, 1
instance = comp, \motor1_control|Add7~0 , motor1_control|Add7~0, top_4mb, 1
instance = comp, \motor1_control|Add6~0 , motor1_control|Add6~0, top_4mb, 1
instance = comp, \motor1_control|Add6~94 , motor1_control|Add6~94, top_4mb, 1
instance = comp, \motor1_control|inc_enc_cnt_en~0 , motor1_control|inc_enc_cnt_en~0, top_4mb, 1
instance = comp, \motor1_control|inc_enc_cnt_en , motor1_control|inc_enc_cnt_en, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[0] , motor1_control|incr_enc_cnt_reg[0], top_4mb, 1
instance = comp, \motor1_control|Add7~2 , motor1_control|Add7~2, top_4mb, 1
instance = comp, \motor1_control|Add6~2 , motor1_control|Add6~2, top_4mb, 1
instance = comp, \motor1_control|Add6~93 , motor1_control|Add6~93, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[1] , motor1_control|incr_enc_cnt_reg[1], top_4mb, 1
instance = comp, \motor1_control|Add6~4 , motor1_control|Add6~4, top_4mb, 1
instance = comp, \motor1_control|Add7~4 , motor1_control|Add7~4, top_4mb, 1
instance = comp, \motor1_control|Add6~92 , motor1_control|Add6~92, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[2] , motor1_control|incr_enc_cnt_reg[2], top_4mb, 1
instance = comp, \motor1_control|Add7~6 , motor1_control|Add7~6, top_4mb, 1
instance = comp, \motor1_control|Add6~6 , motor1_control|Add6~6, top_4mb, 1
instance = comp, \motor1_control|Add6~91 , motor1_control|Add6~91, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[3] , motor1_control|incr_enc_cnt_reg[3], top_4mb, 1
instance = comp, \motor1_control|Add7~8 , motor1_control|Add7~8, top_4mb, 1
instance = comp, \motor1_control|Add6~8 , motor1_control|Add6~8, top_4mb, 1
instance = comp, \motor1_control|Add6~90 , motor1_control|Add6~90, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[4] , motor1_control|incr_enc_cnt_reg[4], top_4mb, 1
instance = comp, \motor1_control|Add7~10 , motor1_control|Add7~10, top_4mb, 1
instance = comp, \motor1_control|Add6~10 , motor1_control|Add6~10, top_4mb, 1
instance = comp, \motor1_control|Add6~89 , motor1_control|Add6~89, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[5] , motor1_control|incr_enc_cnt_reg[5], top_4mb, 1
instance = comp, \motor1_control|Add7~12 , motor1_control|Add7~12, top_4mb, 1
instance = comp, \motor1_control|Add6~12 , motor1_control|Add6~12, top_4mb, 1
instance = comp, \motor1_control|Add6~88 , motor1_control|Add6~88, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[6] , motor1_control|incr_enc_cnt_reg[6], top_4mb, 1
instance = comp, \motor1_control|Add7~14 , motor1_control|Add7~14, top_4mb, 1
instance = comp, \motor1_control|Add6~14 , motor1_control|Add6~14, top_4mb, 1
instance = comp, \motor1_control|Add6~87 , motor1_control|Add6~87, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[7] , motor1_control|incr_enc_cnt_reg[7], top_4mb, 1
instance = comp, \motor1_control|Add7~16 , motor1_control|Add7~16, top_4mb, 1
instance = comp, \motor1_control|Add6~16 , motor1_control|Add6~16, top_4mb, 1
instance = comp, \motor1_control|Add6~86 , motor1_control|Add6~86, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[8] , motor1_control|incr_enc_cnt_reg[8], top_4mb, 1
instance = comp, \motor1_control|Add7~18 , motor1_control|Add7~18, top_4mb, 1
instance = comp, \motor1_control|Add6~18 , motor1_control|Add6~18, top_4mb, 1
instance = comp, \motor1_control|Add6~85 , motor1_control|Add6~85, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[9] , motor1_control|incr_enc_cnt_reg[9], top_4mb, 1
instance = comp, \motor1_control|Add6~20 , motor1_control|Add6~20, top_4mb, 1
instance = comp, \motor1_control|Add7~20 , motor1_control|Add7~20, top_4mb, 1
instance = comp, \motor1_control|Add6~84 , motor1_control|Add6~84, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[10] , motor1_control|incr_enc_cnt_reg[10], top_4mb, 1
instance = comp, \motor1_control|Add7~22 , motor1_control|Add7~22, top_4mb, 1
instance = comp, \motor1_control|Add6~22 , motor1_control|Add6~22, top_4mb, 1
instance = comp, \motor1_control|Add6~83 , motor1_control|Add6~83, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[11] , motor1_control|incr_enc_cnt_reg[11], top_4mb, 1
instance = comp, \motor1_control|Add6~24 , motor1_control|Add6~24, top_4mb, 1
instance = comp, \motor1_control|Add7~24 , motor1_control|Add7~24, top_4mb, 1
instance = comp, \motor1_control|Add6~82 , motor1_control|Add6~82, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[12] , motor1_control|incr_enc_cnt_reg[12], top_4mb, 1
instance = comp, \motor1_control|Add6~26 , motor1_control|Add6~26, top_4mb, 1
instance = comp, \motor1_control|Add7~26 , motor1_control|Add7~26, top_4mb, 1
instance = comp, \motor1_control|Add6~81 , motor1_control|Add6~81, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[13] , motor1_control|incr_enc_cnt_reg[13], top_4mb, 1
instance = comp, \motor1_control|Add7~28 , motor1_control|Add7~28, top_4mb, 1
instance = comp, \motor1_control|Add6~28 , motor1_control|Add6~28, top_4mb, 1
instance = comp, \motor1_control|Add6~80 , motor1_control|Add6~80, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[14] , motor1_control|incr_enc_cnt_reg[14], top_4mb, 1
instance = comp, \motor1_control|Add7~30 , motor1_control|Add7~30, top_4mb, 1
instance = comp, \motor1_control|Add6~30 , motor1_control|Add6~30, top_4mb, 1
instance = comp, \motor1_control|Add6~79 , motor1_control|Add6~79, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[15] , motor1_control|incr_enc_cnt_reg[15], top_4mb, 1
instance = comp, \motor1_control|Add7~32 , motor1_control|Add7~32, top_4mb, 1
instance = comp, \motor1_control|Add6~32 , motor1_control|Add6~32, top_4mb, 1
instance = comp, \motor1_control|Add6~78 , motor1_control|Add6~78, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[16] , motor1_control|incr_enc_cnt_reg[16], top_4mb, 1
instance = comp, \motor1_control|Add7~34 , motor1_control|Add7~34, top_4mb, 1
instance = comp, \motor1_control|Add6~34 , motor1_control|Add6~34, top_4mb, 1
instance = comp, \motor1_control|Add6~77 , motor1_control|Add6~77, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[17] , motor1_control|incr_enc_cnt_reg[17], top_4mb, 1
instance = comp, \motor1_control|Add7~36 , motor1_control|Add7~36, top_4mb, 1
instance = comp, \motor1_control|Add6~36 , motor1_control|Add6~36, top_4mb, 1
instance = comp, \motor1_control|Add6~76 , motor1_control|Add6~76, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[18] , motor1_control|incr_enc_cnt_reg[18], top_4mb, 1
instance = comp, \motor1_control|Add7~38 , motor1_control|Add7~38, top_4mb, 1
instance = comp, \motor1_control|Add6~38 , motor1_control|Add6~38, top_4mb, 1
instance = comp, \motor1_control|Add6~75 , motor1_control|Add6~75, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[19] , motor1_control|incr_enc_cnt_reg[19], top_4mb, 1
instance = comp, \motor1_control|Add6~40 , motor1_control|Add6~40, top_4mb, 1
instance = comp, \motor1_control|Add7~40 , motor1_control|Add7~40, top_4mb, 1
instance = comp, \motor1_control|Add6~74 , motor1_control|Add6~74, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[20] , motor1_control|incr_enc_cnt_reg[20], top_4mb, 1
instance = comp, \motor1_control|Add6~42 , motor1_control|Add6~42, top_4mb, 1
instance = comp, \motor1_control|Add7~42 , motor1_control|Add7~42, top_4mb, 1
instance = comp, \motor1_control|Add6~73 , motor1_control|Add6~73, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[21] , motor1_control|incr_enc_cnt_reg[21], top_4mb, 1
instance = comp, \motor1_control|Add7~44 , motor1_control|Add7~44, top_4mb, 1
instance = comp, \motor1_control|Add6~44 , motor1_control|Add6~44, top_4mb, 1
instance = comp, \motor1_control|Add6~72 , motor1_control|Add6~72, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[22] , motor1_control|incr_enc_cnt_reg[22], top_4mb, 1
instance = comp, \motor1_control|Add6~46 , motor1_control|Add6~46, top_4mb, 1
instance = comp, \motor1_control|Add7~46 , motor1_control|Add7~46, top_4mb, 1
instance = comp, \motor1_control|Add6~71 , motor1_control|Add6~71, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[23] , motor1_control|incr_enc_cnt_reg[23], top_4mb, 1
instance = comp, \motor1_control|Add7~48 , motor1_control|Add7~48, top_4mb, 1
instance = comp, \motor1_control|Add6~48 , motor1_control|Add6~48, top_4mb, 1
instance = comp, \motor1_control|Add6~70 , motor1_control|Add6~70, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[24] , motor1_control|incr_enc_cnt_reg[24], top_4mb, 1
instance = comp, \motor1_control|Add7~50 , motor1_control|Add7~50, top_4mb, 1
instance = comp, \motor1_control|Add6~50 , motor1_control|Add6~50, top_4mb, 1
instance = comp, \motor1_control|Add6~69 , motor1_control|Add6~69, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[25] , motor1_control|incr_enc_cnt_reg[25], top_4mb, 1
instance = comp, \motor1_control|Add6~52 , motor1_control|Add6~52, top_4mb, 1
instance = comp, \motor1_control|Add7~52 , motor1_control|Add7~52, top_4mb, 1
instance = comp, \motor1_control|Add6~68 , motor1_control|Add6~68, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[26] , motor1_control|incr_enc_cnt_reg[26], top_4mb, 1
instance = comp, \motor1_control|Add6~54 , motor1_control|Add6~54, top_4mb, 1
instance = comp, \motor1_control|Add7~54 , motor1_control|Add7~54, top_4mb, 1
instance = comp, \motor1_control|Add6~67 , motor1_control|Add6~67, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[27] , motor1_control|incr_enc_cnt_reg[27], top_4mb, 1
instance = comp, \motor1_control|Add6~56 , motor1_control|Add6~56, top_4mb, 1
instance = comp, \motor1_control|Add7~56 , motor1_control|Add7~56, top_4mb, 1
instance = comp, \motor1_control|Add6~66 , motor1_control|Add6~66, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[28] , motor1_control|incr_enc_cnt_reg[28], top_4mb, 1
instance = comp, \motor1_control|Add7~58 , motor1_control|Add7~58, top_4mb, 1
instance = comp, \motor1_control|Add6~58 , motor1_control|Add6~58, top_4mb, 1
instance = comp, \motor1_control|Add6~65 , motor1_control|Add6~65, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[29] , motor1_control|incr_enc_cnt_reg[29], top_4mb, 1
instance = comp, \motor1_control|Add7~60 , motor1_control|Add7~60, top_4mb, 1
instance = comp, \motor1_control|Add6~60 , motor1_control|Add6~60, top_4mb, 1
instance = comp, \motor1_control|Add6~64 , motor1_control|Add6~64, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[30] , motor1_control|incr_enc_cnt_reg[30], top_4mb, 1
instance = comp, \motor2_control|Equal1~0 , motor2_control|Equal1~0, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[16] , spi_4mb|shift_reg[16], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[17]~feeder , spi_4mb|shift_reg[17]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[17] , spi_4mb|shift_reg[17], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[18]~feeder , spi_4mb|shift_reg[18]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[18] , spi_4mb|shift_reg[18], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[19]~feeder , spi_4mb|shift_reg[19]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[19] , spi_4mb|shift_reg[19], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[20] , spi_4mb|shift_reg[20], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[21]~feeder , spi_4mb|shift_reg[21]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[21] , spi_4mb|shift_reg[21], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[22]~feeder , spi_4mb|shift_reg[22]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[22] , spi_4mb|shift_reg[22], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[23]~feeder , spi_4mb|shift_reg[23]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[23] , spi_4mb|shift_reg[23], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[24] , spi_4mb|shift_reg[24], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[25]~feeder , spi_4mb|shift_reg[25]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[25] , spi_4mb|shift_reg[25], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[26] , spi_4mb|shift_reg[26], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[27]~feeder , spi_4mb|shift_reg[27]~feeder, top_4mb, 1
instance = comp, \spi_4mb|shift_reg[27] , spi_4mb|shift_reg[27], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[28] , spi_4mb|shift_reg[28], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[29] , spi_4mb|shift_reg[29], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[30] , spi_4mb|shift_reg[30], top_4mb, 1
instance = comp, \spi_4mb|always7~2 , spi_4mb|always7~2, top_4mb, 1
instance = comp, \spi_4mb|data_mosi_rdy , spi_4mb|data_mosi_rdy, top_4mb, 1
instance = comp, \motor2_control|brake~2 , motor2_control|brake~2, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[30] , motor2_control|motion_control_reg[30], top_4mb, 1
instance = comp, \Selector1~1 , Selector1~1, top_4mb, 1
instance = comp, \qc2a~input , qc2a~input, top_4mb, 1
instance = comp, \motor2_control|qca_deb_cnt[0] , motor2_control|qca_deb_cnt[0], top_4mb, 1
instance = comp, \motor2_control|qca_deb_cnt[1]~feeder , motor2_control|qca_deb_cnt[1]~feeder, top_4mb, 1
instance = comp, \motor2_control|qca_deb_cnt[1] , motor2_control|qca_deb_cnt[1], top_4mb, 1
instance = comp, \motor2_control|qca_deb_cnt[2]~feeder , motor2_control|qca_deb_cnt[2]~feeder, top_4mb, 1
instance = comp, \motor2_control|qca_deb_cnt[2] , motor2_control|qca_deb_cnt[2], top_4mb, 1
instance = comp, \motor2_control|qca_deb_cnt[3]~feeder , motor2_control|qca_deb_cnt[3]~feeder, top_4mb, 1
instance = comp, \motor2_control|qca_deb_cnt[3] , motor2_control|qca_deb_cnt[3], top_4mb, 1
instance = comp, \motor2_control|qca_deb_cnt[4] , motor2_control|qca_deb_cnt[4], top_4mb, 1
instance = comp, \motor2_control|WideAnd0~0 , motor2_control|WideAnd0~0, top_4mb, 1
instance = comp, \motor2_control|WideAnd0 , motor2_control|WideAnd0, top_4mb, 1
instance = comp, \motor2_control|qca_deb , motor2_control|qca_deb, top_4mb, 1
instance = comp, \motor2_control|qca_del~feeder , motor2_control|qca_del~feeder, top_4mb, 1
instance = comp, \motor2_control|qca_del , motor2_control|qca_del, top_4mb, 1
instance = comp, \qc2b~input , qc2b~input, top_4mb, 1
instance = comp, \motor2_control|qcb_deb_cnt[0]~feeder , motor2_control|qcb_deb_cnt[0]~feeder, top_4mb, 1
instance = comp, \motor2_control|qcb_deb_cnt[0] , motor2_control|qcb_deb_cnt[0], top_4mb, 1
instance = comp, \motor2_control|qcb_deb_cnt[1]~feeder , motor2_control|qcb_deb_cnt[1]~feeder, top_4mb, 1
instance = comp, \motor2_control|qcb_deb_cnt[1] , motor2_control|qcb_deb_cnt[1], top_4mb, 1
instance = comp, \motor2_control|qcb_deb_cnt[2]~feeder , motor2_control|qcb_deb_cnt[2]~feeder, top_4mb, 1
instance = comp, \motor2_control|qcb_deb_cnt[2] , motor2_control|qcb_deb_cnt[2], top_4mb, 1
instance = comp, \motor2_control|qcb_deb_cnt[3] , motor2_control|qcb_deb_cnt[3], top_4mb, 1
instance = comp, \motor2_control|qcb_deb_cnt[4] , motor2_control|qcb_deb_cnt[4], top_4mb, 1
instance = comp, \motor2_control|WideAnd1~0 , motor2_control|WideAnd1~0, top_4mb, 1
instance = comp, \motor2_control|WideAnd1 , motor2_control|WideAnd1, top_4mb, 1
instance = comp, \motor2_control|qcb_deb , motor2_control|qcb_deb, top_4mb, 1
instance = comp, \motor2_control|qcb_del~feeder , motor2_control|qcb_del~feeder, top_4mb, 1
instance = comp, \motor2_control|qcb_del , motor2_control|qcb_del, top_4mb, 1
instance = comp, \motor2_control|inc_enc_cnt_dir~0 , motor2_control|inc_enc_cnt_dir~0, top_4mb, 1
instance = comp, \motor2_control|inc_enc_cnt_dir~1 , motor2_control|inc_enc_cnt_dir~1, top_4mb, 1
instance = comp, \motor2_control|inc_enc_cnt_dir , motor2_control|inc_enc_cnt_dir, top_4mb, 1
instance = comp, \motor2_control|Add6~0 , motor2_control|Add6~0, top_4mb, 1
instance = comp, \motor2_control|Add7~0 , motor2_control|Add7~0, top_4mb, 1
instance = comp, \motor2_control|Add6~94 , motor2_control|Add6~94, top_4mb, 1
instance = comp, \motor2_control|inc_enc_cnt_en~0 , motor2_control|inc_enc_cnt_en~0, top_4mb, 1
instance = comp, \motor2_control|inc_enc_cnt_en , motor2_control|inc_enc_cnt_en, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[0] , motor2_control|incr_enc_cnt_reg[0], top_4mb, 1
instance = comp, \motor2_control|Add6~2 , motor2_control|Add6~2, top_4mb, 1
instance = comp, \motor2_control|Add7~2 , motor2_control|Add7~2, top_4mb, 1
instance = comp, \motor2_control|Add6~93 , motor2_control|Add6~93, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[1] , motor2_control|incr_enc_cnt_reg[1], top_4mb, 1
instance = comp, \motor2_control|Add6~4 , motor2_control|Add6~4, top_4mb, 1
instance = comp, \motor2_control|Add7~4 , motor2_control|Add7~4, top_4mb, 1
instance = comp, \motor2_control|Add6~92 , motor2_control|Add6~92, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[2] , motor2_control|incr_enc_cnt_reg[2], top_4mb, 1
instance = comp, \motor2_control|Add6~6 , motor2_control|Add6~6, top_4mb, 1
instance = comp, \motor2_control|Add7~6 , motor2_control|Add7~6, top_4mb, 1
instance = comp, \motor2_control|Add6~91 , motor2_control|Add6~91, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[3] , motor2_control|incr_enc_cnt_reg[3], top_4mb, 1
instance = comp, \motor2_control|Add7~8 , motor2_control|Add7~8, top_4mb, 1
instance = comp, \motor2_control|Add6~8 , motor2_control|Add6~8, top_4mb, 1
instance = comp, \motor2_control|Add6~90 , motor2_control|Add6~90, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[4] , motor2_control|incr_enc_cnt_reg[4], top_4mb, 1
instance = comp, \motor2_control|Add6~10 , motor2_control|Add6~10, top_4mb, 1
instance = comp, \motor2_control|Add7~10 , motor2_control|Add7~10, top_4mb, 1
instance = comp, \motor2_control|Add6~89 , motor2_control|Add6~89, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[5] , motor2_control|incr_enc_cnt_reg[5], top_4mb, 1
instance = comp, \motor2_control|Add7~12 , motor2_control|Add7~12, top_4mb, 1
instance = comp, \motor2_control|Add6~12 , motor2_control|Add6~12, top_4mb, 1
instance = comp, \motor2_control|Add6~88 , motor2_control|Add6~88, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[6] , motor2_control|incr_enc_cnt_reg[6], top_4mb, 1
instance = comp, \motor2_control|Add6~14 , motor2_control|Add6~14, top_4mb, 1
instance = comp, \motor2_control|Add7~14 , motor2_control|Add7~14, top_4mb, 1
instance = comp, \motor2_control|Add6~87 , motor2_control|Add6~87, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[7] , motor2_control|incr_enc_cnt_reg[7], top_4mb, 1
instance = comp, \motor2_control|Add6~16 , motor2_control|Add6~16, top_4mb, 1
instance = comp, \motor2_control|Add7~16 , motor2_control|Add7~16, top_4mb, 1
instance = comp, \motor2_control|Add6~86 , motor2_control|Add6~86, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[8] , motor2_control|incr_enc_cnt_reg[8], top_4mb, 1
instance = comp, \motor2_control|Add7~18 , motor2_control|Add7~18, top_4mb, 1
instance = comp, \motor2_control|Add6~18 , motor2_control|Add6~18, top_4mb, 1
instance = comp, \motor2_control|Add6~85 , motor2_control|Add6~85, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[9] , motor2_control|incr_enc_cnt_reg[9], top_4mb, 1
instance = comp, \motor2_control|Add7~20 , motor2_control|Add7~20, top_4mb, 1
instance = comp, \motor2_control|Add6~20 , motor2_control|Add6~20, top_4mb, 1
instance = comp, \motor2_control|Add6~84 , motor2_control|Add6~84, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[10] , motor2_control|incr_enc_cnt_reg[10], top_4mb, 1
instance = comp, \motor2_control|Add7~22 , motor2_control|Add7~22, top_4mb, 1
instance = comp, \motor2_control|Add6~22 , motor2_control|Add6~22, top_4mb, 1
instance = comp, \motor2_control|Add6~83 , motor2_control|Add6~83, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[11] , motor2_control|incr_enc_cnt_reg[11], top_4mb, 1
instance = comp, \motor2_control|Add6~24 , motor2_control|Add6~24, top_4mb, 1
instance = comp, \motor2_control|Add7~24 , motor2_control|Add7~24, top_4mb, 1
instance = comp, \motor2_control|Add6~82 , motor2_control|Add6~82, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[12] , motor2_control|incr_enc_cnt_reg[12], top_4mb, 1
instance = comp, \motor2_control|Add6~26 , motor2_control|Add6~26, top_4mb, 1
instance = comp, \motor2_control|Add7~26 , motor2_control|Add7~26, top_4mb, 1
instance = comp, \motor2_control|Add6~81 , motor2_control|Add6~81, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[13] , motor2_control|incr_enc_cnt_reg[13], top_4mb, 1
instance = comp, \motor2_control|Add6~28 , motor2_control|Add6~28, top_4mb, 1
instance = comp, \motor2_control|Add7~28 , motor2_control|Add7~28, top_4mb, 1
instance = comp, \motor2_control|Add6~80 , motor2_control|Add6~80, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[14] , motor2_control|incr_enc_cnt_reg[14], top_4mb, 1
instance = comp, \motor2_control|Add7~30 , motor2_control|Add7~30, top_4mb, 1
instance = comp, \motor2_control|Add6~30 , motor2_control|Add6~30, top_4mb, 1
instance = comp, \motor2_control|Add6~79 , motor2_control|Add6~79, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[15] , motor2_control|incr_enc_cnt_reg[15], top_4mb, 1
instance = comp, \motor2_control|Add6~32 , motor2_control|Add6~32, top_4mb, 1
instance = comp, \motor2_control|Add7~32 , motor2_control|Add7~32, top_4mb, 1
instance = comp, \motor2_control|Add6~78 , motor2_control|Add6~78, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[16] , motor2_control|incr_enc_cnt_reg[16], top_4mb, 1
instance = comp, \motor2_control|Add6~34 , motor2_control|Add6~34, top_4mb, 1
instance = comp, \motor2_control|Add7~34 , motor2_control|Add7~34, top_4mb, 1
instance = comp, \motor2_control|Add6~77 , motor2_control|Add6~77, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[17] , motor2_control|incr_enc_cnt_reg[17], top_4mb, 1
instance = comp, \motor2_control|Add7~36 , motor2_control|Add7~36, top_4mb, 1
instance = comp, \motor2_control|Add6~36 , motor2_control|Add6~36, top_4mb, 1
instance = comp, \motor2_control|Add6~76 , motor2_control|Add6~76, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[18] , motor2_control|incr_enc_cnt_reg[18], top_4mb, 1
instance = comp, \motor2_control|Add6~38 , motor2_control|Add6~38, top_4mb, 1
instance = comp, \motor2_control|Add7~38 , motor2_control|Add7~38, top_4mb, 1
instance = comp, \motor2_control|Add6~75 , motor2_control|Add6~75, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[19] , motor2_control|incr_enc_cnt_reg[19], top_4mb, 1
instance = comp, \motor2_control|Add7~40 , motor2_control|Add7~40, top_4mb, 1
instance = comp, \motor2_control|Add6~40 , motor2_control|Add6~40, top_4mb, 1
instance = comp, \motor2_control|Add6~74 , motor2_control|Add6~74, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[20] , motor2_control|incr_enc_cnt_reg[20], top_4mb, 1
instance = comp, \motor2_control|Add7~42 , motor2_control|Add7~42, top_4mb, 1
instance = comp, \motor2_control|Add6~42 , motor2_control|Add6~42, top_4mb, 1
instance = comp, \motor2_control|Add6~73 , motor2_control|Add6~73, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[21] , motor2_control|incr_enc_cnt_reg[21], top_4mb, 1
instance = comp, \motor2_control|Add7~44 , motor2_control|Add7~44, top_4mb, 1
instance = comp, \motor2_control|Add6~44 , motor2_control|Add6~44, top_4mb, 1
instance = comp, \motor2_control|Add6~72 , motor2_control|Add6~72, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[22] , motor2_control|incr_enc_cnt_reg[22], top_4mb, 1
instance = comp, \motor2_control|Add7~46 , motor2_control|Add7~46, top_4mb, 1
instance = comp, \motor2_control|Add6~46 , motor2_control|Add6~46, top_4mb, 1
instance = comp, \motor2_control|Add6~71 , motor2_control|Add6~71, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[23] , motor2_control|incr_enc_cnt_reg[23], top_4mb, 1
instance = comp, \motor2_control|Add6~48 , motor2_control|Add6~48, top_4mb, 1
instance = comp, \motor2_control|Add7~48 , motor2_control|Add7~48, top_4mb, 1
instance = comp, \motor2_control|Add6~70 , motor2_control|Add6~70, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[24] , motor2_control|incr_enc_cnt_reg[24], top_4mb, 1
instance = comp, \motor2_control|Add6~50 , motor2_control|Add6~50, top_4mb, 1
instance = comp, \motor2_control|Add7~50 , motor2_control|Add7~50, top_4mb, 1
instance = comp, \motor2_control|Add6~69 , motor2_control|Add6~69, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[25] , motor2_control|incr_enc_cnt_reg[25], top_4mb, 1
instance = comp, \motor2_control|Add6~52 , motor2_control|Add6~52, top_4mb, 1
instance = comp, \motor2_control|Add7~52 , motor2_control|Add7~52, top_4mb, 1
instance = comp, \motor2_control|Add6~68 , motor2_control|Add6~68, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[26] , motor2_control|incr_enc_cnt_reg[26], top_4mb, 1
instance = comp, \motor2_control|Add6~54 , motor2_control|Add6~54, top_4mb, 1
instance = comp, \motor2_control|Add7~54 , motor2_control|Add7~54, top_4mb, 1
instance = comp, \motor2_control|Add6~67 , motor2_control|Add6~67, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[27] , motor2_control|incr_enc_cnt_reg[27], top_4mb, 1
instance = comp, \motor2_control|Add6~56 , motor2_control|Add6~56, top_4mb, 1
instance = comp, \motor2_control|Add7~56 , motor2_control|Add7~56, top_4mb, 1
instance = comp, \motor2_control|Add6~66 , motor2_control|Add6~66, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[28] , motor2_control|incr_enc_cnt_reg[28], top_4mb, 1
instance = comp, \motor2_control|Add6~58 , motor2_control|Add6~58, top_4mb, 1
instance = comp, \motor2_control|Add7~58 , motor2_control|Add7~58, top_4mb, 1
instance = comp, \motor2_control|Add6~65 , motor2_control|Add6~65, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[29] , motor2_control|incr_enc_cnt_reg[29], top_4mb, 1
instance = comp, \motor2_control|Add6~60 , motor2_control|Add6~60, top_4mb, 1
instance = comp, \motor2_control|Add7~60 , motor2_control|Add7~60, top_4mb, 1
instance = comp, \motor2_control|Add6~64 , motor2_control|Add6~64, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[30] , motor2_control|incr_enc_cnt_reg[30], top_4mb, 1
instance = comp, \motor1_control|Add8~0 , motor1_control|Add8~0, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt~7 , motor1_control|ssi_read_cnt~7, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[0] , motor1_control|ssi_read_cnt[0], top_4mb, 1
instance = comp, \motor1_control|Add8~2 , motor1_control|Add8~2, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[1] , motor1_control|ssi_read_cnt[1], top_4mb, 1
instance = comp, \motor1_control|Add8~4 , motor1_control|Add8~4, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[2] , motor1_control|ssi_read_cnt[2], top_4mb, 1
instance = comp, \motor1_control|Add8~6 , motor1_control|Add8~6, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt~6 , motor1_control|ssi_read_cnt~6, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[3] , motor1_control|ssi_read_cnt[3], top_4mb, 1
instance = comp, \motor1_control|Add8~8 , motor1_control|Add8~8, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt~5 , motor1_control|ssi_read_cnt~5, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[4] , motor1_control|ssi_read_cnt[4], top_4mb, 1
instance = comp, \motor1_control|Add8~10 , motor1_control|Add8~10, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[5] , motor1_control|ssi_read_cnt[5], top_4mb, 1
instance = comp, \motor1_control|Add8~12 , motor1_control|Add8~12, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[6] , motor1_control|ssi_read_cnt[6], top_4mb, 1
instance = comp, \motor1_control|Add8~14 , motor1_control|Add8~14, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt~4 , motor1_control|ssi_read_cnt~4, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[7] , motor1_control|ssi_read_cnt[7], top_4mb, 1
instance = comp, \motor1_control|Add8~16 , motor1_control|Add8~16, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[8] , motor1_control|ssi_read_cnt[8], top_4mb, 1
instance = comp, \motor1_control|Add8~18 , motor1_control|Add8~18, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt~3 , motor1_control|ssi_read_cnt~3, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[9] , motor1_control|ssi_read_cnt[9], top_4mb, 1
instance = comp, \motor1_control|Equal9~1 , motor1_control|Equal9~1, top_4mb, 1
instance = comp, \motor1_control|Add8~20 , motor1_control|Add8~20, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[10] , motor1_control|ssi_read_cnt[10], top_4mb, 1
instance = comp, \motor1_control|Add8~22 , motor1_control|Add8~22, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt~2 , motor1_control|ssi_read_cnt~2, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[11] , motor1_control|ssi_read_cnt[11], top_4mb, 1
instance = comp, \motor1_control|Add8~24 , motor1_control|Add8~24, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt~1 , motor1_control|ssi_read_cnt~1, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[12] , motor1_control|ssi_read_cnt[12], top_4mb, 1
instance = comp, \motor1_control|Add8~26 , motor1_control|Add8~26, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt~0 , motor1_control|ssi_read_cnt~0, top_4mb, 1
instance = comp, \motor1_control|ssi_read_cnt[13] , motor1_control|ssi_read_cnt[13], top_4mb, 1
instance = comp, \motor1_control|Equal9~0 , motor1_control|Equal9~0, top_4mb, 1
instance = comp, \motor1_control|Equal9~2 , motor1_control|Equal9~2, top_4mb, 1
instance = comp, \motor1_control|Equal9~3 , motor1_control|Equal9~3, top_4mb, 1
instance = comp, \motor1_control|Equal9~4 , motor1_control|Equal9~4, top_4mb, 1
instance = comp, \motor1_control|ssi_read~feeder , motor1_control|ssi_read~feeder, top_4mb, 1
instance = comp, \motor1_control|ssi_read , motor1_control|ssi_read, top_4mb, 1
instance = comp, \motor1_control|Add9~0 , motor1_control|Add9~0, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_cnt[0] , motor1_control|ssi_clk_cnt[0], top_4mb, 1
instance = comp, \motor1_control|Add9~2 , motor1_control|Add9~2, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_cnt~1 , motor1_control|ssi_clk_cnt~1, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_cnt[1] , motor1_control|ssi_clk_cnt[1], top_4mb, 1
instance = comp, \motor1_control|Add9~4 , motor1_control|Add9~4, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_cnt[2] , motor1_control|ssi_clk_cnt[2], top_4mb, 1
instance = comp, \motor1_control|Equal10~2 , motor1_control|Equal10~2, top_4mb, 1
instance = comp, \motor1_control|Add9~6 , motor1_control|Add9~6, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_cnt~0 , motor1_control|ssi_clk_cnt~0, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_cnt[3] , motor1_control|ssi_clk_cnt[3], top_4mb, 1
instance = comp, \motor1_control|Add9~8 , motor1_control|Add9~8, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_cnt~2 , motor1_control|ssi_clk_cnt~2, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_cnt[4] , motor1_control|ssi_clk_cnt[4], top_4mb, 1
instance = comp, \motor1_control|Add9~10 , motor1_control|Add9~10, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_cnt[5] , motor1_control|ssi_clk_cnt[5], top_4mb, 1
instance = comp, \motor1_control|Add9~12 , motor1_control|Add9~12, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_cnt[6] , motor1_control|ssi_clk_cnt[6], top_4mb, 1
instance = comp, \motor1_control|Add9~14 , motor1_control|Add9~14, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_cnt[7] , motor1_control|ssi_clk_cnt[7], top_4mb, 1
instance = comp, \motor1_control|Equal10~0 , motor1_control|Equal10~0, top_4mb, 1
instance = comp, \motor1_control|Equal10~1 , motor1_control|Equal10~1, top_4mb, 1
instance = comp, \motor1_control|Equal11~0 , motor1_control|Equal11~0, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_negedge , motor1_control|ssi_clk_negedge, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_posedge~feeder , motor1_control|ssi_clk_posedge~feeder, top_4mb, 1
instance = comp, \motor1_control|ssi_clk_posedge , motor1_control|ssi_clk_posedge, top_4mb, 1
instance = comp, \motor3_control|Selector0~0 , motor3_control|Selector0~0, top_4mb, 1
instance = comp, \motor3_control|Add11~8 , motor3_control|Add11~8, top_4mb, 1
instance = comp, \motor3_control|Add11~0 , motor3_control|Add11~0, top_4mb, 1
instance = comp, \motor3_control|Selector5~0 , motor3_control|Selector5~0, top_4mb, 1
instance = comp, \motor3_control|ssi_bit_cnt[0] , motor3_control|ssi_bit_cnt[0], top_4mb, 1
instance = comp, \motor3_control|Add11~2 , motor3_control|Add11~2, top_4mb, 1
instance = comp, \motor3_control|Selector4~0 , motor3_control|Selector4~0, top_4mb, 1
instance = comp, \motor3_control|ssi_bit_cnt[1] , motor3_control|ssi_bit_cnt[1], top_4mb, 1
instance = comp, \motor3_control|Add11~4 , motor3_control|Add11~4, top_4mb, 1
instance = comp, \motor3_control|Selector3~0 , motor3_control|Selector3~0, top_4mb, 1
instance = comp, \motor3_control|ssi_bit_cnt[2] , motor3_control|ssi_bit_cnt[2], top_4mb, 1
instance = comp, \motor3_control|Add11~6 , motor3_control|Add11~6, top_4mb, 1
instance = comp, \motor3_control|Selector2~0 , motor3_control|Selector2~0, top_4mb, 1
instance = comp, \motor3_control|ssi_bit_cnt[3] , motor3_control|ssi_bit_cnt[3], top_4mb, 1
instance = comp, \motor3_control|Add11~9 , motor3_control|Add11~9, top_4mb, 1
instance = comp, \motor3_control|Selector1~0 , motor3_control|Selector1~0, top_4mb, 1
instance = comp, \motor3_control|ssi_bit_cnt[4] , motor3_control|ssi_bit_cnt[4], top_4mb, 1
instance = comp, \motor3_control|Add11~11 , motor3_control|Add11~11, top_4mb, 1
instance = comp, \motor3_control|Selector0~1 , motor3_control|Selector0~1, top_4mb, 1
instance = comp, \motor3_control|ssi_bit_cnt[5] , motor3_control|ssi_bit_cnt[5], top_4mb, 1
instance = comp, \motor3_control|LessThan8~0 , motor3_control|LessThan8~0, top_4mb, 1
instance = comp, \motor3_control|state_ssi.state_bit_0~0 , motor3_control|state_ssi.state_bit_0~0, top_4mb, 1
instance = comp, \motor3_control|state_ssi.state_bit_0~1 , motor3_control|state_ssi.state_bit_0~1, top_4mb, 1
instance = comp, \motor3_control|state_ssi.state_bit_0 , motor3_control|state_ssi.state_bit_0, top_4mb, 1
instance = comp, \motor3_control|state_ssi.state_bit_1~1 , motor3_control|state_ssi.state_bit_1~1, top_4mb, 1
instance = comp, \motor3_control|state_ssi.state_bit_1~2 , motor3_control|state_ssi.state_bit_1~2, top_4mb, 1
instance = comp, \motor3_control|state_ssi.state_bit_1 , motor3_control|state_ssi.state_bit_1, top_4mb, 1
instance = comp, \motor3_control|Selector8~0 , motor3_control|Selector8~0, top_4mb, 1
instance = comp, \motor3_control|state_ssi.state_bit_1~0 , motor3_control|state_ssi.state_bit_1~0, top_4mb, 1
instance = comp, \motor3_control|Selector41~0 , motor3_control|Selector41~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[5] , motor3_control|ssi_data_reg[5], top_4mb, 1
instance = comp, \motor3_control|Selector40~0 , motor3_control|Selector40~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[6] , motor3_control|ssi_data_reg[6], top_4mb, 1
instance = comp, \motor3_control|Selector39~0 , motor3_control|Selector39~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[7] , motor3_control|ssi_data_reg[7], top_4mb, 1
instance = comp, \motor3_control|Selector38~0 , motor3_control|Selector38~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[8] , motor3_control|ssi_data_reg[8], top_4mb, 1
instance = comp, \motor3_control|Selector37~0 , motor3_control|Selector37~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[9] , motor3_control|ssi_data_reg[9], top_4mb, 1
instance = comp, \motor3_control|Selector36~0 , motor3_control|Selector36~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[10] , motor3_control|ssi_data_reg[10], top_4mb, 1
instance = comp, \motor3_control|Selector35~0 , motor3_control|Selector35~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[11] , motor3_control|ssi_data_reg[11], top_4mb, 1
instance = comp, \motor3_control|Selector34~0 , motor3_control|Selector34~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[12] , motor3_control|ssi_data_reg[12], top_4mb, 1
instance = comp, \motor3_control|Selector33~0 , motor3_control|Selector33~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[13] , motor3_control|ssi_data_reg[13], top_4mb, 1
instance = comp, \motor3_control|Selector32~0 , motor3_control|Selector32~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[14] , motor3_control|ssi_data_reg[14], top_4mb, 1
instance = comp, \motor3_control|Selector31~0 , motor3_control|Selector31~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[15] , motor3_control|ssi_data_reg[15], top_4mb, 1
instance = comp, \motor3_control|Selector30~0 , motor3_control|Selector30~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[16] , motor3_control|ssi_data_reg[16], top_4mb, 1
instance = comp, \motor3_control|Selector29~0 , motor3_control|Selector29~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[17] , motor3_control|ssi_data_reg[17], top_4mb, 1
instance = comp, \motor3_control|Selector28~0 , motor3_control|Selector28~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[18] , motor3_control|ssi_data_reg[18], top_4mb, 1
instance = comp, \motor3_control|Selector27~0 , motor3_control|Selector27~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[19] , motor3_control|ssi_data_reg[19], top_4mb, 1
instance = comp, \motor3_control|Selector26~0 , motor3_control|Selector26~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[20] , motor3_control|ssi_data_reg[20], top_4mb, 1
instance = comp, \motor3_control|Selector25~0 , motor3_control|Selector25~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[21] , motor3_control|ssi_data_reg[21], top_4mb, 1
instance = comp, \motor3_control|Selector24~0 , motor3_control|Selector24~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[22] , motor3_control|ssi_data_reg[22], top_4mb, 1
instance = comp, \motor3_control|Selector23~0 , motor3_control|Selector23~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[23] , motor3_control|ssi_data_reg[23], top_4mb, 1
instance = comp, \motor3_control|Selector22~0 , motor3_control|Selector22~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[24] , motor3_control|ssi_data_reg[24], top_4mb, 1
instance = comp, \motor3_control|Selector21~0 , motor3_control|Selector21~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[25] , motor3_control|ssi_data_reg[25], top_4mb, 1
instance = comp, \motor3_control|Selector20~0 , motor3_control|Selector20~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[26] , motor3_control|ssi_data_reg[26], top_4mb, 1
instance = comp, \motor3_control|Selector19~0 , motor3_control|Selector19~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[27] , motor3_control|ssi_data_reg[27], top_4mb, 1
instance = comp, \motor3_control|Selector18~0 , motor3_control|Selector18~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[28] , motor3_control|ssi_data_reg[28], top_4mb, 1
instance = comp, \motor3_control|Selector17~0 , motor3_control|Selector17~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[29] , motor3_control|ssi_data_reg[29], top_4mb, 1
instance = comp, \motor3_control|Selector16~0 , motor3_control|Selector16~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[30] , motor3_control|ssi_data_reg[30], top_4mb, 1
instance = comp, \motor3_control|Selector15~0 , motor3_control|Selector15~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[31] , motor3_control|ssi_data_reg[31], top_4mb, 1
instance = comp, \motor3_control|Selector14~0 , motor3_control|Selector14~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[32] , motor3_control|ssi_data_reg[32], top_4mb, 1
instance = comp, \motor3_control|Selector13~0 , motor3_control|Selector13~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[33] , motor3_control|ssi_data_reg[33], top_4mb, 1
instance = comp, \motor3_control|Selector12~0 , motor3_control|Selector12~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[34] , motor3_control|ssi_data_reg[34], top_4mb, 1
instance = comp, \motor3_control|Selector11~0 , motor3_control|Selector11~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[35] , motor3_control|ssi_data_reg[35], top_4mb, 1
instance = comp, \motor3_control|Selector10~0 , motor3_control|Selector10~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[36] , motor3_control|ssi_data_reg[36], top_4mb, 1
instance = comp, \motor3_control|Selector9~0 , motor3_control|Selector9~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[37] , motor3_control|ssi_data_reg[37], top_4mb, 1
instance = comp, \motor3_control|Selector8~1 , motor3_control|Selector8~1, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[38] , motor3_control|ssi_data_reg[38], top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[31]~0 , motor3_control|abs_enc_position_reg[31]~0, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[30] , motor3_control|abs_enc_position_reg[30], top_4mb, 1
instance = comp, \Equal37~1 , Equal37~1, top_4mb, 1
instance = comp, \Selector1~0 , Selector1~0, top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[31]~2 , motor2_control|incr_enc_def_ticks_reg[31]~2, top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[30] , motor2_control|incr_enc_def_ticks_reg[30], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|bit_cnt[0]~2 , ADC_Master_inst|ads_master_inst|bit_cnt[0]~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add0~4 , ADC_Master_inst|ads_master_inst|Add0~4, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add0~6 , ADC_Master_inst|ads_master_inst|Add0~6, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add0~8 , ADC_Master_inst|ads_master_inst|Add0~8, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count~1 , ADC_Master_inst|ads_master_inst|count~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count[4] , ADC_Master_inst|ads_master_inst|count[4], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add0~10 , ADC_Master_inst|ads_master_inst|Add0~10, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count~6 , ADC_Master_inst|ads_master_inst|count~6, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count[5] , ADC_Master_inst|ads_master_inst|count[5], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add0~12 , ADC_Master_inst|ads_master_inst|Add0~12, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count~7 , ADC_Master_inst|ads_master_inst|count~7, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count[6] , ADC_Master_inst|ads_master_inst|count[6], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add0~14 , ADC_Master_inst|ads_master_inst|Add0~14, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count~2 , ADC_Master_inst|ads_master_inst|count~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count[7] , ADC_Master_inst|ads_master_inst|count[7], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Equal0~0 , ADC_Master_inst|ads_master_inst|Equal0~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_clk_prev , ADC_Master_inst|ads_master_inst|data_clk_prev, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Decoder0~3 , ADC_Master_inst|ads_master_inst|Decoder0~3, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_wr~0 , ADC_Master_inst|ads_master_inst|state.s_wr~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_ready~0 , ADC_Master_inst|ads_master_inst|state.s_ready~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_rd~0 , ADC_Master_inst|ads_master_inst|state.s_rd~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Equal1~0 , ADC_Master_inst|ads_master_inst|Equal1~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_mstr_ack~0 , ADC_Master_inst|ads_master_inst|state.s_mstr_ack~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector44~0 , ADC_Master_inst|ads_master_inst|Selector44~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_tx[4]~0 , ADC_Master_inst|ads_master_inst|data_tx[4]~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|rd_rdy , ADC_Master_inst|ads_master_inst|rd_rdy, top_4mb, 1
instance = comp, \ADC_Master_inst|state.state_bit_2~0 , ADC_Master_inst|state.state_bit_2~0, top_4mb, 1
instance = comp, \ADC_Master_inst|state.state_bit_2 , ADC_Master_inst|state.state_bit_2, top_4mb, 1
instance = comp, \ADC_Master_inst|state.S_WAIT_BUSY~0 , ADC_Master_inst|state.S_WAIT_BUSY~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_ready~1 , ADC_Master_inst|ads_master_inst|state.s_ready~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|busy , ADC_Master_inst|ads_master_inst|busy, top_4mb, 1
instance = comp, \ADC_Master_inst|i2c_busy_f~0 , ADC_Master_inst|i2c_busy_f~0, top_4mb, 1
instance = comp, \ADC_Master_inst|i2c_busy_f , ADC_Master_inst|i2c_busy_f, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector168~1 , ADC_Master_inst|Selector168~1, top_4mb, 1
instance = comp, \ADC_Master_inst|Add1~0 , ADC_Master_inst|Add1~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector130~0 , ADC_Master_inst|Selector130~0, top_4mb, 1
instance = comp, \ADC_Master_inst|busy_cnt[0] , ADC_Master_inst|busy_cnt[0], top_4mb, 1
instance = comp, \ADC_Master_inst|Add1~2 , ADC_Master_inst|Add1~2, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector129~0 , ADC_Master_inst|Selector129~0, top_4mb, 1
instance = comp, \ADC_Master_inst|busy_cnt[1] , ADC_Master_inst|busy_cnt[1], top_4mb, 1
instance = comp, \ADC_Master_inst|Add1~4 , ADC_Master_inst|Add1~4, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector128~0 , ADC_Master_inst|Selector128~0, top_4mb, 1
instance = comp, \ADC_Master_inst|busy_cnt[2] , ADC_Master_inst|busy_cnt[2], top_4mb, 1
instance = comp, \ADC_Master_inst|Add1~6 , ADC_Master_inst|Add1~6, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector127~0 , ADC_Master_inst|Selector127~0, top_4mb, 1
instance = comp, \ADC_Master_inst|busy_cnt[3] , ADC_Master_inst|busy_cnt[3], top_4mb, 1
instance = comp, \ADC_Master_inst|Add1~8 , ADC_Master_inst|Add1~8, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector126~0 , ADC_Master_inst|Selector126~0, top_4mb, 1
instance = comp, \ADC_Master_inst|busy_cnt[4] , ADC_Master_inst|busy_cnt[4], top_4mb, 1
instance = comp, \ADC_Master_inst|Add1~10 , ADC_Master_inst|Add1~10, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector125~0 , ADC_Master_inst|Selector125~0, top_4mb, 1
instance = comp, \ADC_Master_inst|busy_cnt[5] , ADC_Master_inst|busy_cnt[5], top_4mb, 1
instance = comp, \ADC_Master_inst|Add1~12 , ADC_Master_inst|Add1~12, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector124~0 , ADC_Master_inst|Selector124~0, top_4mb, 1
instance = comp, \ADC_Master_inst|busy_cnt[6] , ADC_Master_inst|busy_cnt[6], top_4mb, 1
instance = comp, \ADC_Master_inst|Equal0~0 , ADC_Master_inst|Equal0~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Equal0~1 , ADC_Master_inst|Equal0~1, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector168~0 , ADC_Master_inst|Selector168~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector168~2 , ADC_Master_inst|Selector168~2, top_4mb, 1
instance = comp, \ADC_Master_inst|busy_fall , ADC_Master_inst|busy_fall, top_4mb, 1
instance = comp, \ADC_Master_inst|state.state_bit_0~2 , ADC_Master_inst|state.state_bit_0~2, top_4mb, 1
instance = comp, \ADC_Master_inst|Add0~0 , ADC_Master_inst|Add0~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector135~0 , ADC_Master_inst|Selector135~0, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_cnt[0] , ADC_Master_inst|reg_cnt[0], top_4mb, 1
instance = comp, \ADC_Master_inst|Add0~2 , ADC_Master_inst|Add0~2, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector134~0 , ADC_Master_inst|Selector134~0, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_cnt[1] , ADC_Master_inst|reg_cnt[1], top_4mb, 1
instance = comp, \ADC_Master_inst|Add0~4 , ADC_Master_inst|Add0~4, top_4mb, 1
instance = comp, \ADC_Master_inst|Add0~6 , ADC_Master_inst|Add0~6, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector132~0 , ADC_Master_inst|Selector132~0, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_cnt[3] , ADC_Master_inst|reg_cnt[3], top_4mb, 1
instance = comp, \ADC_Master_inst|Add0~8 , ADC_Master_inst|Add0~8, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector131~0 , ADC_Master_inst|Selector131~0, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_cnt[4] , ADC_Master_inst|reg_cnt[4], top_4mb, 1
instance = comp, \ADC_Master_inst|Mux18~0 , ADC_Master_inst|Mux18~0, top_4mb, 1
instance = comp, \ADC_Master_inst|state.state_bit_0~0 , ADC_Master_inst|state.state_bit_0~0, top_4mb, 1
instance = comp, \ADC_Master_inst|state.state_bit_0~1 , ADC_Master_inst|state.state_bit_0~1, top_4mb, 1
instance = comp, \ADC_Master_inst|state.state_bit_0 , ADC_Master_inst|state.state_bit_0, top_4mb, 1
instance = comp, \ADC_Master_inst|WideOr125~0 , ADC_Master_inst|WideOr125~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector133~0 , ADC_Master_inst|Selector133~0, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_cnt[2] , ADC_Master_inst|reg_cnt[2], top_4mb, 1
instance = comp, \ADC_Master_inst|Mux19~0 , ADC_Master_inst|Mux19~0, top_4mb, 1
instance = comp, \ADC_Master_inst|state.state_bit_1~0 , ADC_Master_inst|state.state_bit_1~0, top_4mb, 1
instance = comp, \ADC_Master_inst|state.S_CONFIG_ADC~0 , ADC_Master_inst|state.S_CONFIG_ADC~0, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_adrr[5]~0 , ADC_Master_inst|reg_adrr[5]~0, top_4mb, 1
instance = comp, \ADC_Master_inst|state.state_bit_1~1 , ADC_Master_inst|state.state_bit_1~1, top_4mb, 1
instance = comp, \ADC_Master_inst|state.state_bit_1~2 , ADC_Master_inst|state.state_bit_1~2, top_4mb, 1
instance = comp, \ADC_Master_inst|state.state_bit_1~3 , ADC_Master_inst|state.state_bit_1~3, top_4mb, 1
instance = comp, \ADC_Master_inst|state.state_bit_1 , ADC_Master_inst|state.state_bit_1, top_4mb, 1
instance = comp, \ADC_Master_inst|state.S_DATA_REQ~0 , ADC_Master_inst|state.S_DATA_REQ~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector147~0 , ADC_Master_inst|Selector147~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector147~1 , ADC_Master_inst|Selector147~1, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector147~2 , ADC_Master_inst|Selector147~2, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector147~3 , ADC_Master_inst|Selector147~3, top_4mb, 1
instance = comp, \ADC_Master_inst|i2c_ena , ADC_Master_inst|i2c_ena, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_2~0 , ADC_Master_inst|ads_master_inst|state.state_bit_2~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector145~0 , ADC_Master_inst|Selector145~0, top_4mb, 1
instance = comp, \ADC_Master_inst|burst , ADC_Master_inst|burst, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_slv_ack_reg~0 , ADC_Master_inst|ads_master_inst|state.s_slv_ack_reg~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_0~5 , ADC_Master_inst|ads_master_inst|state.state_bit_0~5, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_0~6 , ADC_Master_inst|ads_master_inst|state.state_bit_0~6, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_0~3 , ADC_Master_inst|ads_master_inst|state.state_bit_0~3, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_0~2 , ADC_Master_inst|ads_master_inst|state.state_bit_0~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_op~0 , ADC_Master_inst|ads_master_inst|state.s_op~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_0~9 , ADC_Master_inst|ads_master_inst|state.state_bit_0~9, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_0~4 , ADC_Master_inst|ads_master_inst|state.state_bit_0~4, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_slv_ack1~0 , ADC_Master_inst|ads_master_inst|state.s_slv_ack1~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_0~7 , ADC_Master_inst|ads_master_inst|state.state_bit_0~7, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_0 , ADC_Master_inst|ads_master_inst|state.state_bit_0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_3~1 , ADC_Master_inst|ads_master_inst|state.state_bit_3~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_3~2 , ADC_Master_inst|ads_master_inst|state.state_bit_3~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_3~0 , ADC_Master_inst|ads_master_inst|state.state_bit_3~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_3 , ADC_Master_inst|ads_master_inst|state.state_bit_3, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_stop~0 , ADC_Master_inst|ads_master_inst|state.s_stop~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|scl_ena~0 , ADC_Master_inst|ads_master_inst|scl_ena~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|scl_ena , ADC_Master_inst|ads_master_inst|scl_ena, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|process_0~3 , ADC_Master_inst|ads_master_inst|process_0~3, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|process_0~8 , ADC_Master_inst|ads_master_inst|process_0~8, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|LessThan1~0 , ADC_Master_inst|ads_master_inst|LessThan1~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|process_0~2 , ADC_Master_inst|ads_master_inst|process_0~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|LessThan1~1 , ADC_Master_inst|ads_master_inst|LessThan1~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|LessThan1~2 , ADC_Master_inst|ads_master_inst|LessThan1~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|scl_clk~3 , ADC_Master_inst|ads_master_inst|scl_clk~3, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|scl_clk~2 , ADC_Master_inst|ads_master_inst|scl_clk~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|scl_clk , ADC_Master_inst|ads_master_inst|scl_clk, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|process_0~5 , ADC_Master_inst|ads_master_inst|process_0~5, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|process_0~6 , ADC_Master_inst|ads_master_inst|process_0~6, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|process_0~7 , ADC_Master_inst|ads_master_inst|process_0~7, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|stretch~0 , ADC_Master_inst|ads_master_inst|stretch~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|stretch , ADC_Master_inst|ads_master_inst|stretch, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add0~0 , ADC_Master_inst|ads_master_inst|Add0~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count~4 , ADC_Master_inst|ads_master_inst|count~4, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count[0] , ADC_Master_inst|ads_master_inst|count[0], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add0~2 , ADC_Master_inst|ads_master_inst|Add0~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count~3 , ADC_Master_inst|ads_master_inst|count~3, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count[1] , ADC_Master_inst|ads_master_inst|count[1], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count~5 , ADC_Master_inst|ads_master_inst|count~5, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count[2] , ADC_Master_inst|ads_master_inst|count[2], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Equal0~1 , ADC_Master_inst|ads_master_inst|Equal0~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count~0 , ADC_Master_inst|ads_master_inst|count~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|count[3] , ADC_Master_inst|ads_master_inst|count[3], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|process_0~4 , ADC_Master_inst|ads_master_inst|process_0~4, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_clk~0 , ADC_Master_inst|ads_master_inst|data_clk~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_clk , ADC_Master_inst|ads_master_inst|data_clk, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|process_2~0 , ADC_Master_inst|ads_master_inst|process_2~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_1~9 , ADC_Master_inst|ads_master_inst|state.state_bit_1~9, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_slv_ack_rd~0 , ADC_Master_inst|ads_master_inst|state.s_slv_ack_rd~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|regs_cnt[7]~0 , ADC_Master_inst|ads_master_inst|regs_cnt[7]~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector40~1 , ADC_Master_inst|ads_master_inst|Selector40~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add2~0 , ADC_Master_inst|ads_master_inst|Add2~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector43~0 , ADC_Master_inst|ads_master_inst|Selector43~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|regs_cnt[7]~1 , ADC_Master_inst|ads_master_inst|regs_cnt[7]~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|regs_cnt[0] , ADC_Master_inst|ads_master_inst|regs_cnt[0], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add2~2 , ADC_Master_inst|ads_master_inst|Add2~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector42~0 , ADC_Master_inst|ads_master_inst|Selector42~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|regs_cnt[1] , ADC_Master_inst|ads_master_inst|regs_cnt[1], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add2~4 , ADC_Master_inst|ads_master_inst|Add2~4, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector41~0 , ADC_Master_inst|ads_master_inst|Selector41~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|regs_cnt[2] , ADC_Master_inst|ads_master_inst|regs_cnt[2], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add2~6 , ADC_Master_inst|ads_master_inst|Add2~6, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector40~2 , ADC_Master_inst|ads_master_inst|Selector40~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector40~3 , ADC_Master_inst|ads_master_inst|Selector40~3, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector136~0 , ADC_Master_inst|Selector136~0, top_4mb, 1
instance = comp, \ADC_Master_inst|burst_len[3] , ADC_Master_inst|burst_len[3], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector40~0 , ADC_Master_inst|ads_master_inst|Selector40~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector40~4 , ADC_Master_inst|ads_master_inst|Selector40~4, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|regs_cnt[3] , ADC_Master_inst|ads_master_inst|regs_cnt[3], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add2~8 , ADC_Master_inst|ads_master_inst|Add2~8, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector39~0 , ADC_Master_inst|ads_master_inst|Selector39~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|regs_cnt[4] , ADC_Master_inst|ads_master_inst|regs_cnt[4], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add2~10 , ADC_Master_inst|ads_master_inst|Add2~10, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector38~0 , ADC_Master_inst|ads_master_inst|Selector38~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|regs_cnt[5] , ADC_Master_inst|ads_master_inst|regs_cnt[5], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add2~12 , ADC_Master_inst|ads_master_inst|Add2~12, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector37~0 , ADC_Master_inst|ads_master_inst|Selector37~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|regs_cnt[6] , ADC_Master_inst|ads_master_inst|regs_cnt[6], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add2~14 , ADC_Master_inst|ads_master_inst|Add2~14, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector36~0 , ADC_Master_inst|ads_master_inst|Selector36~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|regs_cnt[7] , ADC_Master_inst|ads_master_inst|regs_cnt[7], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Equal2~0 , ADC_Master_inst|ads_master_inst|Equal2~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Equal2~1 , ADC_Master_inst|ads_master_inst|Equal2~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_1~10 , ADC_Master_inst|ads_master_inst|state.state_bit_1~10, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_1~4 , ADC_Master_inst|ads_master_inst|state.state_bit_1~4, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_1~6 , ADC_Master_inst|ads_master_inst|state.state_bit_1~6, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_wr_reg~0 , ADC_Master_inst|ads_master_inst|state.s_wr_reg~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_rd_command~0 , ADC_Master_inst|ads_master_inst|state.s_rd_command~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_1~5 , ADC_Master_inst|ads_master_inst|state.state_bit_1~5, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_1~7 , ADC_Master_inst|ads_master_inst|state.state_bit_1~7, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_1~8 , ADC_Master_inst|ads_master_inst|state.state_bit_1~8, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_1~11 , ADC_Master_inst|ads_master_inst|state.state_bit_1~11, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_1 , ADC_Master_inst|ads_master_inst|state.state_bit_1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|bit_cnt[2]~0 , ADC_Master_inst|ads_master_inst|bit_cnt[2]~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|bit_cnt[2]~1 , ADC_Master_inst|ads_master_inst|bit_cnt[2]~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|bit_cnt[0] , ADC_Master_inst|ads_master_inst|bit_cnt[0], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector34~0 , ADC_Master_inst|ads_master_inst|Selector34~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|bit_cnt[1] , ADC_Master_inst|ads_master_inst|bit_cnt[1], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Add1~0 , ADC_Master_inst|ads_master_inst|Add1~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|bit_cnt[2] , ADC_Master_inst|ads_master_inst|bit_cnt[2], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_1~13 , ADC_Master_inst|ads_master_inst|state.state_bit_1~13, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_command~0 , ADC_Master_inst|ads_master_inst|state.s_command~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_0~8 , ADC_Master_inst|ads_master_inst|state.state_bit_0~8, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_2~4 , ADC_Master_inst|ads_master_inst|state.state_bit_2~4, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[7]~5 , ADC_Master_inst|ads_master_inst|data_rd[7]~5, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_slv_ack2~0 , ADC_Master_inst|ads_master_inst|state.s_slv_ack2~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_2~1 , ADC_Master_inst|ads_master_inst|state.state_bit_2~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_2~2 , ADC_Master_inst|ads_master_inst|state.state_bit_2~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_2~3 , ADC_Master_inst|ads_master_inst|state.state_bit_2~3, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_2~5 , ADC_Master_inst|ads_master_inst|state.state_bit_2~5, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_2 , ADC_Master_inst|ads_master_inst|state.state_bit_2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.s_start~0 , ADC_Master_inst|ads_master_inst|state.s_start~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector31~0 , ADC_Master_inst|ads_master_inst|Selector31~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|rd_op , ADC_Master_inst|ads_master_inst|rd_op, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|addr_rw[0]~0 , ADC_Master_inst|ads_master_inst|addr_rw[0]~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|addr_rw[0]~1 , ADC_Master_inst|ads_master_inst|addr_rw[0]~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|addr_rw[0] , ADC_Master_inst|ads_master_inst|addr_rw[0], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~12 , ADC_Master_inst|ads_master_inst|Selector32~12, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~13 , ADC_Master_inst|ads_master_inst|Selector32~13, top_4mb, 1
instance = comp, \ADC_Master_inst|WideOr132~0 , ADC_Master_inst|WideOr132~0, top_4mb, 1
instance = comp, \ADC_Master_inst|state.S_WAIT_RD_RDY~0 , ADC_Master_inst|state.S_WAIT_RD_RDY~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Add2~0 , ADC_Master_inst|Add2~0, top_4mb, 1
instance = comp, \ADC_Master_inst|WideOr134~0 , ADC_Master_inst|WideOr134~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector167~0 , ADC_Master_inst|Selector167~0, top_4mb, 1
instance = comp, \ADC_Master_inst|data_pointer[0] , ADC_Master_inst|data_pointer[0], top_4mb, 1
instance = comp, \ADC_Master_inst|Add2~2 , ADC_Master_inst|Add2~2, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector166~0 , ADC_Master_inst|Selector166~0, top_4mb, 1
instance = comp, \ADC_Master_inst|data_pointer[1] , ADC_Master_inst|data_pointer[1], top_4mb, 1
instance = comp, \ADC_Master_inst|Add2~4 , ADC_Master_inst|Add2~4, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector165~0 , ADC_Master_inst|Selector165~0, top_4mb, 1
instance = comp, \ADC_Master_inst|data_pointer[2] , ADC_Master_inst|data_pointer[2], top_4mb, 1
instance = comp, \ADC_Master_inst|Add2~6 , ADC_Master_inst|Add2~6, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector164~0 , ADC_Master_inst|Selector164~0, top_4mb, 1
instance = comp, \ADC_Master_inst|data_pointer[3] , ADC_Master_inst|data_pointer[3], top_4mb, 1
instance = comp, \ADC_Master_inst|reg_adrr[4]~2 , ADC_Master_inst|reg_adrr[4]~2, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_adrr[4]~1 , ADC_Master_inst|reg_adrr[4]~1, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_adrr[4]~3 , ADC_Master_inst|reg_adrr[4]~3, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_adrr[5]~4 , ADC_Master_inst|reg_adrr[5]~4, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_adrr[5] , ADC_Master_inst|reg_adrr[5], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Mux5~1 , ADC_Master_inst|ads_master_inst|Mux5~1, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector151~0 , ADC_Master_inst|Selector151~0, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_adrr[4] , ADC_Master_inst|reg_adrr[4], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Mux5~2 , ADC_Master_inst|ads_master_inst|Mux5~2, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector154~0 , ADC_Master_inst|Selector154~0, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_adrr[1] , ADC_Master_inst|reg_adrr[1], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Mux5~0 , ADC_Master_inst|ads_master_inst|Mux5~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector155~0 , ADC_Master_inst|Selector155~0, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_adrr[0] , ADC_Master_inst|reg_adrr[0], top_4mb, 1
instance = comp, \ADC_Master_inst|Selector153~0 , ADC_Master_inst|Selector153~0, top_4mb, 1
instance = comp, \ADC_Master_inst|reg_adrr[2] , ADC_Master_inst|reg_adrr[2], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Mux5~3 , ADC_Master_inst|ads_master_inst|Mux5~3, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Mux5~4 , ADC_Master_inst|ads_master_inst|Mux5~4, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~14 , ADC_Master_inst|ads_master_inst|Selector32~14, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector162~0 , ADC_Master_inst|Selector162~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector163~0 , ADC_Master_inst|Selector163~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector163~1 , ADC_Master_inst|Selector163~1, top_4mb, 1
instance = comp, \ADC_Master_inst|i2c_data_wr[0] , ADC_Master_inst|i2c_data_wr[0], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_tx[1]~1 , ADC_Master_inst|ads_master_inst|data_tx[1]~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_tx[0] , ADC_Master_inst|ads_master_inst|data_tx[0], top_4mb, 1
instance = comp, \ADC_Master_inst|Selector159~0 , ADC_Master_inst|Selector159~0, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector159~1 , ADC_Master_inst|Selector159~1, top_4mb, 1
instance = comp, \ADC_Master_inst|i2c_data_wr[4] , ADC_Master_inst|i2c_data_wr[4], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_tx[4]~feeder , ADC_Master_inst|ads_master_inst|data_tx[4]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_tx[4] , ADC_Master_inst|ads_master_inst|data_tx[4], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~20 , ADC_Master_inst|ads_master_inst|Selector32~20, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector162~1 , ADC_Master_inst|Selector162~1, top_4mb, 1
instance = comp, \ADC_Master_inst|Selector162~2 , ADC_Master_inst|Selector162~2, top_4mb, 1
instance = comp, \ADC_Master_inst|i2c_data_wr[1] , ADC_Master_inst|i2c_data_wr[1], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_tx[1] , ADC_Master_inst|ads_master_inst|data_tx[1], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~21 , ADC_Master_inst|ads_master_inst|Selector32~21, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|WideOr17~0 , ADC_Master_inst|ads_master_inst|WideOr17~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~17 , ADC_Master_inst|ads_master_inst|Selector32~17, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~15 , ADC_Master_inst|ads_master_inst|Selector32~15, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~16 , ADC_Master_inst|ads_master_inst|Selector32~16, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~18 , ADC_Master_inst|ads_master_inst|Selector32~18, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~2 , ADC_Master_inst|ads_master_inst|Selector32~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~3 , ADC_Master_inst|ads_master_inst|Selector32~3, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~4 , ADC_Master_inst|ads_master_inst|Selector32~4, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|op_tx[3]~0 , ADC_Master_inst|ads_master_inst|op_tx[3]~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|op_tx[3] , ADC_Master_inst|ads_master_inst|op_tx[3], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|op_tx[5] , ADC_Master_inst|ads_master_inst|op_tx[5], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~0 , ADC_Master_inst|ads_master_inst|Selector32~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~1 , ADC_Master_inst|ads_master_inst|Selector32~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~9 , ADC_Master_inst|ads_master_inst|Selector32~9, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~10 , ADC_Master_inst|ads_master_inst|Selector32~10, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~5 , ADC_Master_inst|ads_master_inst|Selector32~5, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~6 , ADC_Master_inst|ads_master_inst|Selector32~6, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|state.state_bit_1~12 , ADC_Master_inst|ads_master_inst|state.state_bit_1~12, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~7 , ADC_Master_inst|ads_master_inst|Selector32~7, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~8 , ADC_Master_inst|ads_master_inst|Selector32~8, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~11 , ADC_Master_inst|ads_master_inst|Selector32~11, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector32~19 , ADC_Master_inst|ads_master_inst|Selector32~19, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|sda_int , ADC_Master_inst|ads_master_inst|sda_int, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Selector47~0 , ADC_Master_inst|ads_master_inst|Selector47~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Decoder0~0 , ADC_Master_inst|ads_master_inst|Decoder0~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Decoder0~2 , ADC_Master_inst|ads_master_inst|Decoder0~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[6]~1 , ADC_Master_inst|ads_master_inst|data_rx[6]~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[6] , ADC_Master_inst|ads_master_inst|data_rx[6], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[6]~feeder , ADC_Master_inst|ads_master_inst|data_rd[6]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[7]~4 , ADC_Master_inst|ads_master_inst|data_rd[7]~4, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[6] , ADC_Master_inst|ads_master_inst|data_rd[6], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[94]~feeder , ADC_Master_inst|DATA_BUFFER[94]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~26 , ADC_Master_inst|Decoder0~26, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~5 , ADC_Master_inst|Decoder0~5, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~7 , ADC_Master_inst|Decoder0~7, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[94] , ADC_Master_inst|DATA_BUFFER[94], top_4mb, 1
instance = comp, \Equal2~6 , Equal2~6, top_4mb, 1
instance = comp, \Equal28~1 , Equal28~1, top_4mb, 1
instance = comp, \Selector1~3 , Selector1~3, top_4mb, 1
instance = comp, \Equal29~0 , Equal29~0, top_4mb, 1
instance = comp, \motor2_control|Add11~8 , motor2_control|Add11~8, top_4mb, 1
instance = comp, \motor2_control|Selector0~0 , motor2_control|Selector0~0, top_4mb, 1
instance = comp, \motor2_control|Add11~0 , motor2_control|Add11~0, top_4mb, 1
instance = comp, \motor2_control|Selector5~0 , motor2_control|Selector5~0, top_4mb, 1
instance = comp, \motor2_control|ssi_bit_cnt[0] , motor2_control|ssi_bit_cnt[0], top_4mb, 1
instance = comp, \motor2_control|Add11~2 , motor2_control|Add11~2, top_4mb, 1
instance = comp, \motor2_control|Selector4~0 , motor2_control|Selector4~0, top_4mb, 1
instance = comp, \motor2_control|ssi_bit_cnt[1] , motor2_control|ssi_bit_cnt[1], top_4mb, 1
instance = comp, \motor2_control|Add11~4 , motor2_control|Add11~4, top_4mb, 1
instance = comp, \motor2_control|Selector3~0 , motor2_control|Selector3~0, top_4mb, 1
instance = comp, \motor2_control|ssi_bit_cnt[2] , motor2_control|ssi_bit_cnt[2], top_4mb, 1
instance = comp, \motor2_control|Add11~6 , motor2_control|Add11~6, top_4mb, 1
instance = comp, \motor2_control|Selector2~0 , motor2_control|Selector2~0, top_4mb, 1
instance = comp, \motor2_control|ssi_bit_cnt[3] , motor2_control|ssi_bit_cnt[3], top_4mb, 1
instance = comp, \motor2_control|Add11~9 , motor2_control|Add11~9, top_4mb, 1
instance = comp, \motor2_control|Selector1~0 , motor2_control|Selector1~0, top_4mb, 1
instance = comp, \motor2_control|ssi_bit_cnt[4] , motor2_control|ssi_bit_cnt[4], top_4mb, 1
instance = comp, \motor2_control|Add11~11 , motor2_control|Add11~11, top_4mb, 1
instance = comp, \motor2_control|Selector0~1 , motor2_control|Selector0~1, top_4mb, 1
instance = comp, \motor2_control|ssi_bit_cnt[5] , motor2_control|ssi_bit_cnt[5], top_4mb, 1
instance = comp, \motor2_control|LessThan8~0 , motor2_control|LessThan8~0, top_4mb, 1
instance = comp, \motor2_control|state_ssi.state_bit_0~0 , motor2_control|state_ssi.state_bit_0~0, top_4mb, 1
instance = comp, \motor2_control|state_ssi.state_bit_0~1 , motor2_control|state_ssi.state_bit_0~1, top_4mb, 1
instance = comp, \motor2_control|state_ssi.state_bit_0 , motor2_control|state_ssi.state_bit_0, top_4mb, 1
instance = comp, \motor2_control|state_ssi.state_bit_1~1 , motor2_control|state_ssi.state_bit_1~1, top_4mb, 1
instance = comp, \motor2_control|state_ssi.state_bit_1~2 , motor2_control|state_ssi.state_bit_1~2, top_4mb, 1
instance = comp, \motor2_control|state_ssi.state_bit_1 , motor2_control|state_ssi.state_bit_1, top_4mb, 1
instance = comp, \motor2_control|state_ssi.state_bit_1~0 , motor2_control|state_ssi.state_bit_1~0, top_4mb, 1
instance = comp, \motor2_control|Selector8~0 , motor2_control|Selector8~0, top_4mb, 1
instance = comp, \motor2_control|Selector41~0 , motor2_control|Selector41~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[5] , motor2_control|ssi_data_reg[5], top_4mb, 1
instance = comp, \motor2_control|Selector40~0 , motor2_control|Selector40~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[6] , motor2_control|ssi_data_reg[6], top_4mb, 1
instance = comp, \motor2_control|Selector39~0 , motor2_control|Selector39~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[7] , motor2_control|ssi_data_reg[7], top_4mb, 1
instance = comp, \motor2_control|Selector38~0 , motor2_control|Selector38~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[8] , motor2_control|ssi_data_reg[8], top_4mb, 1
instance = comp, \motor2_control|Selector37~0 , motor2_control|Selector37~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[9] , motor2_control|ssi_data_reg[9], top_4mb, 1
instance = comp, \motor2_control|Selector36~0 , motor2_control|Selector36~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[10] , motor2_control|ssi_data_reg[10], top_4mb, 1
instance = comp, \motor2_control|Selector35~0 , motor2_control|Selector35~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[11] , motor2_control|ssi_data_reg[11], top_4mb, 1
instance = comp, \motor2_control|Selector34~0 , motor2_control|Selector34~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[12] , motor2_control|ssi_data_reg[12], top_4mb, 1
instance = comp, \motor2_control|Selector33~0 , motor2_control|Selector33~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[13] , motor2_control|ssi_data_reg[13], top_4mb, 1
instance = comp, \motor2_control|Selector32~0 , motor2_control|Selector32~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[14] , motor2_control|ssi_data_reg[14], top_4mb, 1
instance = comp, \motor2_control|Selector31~0 , motor2_control|Selector31~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[15] , motor2_control|ssi_data_reg[15], top_4mb, 1
instance = comp, \motor2_control|Selector30~0 , motor2_control|Selector30~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[16] , motor2_control|ssi_data_reg[16], top_4mb, 1
instance = comp, \motor2_control|Selector29~0 , motor2_control|Selector29~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[17] , motor2_control|ssi_data_reg[17], top_4mb, 1
instance = comp, \motor2_control|Selector28~0 , motor2_control|Selector28~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[18] , motor2_control|ssi_data_reg[18], top_4mb, 1
instance = comp, \motor2_control|Selector27~0 , motor2_control|Selector27~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[19] , motor2_control|ssi_data_reg[19], top_4mb, 1
instance = comp, \motor2_control|Selector26~0 , motor2_control|Selector26~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[20] , motor2_control|ssi_data_reg[20], top_4mb, 1
instance = comp, \motor2_control|Selector25~0 , motor2_control|Selector25~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[21] , motor2_control|ssi_data_reg[21], top_4mb, 1
instance = comp, \motor2_control|Selector24~0 , motor2_control|Selector24~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[22] , motor2_control|ssi_data_reg[22], top_4mb, 1
instance = comp, \motor2_control|Selector23~0 , motor2_control|Selector23~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[23] , motor2_control|ssi_data_reg[23], top_4mb, 1
instance = comp, \motor2_control|Selector22~0 , motor2_control|Selector22~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[24] , motor2_control|ssi_data_reg[24], top_4mb, 1
instance = comp, \motor2_control|Selector21~0 , motor2_control|Selector21~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[25] , motor2_control|ssi_data_reg[25], top_4mb, 1
instance = comp, \motor2_control|Selector20~0 , motor2_control|Selector20~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[26] , motor2_control|ssi_data_reg[26], top_4mb, 1
instance = comp, \motor2_control|Selector19~0 , motor2_control|Selector19~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[27] , motor2_control|ssi_data_reg[27], top_4mb, 1
instance = comp, \motor2_control|Selector18~0 , motor2_control|Selector18~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[28] , motor2_control|ssi_data_reg[28], top_4mb, 1
instance = comp, \motor2_control|Selector17~0 , motor2_control|Selector17~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[29] , motor2_control|ssi_data_reg[29], top_4mb, 1
instance = comp, \motor2_control|Selector16~0 , motor2_control|Selector16~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[30] , motor2_control|ssi_data_reg[30], top_4mb, 1
instance = comp, \motor2_control|Selector15~0 , motor2_control|Selector15~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[31] , motor2_control|ssi_data_reg[31], top_4mb, 1
instance = comp, \motor2_control|Selector14~0 , motor2_control|Selector14~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[32] , motor2_control|ssi_data_reg[32], top_4mb, 1
instance = comp, \motor2_control|Selector13~0 , motor2_control|Selector13~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[33] , motor2_control|ssi_data_reg[33], top_4mb, 1
instance = comp, \motor2_control|Selector12~0 , motor2_control|Selector12~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[34] , motor2_control|ssi_data_reg[34], top_4mb, 1
instance = comp, \motor2_control|Selector11~0 , motor2_control|Selector11~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[35] , motor2_control|ssi_data_reg[35], top_4mb, 1
instance = comp, \motor2_control|Selector10~0 , motor2_control|Selector10~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[36] , motor2_control|ssi_data_reg[36], top_4mb, 1
instance = comp, \motor2_control|Selector9~0 , motor2_control|Selector9~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[37] , motor2_control|ssi_data_reg[37], top_4mb, 1
instance = comp, \motor2_control|Selector8~1 , motor2_control|Selector8~1, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[38] , motor2_control|ssi_data_reg[38], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[30]~feeder , motor2_control|abs_enc_position_reg[30]~feeder, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[31]~0 , motor2_control|abs_enc_position_reg[31]~0, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[30] , motor2_control|abs_enc_position_reg[30], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|CMP_clk_100u|clock_signal~0 , RLS_Top_inst|M2_ENC|CMP_clk_100u|clock_signal~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|CMP_clk_100u|clock_signal~feeder , RLS_Top_inst|M2_ENC|CMP_clk_100u|clock_signal~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~0 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter~1 , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[0] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~2 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[1] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~4 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[2] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~6 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter~0 , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[3] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~8 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[4] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~10 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[5] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~12 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[6] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~14 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter~2 , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[7] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~16 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter~3 , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[8] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~18 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~18, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter~4 , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[9] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~20 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~20, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[10] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~22 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[11] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Equal0~2 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Equal0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Equal0~1 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Equal0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Equal0~0 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Equal0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~24 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter~5 , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[12] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~26 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Add0~26, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[13] , RLS_Top_inst|M1_ENC|CMP_clk_100u|counter[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Equal0~3 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Equal0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|Equal0~4 , RLS_Top_inst|M1_ENC|CMP_clk_100u|Equal0~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|CMP_clk_100u|clock_signal , RLS_Top_inst|M2_ENC|CMP_clk_100u|clock_signal, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|CMP_clk_100u|clock_signal~clkctrl , RLS_Top_inst|M2_ENC|CMP_clk_100u|clock_signal~clkctrl, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|last_counter[0]~6 , RLS_Top_inst|M2_ENC|last_counter[0]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[0]~16 , RLS_Top_inst|M2_ENC|rdy_counter[0]~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[0]~feeder , RLS_Top_inst|M2_ENC|rdy_counter[0]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|tmp_clk~0 , RLS_Top_inst|M2_ENC|M1_ENC|tmp_clk~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[0]~32 , RLS_Top_inst|M1_ENC|M1_ENC|count[0]~32, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[0] , RLS_Top_inst|M1_ENC|M1_ENC|count[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[1]~34 , RLS_Top_inst|M1_ENC|M1_ENC|count[1]~34, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[1] , RLS_Top_inst|M1_ENC|M1_ENC|count[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[2]~36 , RLS_Top_inst|M1_ENC|M1_ENC|count[2]~36, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[2] , RLS_Top_inst|M1_ENC|M1_ENC|count[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[3]~38 , RLS_Top_inst|M1_ENC|M1_ENC|count[3]~38, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[3] , RLS_Top_inst|M1_ENC|M1_ENC|count[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[4]~40 , RLS_Top_inst|M1_ENC|M1_ENC|count[4]~40, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[4] , RLS_Top_inst|M1_ENC|M1_ENC|count[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[5]~42 , RLS_Top_inst|M1_ENC|M1_ENC|count[5]~42, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[5] , RLS_Top_inst|M1_ENC|M1_ENC|count[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[6]~44 , RLS_Top_inst|M1_ENC|M1_ENC|count[6]~44, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[6] , RLS_Top_inst|M1_ENC|M1_ENC|count[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[7]~46 , RLS_Top_inst|M1_ENC|M1_ENC|count[7]~46, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[7] , RLS_Top_inst|M1_ENC|M1_ENC|count[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[8]~48 , RLS_Top_inst|M1_ENC|M1_ENC|count[8]~48, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[8] , RLS_Top_inst|M1_ENC|M1_ENC|count[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[9]~50 , RLS_Top_inst|M1_ENC|M1_ENC|count[9]~50, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[9] , RLS_Top_inst|M1_ENC|M1_ENC|count[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[10]~52 , RLS_Top_inst|M1_ENC|M1_ENC|count[10]~52, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[10] , RLS_Top_inst|M1_ENC|M1_ENC|count[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[11]~54 , RLS_Top_inst|M1_ENC|M1_ENC|count[11]~54, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[11] , RLS_Top_inst|M1_ENC|M1_ENC|count[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[12]~56 , RLS_Top_inst|M1_ENC|M1_ENC|count[12]~56, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[12] , RLS_Top_inst|M1_ENC|M1_ENC|count[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[13]~58 , RLS_Top_inst|M1_ENC|M1_ENC|count[13]~58, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[13] , RLS_Top_inst|M1_ENC|M1_ENC|count[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[14]~60 , RLS_Top_inst|M1_ENC|M1_ENC|count[14]~60, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[14] , RLS_Top_inst|M1_ENC|M1_ENC|count[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[15]~62 , RLS_Top_inst|M1_ENC|M1_ENC|count[15]~62, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[15] , RLS_Top_inst|M1_ENC|M1_ENC|count[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[16]~64 , RLS_Top_inst|M1_ENC|M1_ENC|count[16]~64, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[16] , RLS_Top_inst|M1_ENC|M1_ENC|count[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[17]~66 , RLS_Top_inst|M1_ENC|M1_ENC|count[17]~66, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[17] , RLS_Top_inst|M1_ENC|M1_ENC|count[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[18]~68 , RLS_Top_inst|M1_ENC|M1_ENC|count[18]~68, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[18] , RLS_Top_inst|M1_ENC|M1_ENC|count[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[19]~70 , RLS_Top_inst|M1_ENC|M1_ENC|count[19]~70, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[19] , RLS_Top_inst|M1_ENC|M1_ENC|count[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[20]~72 , RLS_Top_inst|M1_ENC|M1_ENC|count[20]~72, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[20] , RLS_Top_inst|M1_ENC|M1_ENC|count[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[21]~74 , RLS_Top_inst|M1_ENC|M1_ENC|count[21]~74, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[21] , RLS_Top_inst|M1_ENC|M1_ENC|count[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[22]~76 , RLS_Top_inst|M1_ENC|M1_ENC|count[22]~76, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[22] , RLS_Top_inst|M1_ENC|M1_ENC|count[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[23]~78 , RLS_Top_inst|M1_ENC|M1_ENC|count[23]~78, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[23] , RLS_Top_inst|M1_ENC|M1_ENC|count[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[24]~80 , RLS_Top_inst|M1_ENC|M1_ENC|count[24]~80, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[24] , RLS_Top_inst|M1_ENC|M1_ENC|count[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[25]~82 , RLS_Top_inst|M1_ENC|M1_ENC|count[25]~82, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[25] , RLS_Top_inst|M1_ENC|M1_ENC|count[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[26]~84 , RLS_Top_inst|M1_ENC|M1_ENC|count[26]~84, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[26] , RLS_Top_inst|M1_ENC|M1_ENC|count[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[27]~86 , RLS_Top_inst|M1_ENC|M1_ENC|count[27]~86, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[27] , RLS_Top_inst|M1_ENC|M1_ENC|count[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[28]~88 , RLS_Top_inst|M1_ENC|M1_ENC|count[28]~88, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[28] , RLS_Top_inst|M1_ENC|M1_ENC|count[28], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[29]~90 , RLS_Top_inst|M1_ENC|M1_ENC|count[29]~90, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[29] , RLS_Top_inst|M1_ENC|M1_ENC|count[29], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[30]~92 , RLS_Top_inst|M1_ENC|M1_ENC|count[30]~92, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[30] , RLS_Top_inst|M1_ENC|M1_ENC|count[30], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[31]~94 , RLS_Top_inst|M1_ENC|M1_ENC|count[31]~94, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|count[31] , RLS_Top_inst|M1_ENC|M1_ENC|count[31], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~0 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~1 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~3 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~2 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~4 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~5 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~6 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~8 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~7 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~9 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~10 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan0~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|tmp_clk , RLS_Top_inst|M2_ENC|M1_ENC|tmp_clk, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|tmp_clk~clkctrl , RLS_Top_inst|M2_ENC|M1_ENC|tmp_clk~clkctrl, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.S_RESTART~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.S_RESTART~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.S_IDLE~1 , RLS_Top_inst|M2_ENC|M1_ENC|state.S_IDLE~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~0 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.S_WAIT_ACK~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.S_WAIT_ACK~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector39~1 , RLS_Top_inst|M2_ENC|M1_ENC|Selector39~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector8~1 , RLS_Top_inst|M2_ENC|M1_ENC|Selector8~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[0] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~2 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector38~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector38~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[1] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~4 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector37~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector37~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[2] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~6 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector36~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector36~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[3] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~8 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector35~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector35~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[4] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~10 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector34~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector34~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[5] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~12 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector33~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector33~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[6] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~14 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector32~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector32~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[7] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~16 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector31~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector31~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[8] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~18 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~18, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector30~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector30~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[9] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~20 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~20, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector29~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector29~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[10] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~22 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector28~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector28~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[11] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~24 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector27~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector27~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[12] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~26 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~26, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector26~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector26~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[13] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~28 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~28, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector25~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector25~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[14] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~30 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~30, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector24~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector24~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[15] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~32 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~32, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector23~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector23~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[16] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~34 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~34, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector22~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector22~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[17] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~36 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~36, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector21~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector21~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[18] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~38 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~38, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector20~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector20~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[19] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~40 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~40, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector19~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector19~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[20] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~42 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~42, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector18~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector18~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[21] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~44 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~44, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector17~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector17~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[22] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~46 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~46, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector16~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector16~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[23] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~48 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~48, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector15~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector15~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[24] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~50 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~50, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector14~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector14~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[25] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~52 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~52, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector13~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector13~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[26] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~54 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~54, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector12~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector12~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[27] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal1~1 , RLS_Top_inst|M2_ENC|M1_ENC|Equal1~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal1~3 , RLS_Top_inst|M2_ENC|M1_ENC|Equal1~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~56 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~56, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector11~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector11~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[28] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[28], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~58 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~58, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector10~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector10~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[29] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[29], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~60 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~60, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector9~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector9~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[30] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[30], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add3~62 , RLS_Top_inst|M2_ENC|M1_ENC|Add3~62, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector8~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector8~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[31] , RLS_Top_inst|M2_ENC|M1_ENC|ack_cnt[31], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal1~0 , RLS_Top_inst|M2_ENC|M1_ENC|Equal1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal1~2 , RLS_Top_inst|M2_ENC|M1_ENC|Equal1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal1~4 , RLS_Top_inst|M2_ENC|M1_ENC|Equal1~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal1~6 , RLS_Top_inst|M2_ENC|M1_ENC|Equal1~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal1~5 , RLS_Top_inst|M2_ENC|M1_ENC|Equal1~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal1~7 , RLS_Top_inst|M2_ENC|M1_ENC|Equal1~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal1~8 , RLS_Top_inst|M2_ENC|M1_ENC|Equal1~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal1~9 , RLS_Top_inst|M2_ENC|M1_ENC|Equal1~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal1~10 , RLS_Top_inst|M2_ENC|M1_ENC|Equal1~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector39~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector39~0, top_4mb, 1
instance = comp, \ssi_d2~input , ssi_d2~input, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.S_START_MA~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.S_START_MA~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_1~0 , RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_1 , RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_2~0 , RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_2~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_2 , RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_3~0 , RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_3 , RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|prev_state.S_IDLE~1 , RLS_Top_inst|M2_ENC|M1_ENC|prev_state.S_IDLE~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_0~0 , RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_0 , RLS_Top_inst|M2_ENC|M1_ENC|prev_state.state_bit_0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|prev_state.S_WAIT_ACK~0 , RLS_Top_inst|M2_ENC|M1_ENC|prev_state.S_WAIT_ACK~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.S_START~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.S_START~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector74~1 , RLS_Top_inst|M2_ENC|M1_ENC|Selector74~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~0 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.S_TIMEOUT~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.S_TIMEOUT~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector71~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector71~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.S_IDLE~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.S_IDLE~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[0] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~2 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector70~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector70~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[1] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~4 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector69~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector69~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[2] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~6 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector68~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector68~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[3] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~8 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector67~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector67~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[4] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~10 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector66~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector66~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[5] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~12 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector65~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector65~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[6] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~14 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector64~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector64~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[7] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~16 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector63~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector63~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[8] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~18 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~18, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector62~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector62~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[9] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~20 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~20, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector61~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector61~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[10] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~22 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector60~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector60~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[11] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~24 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector59~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector59~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[12] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~26 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~26, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector58~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector58~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[13] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~28 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~28, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector57~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector57~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[14] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~30 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~30, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector56~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector56~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[15] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~32 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~32, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector55~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector55~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[16] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~34 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~34, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector54~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector54~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[17] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~36 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~36, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector53~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector53~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[18] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~38 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~38, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector52~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector52~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[19] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~40 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~40, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector51~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector51~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[20] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~42 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~42, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector50~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector50~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[21] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~44 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~44, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector49~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector49~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[22] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~46 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~46, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector48~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector48~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[23] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal0~2 , RLS_Top_inst|M2_ENC|M1_ENC|Equal0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~48 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~48, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector47~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector47~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[24] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~50 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~50, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector46~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector46~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[25] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~52 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~52, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector45~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector45~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[26] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~54 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~54, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector44~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector44~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[27] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal0~1 , RLS_Top_inst|M2_ENC|M1_ENC|Equal0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~56 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~56, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector43~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector43~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[28] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[28], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~58 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~58, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector42~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector42~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[29] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[29], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~60 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~60, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector41~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector41~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[30] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[30], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Add2~62 , RLS_Top_inst|M2_ENC|M1_ENC|Add2~62, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector40~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector40~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[31] , RLS_Top_inst|M2_ENC|M1_ENC|timeout_cnt[31], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal0~0 , RLS_Top_inst|M2_ENC|M1_ENC|Equal0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal0~3 , RLS_Top_inst|M2_ENC|M1_ENC|Equal0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal0~4 , RLS_Top_inst|M2_ENC|M1_ENC|Equal0~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal0~9 , RLS_Top_inst|M2_ENC|M1_ENC|Equal0~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal0~8 , RLS_Top_inst|M2_ENC|M1_ENC|Equal0~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal0~5 , RLS_Top_inst|M2_ENC|M1_ENC|Equal0~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal0~6 , RLS_Top_inst|M2_ENC|M1_ENC|Equal0~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal0~7 , RLS_Top_inst|M2_ENC|M1_ENC|Equal0~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal0~10 , RLS_Top_inst|M2_ENC|M1_ENC|Equal0~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector74~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector74~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector74~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector74~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_1~1 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_1~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector73~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector73~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_1~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|WideOr0~0 , RLS_Top_inst|M2_ENC|M1_ENC|WideOr0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_1~2 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_1 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_3~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_3~1 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_3~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_3 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector80~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector80~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[0]~5 , RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[0]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal2~0 , RLS_Top_inst|M2_ENC|M1_ENC|Equal2~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state~8 , RLS_Top_inst|M2_ENC|M1_ENC|state~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state~9 , RLS_Top_inst|M2_ENC|M1_ENC|state~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.S_CRC~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.S_CRC~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.S_IDLE~2 , RLS_Top_inst|M2_ENC|M1_ENC|state.S_IDLE~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[0]~7 , RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[0]~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|WideOr0~1 , RLS_Top_inst|M2_ENC|M1_ENC|WideOr0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[0] , RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[1]~8 , RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[1]~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[1] , RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[2]~10 , RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[2]~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[2] , RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[3]~12 , RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[3]~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[3] , RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[4]~14 , RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[4]~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[4] , RLS_Top_inst|M2_ENC|M1_ENC|pos_cnt[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Equal3~0 , RLS_Top_inst|M2_ENC|M1_ENC|Equal3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector80~1 , RLS_Top_inst|M2_ENC|M1_ENC|Selector80~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector80~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector80~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|BUSY , RLS_Top_inst|M2_ENC|M1_ENC|BUSY, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~0 , RLS_Top_inst|M2_ENC|Add3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector13~2 , RLS_Top_inst|M2_ENC|Selector13~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[0] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~2 , RLS_Top_inst|M2_ENC|Add3~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector12~2 , RLS_Top_inst|M2_ENC|Selector12~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[1] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~4 , RLS_Top_inst|M2_ENC|Add3~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector11~2 , RLS_Top_inst|M2_ENC|Selector11~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[2] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~6 , RLS_Top_inst|M2_ENC|Add3~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector10~1 , RLS_Top_inst|M2_ENC|Selector10~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[3] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~8 , RLS_Top_inst|M2_ENC|Add3~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector9~2 , RLS_Top_inst|M2_ENC|Selector9~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[4] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~10 , RLS_Top_inst|M2_ENC|Add3~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector8~0 , RLS_Top_inst|M2_ENC|Selector8~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[5] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~12 , RLS_Top_inst|M2_ENC|Add3~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector7~0 , RLS_Top_inst|M2_ENC|Selector7~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[6] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~14 , RLS_Top_inst|M2_ENC|Add3~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector6~0 , RLS_Top_inst|M2_ENC|Selector6~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[7] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~16 , RLS_Top_inst|M2_ENC|Add3~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector5~0 , RLS_Top_inst|M2_ENC|Selector5~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[8] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~18 , RLS_Top_inst|M2_ENC|Add3~18, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector4~0 , RLS_Top_inst|M2_ENC|Selector4~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[9] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Equal1~1 , RLS_Top_inst|M2_ENC|Equal1~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|state.SLEEP~0 , RLS_Top_inst|M2_ENC|state.SLEEP~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~20 , RLS_Top_inst|M2_ENC|Add3~20, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector3~2 , RLS_Top_inst|M2_ENC|Selector3~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[10] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~22 , RLS_Top_inst|M2_ENC|Add3~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector2~2 , RLS_Top_inst|M2_ENC|Selector2~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[11] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~24 , RLS_Top_inst|M2_ENC|Add3~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector1~2 , RLS_Top_inst|M2_ENC|Selector1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[12] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Add3~26 , RLS_Top_inst|M2_ENC|Add3~26, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector0~2 , RLS_Top_inst|M2_ENC|Selector0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[13] , RLS_Top_inst|M2_ENC|sleep_100us_cnt_m1[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Equal1~0 , RLS_Top_inst|M2_ENC|Equal1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Equal1~2 , RLS_Top_inst|M2_ENC|Equal1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Equal1~3 , RLS_Top_inst|M2_ENC|Equal1~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector10~0 , RLS_Top_inst|M2_ENC|Selector10~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|state.state_bit_1~0 , RLS_Top_inst|M2_ENC|state.state_bit_1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|state.state_bit_1 , RLS_Top_inst|M2_ENC|state.state_bit_1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|state.state_bit_0~0 , RLS_Top_inst|M2_ENC|state.state_bit_0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|state.state_bit_0 , RLS_Top_inst|M2_ENC|state.state_bit_0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Selector14~0 , RLS_Top_inst|M2_ENC|Selector14~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|start , RLS_Top_inst|M2_ENC|start, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[0]~32 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[0]~32, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[0] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[1]~34 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[1]~34, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[1] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[2]~36 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[2]~36, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[2] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[3]~38 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[3]~38, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[3] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[4]~40 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[4]~40, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[4] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[5]~42 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[5]~42, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[5] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[6]~44 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[6]~44, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[6] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~0 , RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync~0 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[7]~46 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[7]~46, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[7] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[8]~48 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[8]~48, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[8] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[9]~50 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[9]~50, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[9] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[10]~52 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[10]~52, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[10] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[11]~54 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[11]~54, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[11] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[12]~56 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[12]~56, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[12] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[13]~58 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[13]~58, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[13] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[14]~60 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[14]~60, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[14] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[15]~62 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[15]~62, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[15] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[16]~64 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[16]~64, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[16] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[17]~66 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[17]~66, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[17] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[18]~68 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[18]~68, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[18] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[19]~70 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[19]~70, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[19] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[20]~72 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[20]~72, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[20] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[21]~74 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[21]~74, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[21] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[22]~76 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[22]~76, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[22] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[23]~78 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[23]~78, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[23] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[24]~80 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[24]~80, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[24] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[25]~82 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[25]~82, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[25] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[26]~84 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[26]~84, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[26] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[27]~86 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[27]~86, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[27] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[28]~88 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[28]~88, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[28] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[28], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[29]~90 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[29]~90, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[29] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[29], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[30]~92 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[30]~92, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[30] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[30], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[31]~94 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[31]~94, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[31] , RLS_Top_inst|M2_ENC|M1_ENC|START_sync_cnt[31], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~3 , RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~6 , RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~5 , RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~4 , RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync~2 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~2 , RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~1 , RLS_Top_inst|M2_ENC|M1_ENC|LessThan1~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync~1 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync~3 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync~4 , RLS_Top_inst|M2_ENC|M1_ENC|START_sync~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|START_sync , RLS_Top_inst|M2_ENC|M1_ENC|START_sync, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_0~2 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.S_GET_ERR~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.S_GET_ERR~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_0~1 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_0~3 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_0 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.S_LAST_CLK~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.S_LAST_CLK~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_0~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_2~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_2~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_2~1 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_2~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_2 , RLS_Top_inst|M2_ENC|M1_ENC|state.state_bit_2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector6~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector6~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector5~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector5~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|RDY~feeder , RLS_Top_inst|M2_ENC|M1_ENC|RDY~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|RDY , RLS_Top_inst|M2_ENC|M1_ENC|RDY, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_f , RLS_Top_inst|M2_ENC|rdy_f, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|process_3~6 , RLS_Top_inst|M2_ENC|M1_ENC|process_3~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|SLO_d , RLS_Top_inst|M2_ENC|M1_ENC|SLO_d, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut~0 , RLS_Top_inst|M2_ENC|M1_ENC|crcOut~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut[0] , RLS_Top_inst|M2_ENC|M1_ENC|crcOut[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut~1 , RLS_Top_inst|M2_ENC|M1_ENC|crcOut~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut[1] , RLS_Top_inst|M2_ENC|M1_ENC|crcOut[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut~2 , RLS_Top_inst|M2_ENC|M1_ENC|crcOut~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut[2] , RLS_Top_inst|M2_ENC|M1_ENC|crcOut[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut~3 , RLS_Top_inst|M2_ENC|M1_ENC|crcOut~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut[3] , RLS_Top_inst|M2_ENC|M1_ENC|crcOut[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut~4 , RLS_Top_inst|M2_ENC|M1_ENC|crcOut~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut[4] , RLS_Top_inst|M2_ENC|M1_ENC|crcOut[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut~5 , RLS_Top_inst|M2_ENC|M1_ENC|crcOut~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut[5] , RLS_Top_inst|M2_ENC|M1_ENC|crcOut[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[5]~6 , RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[5]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|set_crc~0 , RLS_Top_inst|M2_ENC|M1_ENC|set_crc~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|set_crc~1 , RLS_Top_inst|M2_ENC|M1_ENC|set_crc~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|set_crc , RLS_Top_inst|M2_ENC|M1_ENC|set_crc, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[3]~0 , RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[3]~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[5] , RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[2]~3 , RLS_Top_inst|M2_ENC|M1_ENC|CRC[2]~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[4]~6 , RLS_Top_inst|M2_ENC|M1_ENC|CRC[4]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[4] , RLS_Top_inst|M2_ENC|M1_ENC|CRC[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[4]~5 , RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[4]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[4] , RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~2 , RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[5]~7 , RLS_Top_inst|M2_ENC|M1_ENC|CRC[5]~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[5] , RLS_Top_inst|M2_ENC|M1_ENC|CRC[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector72~2 , RLS_Top_inst|M2_ENC|M1_ENC|Selector72~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[1]~1 , RLS_Top_inst|M2_ENC|M1_ENC|CRC[1]~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[1]~2 , RLS_Top_inst|M2_ENC|M1_ENC|CRC[1]~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[1] , RLS_Top_inst|M2_ENC|M1_ENC|CRC[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[0]~1 , RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[0]~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[0] , RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector107~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector107~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[0]~0 , RLS_Top_inst|M2_ENC|M1_ENC|CRC[0]~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[0] , RLS_Top_inst|M2_ENC|M1_ENC|CRC[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[1]~2 , RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[1]~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[1] , RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector72~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector72~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~1 , RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[3]~5 , RLS_Top_inst|M2_ENC|M1_ENC|CRC[3]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[3] , RLS_Top_inst|M2_ENC|M1_ENC|CRC[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~0 , RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[2]~4 , RLS_Top_inst|M2_ENC|M1_ENC|CRC[2]~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|CRC[2] , RLS_Top_inst|M2_ENC|M1_ENC|CRC[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[3]~4 , RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[3]~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[3] , RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[2]~3 , RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[2]~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[2] , RLS_Top_inst|M2_ENC|M1_ENC|crcOut_not[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector72~1 , RLS_Top_inst|M2_ENC|M1_ENC|Selector72~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector72~3 , RLS_Top_inst|M2_ENC|M1_ENC|Selector72~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector72~4 , RLS_Top_inst|M2_ENC|M1_ENC|Selector72~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|crc_check , RLS_Top_inst|M2_ENC|M1_ENC|crc_check, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[5]~5 , RLS_Top_inst|M2_ENC|rdy_counter[5]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[0] , RLS_Top_inst|M2_ENC|rdy_counter[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[1]~6 , RLS_Top_inst|M2_ENC|rdy_counter[1]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[1] , RLS_Top_inst|M2_ENC|rdy_counter[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[2]~8 , RLS_Top_inst|M2_ENC|rdy_counter[2]~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[2] , RLS_Top_inst|M2_ENC|rdy_counter[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter_ff[2]~feeder , RLS_Top_inst|M2_ENC|rdy_counter_ff[2]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter_ff[2] , RLS_Top_inst|M2_ENC|rdy_counter_ff[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[3]~10 , RLS_Top_inst|M2_ENC|rdy_counter[3]~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[3] , RLS_Top_inst|M2_ENC|rdy_counter[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter_ff[3] , RLS_Top_inst|M2_ENC|rdy_counter_ff[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Equal0~1 , RLS_Top_inst|M2_ENC|Equal0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[4]~12 , RLS_Top_inst|M2_ENC|rdy_counter[4]~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[4] , RLS_Top_inst|M2_ENC|rdy_counter[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter_ff[4]~feeder , RLS_Top_inst|M2_ENC|rdy_counter_ff[4]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter_ff[4] , RLS_Top_inst|M2_ENC|rdy_counter_ff[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[5]~14 , RLS_Top_inst|M2_ENC|rdy_counter[5]~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter[5] , RLS_Top_inst|M2_ENC|rdy_counter[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter_ff[5] , RLS_Top_inst|M2_ENC|rdy_counter_ff[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Equal0~2 , RLS_Top_inst|M2_ENC|Equal0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter_ff[1]~feeder , RLS_Top_inst|M2_ENC|rdy_counter_ff[1]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter_ff[1] , RLS_Top_inst|M2_ENC|rdy_counter_ff[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|rdy_counter_ff[0] , RLS_Top_inst|M2_ENC|rdy_counter_ff[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Equal0~0 , RLS_Top_inst|M2_ENC|Equal0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|Equal0~3 , RLS_Top_inst|M2_ENC|Equal0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|last_counter[0] , RLS_Top_inst|M2_ENC|last_counter[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|last_counter[1]~8 , RLS_Top_inst|M2_ENC|last_counter[1]~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|last_counter[1] , RLS_Top_inst|M2_ENC|last_counter[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|last_counter[2]~10 , RLS_Top_inst|M2_ENC|last_counter[2]~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|last_counter[2] , RLS_Top_inst|M2_ENC|last_counter[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|last_counter[3]~12 , RLS_Top_inst|M2_ENC|last_counter[3]~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|last_counter[3] , RLS_Top_inst|M2_ENC|last_counter[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|last_counter[4]~14 , RLS_Top_inst|M2_ENC|last_counter[4]~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|last_counter[4] , RLS_Top_inst|M2_ENC|last_counter[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[30] , RLS_Top_inst|M2_ENC|POS_REG[30], top_4mb, 1
instance = comp, \Selector1~2 , Selector1~2, top_4mb, 1
instance = comp, \Selector1~4 , Selector1~4, top_4mb, 1
instance = comp, \Equal11~2 , Equal11~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|CMP_clk_100u|clock_signal~0 , RLS_Top_inst|M3_ENC|CMP_clk_100u|clock_signal~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|CMP_clk_100u|clock_signal~feeder , RLS_Top_inst|M3_ENC|CMP_clk_100u|clock_signal~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|CMP_clk_100u|clock_signal , RLS_Top_inst|M3_ENC|CMP_clk_100u|clock_signal, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|CMP_clk_100u|clock_signal~clkctrl , RLS_Top_inst|M3_ENC|CMP_clk_100u|clock_signal~clkctrl, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|last_counter[0]~6 , RLS_Top_inst|M3_ENC|last_counter[0]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter[0]~16 , RLS_Top_inst|M3_ENC|rdy_counter[0]~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|tmp_clk~0 , RLS_Top_inst|M3_ENC|M1_ENC|tmp_clk~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|tmp_clk~feeder , RLS_Top_inst|M3_ENC|M1_ENC|tmp_clk~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|tmp_clk , RLS_Top_inst|M3_ENC|M1_ENC|tmp_clk, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|tmp_clk~clkctrl , RLS_Top_inst|M3_ENC|M1_ENC|tmp_clk~clkctrl, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[0]~5 , RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[0]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.S_IDLE~2 , RLS_Top_inst|M3_ENC|M1_ENC|state.S_IDLE~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_3~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.S_IDLE~1 , RLS_Top_inst|M3_ENC|M1_ENC|state.S_IDLE~1, top_4mb, 1
instance = comp, \ssi_d3~input , ssi_d3~input, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_3~1 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_3~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_3 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.S_CRC~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.S_CRC~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[0]~7 , RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[0]~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|WideOr0~1 , RLS_Top_inst|M3_ENC|M1_ENC|WideOr0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[0] , RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[1]~8 , RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[1]~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[1] , RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[2]~10 , RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[2]~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[2] , RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[3]~12 , RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[3]~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[3] , RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[4]~14 , RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[4]~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[4] , RLS_Top_inst|M3_ENC|M1_ENC|pos_cnt[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal2~0 , RLS_Top_inst|M3_ENC|M1_ENC|Equal2~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal3~0 , RLS_Top_inst|M3_ENC|M1_ENC|Equal3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_2~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_2~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.S_TIMEOUT~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.S_TIMEOUT~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_3~0 , RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_3 , RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_2~0 , RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_2~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_2 , RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|prev_state.S_IDLE~1 , RLS_Top_inst|M3_ENC|M1_ENC|prev_state.S_IDLE~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_1~0 , RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_1 , RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_0~0 , RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_0 , RLS_Top_inst|M3_ENC|M1_ENC|prev_state.state_bit_0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|prev_state.S_WAIT_ACK~0 , RLS_Top_inst|M3_ENC|M1_ENC|prev_state.S_WAIT_ACK~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.S_START~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.S_START~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.S_START_MA~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.S_START_MA~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector74~1 , RLS_Top_inst|M3_ENC|M1_ENC|Selector74~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.S_WAIT_ACK~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.S_WAIT_ACK~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~0 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector39~1 , RLS_Top_inst|M3_ENC|M1_ENC|Selector39~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector8~1 , RLS_Top_inst|M3_ENC|M1_ENC|Selector8~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[0] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~2 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector38~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector38~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[1] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~4 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector37~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector37~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[2] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~6 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector36~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector36~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[3] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal1~9 , RLS_Top_inst|M3_ENC|M1_ENC|Equal1~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~8 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector35~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector35~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[4] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~10 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector34~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector34~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[5] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~12 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector33~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector33~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[6] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~14 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector32~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector32~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[7] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal1~8 , RLS_Top_inst|M3_ENC|M1_ENC|Equal1~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~16 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector31~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector31~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[8] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~18 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~18, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector30~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector30~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[9] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~20 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~20, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector29~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector29~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[10] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~22 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector28~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector28~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[11] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~24 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector27~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector27~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[12] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~26 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~26, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector26~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector26~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[13] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~28 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~28, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector25~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector25~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[14] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~30 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~30, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector24~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector24~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[15] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~32 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~32, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector23~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector23~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[16] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~34 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~34, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector22~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector22~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[17] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~36 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~36, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector21~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector21~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[18] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~38 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~38, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector20~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector20~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[19] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~40 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~40, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector19~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector19~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[20] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~42 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~42, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector18~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector18~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[21] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~44 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~44, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector17~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector17~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[22] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~46 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~46, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector16~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector16~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[23] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~48 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~48, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector15~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector15~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[24] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~50 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~50, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector14~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector14~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[25] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~52 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~52, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector13~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector13~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[26] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~54 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~54, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector12~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector12~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[27] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~56 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~56, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector11~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector11~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[28] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[28], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~58 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~58, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector10~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector10~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[29] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[29], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~60 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~60, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector9~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector9~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[30] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[30], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add3~62 , RLS_Top_inst|M3_ENC|M1_ENC|Add3~62, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector8~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector8~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[31] , RLS_Top_inst|M3_ENC|M1_ENC|ack_cnt[31], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal1~0 , RLS_Top_inst|M3_ENC|M1_ENC|Equal1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal1~2 , RLS_Top_inst|M3_ENC|M1_ENC|Equal1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal1~1 , RLS_Top_inst|M3_ENC|M1_ENC|Equal1~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal1~3 , RLS_Top_inst|M3_ENC|M1_ENC|Equal1~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal1~4 , RLS_Top_inst|M3_ENC|M1_ENC|Equal1~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal1~6 , RLS_Top_inst|M3_ENC|M1_ENC|Equal1~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal1~5 , RLS_Top_inst|M3_ENC|M1_ENC|Equal1~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal1~7 , RLS_Top_inst|M3_ENC|M1_ENC|Equal1~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal1~10 , RLS_Top_inst|M3_ENC|M1_ENC|Equal1~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~0 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector71~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector71~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.S_IDLE~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.S_IDLE~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[0] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~2 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector70~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector70~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[1] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~4 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector69~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector69~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[2] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~6 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector68~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector68~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[3] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~8 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector67~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector67~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[4] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~10 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector66~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector66~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[5] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~12 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector65~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector65~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[6] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~14 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector64~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector64~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[7] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~16 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector63~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector63~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[8] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~18 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~18, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector62~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector62~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[9] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~20 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~20, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector61~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector61~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[10] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~22 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector60~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector60~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[11] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~24 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector59~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector59~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[12] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~26 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~26, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector58~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector58~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[13] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~28 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~28, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector57~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector57~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[14] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~30 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~30, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector56~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector56~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[15] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal0~5 , RLS_Top_inst|M3_ENC|M1_ENC|Equal0~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal0~7 , RLS_Top_inst|M3_ENC|M1_ENC|Equal0~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal0~8 , RLS_Top_inst|M3_ENC|M1_ENC|Equal0~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal0~9 , RLS_Top_inst|M3_ENC|M1_ENC|Equal0~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~32 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~32, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector55~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector55~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[16] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~34 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~34, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector54~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector54~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[17] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~36 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~36, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector53~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector53~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[18] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~38 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~38, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector52~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector52~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[19] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~40 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~40, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector51~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector51~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[20] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~42 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~42, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector50~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector50~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[21] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~44 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~44, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector49~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector49~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[22] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~46 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~46, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector48~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector48~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[23] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~48 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~48, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector47~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector47~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[24] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~50 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~50, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector46~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector46~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[25] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~52 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~52, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector45~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector45~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[26] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~54 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~54, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector44~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector44~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[27] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal0~1 , RLS_Top_inst|M3_ENC|M1_ENC|Equal0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal0~2 , RLS_Top_inst|M3_ENC|M1_ENC|Equal0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal0~3 , RLS_Top_inst|M3_ENC|M1_ENC|Equal0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~56 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~56, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector43~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector43~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[28] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[28], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~58 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~58, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector42~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector42~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[29] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[29], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~60 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~60, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector41~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector41~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[30] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[30], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Add2~62 , RLS_Top_inst|M3_ENC|M1_ENC|Add2~62, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector40~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector40~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[31] , RLS_Top_inst|M3_ENC|M1_ENC|timeout_cnt[31], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal0~0 , RLS_Top_inst|M3_ENC|M1_ENC|Equal0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal0~4 , RLS_Top_inst|M3_ENC|M1_ENC|Equal0~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal0~6 , RLS_Top_inst|M3_ENC|M1_ENC|Equal0~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Equal0~10 , RLS_Top_inst|M3_ENC|M1_ENC|Equal0~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector74~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector74~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector74~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector74~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_0~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_2~1 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_2~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_2 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.S_RESTART~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.S_RESTART~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector39~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector39~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_1~1 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_1~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector80~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector80~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector80~1 , RLS_Top_inst|M3_ENC|M1_ENC|Selector80~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector80~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector80~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|BUSY , RLS_Top_inst|M3_ENC|M1_ENC|BUSY, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|state.state_bit_0~0 , RLS_Top_inst|M3_ENC|state.state_bit_0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|state.state_bit_0 , RLS_Top_inst|M3_ENC|state.state_bit_0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|state.SLEEP~0 , RLS_Top_inst|M3_ENC|state.SLEEP~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~0 , RLS_Top_inst|M3_ENC|Add3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector13~2 , RLS_Top_inst|M3_ENC|Selector13~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[0] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~2 , RLS_Top_inst|M3_ENC|Add3~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector12~2 , RLS_Top_inst|M3_ENC|Selector12~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[1] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~4 , RLS_Top_inst|M3_ENC|Add3~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector11~2 , RLS_Top_inst|M3_ENC|Selector11~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[2] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~6 , RLS_Top_inst|M3_ENC|Add3~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector10~1 , RLS_Top_inst|M3_ENC|Selector10~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[3] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~8 , RLS_Top_inst|M3_ENC|Add3~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector9~2 , RLS_Top_inst|M3_ENC|Selector9~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[4] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~10 , RLS_Top_inst|M3_ENC|Add3~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector8~0 , RLS_Top_inst|M3_ENC|Selector8~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[5] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~12 , RLS_Top_inst|M3_ENC|Add3~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector7~0 , RLS_Top_inst|M3_ENC|Selector7~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[6] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~14 , RLS_Top_inst|M3_ENC|Add3~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector6~0 , RLS_Top_inst|M3_ENC|Selector6~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[7] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~16 , RLS_Top_inst|M3_ENC|Add3~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector5~0 , RLS_Top_inst|M3_ENC|Selector5~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[8] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~18 , RLS_Top_inst|M3_ENC|Add3~18, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector4~0 , RLS_Top_inst|M3_ENC|Selector4~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[9] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Equal1~1 , RLS_Top_inst|M3_ENC|Equal1~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Equal1~2 , RLS_Top_inst|M3_ENC|Equal1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Equal1~3 , RLS_Top_inst|M3_ENC|Equal1~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~20 , RLS_Top_inst|M3_ENC|Add3~20, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector3~2 , RLS_Top_inst|M3_ENC|Selector3~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[10] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~22 , RLS_Top_inst|M3_ENC|Add3~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector2~2 , RLS_Top_inst|M3_ENC|Selector2~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[11] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~24 , RLS_Top_inst|M3_ENC|Add3~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector1~2 , RLS_Top_inst|M3_ENC|Selector1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[12] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Add3~26 , RLS_Top_inst|M3_ENC|Add3~26, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector0~2 , RLS_Top_inst|M3_ENC|Selector0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[13] , RLS_Top_inst|M3_ENC|sleep_100us_cnt_m1[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Equal1~0 , RLS_Top_inst|M3_ENC|Equal1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector10~0 , RLS_Top_inst|M3_ENC|Selector10~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|state.state_bit_1~0 , RLS_Top_inst|M3_ENC|state.state_bit_1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|state.state_bit_1 , RLS_Top_inst|M3_ENC|state.state_bit_1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Selector14~0 , RLS_Top_inst|M3_ENC|Selector14~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|start , RLS_Top_inst|M3_ENC|start, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[0]~32 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[0]~32, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[0] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[1]~34 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[1]~34, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[1] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[2]~36 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[2]~36, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[2] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[3]~38 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[3]~38, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[3] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[4]~40 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[4]~40, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[4] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[5]~42 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[5]~42, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[5] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[6]~44 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[6]~44, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[6] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~0 , RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync~0 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[7]~46 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[7]~46, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[7] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[8]~48 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[8]~48, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[8] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[9]~50 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[9]~50, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[9] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[10]~52 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[10]~52, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[10] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[11]~54 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[11]~54, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[11] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[12]~56 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[12]~56, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[12] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[13]~58 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[13]~58, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[13] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[14]~60 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[14]~60, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[14] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[15]~62 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[15]~62, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[15] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[16]~64 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[16]~64, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[16] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[17]~66 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[17]~66, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[17] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[18]~68 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[18]~68, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[18] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[19]~70 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[19]~70, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[19] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[20]~72 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[20]~72, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[20] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[21]~74 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[21]~74, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[21] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[22]~76 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[22]~76, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[22] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[23]~78 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[23]~78, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[23] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[24]~80 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[24]~80, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[24] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[25]~82 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[25]~82, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[25] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[26]~84 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[26]~84, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[26] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~1 , RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~2 , RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync~1 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[27]~86 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[27]~86, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[27] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[28]~88 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[28]~88, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[28] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[28], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[29]~90 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[29]~90, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[29] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[29], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[30]~92 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[30]~92, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[30] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[30], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[31]~94 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[31]~94, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[31] , RLS_Top_inst|M3_ENC|M1_ENC|START_sync_cnt[31], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~6 , RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~4 , RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~5 , RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~3 , RLS_Top_inst|M3_ENC|M1_ENC|LessThan1~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync~2 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync~3 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync~4 , RLS_Top_inst|M3_ENC|M1_ENC|START_sync~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|START_sync , RLS_Top_inst|M3_ENC|M1_ENC|START_sync, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector73~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector73~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_1~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|WideOr0~0 , RLS_Top_inst|M3_ENC|M1_ENC|WideOr0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_1~2 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_1 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state~8 , RLS_Top_inst|M3_ENC|M1_ENC|state~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state~9 , RLS_Top_inst|M3_ENC|M1_ENC|state~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_0~2 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.S_GET_ERR~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.S_GET_ERR~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_0~1 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_0~3 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_0 , RLS_Top_inst|M3_ENC|M1_ENC|state.state_bit_0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.S_LAST_CLK~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.S_LAST_CLK~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector6~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector6~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector107~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector107~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[0]~0 , RLS_Top_inst|M3_ENC|M1_ENC|CRC[0]~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[0] , RLS_Top_inst|M3_ENC|M1_ENC|CRC[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[1]~1 , RLS_Top_inst|M3_ENC|M1_ENC|CRC[1]~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[1]~2 , RLS_Top_inst|M3_ENC|M1_ENC|CRC[1]~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[1] , RLS_Top_inst|M3_ENC|M1_ENC|CRC[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|process_3~6 , RLS_Top_inst|M3_ENC|M1_ENC|process_3~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|SLO_d , RLS_Top_inst|M3_ENC|M1_ENC|SLO_d, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut~2 , RLS_Top_inst|M3_ENC|M1_ENC|crcOut~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut[2] , RLS_Top_inst|M3_ENC|M1_ENC|crcOut[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut~3 , RLS_Top_inst|M3_ENC|M1_ENC|crcOut~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut[3] , RLS_Top_inst|M3_ENC|M1_ENC|crcOut[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut~4 , RLS_Top_inst|M3_ENC|M1_ENC|crcOut~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut[4] , RLS_Top_inst|M3_ENC|M1_ENC|crcOut[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut~5 , RLS_Top_inst|M3_ENC|M1_ENC|crcOut~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut[5] , RLS_Top_inst|M3_ENC|M1_ENC|crcOut[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut~0 , RLS_Top_inst|M3_ENC|M1_ENC|crcOut~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut[0] , RLS_Top_inst|M3_ENC|M1_ENC|crcOut[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut~1 , RLS_Top_inst|M3_ENC|M1_ENC|crcOut~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut[1] , RLS_Top_inst|M3_ENC|M1_ENC|crcOut[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[1]~2 , RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[1]~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|set_crc~0 , RLS_Top_inst|M3_ENC|M1_ENC|set_crc~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|set_crc~1 , RLS_Top_inst|M3_ENC|M1_ENC|set_crc~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|set_crc , RLS_Top_inst|M3_ENC|M1_ENC|set_crc, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[5]~0 , RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[5]~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[1] , RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[0]~1 , RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[0]~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[0] , RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector72~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector72~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[5]~6 , RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[5]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[5] , RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[2]~3 , RLS_Top_inst|M3_ENC|M1_ENC|CRC[2]~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~2 , RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[5]~7 , RLS_Top_inst|M3_ENC|M1_ENC|CRC[5]~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[5] , RLS_Top_inst|M3_ENC|M1_ENC|CRC[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[4]~5 , RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[4]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[4] , RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[4]~6 , RLS_Top_inst|M3_ENC|M1_ENC|CRC[4]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[4] , RLS_Top_inst|M3_ENC|M1_ENC|CRC[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector72~2 , RLS_Top_inst|M3_ENC|M1_ENC|Selector72~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~0 , RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[2]~4 , RLS_Top_inst|M3_ENC|M1_ENC|CRC[2]~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[2] , RLS_Top_inst|M3_ENC|M1_ENC|CRC[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[3]~4 , RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[3]~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[3] , RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~1 , RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[3]~5 , RLS_Top_inst|M3_ENC|M1_ENC|CRC[3]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|CRC[3] , RLS_Top_inst|M3_ENC|M1_ENC|CRC[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[2]~3 , RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[2]~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[2] , RLS_Top_inst|M3_ENC|M1_ENC|crcOut_not[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector72~1 , RLS_Top_inst|M3_ENC|M1_ENC|Selector72~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector72~3 , RLS_Top_inst|M3_ENC|M1_ENC|Selector72~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector72~4 , RLS_Top_inst|M3_ENC|M1_ENC|Selector72~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|crc_check , RLS_Top_inst|M3_ENC|M1_ENC|crc_check, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector5~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector5~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|RDY , RLS_Top_inst|M3_ENC|M1_ENC|RDY, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_f~feeder , RLS_Top_inst|M3_ENC|rdy_f~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_f , RLS_Top_inst|M3_ENC|rdy_f, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter[5]~5 , RLS_Top_inst|M3_ENC|rdy_counter[5]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter[0] , RLS_Top_inst|M3_ENC|rdy_counter[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter[1]~6 , RLS_Top_inst|M3_ENC|rdy_counter[1]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter[1] , RLS_Top_inst|M3_ENC|rdy_counter[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter[2]~8 , RLS_Top_inst|M3_ENC|rdy_counter[2]~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter[2] , RLS_Top_inst|M3_ENC|rdy_counter[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter[3]~10 , RLS_Top_inst|M3_ENC|rdy_counter[3]~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter[3] , RLS_Top_inst|M3_ENC|rdy_counter[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter[4]~12 , RLS_Top_inst|M3_ENC|rdy_counter[4]~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter[4] , RLS_Top_inst|M3_ENC|rdy_counter[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter[5]~14 , RLS_Top_inst|M3_ENC|rdy_counter[5]~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter[5] , RLS_Top_inst|M3_ENC|rdy_counter[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter_ff[5] , RLS_Top_inst|M3_ENC|rdy_counter_ff[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter_ff[4]~feeder , RLS_Top_inst|M3_ENC|rdy_counter_ff[4]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter_ff[4] , RLS_Top_inst|M3_ENC|rdy_counter_ff[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Equal0~2 , RLS_Top_inst|M3_ENC|Equal0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter_ff[3] , RLS_Top_inst|M3_ENC|rdy_counter_ff[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter_ff[2]~feeder , RLS_Top_inst|M3_ENC|rdy_counter_ff[2]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter_ff[2] , RLS_Top_inst|M3_ENC|rdy_counter_ff[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Equal0~1 , RLS_Top_inst|M3_ENC|Equal0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter_ff[1]~feeder , RLS_Top_inst|M3_ENC|rdy_counter_ff[1]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter_ff[1] , RLS_Top_inst|M3_ENC|rdy_counter_ff[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|rdy_counter_ff[0] , RLS_Top_inst|M3_ENC|rdy_counter_ff[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Equal0~0 , RLS_Top_inst|M3_ENC|Equal0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|Equal0~3 , RLS_Top_inst|M3_ENC|Equal0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|last_counter[0] , RLS_Top_inst|M3_ENC|last_counter[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|last_counter[1]~8 , RLS_Top_inst|M3_ENC|last_counter[1]~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|last_counter[1] , RLS_Top_inst|M3_ENC|last_counter[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|last_counter[2]~10 , RLS_Top_inst|M3_ENC|last_counter[2]~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|last_counter[2] , RLS_Top_inst|M3_ENC|last_counter[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|last_counter[3]~12 , RLS_Top_inst|M3_ENC|last_counter[3]~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|last_counter[3] , RLS_Top_inst|M3_ENC|last_counter[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|last_counter[4]~14 , RLS_Top_inst|M3_ENC|last_counter[4]~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|last_counter[4] , RLS_Top_inst|M3_ENC|last_counter[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[30]~feeder , RLS_Top_inst|M3_ENC|POS_REG[30]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[30] , RLS_Top_inst|M3_ENC|POS_REG[30], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|clock_signal~0 , RLS_Top_inst|M1_ENC|CMP_clk_100u|clock_signal~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|clock_signal~feeder , RLS_Top_inst|M1_ENC|CMP_clk_100u|clock_signal~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|clock_signal , RLS_Top_inst|M1_ENC|CMP_clk_100u|clock_signal, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|CMP_clk_100u|clock_signal~clkctrl , RLS_Top_inst|M1_ENC|CMP_clk_100u|clock_signal~clkctrl, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|last_counter[0]~6 , RLS_Top_inst|M1_ENC|last_counter[0]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[0]~16 , RLS_Top_inst|M1_ENC|rdy_counter[0]~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[0]~feeder , RLS_Top_inst|M1_ENC|rdy_counter[0]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|tmp_clk~0 , RLS_Top_inst|M1_ENC|M1_ENC|tmp_clk~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|tmp_clk , RLS_Top_inst|M1_ENC|M1_ENC|tmp_clk, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|tmp_clk~clkctrl , RLS_Top_inst|M1_ENC|M1_ENC|tmp_clk~clkctrl, top_4mb, 1
instance = comp, \ssi_d1~input , ssi_d1~input, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.S_START~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.S_START~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_2~0 , RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_2~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_2 , RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_3~0 , RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_3 , RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|prev_state.S_IDLE~1 , RLS_Top_inst|M1_ENC|M1_ENC|prev_state.S_IDLE~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_1~0 , RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_1 , RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_0~1 , RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_0 , RLS_Top_inst|M1_ENC|M1_ENC|prev_state.state_bit_0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|prev_state.S_WAIT_ACK~0 , RLS_Top_inst|M1_ENC|M1_ENC|prev_state.S_WAIT_ACK~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.S_CRC~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.S_CRC~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[0]~5 , RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[0]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[1]~8 , RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[1]~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|WideOr0~1 , RLS_Top_inst|M1_ENC|M1_ENC|WideOr0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[1] , RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[2]~10 , RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[2]~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[2] , RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[3]~12 , RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[3]~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[3] , RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[4]~14 , RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[4]~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[4] , RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state~8 , RLS_Top_inst|M1_ENC|M1_ENC|state~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state~9 , RLS_Top_inst|M1_ENC|M1_ENC|state~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.S_IDLE~2 , RLS_Top_inst|M1_ENC|M1_ENC|state.S_IDLE~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[4]~7 , RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[4]~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[0] , RLS_Top_inst|M1_ENC|M1_ENC|pos_cnt[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal2~0 , RLS_Top_inst|M1_ENC|M1_ENC|Equal2~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal3~0 , RLS_Top_inst|M1_ENC|M1_ENC|Equal3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector80~1 , RLS_Top_inst|M1_ENC|M1_ENC|Selector80~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector80~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector80~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.S_START_MA~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.S_START_MA~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector80~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector80~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|BUSY , RLS_Top_inst|M1_ENC|M1_ENC|BUSY, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~0 , RLS_Top_inst|M1_ENC|Add3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector13~2 , RLS_Top_inst|M1_ENC|Selector13~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[0] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~2 , RLS_Top_inst|M1_ENC|Add3~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector12~2 , RLS_Top_inst|M1_ENC|Selector12~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[1] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~4 , RLS_Top_inst|M1_ENC|Add3~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector11~2 , RLS_Top_inst|M1_ENC|Selector11~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[2] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~6 , RLS_Top_inst|M1_ENC|Add3~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector10~1 , RLS_Top_inst|M1_ENC|Selector10~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[3] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~8 , RLS_Top_inst|M1_ENC|Add3~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector9~2 , RLS_Top_inst|M1_ENC|Selector9~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[4] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~10 , RLS_Top_inst|M1_ENC|Add3~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector8~0 , RLS_Top_inst|M1_ENC|Selector8~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[5] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~12 , RLS_Top_inst|M1_ENC|Add3~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector7~0 , RLS_Top_inst|M1_ENC|Selector7~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[6] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~14 , RLS_Top_inst|M1_ENC|Add3~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector6~0 , RLS_Top_inst|M1_ENC|Selector6~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[7] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~16 , RLS_Top_inst|M1_ENC|Add3~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector5~0 , RLS_Top_inst|M1_ENC|Selector5~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[8] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~18 , RLS_Top_inst|M1_ENC|Add3~18, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector4~0 , RLS_Top_inst|M1_ENC|Selector4~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[9] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Equal1~1 , RLS_Top_inst|M1_ENC|Equal1~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|state.SLEEP~0 , RLS_Top_inst|M1_ENC|state.SLEEP~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~20 , RLS_Top_inst|M1_ENC|Add3~20, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector3~2 , RLS_Top_inst|M1_ENC|Selector3~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[10] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~22 , RLS_Top_inst|M1_ENC|Add3~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector2~2 , RLS_Top_inst|M1_ENC|Selector2~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[11] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~24 , RLS_Top_inst|M1_ENC|Add3~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector1~2 , RLS_Top_inst|M1_ENC|Selector1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[12] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Add3~26 , RLS_Top_inst|M1_ENC|Add3~26, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector0~2 , RLS_Top_inst|M1_ENC|Selector0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[13] , RLS_Top_inst|M1_ENC|sleep_100us_cnt_m1[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Equal1~0 , RLS_Top_inst|M1_ENC|Equal1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Equal1~2 , RLS_Top_inst|M1_ENC|Equal1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Equal1~3 , RLS_Top_inst|M1_ENC|Equal1~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector10~0 , RLS_Top_inst|M1_ENC|Selector10~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|state.state_bit_1~0 , RLS_Top_inst|M1_ENC|state.state_bit_1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|state.state_bit_1 , RLS_Top_inst|M1_ENC|state.state_bit_1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|state.state_bit_0~0 , RLS_Top_inst|M1_ENC|state.state_bit_0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|state.state_bit_0 , RLS_Top_inst|M1_ENC|state.state_bit_0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Selector14~0 , RLS_Top_inst|M1_ENC|Selector14~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|start , RLS_Top_inst|M1_ENC|start, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[0]~32 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[0]~32, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[0] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[1]~34 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[1]~34, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[1] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[2]~36 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[2]~36, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[2] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[3]~38 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[3]~38, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[3] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[4]~40 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[4]~40, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[4] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[5]~42 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[5]~42, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[5] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[6]~44 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[6]~44, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[6] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[7]~46 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[7]~46, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[7] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[8]~48 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[8]~48, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[8] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[9]~50 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[9]~50, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[9] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[10]~52 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[10]~52, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[10] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[11]~54 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[11]~54, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[11] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[12]~56 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[12]~56, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[12] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[13]~58 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[13]~58, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[13] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[14]~60 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[14]~60, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[14] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[15]~62 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[15]~62, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[15] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[16]~64 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[16]~64, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[16] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[17]~66 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[17]~66, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[17] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[18]~68 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[18]~68, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[18] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[19]~70 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[19]~70, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[19] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[20]~72 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[20]~72, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[20] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[21]~74 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[21]~74, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[21] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[22]~76 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[22]~76, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[22] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[23]~78 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[23]~78, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[23] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[24]~80 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[24]~80, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[24] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[25]~82 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[25]~82, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[25] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[26]~84 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[26]~84, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[26] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[27]~86 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[27]~86, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[27] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[28]~88 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[28]~88, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[28] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[28], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[29]~90 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[29]~90, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[29] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[29], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[30]~92 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[30]~92, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[30] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[30], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~4 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[31]~94 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[31]~94, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[31] , RLS_Top_inst|M1_ENC|M1_ENC|START_sync_cnt[31], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~1 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~2 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~0 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~3 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~8 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~7 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~6 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~5 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~9 , RLS_Top_inst|M1_ENC|M1_ENC|LessThan1~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync~0 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync~1 , RLS_Top_inst|M1_ENC|M1_ENC|START_sync~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|START_sync , RLS_Top_inst|M1_ENC|M1_ENC|START_sync, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector73~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector73~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_1~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.S_IDLE~1 , RLS_Top_inst|M1_ENC|M1_ENC|state.S_IDLE~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~0 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector71~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector71~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.S_IDLE~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.S_IDLE~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[0] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~2 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector70~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector70~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[1] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~4 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector69~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector69~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[2] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~6 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector68~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector68~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[3] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal0~9 , RLS_Top_inst|M1_ENC|M1_ENC|Equal0~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~8 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector67~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector67~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[4] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~10 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector66~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector66~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[5] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~12 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector65~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector65~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[6] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~14 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector64~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector64~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[7] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~16 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector63~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector63~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[8] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~18 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~18, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector62~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector62~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[9] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~20 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~20, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector61~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector61~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[10] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~22 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector60~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector60~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[11] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal0~6 , RLS_Top_inst|M1_ENC|M1_ENC|Equal0~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~24 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector59~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector59~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[12] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~26 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~26, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector58~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector58~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[13] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~28 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~28, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector57~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector57~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[14] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~30 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~30, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector56~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector56~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[15] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal0~5 , RLS_Top_inst|M1_ENC|M1_ENC|Equal0~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal0~7 , RLS_Top_inst|M1_ENC|M1_ENC|Equal0~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~32 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~32, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector55~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector55~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[16] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~34 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~34, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector54~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector54~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[17] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~36 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~36, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector53~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector53~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[18] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~38 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~38, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector52~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector52~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[19] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~40 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~40, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector51~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector51~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[20] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~42 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~42, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector50~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector50~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[21] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~44 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~44, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector49~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector49~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[22] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~46 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~46, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector48~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector48~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[23] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~48 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~48, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector47~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector47~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[24] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~50 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~50, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector46~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector46~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[25] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~52 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~52, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector45~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector45~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[26] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~54 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~54, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector44~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector44~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[27] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~56 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~56, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector43~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector43~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[28] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[28], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~58 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~58, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector42~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector42~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[29] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[29], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~60 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~60, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector41~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector41~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[30] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[30], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add2~62 , RLS_Top_inst|M1_ENC|M1_ENC|Add2~62, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector40~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector40~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[31] , RLS_Top_inst|M1_ENC|M1_ENC|timeout_cnt[31], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal0~0 , RLS_Top_inst|M1_ENC|M1_ENC|Equal0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal0~2 , RLS_Top_inst|M1_ENC|M1_ENC|Equal0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal0~1 , RLS_Top_inst|M1_ENC|M1_ENC|Equal0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal0~3 , RLS_Top_inst|M1_ENC|M1_ENC|Equal0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal0~4 , RLS_Top_inst|M1_ENC|M1_ENC|Equal0~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal0~8 , RLS_Top_inst|M1_ENC|M1_ENC|Equal0~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal0~10 , RLS_Top_inst|M1_ENC|M1_ENC|Equal0~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector74~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector74~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.S_WAIT_ACK~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.S_WAIT_ACK~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~0 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector39~1 , RLS_Top_inst|M1_ENC|M1_ENC|Selector39~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector8~1 , RLS_Top_inst|M1_ENC|M1_ENC|Selector8~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[0] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~2 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector38~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector38~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[1] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~4 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector37~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector37~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[2] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~6 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector36~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector36~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[3] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~8 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector35~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector35~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[4] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~10 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector34~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector34~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[5] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~12 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector33~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector33~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[6] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~14 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector32~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector32~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[7] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~16 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector31~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector31~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[8] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~18 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~18, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector30~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector30~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[9] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~20 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~20, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector29~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector29~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[10] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~22 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector28~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector28~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[11] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~24 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector27~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector27~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[12] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~26 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~26, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector26~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector26~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[13] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~28 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~28, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector25~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector25~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[14] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~30 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~30, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector24~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector24~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[15] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~32 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~32, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector23~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector23~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[16] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~34 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~34, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector22~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector22~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[17] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~36 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~36, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector21~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector21~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[18] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~38 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~38, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector20~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector20~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[19] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~40 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~40, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector19~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector19~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[20] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~42 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~42, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector18~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector18~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[21] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~44 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~44, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector17~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector17~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[22] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~46 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~46, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector16~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector16~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[23] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~48 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~48, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector15~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector15~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[24] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~50 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~50, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector14~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector14~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[25] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~52 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~52, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector13~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector13~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[26] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~54 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~54, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector12~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector12~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[27] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal1~1 , RLS_Top_inst|M1_ENC|M1_ENC|Equal1~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal1~3 , RLS_Top_inst|M1_ENC|M1_ENC|Equal1~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal1~2 , RLS_Top_inst|M1_ENC|M1_ENC|Equal1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~56 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~56, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector11~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector11~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[28] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[28], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~58 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~58, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector10~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector10~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[29] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[29], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~60 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~60, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector9~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector9~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[30] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[30], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Add3~62 , RLS_Top_inst|M1_ENC|M1_ENC|Add3~62, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector8~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector8~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[31] , RLS_Top_inst|M1_ENC|M1_ENC|ack_cnt[31], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal1~0 , RLS_Top_inst|M1_ENC|M1_ENC|Equal1~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal1~4 , RLS_Top_inst|M1_ENC|M1_ENC|Equal1~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal1~8 , RLS_Top_inst|M1_ENC|M1_ENC|Equal1~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal1~6 , RLS_Top_inst|M1_ENC|M1_ENC|Equal1~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal1~5 , RLS_Top_inst|M1_ENC|M1_ENC|Equal1~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal1~7 , RLS_Top_inst|M1_ENC|M1_ENC|Equal1~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal1~9 , RLS_Top_inst|M1_ENC|M1_ENC|Equal1~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Equal1~10 , RLS_Top_inst|M1_ENC|M1_ENC|Equal1~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector74~1 , RLS_Top_inst|M1_ENC|M1_ENC|Selector74~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector74~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector74~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector39~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector39~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_1~1 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_1~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|WideOr0~0 , RLS_Top_inst|M1_ENC|M1_ENC|WideOr0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_1~2 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_1~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_1 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.S_TIMEOUT~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.S_TIMEOUT~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_0~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.S_GET_ERR~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.S_GET_ERR~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_0~1 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_0~2 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_0~3 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_0 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_2~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_2~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_2~1 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_2~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_2 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.S_RESTART~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.S_RESTART~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_3~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_3~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_3~1 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_3~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_3 , RLS_Top_inst|M1_ENC|M1_ENC|state.state_bit_3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.S_LAST_CLK~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.S_LAST_CLK~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector6~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector6~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[2]~3 , RLS_Top_inst|M1_ENC|M1_ENC|CRC[2]~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[4]~6 , RLS_Top_inst|M1_ENC|M1_ENC|CRC[4]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[4] , RLS_Top_inst|M1_ENC|M1_ENC|CRC[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|process_3~6 , RLS_Top_inst|M1_ENC|M1_ENC|process_3~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut~5 , RLS_Top_inst|M1_ENC|M1_ENC|crcOut~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut[5] , RLS_Top_inst|M1_ENC|M1_ENC|crcOut[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|SLO_d , RLS_Top_inst|M1_ENC|M1_ENC|SLO_d, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut~0 , RLS_Top_inst|M1_ENC|M1_ENC|crcOut~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut[0] , RLS_Top_inst|M1_ENC|M1_ENC|crcOut[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut~1 , RLS_Top_inst|M1_ENC|M1_ENC|crcOut~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut[1] , RLS_Top_inst|M1_ENC|M1_ENC|crcOut[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut~2 , RLS_Top_inst|M1_ENC|M1_ENC|crcOut~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut[2] , RLS_Top_inst|M1_ENC|M1_ENC|crcOut[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut~3 , RLS_Top_inst|M1_ENC|M1_ENC|crcOut~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut[3] , RLS_Top_inst|M1_ENC|M1_ENC|crcOut[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut~4 , RLS_Top_inst|M1_ENC|M1_ENC|crcOut~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut[4] , RLS_Top_inst|M1_ENC|M1_ENC|crcOut[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[4]~5 , RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[4]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|set_crc~0 , RLS_Top_inst|M1_ENC|M1_ENC|set_crc~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|set_crc~1 , RLS_Top_inst|M1_ENC|M1_ENC|set_crc~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|set_crc , RLS_Top_inst|M1_ENC|M1_ENC|set_crc, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[2]~0 , RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[2]~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[4] , RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~2 , RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[5]~7 , RLS_Top_inst|M1_ENC|M1_ENC|CRC[5]~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[5] , RLS_Top_inst|M1_ENC|M1_ENC|CRC[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[5]~6 , RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[5]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[5] , RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector72~2 , RLS_Top_inst|M1_ENC|M1_ENC|Selector72~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[2]~3 , RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[2]~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[2] , RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~1 , RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[3]~5 , RLS_Top_inst|M1_ENC|M1_ENC|CRC[3]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[3] , RLS_Top_inst|M1_ENC|M1_ENC|CRC[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~0 , RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[2]~4 , RLS_Top_inst|M1_ENC|M1_ENC|CRC[2]~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[2] , RLS_Top_inst|M1_ENC|M1_ENC|CRC[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[3]~4 , RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[3]~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[3] , RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector72~1 , RLS_Top_inst|M1_ENC|M1_ENC|Selector72~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[1]~2 , RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[1]~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[1] , RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector107~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector107~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[0]~0 , RLS_Top_inst|M1_ENC|M1_ENC|CRC[0]~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[0] , RLS_Top_inst|M1_ENC|M1_ENC|CRC[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[0]~1 , RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[0]~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[0] , RLS_Top_inst|M1_ENC|M1_ENC|crcOut_not[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[1]~1 , RLS_Top_inst|M1_ENC|M1_ENC|CRC[1]~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[1]~2 , RLS_Top_inst|M1_ENC|M1_ENC|CRC[1]~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|CRC[1] , RLS_Top_inst|M1_ENC|M1_ENC|CRC[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector72~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector72~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector72~3 , RLS_Top_inst|M1_ENC|M1_ENC|Selector72~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector72~4 , RLS_Top_inst|M1_ENC|M1_ENC|Selector72~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|crc_check , RLS_Top_inst|M1_ENC|M1_ENC|crc_check, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector5~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector5~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|RDY~feeder , RLS_Top_inst|M1_ENC|M1_ENC|RDY~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|RDY , RLS_Top_inst|M1_ENC|M1_ENC|RDY, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_f~feeder , RLS_Top_inst|M1_ENC|rdy_f~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_f , RLS_Top_inst|M1_ENC|rdy_f, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[5]~5 , RLS_Top_inst|M1_ENC|rdy_counter[5]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[0] , RLS_Top_inst|M1_ENC|rdy_counter[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[1]~6 , RLS_Top_inst|M1_ENC|rdy_counter[1]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[1] , RLS_Top_inst|M1_ENC|rdy_counter[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter_ff[0] , RLS_Top_inst|M1_ENC|rdy_counter_ff[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter_ff[1] , RLS_Top_inst|M1_ENC|rdy_counter_ff[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Equal0~0 , RLS_Top_inst|M1_ENC|Equal0~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[2]~8 , RLS_Top_inst|M1_ENC|rdy_counter[2]~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[2] , RLS_Top_inst|M1_ENC|rdy_counter[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter_ff[2]~feeder , RLS_Top_inst|M1_ENC|rdy_counter_ff[2]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter_ff[2] , RLS_Top_inst|M1_ENC|rdy_counter_ff[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[3]~10 , RLS_Top_inst|M1_ENC|rdy_counter[3]~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[3] , RLS_Top_inst|M1_ENC|rdy_counter[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter_ff[3] , RLS_Top_inst|M1_ENC|rdy_counter_ff[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Equal0~1 , RLS_Top_inst|M1_ENC|Equal0~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[4]~12 , RLS_Top_inst|M1_ENC|rdy_counter[4]~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[4] , RLS_Top_inst|M1_ENC|rdy_counter[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[5]~14 , RLS_Top_inst|M1_ENC|rdy_counter[5]~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter[5] , RLS_Top_inst|M1_ENC|rdy_counter[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter_ff[4]~feeder , RLS_Top_inst|M1_ENC|rdy_counter_ff[4]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter_ff[4] , RLS_Top_inst|M1_ENC|rdy_counter_ff[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|rdy_counter_ff[5] , RLS_Top_inst|M1_ENC|rdy_counter_ff[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Equal0~2 , RLS_Top_inst|M1_ENC|Equal0~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|Equal0~3 , RLS_Top_inst|M1_ENC|Equal0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|last_counter[0] , RLS_Top_inst|M1_ENC|last_counter[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|last_counter[1]~8 , RLS_Top_inst|M1_ENC|last_counter[1]~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|last_counter[1] , RLS_Top_inst|M1_ENC|last_counter[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|last_counter[2]~10 , RLS_Top_inst|M1_ENC|last_counter[2]~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|last_counter[2] , RLS_Top_inst|M1_ENC|last_counter[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|last_counter[3]~12 , RLS_Top_inst|M1_ENC|last_counter[3]~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|last_counter[3] , RLS_Top_inst|M1_ENC|last_counter[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|last_counter[4]~14 , RLS_Top_inst|M1_ENC|last_counter[4]~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|last_counter[4] , RLS_Top_inst|M1_ENC|last_counter[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[30] , RLS_Top_inst|M1_ENC|POS_REG[30], top_4mb, 1
instance = comp, \Equal9~3 , Equal9~3, top_4mb, 1
instance = comp, \Selector1~18 , Selector1~18, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[30]~feeder , motor3_control|motion_control_reg[30]~feeder, top_4mb, 1
instance = comp, \motor3_control|brake~2 , motor3_control|brake~2, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[30] , motor3_control|motion_control_reg[30], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[0]~0 , motor2_control|driver_control_reg[0]~0, top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[30] , motor2_control|driver_control_reg[30], top_4mb, 1
instance = comp, \motor3_control|Equal1~0 , motor3_control|Equal1~0, top_4mb, 1
instance = comp, \Selector1~25 , Selector1~25, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[30]~feeder , registers_4mb|buttons_reg[30]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[31]~0 , registers_4mb|buttons_reg[31]~0, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[30] , registers_4mb|buttons_reg[30], top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[23]~0 , motor4_control|pwm_cycle_reg[23]~0, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[30] , motor4_control|pwm_cycle_reg[30], top_4mb, 1
instance = comp, \Selector1~23 , Selector1~23, top_4mb, 1
instance = comp, \Equal2~5 , Equal2~5, top_4mb, 1
instance = comp, \Equal58~0 , Equal58~0, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[0]~0 , motor4_control|driver_control_reg[0]~0, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[30] , motor4_control|driver_control_reg[30], top_4mb, 1
instance = comp, \motor1_control|Add11~0 , motor1_control|Add11~0, top_4mb, 1
instance = comp, \motor1_control|Selector0~0 , motor1_control|Selector0~0, top_4mb, 1
instance = comp, \motor1_control|Add11~8 , motor1_control|Add11~8, top_4mb, 1
instance = comp, \motor1_control|Selector5~0 , motor1_control|Selector5~0, top_4mb, 1
instance = comp, \motor1_control|ssi_bit_cnt[0] , motor1_control|ssi_bit_cnt[0], top_4mb, 1
instance = comp, \motor1_control|Add11~2 , motor1_control|Add11~2, top_4mb, 1
instance = comp, \motor1_control|Selector4~0 , motor1_control|Selector4~0, top_4mb, 1
instance = comp, \motor1_control|ssi_bit_cnt[1] , motor1_control|ssi_bit_cnt[1], top_4mb, 1
instance = comp, \motor1_control|Add11~4 , motor1_control|Add11~4, top_4mb, 1
instance = comp, \motor1_control|Selector3~0 , motor1_control|Selector3~0, top_4mb, 1
instance = comp, \motor1_control|ssi_bit_cnt[2] , motor1_control|ssi_bit_cnt[2], top_4mb, 1
instance = comp, \motor1_control|Add11~6 , motor1_control|Add11~6, top_4mb, 1
instance = comp, \motor1_control|Selector2~0 , motor1_control|Selector2~0, top_4mb, 1
instance = comp, \motor1_control|ssi_bit_cnt[3] , motor1_control|ssi_bit_cnt[3], top_4mb, 1
instance = comp, \motor1_control|Add11~9 , motor1_control|Add11~9, top_4mb, 1
instance = comp, \motor1_control|Selector1~0 , motor1_control|Selector1~0, top_4mb, 1
instance = comp, \motor1_control|ssi_bit_cnt[4] , motor1_control|ssi_bit_cnt[4], top_4mb, 1
instance = comp, \motor1_control|Add11~11 , motor1_control|Add11~11, top_4mb, 1
instance = comp, \motor1_control|Selector0~1 , motor1_control|Selector0~1, top_4mb, 1
instance = comp, \motor1_control|ssi_bit_cnt[5] , motor1_control|ssi_bit_cnt[5], top_4mb, 1
instance = comp, \motor1_control|LessThan8~0 , motor1_control|LessThan8~0, top_4mb, 1
instance = comp, \motor1_control|state_ssi.state_bit_0~0 , motor1_control|state_ssi.state_bit_0~0, top_4mb, 1
instance = comp, \motor1_control|state_ssi.state_bit_0~1 , motor1_control|state_ssi.state_bit_0~1, top_4mb, 1
instance = comp, \motor1_control|state_ssi.state_bit_0 , motor1_control|state_ssi.state_bit_0, top_4mb, 1
instance = comp, \motor1_control|state_ssi.state_bit_1~1 , motor1_control|state_ssi.state_bit_1~1, top_4mb, 1
instance = comp, \motor1_control|state_ssi.state_bit_1~2 , motor1_control|state_ssi.state_bit_1~2, top_4mb, 1
instance = comp, \motor1_control|state_ssi.state_bit_1 , motor1_control|state_ssi.state_bit_1, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[31]~0 , motor1_control|abs_enc_position_reg[31]~0, top_4mb, 1
instance = comp, \motor1_control|state_ssi.state_bit_1~0 , motor1_control|state_ssi.state_bit_1~0, top_4mb, 1
instance = comp, \motor1_control|Selector7~0 , motor1_control|Selector7~0, top_4mb, 1
instance = comp, \motor1_control|Selector41~0 , motor1_control|Selector41~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[5] , motor1_control|ssi_data_reg[5], top_4mb, 1
instance = comp, \motor1_control|Selector40~0 , motor1_control|Selector40~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[6] , motor1_control|ssi_data_reg[6], top_4mb, 1
instance = comp, \motor1_control|status_bits~2 , motor1_control|status_bits~2, top_4mb, 1
instance = comp, \motor1_control|status_bits~3 , motor1_control|status_bits~3, top_4mb, 1
instance = comp, \motor1_control|status_bits[0] , motor1_control|status_bits[0], top_4mb, 1
instance = comp, \Selector1~24 , Selector1~24, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[30]~feeder , registers_4mb|spare1_io_reg[30]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[31]~0 , registers_4mb|spare1_io_reg[31]~0, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[30] , registers_4mb|spare1_io_reg[30], top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[0]~0 , registers_4mb|spare0_io_reg[0]~0, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[30] , registers_4mb|spare0_io_reg[30], top_4mb, 1
instance = comp, \Selector1~22 , Selector1~22, top_4mb, 1
instance = comp, \Selector1~26 , Selector1~26, top_4mb, 1
instance = comp, \Equal4~1 , Equal4~1, top_4mb, 1
instance = comp, \Equal5~3 , Equal5~3, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~6 , ADC_Master_inst|Decoder0~6, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[30] , ADC_Master_inst|DATA_BUFFER[30], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[62]~feeder , ADC_Master_inst|DATA_BUFFER[62]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~2 , ADC_Master_inst|Decoder0~2, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~3 , ADC_Master_inst|Decoder0~3, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[62] , ADC_Master_inst|DATA_BUFFER[62], top_4mb, 1
instance = comp, \Selector1~19 , Selector1~19, top_4mb, 1
instance = comp, \Equal23~0 , Equal23~0, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[23]~0 , motor1_control|pwm_cycle_reg[23]~0, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[30] , motor1_control|pwm_cycle_reg[30], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[0]~32 , motor2_control|qci_cnt[0]~32, top_4mb, 1
instance = comp, \qc2i~input , qc2i~input, top_4mb, 1
instance = comp, \motor2_control|qci_deb_cnt[0]~feeder , motor2_control|qci_deb_cnt[0]~feeder, top_4mb, 1
instance = comp, \motor2_control|qci_deb_cnt[0] , motor2_control|qci_deb_cnt[0], top_4mb, 1
instance = comp, \motor2_control|qci_deb_cnt[1] , motor2_control|qci_deb_cnt[1], top_4mb, 1
instance = comp, \motor2_control|qci_deb_cnt[2]~feeder , motor2_control|qci_deb_cnt[2]~feeder, top_4mb, 1
instance = comp, \motor2_control|qci_deb_cnt[2] , motor2_control|qci_deb_cnt[2], top_4mb, 1
instance = comp, \motor2_control|qci_deb_cnt[3] , motor2_control|qci_deb_cnt[3], top_4mb, 1
instance = comp, \motor2_control|qci_deb_cnt[4] , motor2_control|qci_deb_cnt[4], top_4mb, 1
instance = comp, \motor2_control|WideAnd2~0 , motor2_control|WideAnd2~0, top_4mb, 1
instance = comp, \motor2_control|WideAnd2 , motor2_control|WideAnd2, top_4mb, 1
instance = comp, \motor2_control|qci_deb , motor2_control|qci_deb, top_4mb, 1
instance = comp, \motor2_control|qci_del~feeder , motor2_control|qci_del~feeder, top_4mb, 1
instance = comp, \motor2_control|qci_del , motor2_control|qci_del, top_4mb, 1
instance = comp, \motor2_control|qci_cnt_rst~0 , motor2_control|qci_cnt_rst~0, top_4mb, 1
instance = comp, \motor2_control|qci_cnt_rst , motor2_control|qci_cnt_rst, top_4mb, 1
instance = comp, \motor2_control|qci_cnt_en~0 , motor2_control|qci_cnt_en~0, top_4mb, 1
instance = comp, \motor2_control|qci_cnt_en , motor2_control|qci_cnt_en, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[14]~96 , motor2_control|qci_cnt[14]~96, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[0] , motor2_control|qci_cnt[0], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[1]~34 , motor2_control|qci_cnt[1]~34, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[1] , motor2_control|qci_cnt[1], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[2]~36 , motor2_control|qci_cnt[2]~36, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[2] , motor2_control|qci_cnt[2], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[3]~38 , motor2_control|qci_cnt[3]~38, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[3] , motor2_control|qci_cnt[3], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[4]~40 , motor2_control|qci_cnt[4]~40, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[4] , motor2_control|qci_cnt[4], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[5]~42 , motor2_control|qci_cnt[5]~42, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[5] , motor2_control|qci_cnt[5], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[6]~44 , motor2_control|qci_cnt[6]~44, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[6] , motor2_control|qci_cnt[6], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[7]~46 , motor2_control|qci_cnt[7]~46, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[7] , motor2_control|qci_cnt[7], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[8]~48 , motor2_control|qci_cnt[8]~48, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[8] , motor2_control|qci_cnt[8], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[9]~50 , motor2_control|qci_cnt[9]~50, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[9] , motor2_control|qci_cnt[9], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[10]~52 , motor2_control|qci_cnt[10]~52, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[10] , motor2_control|qci_cnt[10], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[11]~54 , motor2_control|qci_cnt[11]~54, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[11] , motor2_control|qci_cnt[11], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[12]~56 , motor2_control|qci_cnt[12]~56, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[12] , motor2_control|qci_cnt[12], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[13]~58 , motor2_control|qci_cnt[13]~58, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[13] , motor2_control|qci_cnt[13], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[14]~60 , motor2_control|qci_cnt[14]~60, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[14] , motor2_control|qci_cnt[14], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[15]~62 , motor2_control|qci_cnt[15]~62, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[15] , motor2_control|qci_cnt[15], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[16]~64 , motor2_control|qci_cnt[16]~64, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[16] , motor2_control|qci_cnt[16], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[17]~66 , motor2_control|qci_cnt[17]~66, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[17] , motor2_control|qci_cnt[17], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[18]~68 , motor2_control|qci_cnt[18]~68, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[18] , motor2_control|qci_cnt[18], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[19]~70 , motor2_control|qci_cnt[19]~70, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[19] , motor2_control|qci_cnt[19], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[20]~72 , motor2_control|qci_cnt[20]~72, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[20] , motor2_control|qci_cnt[20], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[21]~74 , motor2_control|qci_cnt[21]~74, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[21] , motor2_control|qci_cnt[21], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[22]~76 , motor2_control|qci_cnt[22]~76, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[22] , motor2_control|qci_cnt[22], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[23]~78 , motor2_control|qci_cnt[23]~78, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[23] , motor2_control|qci_cnt[23], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[24]~80 , motor2_control|qci_cnt[24]~80, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[24] , motor2_control|qci_cnt[24], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[25]~82 , motor2_control|qci_cnt[25]~82, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[25] , motor2_control|qci_cnt[25], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[26]~84 , motor2_control|qci_cnt[26]~84, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[26] , motor2_control|qci_cnt[26], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[27]~86 , motor2_control|qci_cnt[27]~86, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[27] , motor2_control|qci_cnt[27], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[28]~88 , motor2_control|qci_cnt[28]~88, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[28] , motor2_control|qci_cnt[28], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[29]~90 , motor2_control|qci_cnt[29]~90, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[29] , motor2_control|qci_cnt[29], top_4mb, 1
instance = comp, \motor2_control|qci_cnt[30]~92 , motor2_control|qci_cnt[30]~92, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[30] , motor2_control|qci_cnt[30], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[29] , motor2_control|incr_enc_def_ticks_reg[29], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[28] , motor2_control|incr_enc_def_ticks_reg[28], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[27] , motor2_control|incr_enc_def_ticks_reg[27], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[26] , motor2_control|incr_enc_def_ticks_reg[26], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[25] , motor2_control|incr_enc_def_ticks_reg[25], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[24] , motor2_control|incr_enc_def_ticks_reg[24], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[23] , motor2_control|incr_enc_def_ticks_reg[23], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[22] , motor2_control|incr_enc_def_ticks_reg[22], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[21] , motor2_control|incr_enc_def_ticks_reg[21], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[20] , motor2_control|incr_enc_def_ticks_reg[20], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[19] , motor2_control|incr_enc_def_ticks_reg[19], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[18] , motor2_control|incr_enc_def_ticks_reg[18], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[17] , motor2_control|incr_enc_def_ticks_reg[17], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[16] , motor2_control|incr_enc_def_ticks_reg[16], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[15] , motor2_control|incr_enc_def_ticks_reg[15], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[14] , motor2_control|incr_enc_def_ticks_reg[14], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[13] , motor2_control|incr_enc_def_ticks_reg[13], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[12]~3 , motor2_control|incr_enc_def_ticks_reg[12]~3, top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[12] , motor2_control|incr_enc_def_ticks_reg[12], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[11] , motor2_control|incr_enc_def_ticks_reg[11], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[10] , motor2_control|incr_enc_def_ticks_reg[10], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[9] , motor2_control|incr_enc_def_ticks_reg[9], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[8] , motor2_control|incr_enc_def_ticks_reg[8], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[7] , motor2_control|incr_enc_def_ticks_reg[7], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[6] , motor2_control|incr_enc_def_ticks_reg[6], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[5] , motor2_control|incr_enc_def_ticks_reg[5], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[4] , motor2_control|incr_enc_def_ticks_reg[4], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[3] , motor2_control|incr_enc_def_ticks_reg[3], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[2] , motor2_control|incr_enc_def_ticks_reg[2], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[1] , motor2_control|incr_enc_def_ticks_reg[1], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[0] , motor2_control|incr_enc_def_ticks_reg[0], top_4mb, 1
instance = comp, \motor2_control|Add2~0 , motor2_control|Add2~0, top_4mb, 1
instance = comp, \motor2_control|Add2~2 , motor2_control|Add2~2, top_4mb, 1
instance = comp, \motor2_control|Add2~4 , motor2_control|Add2~4, top_4mb, 1
instance = comp, \motor2_control|Add2~6 , motor2_control|Add2~6, top_4mb, 1
instance = comp, \motor2_control|Add2~8 , motor2_control|Add2~8, top_4mb, 1
instance = comp, \motor2_control|Add2~10 , motor2_control|Add2~10, top_4mb, 1
instance = comp, \motor2_control|Add2~12 , motor2_control|Add2~12, top_4mb, 1
instance = comp, \motor2_control|Add2~14 , motor2_control|Add2~14, top_4mb, 1
instance = comp, \motor2_control|Add2~16 , motor2_control|Add2~16, top_4mb, 1
instance = comp, \motor2_control|Add2~18 , motor2_control|Add2~18, top_4mb, 1
instance = comp, \motor2_control|Add2~20 , motor2_control|Add2~20, top_4mb, 1
instance = comp, \motor2_control|Add2~22 , motor2_control|Add2~22, top_4mb, 1
instance = comp, \motor2_control|Add2~24 , motor2_control|Add2~24, top_4mb, 1
instance = comp, \motor2_control|Add2~26 , motor2_control|Add2~26, top_4mb, 1
instance = comp, \motor2_control|Add2~28 , motor2_control|Add2~28, top_4mb, 1
instance = comp, \motor2_control|Add2~30 , motor2_control|Add2~30, top_4mb, 1
instance = comp, \motor2_control|Add2~32 , motor2_control|Add2~32, top_4mb, 1
instance = comp, \motor2_control|Add2~34 , motor2_control|Add2~34, top_4mb, 1
instance = comp, \motor2_control|Add2~36 , motor2_control|Add2~36, top_4mb, 1
instance = comp, \motor2_control|Add2~38 , motor2_control|Add2~38, top_4mb, 1
instance = comp, \motor2_control|Add2~40 , motor2_control|Add2~40, top_4mb, 1
instance = comp, \motor2_control|Add2~42 , motor2_control|Add2~42, top_4mb, 1
instance = comp, \motor2_control|Add2~44 , motor2_control|Add2~44, top_4mb, 1
instance = comp, \motor2_control|Add2~46 , motor2_control|Add2~46, top_4mb, 1
instance = comp, \motor2_control|Add2~48 , motor2_control|Add2~48, top_4mb, 1
instance = comp, \motor2_control|Add2~50 , motor2_control|Add2~50, top_4mb, 1
instance = comp, \motor2_control|Add2~52 , motor2_control|Add2~52, top_4mb, 1
instance = comp, \motor2_control|Add2~54 , motor2_control|Add2~54, top_4mb, 1
instance = comp, \motor2_control|Add2~56 , motor2_control|Add2~56, top_4mb, 1
instance = comp, \motor2_control|Add2~58 , motor2_control|Add2~58, top_4mb, 1
instance = comp, \motor2_control|Add2~60 , motor2_control|Add2~60, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[0]~0 , motor2_control|incr_enc_error[0]~0, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[1]~2 , motor2_control|incr_enc_error[1]~2, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[2]~4 , motor2_control|incr_enc_error[2]~4, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[3]~6 , motor2_control|incr_enc_error[3]~6, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[4]~8 , motor2_control|incr_enc_error[4]~8, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[5]~10 , motor2_control|incr_enc_error[5]~10, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[6]~12 , motor2_control|incr_enc_error[6]~12, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[7]~14 , motor2_control|incr_enc_error[7]~14, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[8]~16 , motor2_control|incr_enc_error[8]~16, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[9]~18 , motor2_control|incr_enc_error[9]~18, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[10]~20 , motor2_control|incr_enc_error[10]~20, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[11]~22 , motor2_control|incr_enc_error[11]~22, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[12]~24 , motor2_control|incr_enc_error[12]~24, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[13]~26 , motor2_control|incr_enc_error[13]~26, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[14]~28 , motor2_control|incr_enc_error[14]~28, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[15]~30 , motor2_control|incr_enc_error[15]~30, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[16]~32 , motor2_control|incr_enc_error[16]~32, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[17]~34 , motor2_control|incr_enc_error[17]~34, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[18]~36 , motor2_control|incr_enc_error[18]~36, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[19]~38 , motor2_control|incr_enc_error[19]~38, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[20]~40 , motor2_control|incr_enc_error[20]~40, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[21]~42 , motor2_control|incr_enc_error[21]~42, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[22]~44 , motor2_control|incr_enc_error[22]~44, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[23]~46 , motor2_control|incr_enc_error[23]~46, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[24]~48 , motor2_control|incr_enc_error[24]~48, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[25]~50 , motor2_control|incr_enc_error[25]~50, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[26]~52 , motor2_control|incr_enc_error[26]~52, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[27]~54 , motor2_control|incr_enc_error[27]~54, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[28]~56 , motor2_control|incr_enc_error[28]~56, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[29]~58 , motor2_control|incr_enc_error[29]~58, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[30]~60 , motor2_control|incr_enc_error[30]~60, top_4mb, 1
instance = comp, \Equal19~3 , Equal19~3, top_4mb, 1
instance = comp, \motor2_control|always5~0 , motor2_control|always5~0, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~14 , motor2_control|incr_enc_error_reg~14, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[31]~94 , motor2_control|qci_cnt[31]~94, top_4mb, 1
instance = comp, \motor2_control|qci_cnt[31] , motor2_control|qci_cnt[31], top_4mb, 1
instance = comp, \spi_4mb|shift_reg[31] , spi_4mb|shift_reg[31], top_4mb, 1
instance = comp, \motor2_control|incr_enc_def_ticks_reg[31] , motor2_control|incr_enc_def_ticks_reg[31], top_4mb, 1
instance = comp, \motor2_control|Add2~62 , motor2_control|Add2~62, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error[31]~62 , motor2_control|incr_enc_error[31]~62, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~0 , motor2_control|incr_enc_error_reg~0, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[31] , motor2_control|incr_enc_error_reg[31], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~15 , motor2_control|incr_enc_error_reg~15, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[29] , motor2_control|incr_enc_error_reg[29], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~16 , motor2_control|incr_enc_error_reg~16, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[28] , motor2_control|incr_enc_error_reg[28], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~17 , motor2_control|incr_enc_error_reg~17, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[27] , motor2_control|incr_enc_error_reg[27], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~18 , motor2_control|incr_enc_error_reg~18, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[26] , motor2_control|incr_enc_error_reg[26], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~19 , motor2_control|incr_enc_error_reg~19, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[25] , motor2_control|incr_enc_error_reg[25], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~20 , motor2_control|incr_enc_error_reg~20, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[24] , motor2_control|incr_enc_error_reg[24], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~21 , motor2_control|incr_enc_error_reg~21, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[23] , motor2_control|incr_enc_error_reg[23], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~22 , motor2_control|incr_enc_error_reg~22, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[22] , motor2_control|incr_enc_error_reg[22], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~23 , motor2_control|incr_enc_error_reg~23, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[21] , motor2_control|incr_enc_error_reg[21], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~24 , motor2_control|incr_enc_error_reg~24, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[20] , motor2_control|incr_enc_error_reg[20], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~25 , motor2_control|incr_enc_error_reg~25, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[19] , motor2_control|incr_enc_error_reg[19], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~26 , motor2_control|incr_enc_error_reg~26, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[18] , motor2_control|incr_enc_error_reg[18], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~27 , motor2_control|incr_enc_error_reg~27, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[17] , motor2_control|incr_enc_error_reg[17], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~28 , motor2_control|incr_enc_error_reg~28, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[16] , motor2_control|incr_enc_error_reg[16], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~29 , motor2_control|incr_enc_error_reg~29, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[15] , motor2_control|incr_enc_error_reg[15], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~30 , motor2_control|incr_enc_error_reg~30, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[14] , motor2_control|incr_enc_error_reg[14], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~31 , motor2_control|incr_enc_error_reg~31, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[13] , motor2_control|incr_enc_error_reg[13], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~32 , motor2_control|incr_enc_error_reg~32, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[12] , motor2_control|incr_enc_error_reg[12], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~33 , motor2_control|incr_enc_error_reg~33, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[11] , motor2_control|incr_enc_error_reg[11], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~34 , motor2_control|incr_enc_error_reg~34, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[10] , motor2_control|incr_enc_error_reg[10], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~35 , motor2_control|incr_enc_error_reg~35, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[9] , motor2_control|incr_enc_error_reg[9], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~36 , motor2_control|incr_enc_error_reg~36, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[8] , motor2_control|incr_enc_error_reg[8], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~37 , motor2_control|incr_enc_error_reg~37, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[7] , motor2_control|incr_enc_error_reg[7], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~38 , motor2_control|incr_enc_error_reg~38, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[6] , motor2_control|incr_enc_error_reg[6], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~39 , motor2_control|incr_enc_error_reg~39, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[5] , motor2_control|incr_enc_error_reg[5], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~40 , motor2_control|incr_enc_error_reg~40, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[4] , motor2_control|incr_enc_error_reg[4], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~41 , motor2_control|incr_enc_error_reg~41, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[3] , motor2_control|incr_enc_error_reg[3], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~42 , motor2_control|incr_enc_error_reg~42, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[2] , motor2_control|incr_enc_error_reg[2], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~43 , motor2_control|incr_enc_error_reg~43, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[1] , motor2_control|incr_enc_error_reg[1], top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~44 , motor2_control|incr_enc_error_reg~44, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[0] , motor2_control|incr_enc_error_reg[0], top_4mb, 1
instance = comp, \motor2_control|LessThan7~1 , motor2_control|LessThan7~1, top_4mb, 1
instance = comp, \motor2_control|LessThan7~3 , motor2_control|LessThan7~3, top_4mb, 1
instance = comp, \motor2_control|LessThan7~5 , motor2_control|LessThan7~5, top_4mb, 1
instance = comp, \motor2_control|LessThan7~7 , motor2_control|LessThan7~7, top_4mb, 1
instance = comp, \motor2_control|LessThan7~9 , motor2_control|LessThan7~9, top_4mb, 1
instance = comp, \motor2_control|LessThan7~11 , motor2_control|LessThan7~11, top_4mb, 1
instance = comp, \motor2_control|LessThan7~13 , motor2_control|LessThan7~13, top_4mb, 1
instance = comp, \motor2_control|LessThan7~15 , motor2_control|LessThan7~15, top_4mb, 1
instance = comp, \motor2_control|LessThan7~17 , motor2_control|LessThan7~17, top_4mb, 1
instance = comp, \motor2_control|LessThan7~19 , motor2_control|LessThan7~19, top_4mb, 1
instance = comp, \motor2_control|LessThan7~21 , motor2_control|LessThan7~21, top_4mb, 1
instance = comp, \motor2_control|LessThan7~23 , motor2_control|LessThan7~23, top_4mb, 1
instance = comp, \motor2_control|LessThan7~25 , motor2_control|LessThan7~25, top_4mb, 1
instance = comp, \motor2_control|LessThan7~27 , motor2_control|LessThan7~27, top_4mb, 1
instance = comp, \motor2_control|LessThan7~29 , motor2_control|LessThan7~29, top_4mb, 1
instance = comp, \motor2_control|LessThan7~31 , motor2_control|LessThan7~31, top_4mb, 1
instance = comp, \motor2_control|LessThan7~33 , motor2_control|LessThan7~33, top_4mb, 1
instance = comp, \motor2_control|LessThan7~35 , motor2_control|LessThan7~35, top_4mb, 1
instance = comp, \motor2_control|LessThan7~37 , motor2_control|LessThan7~37, top_4mb, 1
instance = comp, \motor2_control|LessThan7~39 , motor2_control|LessThan7~39, top_4mb, 1
instance = comp, \motor2_control|LessThan7~41 , motor2_control|LessThan7~41, top_4mb, 1
instance = comp, \motor2_control|LessThan7~43 , motor2_control|LessThan7~43, top_4mb, 1
instance = comp, \motor2_control|LessThan7~45 , motor2_control|LessThan7~45, top_4mb, 1
instance = comp, \motor2_control|LessThan7~47 , motor2_control|LessThan7~47, top_4mb, 1
instance = comp, \motor2_control|LessThan7~49 , motor2_control|LessThan7~49, top_4mb, 1
instance = comp, \motor2_control|LessThan7~51 , motor2_control|LessThan7~51, top_4mb, 1
instance = comp, \motor2_control|LessThan7~53 , motor2_control|LessThan7~53, top_4mb, 1
instance = comp, \motor2_control|LessThan7~55 , motor2_control|LessThan7~55, top_4mb, 1
instance = comp, \motor2_control|LessThan7~57 , motor2_control|LessThan7~57, top_4mb, 1
instance = comp, \motor2_control|LessThan7~59 , motor2_control|LessThan7~59, top_4mb, 1
instance = comp, \motor2_control|LessThan7~61 , motor2_control|LessThan7~61, top_4mb, 1
instance = comp, \motor2_control|LessThan7~62 , motor2_control|LessThan7~62, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~4 , motor2_control|incr_enc_error_reg~4, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~8 , motor2_control|incr_enc_error_reg~8, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~5 , motor2_control|incr_enc_error_reg~5, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~6 , motor2_control|incr_enc_error_reg~6, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~7 , motor2_control|incr_enc_error_reg~7, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[31]~9 , motor2_control|incr_enc_error_reg[31]~9, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~3 , motor2_control|incr_enc_error_reg~3, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~2 , motor2_control|incr_enc_error_reg~2, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[31]~10 , motor2_control|incr_enc_error_reg[31]~10, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg~1 , motor2_control|incr_enc_error_reg~1, top_4mb, 1
instance = comp, \motor2_control|LessThan6~1 , motor2_control|LessThan6~1, top_4mb, 1
instance = comp, \motor2_control|LessThan6~3 , motor2_control|LessThan6~3, top_4mb, 1
instance = comp, \motor2_control|LessThan6~5 , motor2_control|LessThan6~5, top_4mb, 1
instance = comp, \motor2_control|LessThan6~7 , motor2_control|LessThan6~7, top_4mb, 1
instance = comp, \motor2_control|LessThan6~9 , motor2_control|LessThan6~9, top_4mb, 1
instance = comp, \motor2_control|LessThan6~11 , motor2_control|LessThan6~11, top_4mb, 1
instance = comp, \motor2_control|LessThan6~13 , motor2_control|LessThan6~13, top_4mb, 1
instance = comp, \motor2_control|LessThan6~15 , motor2_control|LessThan6~15, top_4mb, 1
instance = comp, \motor2_control|LessThan6~17 , motor2_control|LessThan6~17, top_4mb, 1
instance = comp, \motor2_control|LessThan6~19 , motor2_control|LessThan6~19, top_4mb, 1
instance = comp, \motor2_control|LessThan6~21 , motor2_control|LessThan6~21, top_4mb, 1
instance = comp, \motor2_control|LessThan6~23 , motor2_control|LessThan6~23, top_4mb, 1
instance = comp, \motor2_control|LessThan6~25 , motor2_control|LessThan6~25, top_4mb, 1
instance = comp, \motor2_control|LessThan6~27 , motor2_control|LessThan6~27, top_4mb, 1
instance = comp, \motor2_control|LessThan6~29 , motor2_control|LessThan6~29, top_4mb, 1
instance = comp, \motor2_control|LessThan6~31 , motor2_control|LessThan6~31, top_4mb, 1
instance = comp, \motor2_control|LessThan6~33 , motor2_control|LessThan6~33, top_4mb, 1
instance = comp, \motor2_control|LessThan6~35 , motor2_control|LessThan6~35, top_4mb, 1
instance = comp, \motor2_control|LessThan6~37 , motor2_control|LessThan6~37, top_4mb, 1
instance = comp, \motor2_control|LessThan6~39 , motor2_control|LessThan6~39, top_4mb, 1
instance = comp, \motor2_control|LessThan6~41 , motor2_control|LessThan6~41, top_4mb, 1
instance = comp, \motor2_control|LessThan6~43 , motor2_control|LessThan6~43, top_4mb, 1
instance = comp, \motor2_control|LessThan6~45 , motor2_control|LessThan6~45, top_4mb, 1
instance = comp, \motor2_control|LessThan6~47 , motor2_control|LessThan6~47, top_4mb, 1
instance = comp, \motor2_control|LessThan6~49 , motor2_control|LessThan6~49, top_4mb, 1
instance = comp, \motor2_control|LessThan6~51 , motor2_control|LessThan6~51, top_4mb, 1
instance = comp, \motor2_control|LessThan6~53 , motor2_control|LessThan6~53, top_4mb, 1
instance = comp, \motor2_control|LessThan6~55 , motor2_control|LessThan6~55, top_4mb, 1
instance = comp, \motor2_control|LessThan6~57 , motor2_control|LessThan6~57, top_4mb, 1
instance = comp, \motor2_control|LessThan6~59 , motor2_control|LessThan6~59, top_4mb, 1
instance = comp, \motor2_control|LessThan6~61 , motor2_control|LessThan6~61, top_4mb, 1
instance = comp, \motor2_control|LessThan6~62 , motor2_control|LessThan6~62, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[31]~11 , motor2_control|incr_enc_error_reg[31]~11, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[31]~12 , motor2_control|incr_enc_error_reg[31]~12, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[31]~13 , motor2_control|incr_enc_error_reg[31]~13, top_4mb, 1
instance = comp, \motor2_control|incr_enc_error_reg[30] , motor2_control|incr_enc_error_reg[30], top_4mb, 1
instance = comp, \motor1_control|always5~0 , motor1_control|always5~0, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[0]~32 , motor1_control|qci_cnt[0]~32, top_4mb, 1
instance = comp, \qc1i~input , qc1i~input, top_4mb, 1
instance = comp, \motor1_control|qci_deb_cnt[0]~feeder , motor1_control|qci_deb_cnt[0]~feeder, top_4mb, 1
instance = comp, \motor1_control|qci_deb_cnt[0] , motor1_control|qci_deb_cnt[0], top_4mb, 1
instance = comp, \motor1_control|qci_deb_cnt[1] , motor1_control|qci_deb_cnt[1], top_4mb, 1
instance = comp, \motor1_control|qci_deb_cnt[2]~feeder , motor1_control|qci_deb_cnt[2]~feeder, top_4mb, 1
instance = comp, \motor1_control|qci_deb_cnt[2] , motor1_control|qci_deb_cnt[2], top_4mb, 1
instance = comp, \motor1_control|qci_deb_cnt[3]~feeder , motor1_control|qci_deb_cnt[3]~feeder, top_4mb, 1
instance = comp, \motor1_control|qci_deb_cnt[3] , motor1_control|qci_deb_cnt[3], top_4mb, 1
instance = comp, \motor1_control|qci_deb_cnt[4] , motor1_control|qci_deb_cnt[4], top_4mb, 1
instance = comp, \motor1_control|WideAnd2~0 , motor1_control|WideAnd2~0, top_4mb, 1
instance = comp, \motor1_control|WideAnd2 , motor1_control|WideAnd2, top_4mb, 1
instance = comp, \motor1_control|qci_deb , motor1_control|qci_deb, top_4mb, 1
instance = comp, \motor1_control|qci_del , motor1_control|qci_del, top_4mb, 1
instance = comp, \motor1_control|qci_cnt_rst~0 , motor1_control|qci_cnt_rst~0, top_4mb, 1
instance = comp, \motor1_control|qci_cnt_rst , motor1_control|qci_cnt_rst, top_4mb, 1
instance = comp, \motor1_control|qci_cnt_en~0 , motor1_control|qci_cnt_en~0, top_4mb, 1
instance = comp, \motor1_control|qci_cnt_en , motor1_control|qci_cnt_en, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[16]~96 , motor1_control|qci_cnt[16]~96, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[0] , motor1_control|qci_cnt[0], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[1]~34 , motor1_control|qci_cnt[1]~34, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[1] , motor1_control|qci_cnt[1], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[2]~36 , motor1_control|qci_cnt[2]~36, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[2] , motor1_control|qci_cnt[2], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[3]~38 , motor1_control|qci_cnt[3]~38, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[3] , motor1_control|qci_cnt[3], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[4]~40 , motor1_control|qci_cnt[4]~40, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[4] , motor1_control|qci_cnt[4], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[5]~42 , motor1_control|qci_cnt[5]~42, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[5] , motor1_control|qci_cnt[5], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[6]~44 , motor1_control|qci_cnt[6]~44, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[6] , motor1_control|qci_cnt[6], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[7]~46 , motor1_control|qci_cnt[7]~46, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[7] , motor1_control|qci_cnt[7], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[8]~48 , motor1_control|qci_cnt[8]~48, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[8] , motor1_control|qci_cnt[8], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[9]~50 , motor1_control|qci_cnt[9]~50, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[9] , motor1_control|qci_cnt[9], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[10]~52 , motor1_control|qci_cnt[10]~52, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[10] , motor1_control|qci_cnt[10], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[11]~54 , motor1_control|qci_cnt[11]~54, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[11] , motor1_control|qci_cnt[11], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[12]~56 , motor1_control|qci_cnt[12]~56, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[12] , motor1_control|qci_cnt[12], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[13]~58 , motor1_control|qci_cnt[13]~58, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[13] , motor1_control|qci_cnt[13], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[14]~60 , motor1_control|qci_cnt[14]~60, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[14] , motor1_control|qci_cnt[14], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[15]~62 , motor1_control|qci_cnt[15]~62, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[15] , motor1_control|qci_cnt[15], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[16]~64 , motor1_control|qci_cnt[16]~64, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[16] , motor1_control|qci_cnt[16], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[17]~66 , motor1_control|qci_cnt[17]~66, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[17] , motor1_control|qci_cnt[17], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[18]~68 , motor1_control|qci_cnt[18]~68, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[18] , motor1_control|qci_cnt[18], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[19]~70 , motor1_control|qci_cnt[19]~70, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[19] , motor1_control|qci_cnt[19], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[20]~72 , motor1_control|qci_cnt[20]~72, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[20] , motor1_control|qci_cnt[20], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[21]~74 , motor1_control|qci_cnt[21]~74, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[21] , motor1_control|qci_cnt[21], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[22]~76 , motor1_control|qci_cnt[22]~76, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[22] , motor1_control|qci_cnt[22], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[23]~78 , motor1_control|qci_cnt[23]~78, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[23] , motor1_control|qci_cnt[23], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[24]~80 , motor1_control|qci_cnt[24]~80, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[24] , motor1_control|qci_cnt[24], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[25]~82 , motor1_control|qci_cnt[25]~82, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[25] , motor1_control|qci_cnt[25], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[26]~84 , motor1_control|qci_cnt[26]~84, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[26] , motor1_control|qci_cnt[26], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[27]~86 , motor1_control|qci_cnt[27]~86, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[27] , motor1_control|qci_cnt[27], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[28]~88 , motor1_control|qci_cnt[28]~88, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[28] , motor1_control|qci_cnt[28], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[29]~90 , motor1_control|qci_cnt[29]~90, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[29] , motor1_control|qci_cnt[29], top_4mb, 1
instance = comp, \motor1_control|qci_cnt[30]~92 , motor1_control|qci_cnt[30]~92, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[30] , motor1_control|qci_cnt[30], top_4mb, 1
instance = comp, \Equal20~1 , Equal20~1, top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[31]~0 , motor1_control|incr_enc_def_ticks_reg[31]~0, top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[30] , motor1_control|incr_enc_def_ticks_reg[30], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[29] , motor1_control|incr_enc_def_ticks_reg[29], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[28] , motor1_control|incr_enc_def_ticks_reg[28], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[27] , motor1_control|incr_enc_def_ticks_reg[27], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[26] , motor1_control|incr_enc_def_ticks_reg[26], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[25] , motor1_control|incr_enc_def_ticks_reg[25], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[24] , motor1_control|incr_enc_def_ticks_reg[24], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[23] , motor1_control|incr_enc_def_ticks_reg[23], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[22] , motor1_control|incr_enc_def_ticks_reg[22], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[21] , motor1_control|incr_enc_def_ticks_reg[21], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[20] , motor1_control|incr_enc_def_ticks_reg[20], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[19] , motor1_control|incr_enc_def_ticks_reg[19], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[18] , motor1_control|incr_enc_def_ticks_reg[18], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[17] , motor1_control|incr_enc_def_ticks_reg[17], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[16] , motor1_control|incr_enc_def_ticks_reg[16], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[15] , motor1_control|incr_enc_def_ticks_reg[15], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[14] , motor1_control|incr_enc_def_ticks_reg[14], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[13] , motor1_control|incr_enc_def_ticks_reg[13], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[12]~1 , motor1_control|incr_enc_def_ticks_reg[12]~1, top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[12] , motor1_control|incr_enc_def_ticks_reg[12], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[11] , motor1_control|incr_enc_def_ticks_reg[11], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[10] , motor1_control|incr_enc_def_ticks_reg[10], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[9] , motor1_control|incr_enc_def_ticks_reg[9], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[8] , motor1_control|incr_enc_def_ticks_reg[8], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[7] , motor1_control|incr_enc_def_ticks_reg[7], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[6] , motor1_control|incr_enc_def_ticks_reg[6], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[5] , motor1_control|incr_enc_def_ticks_reg[5], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[4] , motor1_control|incr_enc_def_ticks_reg[4], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[3] , motor1_control|incr_enc_def_ticks_reg[3], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[2] , motor1_control|incr_enc_def_ticks_reg[2], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[1] , motor1_control|incr_enc_def_ticks_reg[1], top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[0] , motor1_control|incr_enc_def_ticks_reg[0], top_4mb, 1
instance = comp, \motor1_control|Add2~0 , motor1_control|Add2~0, top_4mb, 1
instance = comp, \motor1_control|Add2~2 , motor1_control|Add2~2, top_4mb, 1
instance = comp, \motor1_control|Add2~4 , motor1_control|Add2~4, top_4mb, 1
instance = comp, \motor1_control|Add2~6 , motor1_control|Add2~6, top_4mb, 1
instance = comp, \motor1_control|Add2~8 , motor1_control|Add2~8, top_4mb, 1
instance = comp, \motor1_control|Add2~10 , motor1_control|Add2~10, top_4mb, 1
instance = comp, \motor1_control|Add2~12 , motor1_control|Add2~12, top_4mb, 1
instance = comp, \motor1_control|Add2~14 , motor1_control|Add2~14, top_4mb, 1
instance = comp, \motor1_control|Add2~16 , motor1_control|Add2~16, top_4mb, 1
instance = comp, \motor1_control|Add2~18 , motor1_control|Add2~18, top_4mb, 1
instance = comp, \motor1_control|Add2~20 , motor1_control|Add2~20, top_4mb, 1
instance = comp, \motor1_control|Add2~22 , motor1_control|Add2~22, top_4mb, 1
instance = comp, \motor1_control|Add2~24 , motor1_control|Add2~24, top_4mb, 1
instance = comp, \motor1_control|Add2~26 , motor1_control|Add2~26, top_4mb, 1
instance = comp, \motor1_control|Add2~28 , motor1_control|Add2~28, top_4mb, 1
instance = comp, \motor1_control|Add2~30 , motor1_control|Add2~30, top_4mb, 1
instance = comp, \motor1_control|Add2~32 , motor1_control|Add2~32, top_4mb, 1
instance = comp, \motor1_control|Add2~34 , motor1_control|Add2~34, top_4mb, 1
instance = comp, \motor1_control|Add2~36 , motor1_control|Add2~36, top_4mb, 1
instance = comp, \motor1_control|Add2~38 , motor1_control|Add2~38, top_4mb, 1
instance = comp, \motor1_control|Add2~40 , motor1_control|Add2~40, top_4mb, 1
instance = comp, \motor1_control|Add2~42 , motor1_control|Add2~42, top_4mb, 1
instance = comp, \motor1_control|Add2~44 , motor1_control|Add2~44, top_4mb, 1
instance = comp, \motor1_control|Add2~46 , motor1_control|Add2~46, top_4mb, 1
instance = comp, \motor1_control|Add2~48 , motor1_control|Add2~48, top_4mb, 1
instance = comp, \motor1_control|Add2~50 , motor1_control|Add2~50, top_4mb, 1
instance = comp, \motor1_control|Add2~52 , motor1_control|Add2~52, top_4mb, 1
instance = comp, \motor1_control|Add2~54 , motor1_control|Add2~54, top_4mb, 1
instance = comp, \motor1_control|Add2~56 , motor1_control|Add2~56, top_4mb, 1
instance = comp, \motor1_control|Add2~58 , motor1_control|Add2~58, top_4mb, 1
instance = comp, \motor1_control|Add2~60 , motor1_control|Add2~60, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[0]~0 , motor1_control|incr_enc_error[0]~0, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[1]~2 , motor1_control|incr_enc_error[1]~2, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[2]~4 , motor1_control|incr_enc_error[2]~4, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[3]~6 , motor1_control|incr_enc_error[3]~6, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[4]~8 , motor1_control|incr_enc_error[4]~8, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[5]~10 , motor1_control|incr_enc_error[5]~10, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[6]~12 , motor1_control|incr_enc_error[6]~12, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[7]~14 , motor1_control|incr_enc_error[7]~14, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[8]~16 , motor1_control|incr_enc_error[8]~16, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[9]~18 , motor1_control|incr_enc_error[9]~18, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[10]~20 , motor1_control|incr_enc_error[10]~20, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[11]~22 , motor1_control|incr_enc_error[11]~22, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[12]~24 , motor1_control|incr_enc_error[12]~24, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[13]~26 , motor1_control|incr_enc_error[13]~26, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[14]~28 , motor1_control|incr_enc_error[14]~28, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[15]~30 , motor1_control|incr_enc_error[15]~30, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[16]~32 , motor1_control|incr_enc_error[16]~32, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[17]~34 , motor1_control|incr_enc_error[17]~34, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[18]~36 , motor1_control|incr_enc_error[18]~36, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[19]~38 , motor1_control|incr_enc_error[19]~38, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[20]~40 , motor1_control|incr_enc_error[20]~40, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[21]~42 , motor1_control|incr_enc_error[21]~42, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[22]~44 , motor1_control|incr_enc_error[22]~44, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[23]~46 , motor1_control|incr_enc_error[23]~46, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[24]~48 , motor1_control|incr_enc_error[24]~48, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[25]~50 , motor1_control|incr_enc_error[25]~50, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[26]~52 , motor1_control|incr_enc_error[26]~52, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[27]~54 , motor1_control|incr_enc_error[27]~54, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[28]~56 , motor1_control|incr_enc_error[28]~56, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[29]~58 , motor1_control|incr_enc_error[29]~58, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[30]~60 , motor1_control|incr_enc_error[30]~60, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~14 , motor1_control|incr_enc_error_reg~14, top_4mb, 1
instance = comp, \motor1_control|incr_enc_def_ticks_reg[31] , motor1_control|incr_enc_def_ticks_reg[31], top_4mb, 1
instance = comp, \motor1_control|Add2~62 , motor1_control|Add2~62, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[31]~94 , motor1_control|qci_cnt[31]~94, top_4mb, 1
instance = comp, \motor1_control|qci_cnt[31] , motor1_control|qci_cnt[31], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error[31]~62 , motor1_control|incr_enc_error[31]~62, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~0 , motor1_control|incr_enc_error_reg~0, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[31] , motor1_control|incr_enc_error_reg[31], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~15 , motor1_control|incr_enc_error_reg~15, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[29] , motor1_control|incr_enc_error_reg[29], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~16 , motor1_control|incr_enc_error_reg~16, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[28] , motor1_control|incr_enc_error_reg[28], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~17 , motor1_control|incr_enc_error_reg~17, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[27] , motor1_control|incr_enc_error_reg[27], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~18 , motor1_control|incr_enc_error_reg~18, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[26] , motor1_control|incr_enc_error_reg[26], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~19 , motor1_control|incr_enc_error_reg~19, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[25] , motor1_control|incr_enc_error_reg[25], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~20 , motor1_control|incr_enc_error_reg~20, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[24] , motor1_control|incr_enc_error_reg[24], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~21 , motor1_control|incr_enc_error_reg~21, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[23] , motor1_control|incr_enc_error_reg[23], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~22 , motor1_control|incr_enc_error_reg~22, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[22] , motor1_control|incr_enc_error_reg[22], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~23 , motor1_control|incr_enc_error_reg~23, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[21] , motor1_control|incr_enc_error_reg[21], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~24 , motor1_control|incr_enc_error_reg~24, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[20] , motor1_control|incr_enc_error_reg[20], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~25 , motor1_control|incr_enc_error_reg~25, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[19] , motor1_control|incr_enc_error_reg[19], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~26 , motor1_control|incr_enc_error_reg~26, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[18] , motor1_control|incr_enc_error_reg[18], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~27 , motor1_control|incr_enc_error_reg~27, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[17] , motor1_control|incr_enc_error_reg[17], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~28 , motor1_control|incr_enc_error_reg~28, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[16] , motor1_control|incr_enc_error_reg[16], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~29 , motor1_control|incr_enc_error_reg~29, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[15] , motor1_control|incr_enc_error_reg[15], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~30 , motor1_control|incr_enc_error_reg~30, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[14] , motor1_control|incr_enc_error_reg[14], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~31 , motor1_control|incr_enc_error_reg~31, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[13] , motor1_control|incr_enc_error_reg[13], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~32 , motor1_control|incr_enc_error_reg~32, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[12] , motor1_control|incr_enc_error_reg[12], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~33 , motor1_control|incr_enc_error_reg~33, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[11] , motor1_control|incr_enc_error_reg[11], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~34 , motor1_control|incr_enc_error_reg~34, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[10] , motor1_control|incr_enc_error_reg[10], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~35 , motor1_control|incr_enc_error_reg~35, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[9] , motor1_control|incr_enc_error_reg[9], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~36 , motor1_control|incr_enc_error_reg~36, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[8] , motor1_control|incr_enc_error_reg[8], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~37 , motor1_control|incr_enc_error_reg~37, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[7] , motor1_control|incr_enc_error_reg[7], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~38 , motor1_control|incr_enc_error_reg~38, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[6] , motor1_control|incr_enc_error_reg[6], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~39 , motor1_control|incr_enc_error_reg~39, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[5] , motor1_control|incr_enc_error_reg[5], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~40 , motor1_control|incr_enc_error_reg~40, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[4] , motor1_control|incr_enc_error_reg[4], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~41 , motor1_control|incr_enc_error_reg~41, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[3] , motor1_control|incr_enc_error_reg[3], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~42 , motor1_control|incr_enc_error_reg~42, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[2] , motor1_control|incr_enc_error_reg[2], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~43 , motor1_control|incr_enc_error_reg~43, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[1] , motor1_control|incr_enc_error_reg[1], top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~44 , motor1_control|incr_enc_error_reg~44, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[0] , motor1_control|incr_enc_error_reg[0], top_4mb, 1
instance = comp, \motor1_control|LessThan7~1 , motor1_control|LessThan7~1, top_4mb, 1
instance = comp, \motor1_control|LessThan7~3 , motor1_control|LessThan7~3, top_4mb, 1
instance = comp, \motor1_control|LessThan7~5 , motor1_control|LessThan7~5, top_4mb, 1
instance = comp, \motor1_control|LessThan7~7 , motor1_control|LessThan7~7, top_4mb, 1
instance = comp, \motor1_control|LessThan7~9 , motor1_control|LessThan7~9, top_4mb, 1
instance = comp, \motor1_control|LessThan7~11 , motor1_control|LessThan7~11, top_4mb, 1
instance = comp, \motor1_control|LessThan7~13 , motor1_control|LessThan7~13, top_4mb, 1
instance = comp, \motor1_control|LessThan7~15 , motor1_control|LessThan7~15, top_4mb, 1
instance = comp, \motor1_control|LessThan7~17 , motor1_control|LessThan7~17, top_4mb, 1
instance = comp, \motor1_control|LessThan7~19 , motor1_control|LessThan7~19, top_4mb, 1
instance = comp, \motor1_control|LessThan7~21 , motor1_control|LessThan7~21, top_4mb, 1
instance = comp, \motor1_control|LessThan7~23 , motor1_control|LessThan7~23, top_4mb, 1
instance = comp, \motor1_control|LessThan7~25 , motor1_control|LessThan7~25, top_4mb, 1
instance = comp, \motor1_control|LessThan7~27 , motor1_control|LessThan7~27, top_4mb, 1
instance = comp, \motor1_control|LessThan7~29 , motor1_control|LessThan7~29, top_4mb, 1
instance = comp, \motor1_control|LessThan7~31 , motor1_control|LessThan7~31, top_4mb, 1
instance = comp, \motor1_control|LessThan7~33 , motor1_control|LessThan7~33, top_4mb, 1
instance = comp, \motor1_control|LessThan7~35 , motor1_control|LessThan7~35, top_4mb, 1
instance = comp, \motor1_control|LessThan7~37 , motor1_control|LessThan7~37, top_4mb, 1
instance = comp, \motor1_control|LessThan7~39 , motor1_control|LessThan7~39, top_4mb, 1
instance = comp, \motor1_control|LessThan7~41 , motor1_control|LessThan7~41, top_4mb, 1
instance = comp, \motor1_control|LessThan7~43 , motor1_control|LessThan7~43, top_4mb, 1
instance = comp, \motor1_control|LessThan7~45 , motor1_control|LessThan7~45, top_4mb, 1
instance = comp, \motor1_control|LessThan7~47 , motor1_control|LessThan7~47, top_4mb, 1
instance = comp, \motor1_control|LessThan7~49 , motor1_control|LessThan7~49, top_4mb, 1
instance = comp, \motor1_control|LessThan7~51 , motor1_control|LessThan7~51, top_4mb, 1
instance = comp, \motor1_control|LessThan7~53 , motor1_control|LessThan7~53, top_4mb, 1
instance = comp, \motor1_control|LessThan7~55 , motor1_control|LessThan7~55, top_4mb, 1
instance = comp, \motor1_control|LessThan7~57 , motor1_control|LessThan7~57, top_4mb, 1
instance = comp, \motor1_control|LessThan7~59 , motor1_control|LessThan7~59, top_4mb, 1
instance = comp, \motor1_control|LessThan7~61 , motor1_control|LessThan7~61, top_4mb, 1
instance = comp, \motor1_control|LessThan7~62 , motor1_control|LessThan7~62, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~1 , motor1_control|incr_enc_error_reg~1, top_4mb, 1
instance = comp, \motor1_control|LessThan6~1 , motor1_control|LessThan6~1, top_4mb, 1
instance = comp, \motor1_control|LessThan6~3 , motor1_control|LessThan6~3, top_4mb, 1
instance = comp, \motor1_control|LessThan6~5 , motor1_control|LessThan6~5, top_4mb, 1
instance = comp, \motor1_control|LessThan6~7 , motor1_control|LessThan6~7, top_4mb, 1
instance = comp, \motor1_control|LessThan6~9 , motor1_control|LessThan6~9, top_4mb, 1
instance = comp, \motor1_control|LessThan6~11 , motor1_control|LessThan6~11, top_4mb, 1
instance = comp, \motor1_control|LessThan6~13 , motor1_control|LessThan6~13, top_4mb, 1
instance = comp, \motor1_control|LessThan6~15 , motor1_control|LessThan6~15, top_4mb, 1
instance = comp, \motor1_control|LessThan6~17 , motor1_control|LessThan6~17, top_4mb, 1
instance = comp, \motor1_control|LessThan6~19 , motor1_control|LessThan6~19, top_4mb, 1
instance = comp, \motor1_control|LessThan6~21 , motor1_control|LessThan6~21, top_4mb, 1
instance = comp, \motor1_control|LessThan6~23 , motor1_control|LessThan6~23, top_4mb, 1
instance = comp, \motor1_control|LessThan6~25 , motor1_control|LessThan6~25, top_4mb, 1
instance = comp, \motor1_control|LessThan6~27 , motor1_control|LessThan6~27, top_4mb, 1
instance = comp, \motor1_control|LessThan6~29 , motor1_control|LessThan6~29, top_4mb, 1
instance = comp, \motor1_control|LessThan6~31 , motor1_control|LessThan6~31, top_4mb, 1
instance = comp, \motor1_control|LessThan6~33 , motor1_control|LessThan6~33, top_4mb, 1
instance = comp, \motor1_control|LessThan6~35 , motor1_control|LessThan6~35, top_4mb, 1
instance = comp, \motor1_control|LessThan6~37 , motor1_control|LessThan6~37, top_4mb, 1
instance = comp, \motor1_control|LessThan6~39 , motor1_control|LessThan6~39, top_4mb, 1
instance = comp, \motor1_control|LessThan6~41 , motor1_control|LessThan6~41, top_4mb, 1
instance = comp, \motor1_control|LessThan6~43 , motor1_control|LessThan6~43, top_4mb, 1
instance = comp, \motor1_control|LessThan6~45 , motor1_control|LessThan6~45, top_4mb, 1
instance = comp, \motor1_control|LessThan6~47 , motor1_control|LessThan6~47, top_4mb, 1
instance = comp, \motor1_control|LessThan6~49 , motor1_control|LessThan6~49, top_4mb, 1
instance = comp, \motor1_control|LessThan6~51 , motor1_control|LessThan6~51, top_4mb, 1
instance = comp, \motor1_control|LessThan6~53 , motor1_control|LessThan6~53, top_4mb, 1
instance = comp, \motor1_control|LessThan6~55 , motor1_control|LessThan6~55, top_4mb, 1
instance = comp, \motor1_control|LessThan6~57 , motor1_control|LessThan6~57, top_4mb, 1
instance = comp, \motor1_control|LessThan6~59 , motor1_control|LessThan6~59, top_4mb, 1
instance = comp, \motor1_control|LessThan6~61 , motor1_control|LessThan6~61, top_4mb, 1
instance = comp, \motor1_control|LessThan6~62 , motor1_control|LessThan6~62, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~3 , motor1_control|incr_enc_error_reg~3, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~4 , motor1_control|incr_enc_error_reg~4, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~6 , motor1_control|incr_enc_error_reg~6, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~7 , motor1_control|incr_enc_error_reg~7, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~5 , motor1_control|incr_enc_error_reg~5, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~8 , motor1_control|incr_enc_error_reg~8, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[21]~9 , motor1_control|incr_enc_error_reg[21]~9, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg~2 , motor1_control|incr_enc_error_reg~2, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[21]~10 , motor1_control|incr_enc_error_reg[21]~10, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[21]~11 , motor1_control|incr_enc_error_reg[21]~11, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[21]~12 , motor1_control|incr_enc_error_reg[21]~12, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[21]~13 , motor1_control|incr_enc_error_reg[21]~13, top_4mb, 1
instance = comp, \motor1_control|incr_enc_error_reg[30] , motor1_control|incr_enc_error_reg[30], top_4mb, 1
instance = comp, \Selector1~20 , Selector1~20, top_4mb, 1
instance = comp, \Selector1~21 , Selector1~21, top_4mb, 1
instance = comp, \Selector1~27 , Selector1~27, top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[31]~0 , motor4_control|incr_enc_def_ticks_reg[31]~0, top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[30] , motor4_control|incr_enc_def_ticks_reg[30], top_4mb, 1
instance = comp, \Equal53~1 , Equal53~1, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[31]~2 , registers_4mb|drape_sensor_reg[31]~2, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[30] , registers_4mb|drape_sensor_reg[30], top_4mb, 1
instance = comp, \Selector1~15 , Selector1~15, top_4mb, 1
instance = comp, \motor1_control|Equal3~0 , motor1_control|Equal3~0, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[30]~feeder , motor1_control|motion_control_reg[30]~feeder, top_4mb, 1
instance = comp, \motor1_control|brake~0 , motor1_control|brake~0, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[30] , motor1_control|motion_control_reg[30], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[0]~0 , motor1_control|driver_control_reg[0]~0, top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[30] , motor1_control|driver_control_reg[30], top_4mb, 1
instance = comp, \Selector1~11 , Selector1~11, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[30]~feeder , registers_4mb|ABS_ENC_CTRL_REG[30]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[31]~0 , registers_4mb|ABS_ENC_CTRL_REG[31]~0, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[30] , registers_4mb|ABS_ENC_CTRL_REG[30], top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~4 , ADC_Master_inst|Decoder0~4, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[126] , ADC_Master_inst|DATA_BUFFER[126], top_4mb, 1
instance = comp, \Selector1~13 , Selector1~13, top_4mb, 1
instance = comp, \motor1_control|Selector39~0 , motor1_control|Selector39~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[7] , motor1_control|ssi_data_reg[7], top_4mb, 1
instance = comp, \motor1_control|Selector38~0 , motor1_control|Selector38~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[8] , motor1_control|ssi_data_reg[8], top_4mb, 1
instance = comp, \motor1_control|Selector37~0 , motor1_control|Selector37~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[9] , motor1_control|ssi_data_reg[9], top_4mb, 1
instance = comp, \motor1_control|Selector36~0 , motor1_control|Selector36~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[10] , motor1_control|ssi_data_reg[10], top_4mb, 1
instance = comp, \motor1_control|Selector35~0 , motor1_control|Selector35~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[11] , motor1_control|ssi_data_reg[11], top_4mb, 1
instance = comp, \motor1_control|Selector34~0 , motor1_control|Selector34~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[12] , motor1_control|ssi_data_reg[12], top_4mb, 1
instance = comp, \motor1_control|Selector33~0 , motor1_control|Selector33~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[13] , motor1_control|ssi_data_reg[13], top_4mb, 1
instance = comp, \motor1_control|Selector32~0 , motor1_control|Selector32~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[14] , motor1_control|ssi_data_reg[14], top_4mb, 1
instance = comp, \motor1_control|Selector31~0 , motor1_control|Selector31~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[15] , motor1_control|ssi_data_reg[15], top_4mb, 1
instance = comp, \motor1_control|Selector30~0 , motor1_control|Selector30~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[16] , motor1_control|ssi_data_reg[16], top_4mb, 1
instance = comp, \motor1_control|Selector29~0 , motor1_control|Selector29~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[17] , motor1_control|ssi_data_reg[17], top_4mb, 1
instance = comp, \motor1_control|Selector28~0 , motor1_control|Selector28~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[18] , motor1_control|ssi_data_reg[18], top_4mb, 1
instance = comp, \motor1_control|Selector27~0 , motor1_control|Selector27~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[19] , motor1_control|ssi_data_reg[19], top_4mb, 1
instance = comp, \motor1_control|Selector26~0 , motor1_control|Selector26~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[20] , motor1_control|ssi_data_reg[20], top_4mb, 1
instance = comp, \motor1_control|Selector25~0 , motor1_control|Selector25~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[21] , motor1_control|ssi_data_reg[21], top_4mb, 1
instance = comp, \motor1_control|Selector24~0 , motor1_control|Selector24~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[22] , motor1_control|ssi_data_reg[22], top_4mb, 1
instance = comp, \motor1_control|Selector23~0 , motor1_control|Selector23~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[23] , motor1_control|ssi_data_reg[23], top_4mb, 1
instance = comp, \motor1_control|Selector22~0 , motor1_control|Selector22~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[24] , motor1_control|ssi_data_reg[24], top_4mb, 1
instance = comp, \motor1_control|Selector21~0 , motor1_control|Selector21~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[25] , motor1_control|ssi_data_reg[25], top_4mb, 1
instance = comp, \motor1_control|Selector20~0 , motor1_control|Selector20~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[26] , motor1_control|ssi_data_reg[26], top_4mb, 1
instance = comp, \motor1_control|Selector19~0 , motor1_control|Selector19~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[27] , motor1_control|ssi_data_reg[27], top_4mb, 1
instance = comp, \motor1_control|Selector18~0 , motor1_control|Selector18~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[28] , motor1_control|ssi_data_reg[28], top_4mb, 1
instance = comp, \motor1_control|Selector17~0 , motor1_control|Selector17~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[29] , motor1_control|ssi_data_reg[29], top_4mb, 1
instance = comp, \motor1_control|Selector16~0 , motor1_control|Selector16~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[30] , motor1_control|ssi_data_reg[30], top_4mb, 1
instance = comp, \motor1_control|Selector15~0 , motor1_control|Selector15~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[31] , motor1_control|ssi_data_reg[31], top_4mb, 1
instance = comp, \motor1_control|Selector14~0 , motor1_control|Selector14~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[32] , motor1_control|ssi_data_reg[32], top_4mb, 1
instance = comp, \motor1_control|Selector13~0 , motor1_control|Selector13~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[33] , motor1_control|ssi_data_reg[33], top_4mb, 1
instance = comp, \motor1_control|Selector12~0 , motor1_control|Selector12~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[34] , motor1_control|ssi_data_reg[34], top_4mb, 1
instance = comp, \motor1_control|Selector11~0 , motor1_control|Selector11~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[35] , motor1_control|ssi_data_reg[35], top_4mb, 1
instance = comp, \motor1_control|Selector10~0 , motor1_control|Selector10~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[36] , motor1_control|ssi_data_reg[36], top_4mb, 1
instance = comp, \motor1_control|Selector9~0 , motor1_control|Selector9~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[37] , motor1_control|ssi_data_reg[37], top_4mb, 1
instance = comp, \motor1_control|Selector8~0 , motor1_control|Selector8~0, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[38] , motor1_control|ssi_data_reg[38], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[30] , motor1_control|abs_enc_position_reg[30], top_4mb, 1
instance = comp, \Equal21~1 , Equal21~1, top_4mb, 1
instance = comp, \Selector1~12 , Selector1~12, top_4mb, 1
instance = comp, \motor3_control|always5~0 , motor3_control|always5~0, top_4mb, 1
instance = comp, \qc3a~input , qc3a~input, top_4mb, 1
instance = comp, \motor3_control|qca_deb_cnt[0]~feeder , motor3_control|qca_deb_cnt[0]~feeder, top_4mb, 1
instance = comp, \motor3_control|qca_deb_cnt[0] , motor3_control|qca_deb_cnt[0], top_4mb, 1
instance = comp, \motor3_control|qca_deb_cnt[1] , motor3_control|qca_deb_cnt[1], top_4mb, 1
instance = comp, \motor3_control|qca_deb_cnt[2]~feeder , motor3_control|qca_deb_cnt[2]~feeder, top_4mb, 1
instance = comp, \motor3_control|qca_deb_cnt[2] , motor3_control|qca_deb_cnt[2], top_4mb, 1
instance = comp, \motor3_control|qca_deb_cnt[3]~feeder , motor3_control|qca_deb_cnt[3]~feeder, top_4mb, 1
instance = comp, \motor3_control|qca_deb_cnt[3] , motor3_control|qca_deb_cnt[3], top_4mb, 1
instance = comp, \motor3_control|qca_deb_cnt[4] , motor3_control|qca_deb_cnt[4], top_4mb, 1
instance = comp, \motor3_control|WideAnd0~0 , motor3_control|WideAnd0~0, top_4mb, 1
instance = comp, \motor3_control|WideAnd0 , motor3_control|WideAnd0, top_4mb, 1
instance = comp, \motor3_control|qca_deb , motor3_control|qca_deb, top_4mb, 1
instance = comp, \motor3_control|qca_del~feeder , motor3_control|qca_del~feeder, top_4mb, 1
instance = comp, \motor3_control|qca_del , motor3_control|qca_del, top_4mb, 1
instance = comp, \qc3b~input , qc3b~input, top_4mb, 1
instance = comp, \motor3_control|qcb_deb_cnt[0]~feeder , motor3_control|qcb_deb_cnt[0]~feeder, top_4mb, 1
instance = comp, \motor3_control|qcb_deb_cnt[0] , motor3_control|qcb_deb_cnt[0], top_4mb, 1
instance = comp, \motor3_control|qcb_deb_cnt[1] , motor3_control|qcb_deb_cnt[1], top_4mb, 1
instance = comp, \motor3_control|qcb_deb_cnt[2]~feeder , motor3_control|qcb_deb_cnt[2]~feeder, top_4mb, 1
instance = comp, \motor3_control|qcb_deb_cnt[2] , motor3_control|qcb_deb_cnt[2], top_4mb, 1
instance = comp, \motor3_control|qcb_deb_cnt[3]~feeder , motor3_control|qcb_deb_cnt[3]~feeder, top_4mb, 1
instance = comp, \motor3_control|qcb_deb_cnt[3] , motor3_control|qcb_deb_cnt[3], top_4mb, 1
instance = comp, \motor3_control|qcb_deb_cnt[4] , motor3_control|qcb_deb_cnt[4], top_4mb, 1
instance = comp, \motor3_control|WideAnd1~0 , motor3_control|WideAnd1~0, top_4mb, 1
instance = comp, \motor3_control|WideAnd1 , motor3_control|WideAnd1, top_4mb, 1
instance = comp, \motor3_control|qcb_deb , motor3_control|qcb_deb, top_4mb, 1
instance = comp, \motor3_control|qcb_del , motor3_control|qcb_del, top_4mb, 1
instance = comp, \motor3_control|inc_enc_cnt_dir~0 , motor3_control|inc_enc_cnt_dir~0, top_4mb, 1
instance = comp, \motor3_control|inc_enc_cnt_dir~1 , motor3_control|inc_enc_cnt_dir~1, top_4mb, 1
instance = comp, \motor3_control|inc_enc_cnt_dir , motor3_control|inc_enc_cnt_dir, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[0]~32 , motor3_control|qci_cnt[0]~32, top_4mb, 1
instance = comp, \qc3i~input , qc3i~input, top_4mb, 1
instance = comp, \motor3_control|qci_deb_cnt[0]~feeder , motor3_control|qci_deb_cnt[0]~feeder, top_4mb, 1
instance = comp, \motor3_control|qci_deb_cnt[0] , motor3_control|qci_deb_cnt[0], top_4mb, 1
instance = comp, \motor3_control|qci_deb_cnt[1] , motor3_control|qci_deb_cnt[1], top_4mb, 1
instance = comp, \motor3_control|qci_deb_cnt[2] , motor3_control|qci_deb_cnt[2], top_4mb, 1
instance = comp, \motor3_control|qci_deb_cnt[3]~feeder , motor3_control|qci_deb_cnt[3]~feeder, top_4mb, 1
instance = comp, \motor3_control|qci_deb_cnt[3] , motor3_control|qci_deb_cnt[3], top_4mb, 1
instance = comp, \motor3_control|qci_deb_cnt[4] , motor3_control|qci_deb_cnt[4], top_4mb, 1
instance = comp, \motor3_control|WideAnd2~0 , motor3_control|WideAnd2~0, top_4mb, 1
instance = comp, \motor3_control|WideAnd2 , motor3_control|WideAnd2, top_4mb, 1
instance = comp, \motor3_control|qci_deb , motor3_control|qci_deb, top_4mb, 1
instance = comp, \motor3_control|qci_del~feeder , motor3_control|qci_del~feeder, top_4mb, 1
instance = comp, \motor3_control|qci_del , motor3_control|qci_del, top_4mb, 1
instance = comp, \motor3_control|qci_cnt_rst~0 , motor3_control|qci_cnt_rst~0, top_4mb, 1
instance = comp, \motor3_control|qci_cnt_rst , motor3_control|qci_cnt_rst, top_4mb, 1
instance = comp, \motor3_control|inc_enc_cnt_en~0 , motor3_control|inc_enc_cnt_en~0, top_4mb, 1
instance = comp, \motor3_control|inc_enc_cnt_en , motor3_control|inc_enc_cnt_en, top_4mb, 1
instance = comp, \motor3_control|qci_cnt_en~0 , motor3_control|qci_cnt_en~0, top_4mb, 1
instance = comp, \motor3_control|qci_cnt_en , motor3_control|qci_cnt_en, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[18]~96 , motor3_control|qci_cnt[18]~96, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[0] , motor3_control|qci_cnt[0], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[1]~34 , motor3_control|qci_cnt[1]~34, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[1] , motor3_control|qci_cnt[1], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[2]~36 , motor3_control|qci_cnt[2]~36, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[2] , motor3_control|qci_cnt[2], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[3]~38 , motor3_control|qci_cnt[3]~38, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[3] , motor3_control|qci_cnt[3], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[4]~40 , motor3_control|qci_cnt[4]~40, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[4] , motor3_control|qci_cnt[4], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[5]~42 , motor3_control|qci_cnt[5]~42, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[5] , motor3_control|qci_cnt[5], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[6]~44 , motor3_control|qci_cnt[6]~44, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[6] , motor3_control|qci_cnt[6], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[7]~46 , motor3_control|qci_cnt[7]~46, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[7] , motor3_control|qci_cnt[7], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[8]~48 , motor3_control|qci_cnt[8]~48, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[8] , motor3_control|qci_cnt[8], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[9]~50 , motor3_control|qci_cnt[9]~50, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[9] , motor3_control|qci_cnt[9], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[10]~52 , motor3_control|qci_cnt[10]~52, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[10] , motor3_control|qci_cnt[10], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[11]~54 , motor3_control|qci_cnt[11]~54, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[11] , motor3_control|qci_cnt[11], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[12]~56 , motor3_control|qci_cnt[12]~56, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[12] , motor3_control|qci_cnt[12], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[13]~58 , motor3_control|qci_cnt[13]~58, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[13] , motor3_control|qci_cnt[13], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[14]~60 , motor3_control|qci_cnt[14]~60, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[14] , motor3_control|qci_cnt[14], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[15]~62 , motor3_control|qci_cnt[15]~62, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[15] , motor3_control|qci_cnt[15], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[16]~64 , motor3_control|qci_cnt[16]~64, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[16] , motor3_control|qci_cnt[16], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[17]~66 , motor3_control|qci_cnt[17]~66, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[17] , motor3_control|qci_cnt[17], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[18]~68 , motor3_control|qci_cnt[18]~68, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[18] , motor3_control|qci_cnt[18], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[19]~70 , motor3_control|qci_cnt[19]~70, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[19] , motor3_control|qci_cnt[19], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[20]~72 , motor3_control|qci_cnt[20]~72, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[20] , motor3_control|qci_cnt[20], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[21]~74 , motor3_control|qci_cnt[21]~74, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[21] , motor3_control|qci_cnt[21], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[22]~76 , motor3_control|qci_cnt[22]~76, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[22] , motor3_control|qci_cnt[22], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[23]~78 , motor3_control|qci_cnt[23]~78, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[23] , motor3_control|qci_cnt[23], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[24]~80 , motor3_control|qci_cnt[24]~80, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[24] , motor3_control|qci_cnt[24], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[25]~82 , motor3_control|qci_cnt[25]~82, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[25] , motor3_control|qci_cnt[25], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[26]~84 , motor3_control|qci_cnt[26]~84, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[26] , motor3_control|qci_cnt[26], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[27]~86 , motor3_control|qci_cnt[27]~86, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[27] , motor3_control|qci_cnt[27], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[28]~88 , motor3_control|qci_cnt[28]~88, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[28] , motor3_control|qci_cnt[28], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[29]~90 , motor3_control|qci_cnt[29]~90, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[29] , motor3_control|qci_cnt[29], top_4mb, 1
instance = comp, \motor3_control|qci_cnt[30]~92 , motor3_control|qci_cnt[30]~92, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[30] , motor3_control|qci_cnt[30], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[31]~0 , motor3_control|incr_enc_def_ticks_reg[31]~0, top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[30] , motor3_control|incr_enc_def_ticks_reg[30], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[29] , motor3_control|incr_enc_def_ticks_reg[29], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[28] , motor3_control|incr_enc_def_ticks_reg[28], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[27] , motor3_control|incr_enc_def_ticks_reg[27], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[26] , motor3_control|incr_enc_def_ticks_reg[26], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[25] , motor3_control|incr_enc_def_ticks_reg[25], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[24] , motor3_control|incr_enc_def_ticks_reg[24], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[23] , motor3_control|incr_enc_def_ticks_reg[23], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[22] , motor3_control|incr_enc_def_ticks_reg[22], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[21] , motor3_control|incr_enc_def_ticks_reg[21], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[20] , motor3_control|incr_enc_def_ticks_reg[20], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[19] , motor3_control|incr_enc_def_ticks_reg[19], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[18] , motor3_control|incr_enc_def_ticks_reg[18], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[17] , motor3_control|incr_enc_def_ticks_reg[17], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[16] , motor3_control|incr_enc_def_ticks_reg[16], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[15] , motor3_control|incr_enc_def_ticks_reg[15], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[14] , motor3_control|incr_enc_def_ticks_reg[14], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[13] , motor3_control|incr_enc_def_ticks_reg[13], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[12]~1 , motor3_control|incr_enc_def_ticks_reg[12]~1, top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[12] , motor3_control|incr_enc_def_ticks_reg[12], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[11] , motor3_control|incr_enc_def_ticks_reg[11], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[10] , motor3_control|incr_enc_def_ticks_reg[10], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[9] , motor3_control|incr_enc_def_ticks_reg[9], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[8] , motor3_control|incr_enc_def_ticks_reg[8], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[7] , motor3_control|incr_enc_def_ticks_reg[7], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[6] , motor3_control|incr_enc_def_ticks_reg[6], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[5] , motor3_control|incr_enc_def_ticks_reg[5], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[4] , motor3_control|incr_enc_def_ticks_reg[4], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[3] , motor3_control|incr_enc_def_ticks_reg[3], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[2] , motor3_control|incr_enc_def_ticks_reg[2], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[1] , motor3_control|incr_enc_def_ticks_reg[1], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[0] , motor3_control|incr_enc_def_ticks_reg[0], top_4mb, 1
instance = comp, \motor3_control|Add2~0 , motor3_control|Add2~0, top_4mb, 1
instance = comp, \motor3_control|Add2~2 , motor3_control|Add2~2, top_4mb, 1
instance = comp, \motor3_control|Add2~4 , motor3_control|Add2~4, top_4mb, 1
instance = comp, \motor3_control|Add2~6 , motor3_control|Add2~6, top_4mb, 1
instance = comp, \motor3_control|Add2~8 , motor3_control|Add2~8, top_4mb, 1
instance = comp, \motor3_control|Add2~10 , motor3_control|Add2~10, top_4mb, 1
instance = comp, \motor3_control|Add2~12 , motor3_control|Add2~12, top_4mb, 1
instance = comp, \motor3_control|Add2~14 , motor3_control|Add2~14, top_4mb, 1
instance = comp, \motor3_control|Add2~16 , motor3_control|Add2~16, top_4mb, 1
instance = comp, \motor3_control|Add2~18 , motor3_control|Add2~18, top_4mb, 1
instance = comp, \motor3_control|Add2~20 , motor3_control|Add2~20, top_4mb, 1
instance = comp, \motor3_control|Add2~22 , motor3_control|Add2~22, top_4mb, 1
instance = comp, \motor3_control|Add2~24 , motor3_control|Add2~24, top_4mb, 1
instance = comp, \motor3_control|Add2~26 , motor3_control|Add2~26, top_4mb, 1
instance = comp, \motor3_control|Add2~28 , motor3_control|Add2~28, top_4mb, 1
instance = comp, \motor3_control|Add2~30 , motor3_control|Add2~30, top_4mb, 1
instance = comp, \motor3_control|Add2~32 , motor3_control|Add2~32, top_4mb, 1
instance = comp, \motor3_control|Add2~34 , motor3_control|Add2~34, top_4mb, 1
instance = comp, \motor3_control|Add2~36 , motor3_control|Add2~36, top_4mb, 1
instance = comp, \motor3_control|Add2~38 , motor3_control|Add2~38, top_4mb, 1
instance = comp, \motor3_control|Add2~40 , motor3_control|Add2~40, top_4mb, 1
instance = comp, \motor3_control|Add2~42 , motor3_control|Add2~42, top_4mb, 1
instance = comp, \motor3_control|Add2~44 , motor3_control|Add2~44, top_4mb, 1
instance = comp, \motor3_control|Add2~46 , motor3_control|Add2~46, top_4mb, 1
instance = comp, \motor3_control|Add2~48 , motor3_control|Add2~48, top_4mb, 1
instance = comp, \motor3_control|Add2~50 , motor3_control|Add2~50, top_4mb, 1
instance = comp, \motor3_control|Add2~52 , motor3_control|Add2~52, top_4mb, 1
instance = comp, \motor3_control|Add2~54 , motor3_control|Add2~54, top_4mb, 1
instance = comp, \motor3_control|Add2~56 , motor3_control|Add2~56, top_4mb, 1
instance = comp, \motor3_control|Add2~58 , motor3_control|Add2~58, top_4mb, 1
instance = comp, \motor3_control|Add2~60 , motor3_control|Add2~60, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[0]~0 , motor3_control|incr_enc_error[0]~0, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[1]~2 , motor3_control|incr_enc_error[1]~2, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[2]~4 , motor3_control|incr_enc_error[2]~4, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[3]~6 , motor3_control|incr_enc_error[3]~6, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[4]~8 , motor3_control|incr_enc_error[4]~8, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[5]~10 , motor3_control|incr_enc_error[5]~10, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[6]~12 , motor3_control|incr_enc_error[6]~12, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[7]~14 , motor3_control|incr_enc_error[7]~14, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[8]~16 , motor3_control|incr_enc_error[8]~16, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[9]~18 , motor3_control|incr_enc_error[9]~18, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[10]~20 , motor3_control|incr_enc_error[10]~20, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[11]~22 , motor3_control|incr_enc_error[11]~22, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[12]~24 , motor3_control|incr_enc_error[12]~24, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[13]~26 , motor3_control|incr_enc_error[13]~26, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[14]~28 , motor3_control|incr_enc_error[14]~28, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[15]~30 , motor3_control|incr_enc_error[15]~30, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[16]~32 , motor3_control|incr_enc_error[16]~32, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[17]~34 , motor3_control|incr_enc_error[17]~34, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[18]~36 , motor3_control|incr_enc_error[18]~36, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[19]~38 , motor3_control|incr_enc_error[19]~38, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[20]~40 , motor3_control|incr_enc_error[20]~40, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[21]~42 , motor3_control|incr_enc_error[21]~42, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[22]~44 , motor3_control|incr_enc_error[22]~44, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[23]~46 , motor3_control|incr_enc_error[23]~46, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[24]~48 , motor3_control|incr_enc_error[24]~48, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[25]~50 , motor3_control|incr_enc_error[25]~50, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[26]~52 , motor3_control|incr_enc_error[26]~52, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[27]~54 , motor3_control|incr_enc_error[27]~54, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[28]~56 , motor3_control|incr_enc_error[28]~56, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[29]~58 , motor3_control|incr_enc_error[29]~58, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[30]~60 , motor3_control|incr_enc_error[30]~60, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~14 , motor3_control|incr_enc_error_reg~14, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[31]~94 , motor3_control|qci_cnt[31]~94, top_4mb, 1
instance = comp, \motor3_control|qci_cnt[31] , motor3_control|qci_cnt[31], top_4mb, 1
instance = comp, \motor3_control|incr_enc_def_ticks_reg[31] , motor3_control|incr_enc_def_ticks_reg[31], top_4mb, 1
instance = comp, \motor3_control|Add2~62 , motor3_control|Add2~62, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error[31]~62 , motor3_control|incr_enc_error[31]~62, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~0 , motor3_control|incr_enc_error_reg~0, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[31] , motor3_control|incr_enc_error_reg[31], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~15 , motor3_control|incr_enc_error_reg~15, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[29] , motor3_control|incr_enc_error_reg[29], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~16 , motor3_control|incr_enc_error_reg~16, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[28] , motor3_control|incr_enc_error_reg[28], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~17 , motor3_control|incr_enc_error_reg~17, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[27] , motor3_control|incr_enc_error_reg[27], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~18 , motor3_control|incr_enc_error_reg~18, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[26] , motor3_control|incr_enc_error_reg[26], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~19 , motor3_control|incr_enc_error_reg~19, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[25] , motor3_control|incr_enc_error_reg[25], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~20 , motor3_control|incr_enc_error_reg~20, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[24] , motor3_control|incr_enc_error_reg[24], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~21 , motor3_control|incr_enc_error_reg~21, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[23] , motor3_control|incr_enc_error_reg[23], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~22 , motor3_control|incr_enc_error_reg~22, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[22] , motor3_control|incr_enc_error_reg[22], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~23 , motor3_control|incr_enc_error_reg~23, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[21] , motor3_control|incr_enc_error_reg[21], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~24 , motor3_control|incr_enc_error_reg~24, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[20] , motor3_control|incr_enc_error_reg[20], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~25 , motor3_control|incr_enc_error_reg~25, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[19] , motor3_control|incr_enc_error_reg[19], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~26 , motor3_control|incr_enc_error_reg~26, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[18] , motor3_control|incr_enc_error_reg[18], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~27 , motor3_control|incr_enc_error_reg~27, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[17] , motor3_control|incr_enc_error_reg[17], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~28 , motor3_control|incr_enc_error_reg~28, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[16] , motor3_control|incr_enc_error_reg[16], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~29 , motor3_control|incr_enc_error_reg~29, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[15] , motor3_control|incr_enc_error_reg[15], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~30 , motor3_control|incr_enc_error_reg~30, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[14] , motor3_control|incr_enc_error_reg[14], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~31 , motor3_control|incr_enc_error_reg~31, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[13] , motor3_control|incr_enc_error_reg[13], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~32 , motor3_control|incr_enc_error_reg~32, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[12] , motor3_control|incr_enc_error_reg[12], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~33 , motor3_control|incr_enc_error_reg~33, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[11] , motor3_control|incr_enc_error_reg[11], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~34 , motor3_control|incr_enc_error_reg~34, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[10] , motor3_control|incr_enc_error_reg[10], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~35 , motor3_control|incr_enc_error_reg~35, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[9] , motor3_control|incr_enc_error_reg[9], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~36 , motor3_control|incr_enc_error_reg~36, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[8] , motor3_control|incr_enc_error_reg[8], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~37 , motor3_control|incr_enc_error_reg~37, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[7] , motor3_control|incr_enc_error_reg[7], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~38 , motor3_control|incr_enc_error_reg~38, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[6] , motor3_control|incr_enc_error_reg[6], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~39 , motor3_control|incr_enc_error_reg~39, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[5] , motor3_control|incr_enc_error_reg[5], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~40 , motor3_control|incr_enc_error_reg~40, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[4] , motor3_control|incr_enc_error_reg[4], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~41 , motor3_control|incr_enc_error_reg~41, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[3] , motor3_control|incr_enc_error_reg[3], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~42 , motor3_control|incr_enc_error_reg~42, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[2] , motor3_control|incr_enc_error_reg[2], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~43 , motor3_control|incr_enc_error_reg~43, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[1] , motor3_control|incr_enc_error_reg[1], top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~44 , motor3_control|incr_enc_error_reg~44, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[0] , motor3_control|incr_enc_error_reg[0], top_4mb, 1
instance = comp, \motor3_control|LessThan7~1 , motor3_control|LessThan7~1, top_4mb, 1
instance = comp, \motor3_control|LessThan7~3 , motor3_control|LessThan7~3, top_4mb, 1
instance = comp, \motor3_control|LessThan7~5 , motor3_control|LessThan7~5, top_4mb, 1
instance = comp, \motor3_control|LessThan7~7 , motor3_control|LessThan7~7, top_4mb, 1
instance = comp, \motor3_control|LessThan7~9 , motor3_control|LessThan7~9, top_4mb, 1
instance = comp, \motor3_control|LessThan7~11 , motor3_control|LessThan7~11, top_4mb, 1
instance = comp, \motor3_control|LessThan7~13 , motor3_control|LessThan7~13, top_4mb, 1
instance = comp, \motor3_control|LessThan7~15 , motor3_control|LessThan7~15, top_4mb, 1
instance = comp, \motor3_control|LessThan7~17 , motor3_control|LessThan7~17, top_4mb, 1
instance = comp, \motor3_control|LessThan7~19 , motor3_control|LessThan7~19, top_4mb, 1
instance = comp, \motor3_control|LessThan7~21 , motor3_control|LessThan7~21, top_4mb, 1
instance = comp, \motor3_control|LessThan7~23 , motor3_control|LessThan7~23, top_4mb, 1
instance = comp, \motor3_control|LessThan7~25 , motor3_control|LessThan7~25, top_4mb, 1
instance = comp, \motor3_control|LessThan7~27 , motor3_control|LessThan7~27, top_4mb, 1
instance = comp, \motor3_control|LessThan7~29 , motor3_control|LessThan7~29, top_4mb, 1
instance = comp, \motor3_control|LessThan7~31 , motor3_control|LessThan7~31, top_4mb, 1
instance = comp, \motor3_control|LessThan7~33 , motor3_control|LessThan7~33, top_4mb, 1
instance = comp, \motor3_control|LessThan7~35 , motor3_control|LessThan7~35, top_4mb, 1
instance = comp, \motor3_control|LessThan7~37 , motor3_control|LessThan7~37, top_4mb, 1
instance = comp, \motor3_control|LessThan7~39 , motor3_control|LessThan7~39, top_4mb, 1
instance = comp, \motor3_control|LessThan7~41 , motor3_control|LessThan7~41, top_4mb, 1
instance = comp, \motor3_control|LessThan7~43 , motor3_control|LessThan7~43, top_4mb, 1
instance = comp, \motor3_control|LessThan7~45 , motor3_control|LessThan7~45, top_4mb, 1
instance = comp, \motor3_control|LessThan7~47 , motor3_control|LessThan7~47, top_4mb, 1
instance = comp, \motor3_control|LessThan7~49 , motor3_control|LessThan7~49, top_4mb, 1
instance = comp, \motor3_control|LessThan7~51 , motor3_control|LessThan7~51, top_4mb, 1
instance = comp, \motor3_control|LessThan7~53 , motor3_control|LessThan7~53, top_4mb, 1
instance = comp, \motor3_control|LessThan7~55 , motor3_control|LessThan7~55, top_4mb, 1
instance = comp, \motor3_control|LessThan7~57 , motor3_control|LessThan7~57, top_4mb, 1
instance = comp, \motor3_control|LessThan7~59 , motor3_control|LessThan7~59, top_4mb, 1
instance = comp, \motor3_control|LessThan7~61 , motor3_control|LessThan7~61, top_4mb, 1
instance = comp, \motor3_control|LessThan7~62 , motor3_control|LessThan7~62, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~1 , motor3_control|incr_enc_error_reg~1, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~2 , motor3_control|incr_enc_error_reg~2, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~8 , motor3_control|incr_enc_error_reg~8, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~7 , motor3_control|incr_enc_error_reg~7, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~5 , motor3_control|incr_enc_error_reg~5, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~6 , motor3_control|incr_enc_error_reg~6, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[20]~9 , motor3_control|incr_enc_error_reg[20]~9, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~3 , motor3_control|incr_enc_error_reg~3, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg~4 , motor3_control|incr_enc_error_reg~4, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[20]~10 , motor3_control|incr_enc_error_reg[20]~10, top_4mb, 1
instance = comp, \motor3_control|LessThan6~1 , motor3_control|LessThan6~1, top_4mb, 1
instance = comp, \motor3_control|LessThan6~3 , motor3_control|LessThan6~3, top_4mb, 1
instance = comp, \motor3_control|LessThan6~5 , motor3_control|LessThan6~5, top_4mb, 1
instance = comp, \motor3_control|LessThan6~7 , motor3_control|LessThan6~7, top_4mb, 1
instance = comp, \motor3_control|LessThan6~9 , motor3_control|LessThan6~9, top_4mb, 1
instance = comp, \motor3_control|LessThan6~11 , motor3_control|LessThan6~11, top_4mb, 1
instance = comp, \motor3_control|LessThan6~13 , motor3_control|LessThan6~13, top_4mb, 1
instance = comp, \motor3_control|LessThan6~15 , motor3_control|LessThan6~15, top_4mb, 1
instance = comp, \motor3_control|LessThan6~17 , motor3_control|LessThan6~17, top_4mb, 1
instance = comp, \motor3_control|LessThan6~19 , motor3_control|LessThan6~19, top_4mb, 1
instance = comp, \motor3_control|LessThan6~21 , motor3_control|LessThan6~21, top_4mb, 1
instance = comp, \motor3_control|LessThan6~23 , motor3_control|LessThan6~23, top_4mb, 1
instance = comp, \motor3_control|LessThan6~25 , motor3_control|LessThan6~25, top_4mb, 1
instance = comp, \motor3_control|LessThan6~27 , motor3_control|LessThan6~27, top_4mb, 1
instance = comp, \motor3_control|LessThan6~29 , motor3_control|LessThan6~29, top_4mb, 1
instance = comp, \motor3_control|LessThan6~31 , motor3_control|LessThan6~31, top_4mb, 1
instance = comp, \motor3_control|LessThan6~33 , motor3_control|LessThan6~33, top_4mb, 1
instance = comp, \motor3_control|LessThan6~35 , motor3_control|LessThan6~35, top_4mb, 1
instance = comp, \motor3_control|LessThan6~37 , motor3_control|LessThan6~37, top_4mb, 1
instance = comp, \motor3_control|LessThan6~39 , motor3_control|LessThan6~39, top_4mb, 1
instance = comp, \motor3_control|LessThan6~41 , motor3_control|LessThan6~41, top_4mb, 1
instance = comp, \motor3_control|LessThan6~43 , motor3_control|LessThan6~43, top_4mb, 1
instance = comp, \motor3_control|LessThan6~45 , motor3_control|LessThan6~45, top_4mb, 1
instance = comp, \motor3_control|LessThan6~47 , motor3_control|LessThan6~47, top_4mb, 1
instance = comp, \motor3_control|LessThan6~49 , motor3_control|LessThan6~49, top_4mb, 1
instance = comp, \motor3_control|LessThan6~51 , motor3_control|LessThan6~51, top_4mb, 1
instance = comp, \motor3_control|LessThan6~53 , motor3_control|LessThan6~53, top_4mb, 1
instance = comp, \motor3_control|LessThan6~55 , motor3_control|LessThan6~55, top_4mb, 1
instance = comp, \motor3_control|LessThan6~57 , motor3_control|LessThan6~57, top_4mb, 1
instance = comp, \motor3_control|LessThan6~59 , motor3_control|LessThan6~59, top_4mb, 1
instance = comp, \motor3_control|LessThan6~61 , motor3_control|LessThan6~61, top_4mb, 1
instance = comp, \motor3_control|LessThan6~62 , motor3_control|LessThan6~62, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[20]~11 , motor3_control|incr_enc_error_reg[20]~11, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[20]~12 , motor3_control|incr_enc_error_reg[20]~12, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[20]~13 , motor3_control|incr_enc_error_reg[20]~13, top_4mb, 1
instance = comp, \motor3_control|incr_enc_error_reg[30] , motor3_control|incr_enc_error_reg[30], top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[23]~0 , motor2_control|pwm_cycle_reg[23]~0, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[30] , motor2_control|pwm_cycle_reg[30], top_4mb, 1
instance = comp, \Selector1~10 , Selector1~10, top_4mb, 1
instance = comp, \Selector1~14 , Selector1~14, top_4mb, 1
instance = comp, \registers_4mb|Equal0~0 , registers_4mb|Equal0~0, top_4mb, 1
instance = comp, \motor3_control|Add6~0 , motor3_control|Add6~0, top_4mb, 1
instance = comp, \motor3_control|Add7~0 , motor3_control|Add7~0, top_4mb, 1
instance = comp, \motor3_control|Add6~94 , motor3_control|Add6~94, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[0] , motor3_control|incr_enc_cnt_reg[0], top_4mb, 1
instance = comp, \motor3_control|Add6~2 , motor3_control|Add6~2, top_4mb, 1
instance = comp, \motor3_control|Add7~2 , motor3_control|Add7~2, top_4mb, 1
instance = comp, \motor3_control|Add6~93 , motor3_control|Add6~93, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[1] , motor3_control|incr_enc_cnt_reg[1], top_4mb, 1
instance = comp, \motor3_control|Add6~4 , motor3_control|Add6~4, top_4mb, 1
instance = comp, \motor3_control|Add7~4 , motor3_control|Add7~4, top_4mb, 1
instance = comp, \motor3_control|Add6~92 , motor3_control|Add6~92, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[2] , motor3_control|incr_enc_cnt_reg[2], top_4mb, 1
instance = comp, \motor3_control|Add6~6 , motor3_control|Add6~6, top_4mb, 1
instance = comp, \motor3_control|Add7~6 , motor3_control|Add7~6, top_4mb, 1
instance = comp, \motor3_control|Add6~91 , motor3_control|Add6~91, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[3] , motor3_control|incr_enc_cnt_reg[3], top_4mb, 1
instance = comp, \motor3_control|Add6~8 , motor3_control|Add6~8, top_4mb, 1
instance = comp, \motor3_control|Add7~8 , motor3_control|Add7~8, top_4mb, 1
instance = comp, \motor3_control|Add6~90 , motor3_control|Add6~90, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[4] , motor3_control|incr_enc_cnt_reg[4], top_4mb, 1
instance = comp, \motor3_control|Add7~10 , motor3_control|Add7~10, top_4mb, 1
instance = comp, \motor3_control|Add6~10 , motor3_control|Add6~10, top_4mb, 1
instance = comp, \motor3_control|Add6~89 , motor3_control|Add6~89, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[5] , motor3_control|incr_enc_cnt_reg[5], top_4mb, 1
instance = comp, \motor3_control|Add7~12 , motor3_control|Add7~12, top_4mb, 1
instance = comp, \motor3_control|Add6~12 , motor3_control|Add6~12, top_4mb, 1
instance = comp, \motor3_control|Add6~88 , motor3_control|Add6~88, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[6] , motor3_control|incr_enc_cnt_reg[6], top_4mb, 1
instance = comp, \motor3_control|Add7~14 , motor3_control|Add7~14, top_4mb, 1
instance = comp, \motor3_control|Add6~14 , motor3_control|Add6~14, top_4mb, 1
instance = comp, \motor3_control|Add6~87 , motor3_control|Add6~87, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[7] , motor3_control|incr_enc_cnt_reg[7], top_4mb, 1
instance = comp, \motor3_control|Add6~16 , motor3_control|Add6~16, top_4mb, 1
instance = comp, \motor3_control|Add7~16 , motor3_control|Add7~16, top_4mb, 1
instance = comp, \motor3_control|Add6~86 , motor3_control|Add6~86, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[8] , motor3_control|incr_enc_cnt_reg[8], top_4mb, 1
instance = comp, \motor3_control|Add6~18 , motor3_control|Add6~18, top_4mb, 1
instance = comp, \motor3_control|Add7~18 , motor3_control|Add7~18, top_4mb, 1
instance = comp, \motor3_control|Add6~85 , motor3_control|Add6~85, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[9] , motor3_control|incr_enc_cnt_reg[9], top_4mb, 1
instance = comp, \motor3_control|Add7~20 , motor3_control|Add7~20, top_4mb, 1
instance = comp, \motor3_control|Add6~20 , motor3_control|Add6~20, top_4mb, 1
instance = comp, \motor3_control|Add6~84 , motor3_control|Add6~84, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[10] , motor3_control|incr_enc_cnt_reg[10], top_4mb, 1
instance = comp, \motor3_control|Add6~22 , motor3_control|Add6~22, top_4mb, 1
instance = comp, \motor3_control|Add7~22 , motor3_control|Add7~22, top_4mb, 1
instance = comp, \motor3_control|Add6~83 , motor3_control|Add6~83, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[11] , motor3_control|incr_enc_cnt_reg[11], top_4mb, 1
instance = comp, \motor3_control|Add6~24 , motor3_control|Add6~24, top_4mb, 1
instance = comp, \motor3_control|Add7~24 , motor3_control|Add7~24, top_4mb, 1
instance = comp, \motor3_control|Add6~82 , motor3_control|Add6~82, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[12] , motor3_control|incr_enc_cnt_reg[12], top_4mb, 1
instance = comp, \motor3_control|Add7~26 , motor3_control|Add7~26, top_4mb, 1
instance = comp, \motor3_control|Add6~26 , motor3_control|Add6~26, top_4mb, 1
instance = comp, \motor3_control|Add6~81 , motor3_control|Add6~81, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[13] , motor3_control|incr_enc_cnt_reg[13], top_4mb, 1
instance = comp, \motor3_control|Add6~28 , motor3_control|Add6~28, top_4mb, 1
instance = comp, \motor3_control|Add7~28 , motor3_control|Add7~28, top_4mb, 1
instance = comp, \motor3_control|Add6~80 , motor3_control|Add6~80, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[14] , motor3_control|incr_enc_cnt_reg[14], top_4mb, 1
instance = comp, \motor3_control|Add7~30 , motor3_control|Add7~30, top_4mb, 1
instance = comp, \motor3_control|Add6~30 , motor3_control|Add6~30, top_4mb, 1
instance = comp, \motor3_control|Add6~79 , motor3_control|Add6~79, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[15] , motor3_control|incr_enc_cnt_reg[15], top_4mb, 1
instance = comp, \motor3_control|Add6~32 , motor3_control|Add6~32, top_4mb, 1
instance = comp, \motor3_control|Add7~32 , motor3_control|Add7~32, top_4mb, 1
instance = comp, \motor3_control|Add6~78 , motor3_control|Add6~78, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[16] , motor3_control|incr_enc_cnt_reg[16], top_4mb, 1
instance = comp, \motor3_control|Add6~34 , motor3_control|Add6~34, top_4mb, 1
instance = comp, \motor3_control|Add7~34 , motor3_control|Add7~34, top_4mb, 1
instance = comp, \motor3_control|Add6~77 , motor3_control|Add6~77, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[17] , motor3_control|incr_enc_cnt_reg[17], top_4mb, 1
instance = comp, \motor3_control|Add6~36 , motor3_control|Add6~36, top_4mb, 1
instance = comp, \motor3_control|Add7~36 , motor3_control|Add7~36, top_4mb, 1
instance = comp, \motor3_control|Add6~76 , motor3_control|Add6~76, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[18] , motor3_control|incr_enc_cnt_reg[18], top_4mb, 1
instance = comp, \motor3_control|Add7~38 , motor3_control|Add7~38, top_4mb, 1
instance = comp, \motor3_control|Add6~38 , motor3_control|Add6~38, top_4mb, 1
instance = comp, \motor3_control|Add6~75 , motor3_control|Add6~75, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[19] , motor3_control|incr_enc_cnt_reg[19], top_4mb, 1
instance = comp, \motor3_control|Add7~40 , motor3_control|Add7~40, top_4mb, 1
instance = comp, \motor3_control|Add6~40 , motor3_control|Add6~40, top_4mb, 1
instance = comp, \motor3_control|Add6~74 , motor3_control|Add6~74, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[20] , motor3_control|incr_enc_cnt_reg[20], top_4mb, 1
instance = comp, \motor3_control|Add7~42 , motor3_control|Add7~42, top_4mb, 1
instance = comp, \motor3_control|Add6~42 , motor3_control|Add6~42, top_4mb, 1
instance = comp, \motor3_control|Add6~73 , motor3_control|Add6~73, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[21] , motor3_control|incr_enc_cnt_reg[21], top_4mb, 1
instance = comp, \motor3_control|Add7~44 , motor3_control|Add7~44, top_4mb, 1
instance = comp, \motor3_control|Add6~44 , motor3_control|Add6~44, top_4mb, 1
instance = comp, \motor3_control|Add6~72 , motor3_control|Add6~72, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[22] , motor3_control|incr_enc_cnt_reg[22], top_4mb, 1
instance = comp, \motor3_control|Add7~46 , motor3_control|Add7~46, top_4mb, 1
instance = comp, \motor3_control|Add6~46 , motor3_control|Add6~46, top_4mb, 1
instance = comp, \motor3_control|Add6~71 , motor3_control|Add6~71, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[23] , motor3_control|incr_enc_cnt_reg[23], top_4mb, 1
instance = comp, \motor3_control|Add6~48 , motor3_control|Add6~48, top_4mb, 1
instance = comp, \motor3_control|Add7~48 , motor3_control|Add7~48, top_4mb, 1
instance = comp, \motor3_control|Add6~70 , motor3_control|Add6~70, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[24] , motor3_control|incr_enc_cnt_reg[24], top_4mb, 1
instance = comp, \motor3_control|Add7~50 , motor3_control|Add7~50, top_4mb, 1
instance = comp, \motor3_control|Add6~50 , motor3_control|Add6~50, top_4mb, 1
instance = comp, \motor3_control|Add6~69 , motor3_control|Add6~69, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[25] , motor3_control|incr_enc_cnt_reg[25], top_4mb, 1
instance = comp, \motor3_control|Add7~52 , motor3_control|Add7~52, top_4mb, 1
instance = comp, \motor3_control|Add6~52 , motor3_control|Add6~52, top_4mb, 1
instance = comp, \motor3_control|Add6~68 , motor3_control|Add6~68, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[26] , motor3_control|incr_enc_cnt_reg[26], top_4mb, 1
instance = comp, \motor3_control|Add7~54 , motor3_control|Add7~54, top_4mb, 1
instance = comp, \motor3_control|Add6~54 , motor3_control|Add6~54, top_4mb, 1
instance = comp, \motor3_control|Add6~67 , motor3_control|Add6~67, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[27] , motor3_control|incr_enc_cnt_reg[27], top_4mb, 1
instance = comp, \motor3_control|Add6~56 , motor3_control|Add6~56, top_4mb, 1
instance = comp, \motor3_control|Add7~56 , motor3_control|Add7~56, top_4mb, 1
instance = comp, \motor3_control|Add6~66 , motor3_control|Add6~66, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[28] , motor3_control|incr_enc_cnt_reg[28], top_4mb, 1
instance = comp, \motor3_control|Add6~58 , motor3_control|Add6~58, top_4mb, 1
instance = comp, \motor3_control|Add7~58 , motor3_control|Add7~58, top_4mb, 1
instance = comp, \motor3_control|Add6~65 , motor3_control|Add6~65, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[29] , motor3_control|incr_enc_cnt_reg[29], top_4mb, 1
instance = comp, \motor3_control|Add7~60 , motor3_control|Add7~60, top_4mb, 1
instance = comp, \motor3_control|Add6~60 , motor3_control|Add6~60, top_4mb, 1
instance = comp, \motor3_control|Add6~64 , motor3_control|Add6~64, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[30] , motor3_control|incr_enc_cnt_reg[30], top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[6]~2 , registers_4mb|buttons_led_reg[6]~2, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[30] , registers_4mb|buttons_led_reg[30], top_4mb, 1
instance = comp, \Equal34~0 , Equal34~0, top_4mb, 1
instance = comp, \Selector1~16 , Selector1~16, top_4mb, 1
instance = comp, \qc4a~input , qc4a~input, top_4mb, 1
instance = comp, \motor4_control|qca_deb_cnt[0]~feeder , motor4_control|qca_deb_cnt[0]~feeder, top_4mb, 1
instance = comp, \motor4_control|qca_deb_cnt[0] , motor4_control|qca_deb_cnt[0], top_4mb, 1
instance = comp, \motor4_control|qca_deb_cnt[1]~feeder , motor4_control|qca_deb_cnt[1]~feeder, top_4mb, 1
instance = comp, \motor4_control|qca_deb_cnt[1] , motor4_control|qca_deb_cnt[1], top_4mb, 1
instance = comp, \motor4_control|qca_deb_cnt[2]~feeder , motor4_control|qca_deb_cnt[2]~feeder, top_4mb, 1
instance = comp, \motor4_control|qca_deb_cnt[2] , motor4_control|qca_deb_cnt[2], top_4mb, 1
instance = comp, \motor4_control|qca_deb_cnt[3] , motor4_control|qca_deb_cnt[3], top_4mb, 1
instance = comp, \motor4_control|qca_deb_cnt[4] , motor4_control|qca_deb_cnt[4], top_4mb, 1
instance = comp, \motor4_control|WideAnd0~0 , motor4_control|WideAnd0~0, top_4mb, 1
instance = comp, \motor4_control|WideAnd0 , motor4_control|WideAnd0, top_4mb, 1
instance = comp, \motor4_control|qca_deb , motor4_control|qca_deb, top_4mb, 1
instance = comp, \motor4_control|qca_del~feeder , motor4_control|qca_del~feeder, top_4mb, 1
instance = comp, \motor4_control|qca_del , motor4_control|qca_del, top_4mb, 1
instance = comp, \qc4b~input , qc4b~input, top_4mb, 1
instance = comp, \motor4_control|qcb_deb_cnt[0] , motor4_control|qcb_deb_cnt[0], top_4mb, 1
instance = comp, \motor4_control|qcb_deb_cnt[1] , motor4_control|qcb_deb_cnt[1], top_4mb, 1
instance = comp, \motor4_control|qcb_deb_cnt[2]~feeder , motor4_control|qcb_deb_cnt[2]~feeder, top_4mb, 1
instance = comp, \motor4_control|qcb_deb_cnt[2] , motor4_control|qcb_deb_cnt[2], top_4mb, 1
instance = comp, \motor4_control|qcb_deb_cnt[3]~feeder , motor4_control|qcb_deb_cnt[3]~feeder, top_4mb, 1
instance = comp, \motor4_control|qcb_deb_cnt[3] , motor4_control|qcb_deb_cnt[3], top_4mb, 1
instance = comp, \motor4_control|qcb_deb_cnt[4] , motor4_control|qcb_deb_cnt[4], top_4mb, 1
instance = comp, \motor4_control|WideAnd1~0 , motor4_control|WideAnd1~0, top_4mb, 1
instance = comp, \motor4_control|WideAnd1 , motor4_control|WideAnd1, top_4mb, 1
instance = comp, \motor4_control|qcb_deb , motor4_control|qcb_deb, top_4mb, 1
instance = comp, \motor4_control|qcb_del , motor4_control|qcb_del, top_4mb, 1
instance = comp, \motor4_control|inc_enc_cnt_dir~0 , motor4_control|inc_enc_cnt_dir~0, top_4mb, 1
instance = comp, \motor4_control|inc_enc_cnt_dir~1 , motor4_control|inc_enc_cnt_dir~1, top_4mb, 1
instance = comp, \motor4_control|inc_enc_cnt_dir , motor4_control|inc_enc_cnt_dir, top_4mb, 1
instance = comp, \motor4_control|Add7~0 , motor4_control|Add7~0, top_4mb, 1
instance = comp, \motor4_control|Add6~0 , motor4_control|Add6~0, top_4mb, 1
instance = comp, \motor4_control|Add6~94 , motor4_control|Add6~94, top_4mb, 1
instance = comp, \motor4_control|inc_enc_cnt_en~0 , motor4_control|inc_enc_cnt_en~0, top_4mb, 1
instance = comp, \motor4_control|inc_enc_cnt_en , motor4_control|inc_enc_cnt_en, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[0] , motor4_control|incr_enc_cnt_reg[0], top_4mb, 1
instance = comp, \motor4_control|Add7~2 , motor4_control|Add7~2, top_4mb, 1
instance = comp, \motor4_control|Add6~2 , motor4_control|Add6~2, top_4mb, 1
instance = comp, \motor4_control|Add6~93 , motor4_control|Add6~93, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[1] , motor4_control|incr_enc_cnt_reg[1], top_4mb, 1
instance = comp, \motor4_control|Add7~4 , motor4_control|Add7~4, top_4mb, 1
instance = comp, \motor4_control|Add6~4 , motor4_control|Add6~4, top_4mb, 1
instance = comp, \motor4_control|Add6~92 , motor4_control|Add6~92, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[2] , motor4_control|incr_enc_cnt_reg[2], top_4mb, 1
instance = comp, \motor4_control|Add7~6 , motor4_control|Add7~6, top_4mb, 1
instance = comp, \motor4_control|Add6~6 , motor4_control|Add6~6, top_4mb, 1
instance = comp, \motor4_control|Add6~91 , motor4_control|Add6~91, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[3] , motor4_control|incr_enc_cnt_reg[3], top_4mb, 1
instance = comp, \motor4_control|Add6~8 , motor4_control|Add6~8, top_4mb, 1
instance = comp, \motor4_control|Add7~8 , motor4_control|Add7~8, top_4mb, 1
instance = comp, \motor4_control|Add6~90 , motor4_control|Add6~90, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[4] , motor4_control|incr_enc_cnt_reg[4], top_4mb, 1
instance = comp, \motor4_control|Add6~10 , motor4_control|Add6~10, top_4mb, 1
instance = comp, \motor4_control|Add7~10 , motor4_control|Add7~10, top_4mb, 1
instance = comp, \motor4_control|Add6~89 , motor4_control|Add6~89, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[5] , motor4_control|incr_enc_cnt_reg[5], top_4mb, 1
instance = comp, \motor4_control|Add6~12 , motor4_control|Add6~12, top_4mb, 1
instance = comp, \motor4_control|Add7~12 , motor4_control|Add7~12, top_4mb, 1
instance = comp, \motor4_control|Add6~88 , motor4_control|Add6~88, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[6] , motor4_control|incr_enc_cnt_reg[6], top_4mb, 1
instance = comp, \motor4_control|Add7~14 , motor4_control|Add7~14, top_4mb, 1
instance = comp, \motor4_control|Add6~14 , motor4_control|Add6~14, top_4mb, 1
instance = comp, \motor4_control|Add6~87 , motor4_control|Add6~87, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[7] , motor4_control|incr_enc_cnt_reg[7], top_4mb, 1
instance = comp, \motor4_control|Add7~16 , motor4_control|Add7~16, top_4mb, 1
instance = comp, \motor4_control|Add6~16 , motor4_control|Add6~16, top_4mb, 1
instance = comp, \motor4_control|Add6~86 , motor4_control|Add6~86, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[8] , motor4_control|incr_enc_cnt_reg[8], top_4mb, 1
instance = comp, \motor4_control|Add7~18 , motor4_control|Add7~18, top_4mb, 1
instance = comp, \motor4_control|Add6~18 , motor4_control|Add6~18, top_4mb, 1
instance = comp, \motor4_control|Add6~85 , motor4_control|Add6~85, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[9] , motor4_control|incr_enc_cnt_reg[9], top_4mb, 1
instance = comp, \motor4_control|Add7~20 , motor4_control|Add7~20, top_4mb, 1
instance = comp, \motor4_control|Add6~20 , motor4_control|Add6~20, top_4mb, 1
instance = comp, \motor4_control|Add6~84 , motor4_control|Add6~84, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[10] , motor4_control|incr_enc_cnt_reg[10], top_4mb, 1
instance = comp, \motor4_control|Add7~22 , motor4_control|Add7~22, top_4mb, 1
instance = comp, \motor4_control|Add6~22 , motor4_control|Add6~22, top_4mb, 1
instance = comp, \motor4_control|Add6~83 , motor4_control|Add6~83, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[11] , motor4_control|incr_enc_cnt_reg[11], top_4mb, 1
instance = comp, \motor4_control|Add7~24 , motor4_control|Add7~24, top_4mb, 1
instance = comp, \motor4_control|Add6~24 , motor4_control|Add6~24, top_4mb, 1
instance = comp, \motor4_control|Add6~82 , motor4_control|Add6~82, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[12] , motor4_control|incr_enc_cnt_reg[12], top_4mb, 1
instance = comp, \motor4_control|Add7~26 , motor4_control|Add7~26, top_4mb, 1
instance = comp, \motor4_control|Add6~26 , motor4_control|Add6~26, top_4mb, 1
instance = comp, \motor4_control|Add6~81 , motor4_control|Add6~81, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[13] , motor4_control|incr_enc_cnt_reg[13], top_4mb, 1
instance = comp, \motor4_control|Add7~28 , motor4_control|Add7~28, top_4mb, 1
instance = comp, \motor4_control|Add6~28 , motor4_control|Add6~28, top_4mb, 1
instance = comp, \motor4_control|Add6~80 , motor4_control|Add6~80, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[14] , motor4_control|incr_enc_cnt_reg[14], top_4mb, 1
instance = comp, \motor4_control|Add6~30 , motor4_control|Add6~30, top_4mb, 1
instance = comp, \motor4_control|Add7~30 , motor4_control|Add7~30, top_4mb, 1
instance = comp, \motor4_control|Add6~79 , motor4_control|Add6~79, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[15] , motor4_control|incr_enc_cnt_reg[15], top_4mb, 1
instance = comp, \motor4_control|Add7~32 , motor4_control|Add7~32, top_4mb, 1
instance = comp, \motor4_control|Add6~32 , motor4_control|Add6~32, top_4mb, 1
instance = comp, \motor4_control|Add6~78 , motor4_control|Add6~78, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[16] , motor4_control|incr_enc_cnt_reg[16], top_4mb, 1
instance = comp, \motor4_control|Add7~34 , motor4_control|Add7~34, top_4mb, 1
instance = comp, \motor4_control|Add6~34 , motor4_control|Add6~34, top_4mb, 1
instance = comp, \motor4_control|Add6~77 , motor4_control|Add6~77, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[17] , motor4_control|incr_enc_cnt_reg[17], top_4mb, 1
instance = comp, \motor4_control|Add6~36 , motor4_control|Add6~36, top_4mb, 1
instance = comp, \motor4_control|Add7~36 , motor4_control|Add7~36, top_4mb, 1
instance = comp, \motor4_control|Add6~76 , motor4_control|Add6~76, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[18] , motor4_control|incr_enc_cnt_reg[18], top_4mb, 1
instance = comp, \motor4_control|Add7~38 , motor4_control|Add7~38, top_4mb, 1
instance = comp, \motor4_control|Add6~38 , motor4_control|Add6~38, top_4mb, 1
instance = comp, \motor4_control|Add6~75 , motor4_control|Add6~75, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[19] , motor4_control|incr_enc_cnt_reg[19], top_4mb, 1
instance = comp, \motor4_control|Add6~40 , motor4_control|Add6~40, top_4mb, 1
instance = comp, \motor4_control|Add7~40 , motor4_control|Add7~40, top_4mb, 1
instance = comp, \motor4_control|Add6~74 , motor4_control|Add6~74, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[20] , motor4_control|incr_enc_cnt_reg[20], top_4mb, 1
instance = comp, \motor4_control|Add6~42 , motor4_control|Add6~42, top_4mb, 1
instance = comp, \motor4_control|Add7~42 , motor4_control|Add7~42, top_4mb, 1
instance = comp, \motor4_control|Add6~73 , motor4_control|Add6~73, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[21] , motor4_control|incr_enc_cnt_reg[21], top_4mb, 1
instance = comp, \motor4_control|Add7~44 , motor4_control|Add7~44, top_4mb, 1
instance = comp, \motor4_control|Add6~44 , motor4_control|Add6~44, top_4mb, 1
instance = comp, \motor4_control|Add6~72 , motor4_control|Add6~72, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[22] , motor4_control|incr_enc_cnt_reg[22], top_4mb, 1
instance = comp, \motor4_control|Add7~46 , motor4_control|Add7~46, top_4mb, 1
instance = comp, \motor4_control|Add6~46 , motor4_control|Add6~46, top_4mb, 1
instance = comp, \motor4_control|Add6~71 , motor4_control|Add6~71, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[23] , motor4_control|incr_enc_cnt_reg[23], top_4mb, 1
instance = comp, \motor4_control|Add7~48 , motor4_control|Add7~48, top_4mb, 1
instance = comp, \motor4_control|Add6~48 , motor4_control|Add6~48, top_4mb, 1
instance = comp, \motor4_control|Add6~70 , motor4_control|Add6~70, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[24] , motor4_control|incr_enc_cnt_reg[24], top_4mb, 1
instance = comp, \motor4_control|Add7~50 , motor4_control|Add7~50, top_4mb, 1
instance = comp, \motor4_control|Add6~50 , motor4_control|Add6~50, top_4mb, 1
instance = comp, \motor4_control|Add6~69 , motor4_control|Add6~69, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[25] , motor4_control|incr_enc_cnt_reg[25], top_4mb, 1
instance = comp, \motor4_control|Add7~52 , motor4_control|Add7~52, top_4mb, 1
instance = comp, \motor4_control|Add6~52 , motor4_control|Add6~52, top_4mb, 1
instance = comp, \motor4_control|Add6~68 , motor4_control|Add6~68, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[26] , motor4_control|incr_enc_cnt_reg[26], top_4mb, 1
instance = comp, \motor4_control|Add7~54 , motor4_control|Add7~54, top_4mb, 1
instance = comp, \motor4_control|Add6~54 , motor4_control|Add6~54, top_4mb, 1
instance = comp, \motor4_control|Add6~67 , motor4_control|Add6~67, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[27] , motor4_control|incr_enc_cnt_reg[27], top_4mb, 1
instance = comp, \motor4_control|Add6~56 , motor4_control|Add6~56, top_4mb, 1
instance = comp, \motor4_control|Add7~56 , motor4_control|Add7~56, top_4mb, 1
instance = comp, \motor4_control|Add6~66 , motor4_control|Add6~66, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[28] , motor4_control|incr_enc_cnt_reg[28], top_4mb, 1
instance = comp, \motor4_control|Add7~58 , motor4_control|Add7~58, top_4mb, 1
instance = comp, \motor4_control|Add6~58 , motor4_control|Add6~58, top_4mb, 1
instance = comp, \motor4_control|Add6~65 , motor4_control|Add6~65, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[29] , motor4_control|incr_enc_cnt_reg[29], top_4mb, 1
instance = comp, \motor4_control|Add7~60 , motor4_control|Add7~60, top_4mb, 1
instance = comp, \motor4_control|Add6~60 , motor4_control|Add6~60, top_4mb, 1
instance = comp, \motor4_control|Add6~64 , motor4_control|Add6~64, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[30] , motor4_control|incr_enc_cnt_reg[30], top_4mb, 1
instance = comp, \Equal42~0 , Equal42~0, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[0]~0 , motor3_control|driver_control_reg[0]~0, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[30] , motor3_control|driver_control_reg[30], top_4mb, 1
instance = comp, \Selector1~7 , Selector1~7, top_4mb, 1
instance = comp, \motor4_control|brake~0 , motor4_control|brake~0, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[30] , motor4_control|motion_control_reg[30], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[16]~16 , motor4_control|abs_enc_error_reg[16]~16, top_4mb, 1
instance = comp, \motor4_control|Add9~0 , motor4_control|Add9~0, top_4mb, 1
instance = comp, \motor4_control|Add9~10 , motor4_control|Add9~10, top_4mb, 1
instance = comp, \motor4_control|Add9~12 , motor4_control|Add9~12, top_4mb, 1
instance = comp, \motor4_control|ssi_clk_cnt[6] , motor4_control|ssi_clk_cnt[6], top_4mb, 1
instance = comp, \motor4_control|Add9~14 , motor4_control|Add9~14, top_4mb, 1
instance = comp, \motor4_control|ssi_clk_cnt[7] , motor4_control|ssi_clk_cnt[7], top_4mb, 1
instance = comp, \motor4_control|Equal10~0 , motor4_control|Equal10~0, top_4mb, 1
instance = comp, \motor4_control|ssi_clk_cnt~3 , motor4_control|ssi_clk_cnt~3, top_4mb, 1
instance = comp, \motor4_control|ssi_clk_cnt[0] , motor4_control|ssi_clk_cnt[0], top_4mb, 1
instance = comp, \motor4_control|Add9~2 , motor4_control|Add9~2, top_4mb, 1
instance = comp, \motor4_control|ssi_clk_cnt~2 , motor4_control|ssi_clk_cnt~2, top_4mb, 1
instance = comp, \motor4_control|ssi_clk_cnt[1] , motor4_control|ssi_clk_cnt[1], top_4mb, 1
instance = comp, \motor4_control|Add9~4 , motor4_control|Add9~4, top_4mb, 1
instance = comp, \motor4_control|ssi_clk_cnt[2] , motor4_control|ssi_clk_cnt[2], top_4mb, 1
instance = comp, \motor4_control|Add9~6 , motor4_control|Add9~6, top_4mb, 1
instance = comp, \motor4_control|ssi_clk_cnt[3] , motor4_control|ssi_clk_cnt[3], top_4mb, 1
instance = comp, \motor4_control|Add9~8 , motor4_control|Add9~8, top_4mb, 1
instance = comp, \motor4_control|ssi_clk_cnt~0 , motor4_control|ssi_clk_cnt~0, top_4mb, 1
instance = comp, \motor4_control|ssi_clk_cnt[4] , motor4_control|ssi_clk_cnt[4], top_4mb, 1
instance = comp, \motor4_control|ssi_clk_cnt~1 , motor4_control|ssi_clk_cnt~1, top_4mb, 1
instance = comp, \motor4_control|ssi_clk_cnt[5] , motor4_control|ssi_clk_cnt[5], top_4mb, 1
instance = comp, \motor4_control|Equal10~1 , motor4_control|Equal10~1, top_4mb, 1
instance = comp, \motor4_control|Equal10~2 , motor4_control|Equal10~2, top_4mb, 1
instance = comp, \motor4_control|ssi_clk_posedge , motor4_control|ssi_clk_posedge, top_4mb, 1
instance = comp, \motor4_control|Add8~0 , motor4_control|Add8~0, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt~5 , motor4_control|ssi_read_cnt~5, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[0] , motor4_control|ssi_read_cnt[0], top_4mb, 1
instance = comp, \motor4_control|Add8~2 , motor4_control|Add8~2, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[1] , motor4_control|ssi_read_cnt[1], top_4mb, 1
instance = comp, \motor4_control|Equal9~3 , motor4_control|Equal9~3, top_4mb, 1
instance = comp, \motor4_control|Add8~4 , motor4_control|Add8~4, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[2] , motor4_control|ssi_read_cnt[2], top_4mb, 1
instance = comp, \motor4_control|Add8~6 , motor4_control|Add8~6, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[3] , motor4_control|ssi_read_cnt[3], top_4mb, 1
instance = comp, \motor4_control|Add8~8 , motor4_control|Add8~8, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt~4 , motor4_control|ssi_read_cnt~4, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[4] , motor4_control|ssi_read_cnt[4], top_4mb, 1
instance = comp, \motor4_control|Add8~10 , motor4_control|Add8~10, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[5] , motor4_control|ssi_read_cnt[5], top_4mb, 1
instance = comp, \motor4_control|Add8~12 , motor4_control|Add8~12, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[6] , motor4_control|ssi_read_cnt[6], top_4mb, 1
instance = comp, \motor4_control|Add8~14 , motor4_control|Add8~14, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[7] , motor4_control|ssi_read_cnt[7], top_4mb, 1
instance = comp, \motor4_control|Add8~16 , motor4_control|Add8~16, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt~3 , motor4_control|ssi_read_cnt~3, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[8] , motor4_control|ssi_read_cnt[8], top_4mb, 1
instance = comp, \motor4_control|Add8~18 , motor4_control|Add8~18, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt~2 , motor4_control|ssi_read_cnt~2, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[9] , motor4_control|ssi_read_cnt[9], top_4mb, 1
instance = comp, \motor4_control|Equal9~1 , motor4_control|Equal9~1, top_4mb, 1
instance = comp, \motor4_control|Equal9~2 , motor4_control|Equal9~2, top_4mb, 1
instance = comp, \motor4_control|Add8~20 , motor4_control|Add8~20, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt~1 , motor4_control|ssi_read_cnt~1, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[10] , motor4_control|ssi_read_cnt[10], top_4mb, 1
instance = comp, \motor4_control|Add8~22 , motor4_control|Add8~22, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[11] , motor4_control|ssi_read_cnt[11], top_4mb, 1
instance = comp, \motor4_control|Add8~24 , motor4_control|Add8~24, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[12] , motor4_control|ssi_read_cnt[12], top_4mb, 1
instance = comp, \motor4_control|Add8~26 , motor4_control|Add8~26, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt~0 , motor4_control|ssi_read_cnt~0, top_4mb, 1
instance = comp, \motor4_control|ssi_read_cnt[13] , motor4_control|ssi_read_cnt[13], top_4mb, 1
instance = comp, \motor4_control|Equal9~0 , motor4_control|Equal9~0, top_4mb, 1
instance = comp, \motor4_control|Equal9~4 , motor4_control|Equal9~4, top_4mb, 1
instance = comp, \motor4_control|ssi_read , motor4_control|ssi_read, top_4mb, 1
instance = comp, \motor4_control|Equal11~0 , motor4_control|Equal11~0, top_4mb, 1
instance = comp, \motor4_control|Equal11~1 , motor4_control|Equal11~1, top_4mb, 1
instance = comp, \motor4_control|ssi_clk_negedge , motor4_control|ssi_clk_negedge, top_4mb, 1
instance = comp, \motor4_control|state_ssi.state_bit_1~0 , motor4_control|state_ssi.state_bit_1~0, top_4mb, 1
instance = comp, \motor4_control|state_ssi.state_bit_1~1 , motor4_control|state_ssi.state_bit_1~1, top_4mb, 1
instance = comp, \motor4_control|state_ssi.state_bit_1 , motor4_control|state_ssi.state_bit_1, top_4mb, 1
instance = comp, \motor4_control|Selector0~0 , motor4_control|Selector0~0, top_4mb, 1
instance = comp, \motor4_control|Add11~4 , motor4_control|Add11~4, top_4mb, 1
instance = comp, \motor4_control|Add11~6 , motor4_control|Add11~6, top_4mb, 1
instance = comp, \motor4_control|Selector1~0 , motor4_control|Selector1~0, top_4mb, 1
instance = comp, \motor4_control|ssi_bit_cnt[3] , motor4_control|ssi_bit_cnt[3], top_4mb, 1
instance = comp, \motor4_control|Add11~8 , motor4_control|Add11~8, top_4mb, 1
instance = comp, \motor4_control|Selector0~1 , motor4_control|Selector0~1, top_4mb, 1
instance = comp, \motor4_control|ssi_bit_cnt[4] , motor4_control|ssi_bit_cnt[4], top_4mb, 1
instance = comp, \motor4_control|LessThan8~0 , motor4_control|LessThan8~0, top_4mb, 1
instance = comp, \motor4_control|Add11~10 , motor4_control|Add11~10, top_4mb, 1
instance = comp, \motor4_control|Add11~0 , motor4_control|Add11~0, top_4mb, 1
instance = comp, \motor4_control|Selector4~0 , motor4_control|Selector4~0, top_4mb, 1
instance = comp, \motor4_control|ssi_bit_cnt[0] , motor4_control|ssi_bit_cnt[0], top_4mb, 1
instance = comp, \motor4_control|Add11~2 , motor4_control|Add11~2, top_4mb, 1
instance = comp, \motor4_control|Selector3~0 , motor4_control|Selector3~0, top_4mb, 1
instance = comp, \motor4_control|ssi_bit_cnt[1] , motor4_control|ssi_bit_cnt[1], top_4mb, 1
instance = comp, \motor4_control|Selector2~0 , motor4_control|Selector2~0, top_4mb, 1
instance = comp, \motor4_control|ssi_bit_cnt[2] , motor4_control|ssi_bit_cnt[2], top_4mb, 1
instance = comp, \motor4_control|state_ssi.state_bit_0~0 , motor4_control|state_ssi.state_bit_0~0, top_4mb, 1
instance = comp, \motor4_control|state_ssi.state_bit_0~1 , motor4_control|state_ssi.state_bit_0~1, top_4mb, 1
instance = comp, \motor4_control|state_ssi.state_bit_0 , motor4_control|state_ssi.state_bit_0, top_4mb, 1
instance = comp, \motor4_control|state_ssi.SSI_RISE_EDGE~0 , motor4_control|state_ssi.SSI_RISE_EDGE~0, top_4mb, 1
instance = comp, \motor4_control|Selector38~0 , motor4_control|Selector38~0, top_4mb, 1
instance = comp, \motor4_control|state_ssi.state_bit_1~2 , motor4_control|state_ssi.state_bit_1~2, top_4mb, 1
instance = comp, \motor4_control|Selector42~0 , motor4_control|Selector42~0, top_4mb, 1
instance = comp, \motor4_control|Selector42~1 , motor4_control|Selector42~1, top_4mb, 1
instance = comp, \motor4_control|crc_calc[1] , motor4_control|crc_calc[1], top_4mb, 1
instance = comp, \motor4_control|Selector41~0 , motor4_control|Selector41~0, top_4mb, 1
instance = comp, \motor4_control|crc_calc[2] , motor4_control|crc_calc[2], top_4mb, 1
instance = comp, \motor4_control|Selector40~0 , motor4_control|Selector40~0, top_4mb, 1
instance = comp, \motor4_control|crc_calc[3] , motor4_control|crc_calc[3], top_4mb, 1
instance = comp, \motor4_control|Selector39~0 , motor4_control|Selector39~0, top_4mb, 1
instance = comp, \motor4_control|crc_calc[4] , motor4_control|crc_calc[4], top_4mb, 1
instance = comp, \motor4_control|Selector38~1 , motor4_control|Selector38~1, top_4mb, 1
instance = comp, \motor4_control|crc_calc[5] , motor4_control|crc_calc[5], top_4mb, 1
instance = comp, \ssi_d4~input , ssi_d4~input, top_4mb, 1
instance = comp, \motor4_control|LessThan10~0 , motor4_control|LessThan10~0, top_4mb, 1
instance = comp, \motor4_control|crc_calc~0 , motor4_control|crc_calc~0, top_4mb, 1
instance = comp, \motor4_control|Selector43~0 , motor4_control|Selector43~0, top_4mb, 1
instance = comp, \motor4_control|Selector43~1 , motor4_control|Selector43~1, top_4mb, 1
instance = comp, \motor4_control|crc_calc[0] , motor4_control|crc_calc[0], top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[31]~0 , motor4_control|abs_enc_position_reg[31]~0, top_4mb, 1
instance = comp, \motor4_control|WideOr0~0 , motor4_control|WideOr0~0, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~48 , motor4_control|abs_enc_error_reg~48, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[26]~49 , motor4_control|abs_enc_error_reg[26]~49, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[16] , motor4_control|abs_enc_error_reg[16], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[17]~18 , motor4_control|abs_enc_error_reg[17]~18, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[17] , motor4_control|abs_enc_error_reg[17], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[18]~20 , motor4_control|abs_enc_error_reg[18]~20, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[18] , motor4_control|abs_enc_error_reg[18], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[19]~22 , motor4_control|abs_enc_error_reg[19]~22, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[19] , motor4_control|abs_enc_error_reg[19], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[20]~24 , motor4_control|abs_enc_error_reg[20]~24, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[20] , motor4_control|abs_enc_error_reg[20], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[21]~26 , motor4_control|abs_enc_error_reg[21]~26, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[21] , motor4_control|abs_enc_error_reg[21], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[22]~28 , motor4_control|abs_enc_error_reg[22]~28, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[22] , motor4_control|abs_enc_error_reg[22], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[23]~30 , motor4_control|abs_enc_error_reg[23]~30, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[23] , motor4_control|abs_enc_error_reg[23], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[24]~32 , motor4_control|abs_enc_error_reg[24]~32, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[24] , motor4_control|abs_enc_error_reg[24], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[25]~34 , motor4_control|abs_enc_error_reg[25]~34, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[25] , motor4_control|abs_enc_error_reg[25], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[26]~36 , motor4_control|abs_enc_error_reg[26]~36, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[26] , motor4_control|abs_enc_error_reg[26], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[27]~38 , motor4_control|abs_enc_error_reg[27]~38, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[27] , motor4_control|abs_enc_error_reg[27], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[28]~40 , motor4_control|abs_enc_error_reg[28]~40, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[28] , motor4_control|abs_enc_error_reg[28], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[29]~42 , motor4_control|abs_enc_error_reg[29]~42, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[29] , motor4_control|abs_enc_error_reg[29], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[30]~44 , motor4_control|abs_enc_error_reg[30]~44, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[30] , motor4_control|abs_enc_error_reg[30], top_4mb, 1
instance = comp, \Selector1~5 , Selector1~5, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[23]~0 , motor3_control|pwm_cycle_reg[23]~0, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[30] , motor3_control|pwm_cycle_reg[30], top_4mb, 1
instance = comp, \Selector1~8 , Selector1~8, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[0]~32 , motor4_control|qci_cnt[0]~32, top_4mb, 1
instance = comp, \qc4i~input , qc4i~input, top_4mb, 1
instance = comp, \motor4_control|qci_deb_cnt[0]~feeder , motor4_control|qci_deb_cnt[0]~feeder, top_4mb, 1
instance = comp, \motor4_control|qci_deb_cnt[0] , motor4_control|qci_deb_cnt[0], top_4mb, 1
instance = comp, \motor4_control|qci_deb_cnt[1] , motor4_control|qci_deb_cnt[1], top_4mb, 1
instance = comp, \motor4_control|qci_deb_cnt[2] , motor4_control|qci_deb_cnt[2], top_4mb, 1
instance = comp, \motor4_control|qci_deb_cnt[3]~feeder , motor4_control|qci_deb_cnt[3]~feeder, top_4mb, 1
instance = comp, \motor4_control|qci_deb_cnt[3] , motor4_control|qci_deb_cnt[3], top_4mb, 1
instance = comp, \motor4_control|qci_deb_cnt[4] , motor4_control|qci_deb_cnt[4], top_4mb, 1
instance = comp, \motor4_control|WideAnd2~0 , motor4_control|WideAnd2~0, top_4mb, 1
instance = comp, \motor4_control|WideAnd2 , motor4_control|WideAnd2, top_4mb, 1
instance = comp, \motor4_control|qci_deb , motor4_control|qci_deb, top_4mb, 1
instance = comp, \motor4_control|qci_del , motor4_control|qci_del, top_4mb, 1
instance = comp, \motor4_control|qci_cnt_rst~0 , motor4_control|qci_cnt_rst~0, top_4mb, 1
instance = comp, \motor4_control|qci_cnt_rst , motor4_control|qci_cnt_rst, top_4mb, 1
instance = comp, \motor4_control|qci_cnt_en~0 , motor4_control|qci_cnt_en~0, top_4mb, 1
instance = comp, \motor4_control|qci_cnt_en , motor4_control|qci_cnt_en, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[23]~96 , motor4_control|qci_cnt[23]~96, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[0] , motor4_control|qci_cnt[0], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[1]~34 , motor4_control|qci_cnt[1]~34, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[1] , motor4_control|qci_cnt[1], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[2]~36 , motor4_control|qci_cnt[2]~36, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[2] , motor4_control|qci_cnt[2], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[3]~38 , motor4_control|qci_cnt[3]~38, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[3] , motor4_control|qci_cnt[3], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[4]~40 , motor4_control|qci_cnt[4]~40, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[4] , motor4_control|qci_cnt[4], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[5]~42 , motor4_control|qci_cnt[5]~42, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[5] , motor4_control|qci_cnt[5], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[6]~44 , motor4_control|qci_cnt[6]~44, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[6] , motor4_control|qci_cnt[6], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[7]~46 , motor4_control|qci_cnt[7]~46, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[7] , motor4_control|qci_cnt[7], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[8]~48 , motor4_control|qci_cnt[8]~48, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[8] , motor4_control|qci_cnt[8], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[9]~50 , motor4_control|qci_cnt[9]~50, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[9] , motor4_control|qci_cnt[9], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[10]~52 , motor4_control|qci_cnt[10]~52, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[10] , motor4_control|qci_cnt[10], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[11]~54 , motor4_control|qci_cnt[11]~54, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[11] , motor4_control|qci_cnt[11], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[12]~56 , motor4_control|qci_cnt[12]~56, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[12] , motor4_control|qci_cnt[12], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[13]~58 , motor4_control|qci_cnt[13]~58, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[13] , motor4_control|qci_cnt[13], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[14]~60 , motor4_control|qci_cnt[14]~60, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[14] , motor4_control|qci_cnt[14], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[15]~62 , motor4_control|qci_cnt[15]~62, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[15] , motor4_control|qci_cnt[15], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[16]~64 , motor4_control|qci_cnt[16]~64, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[16] , motor4_control|qci_cnt[16], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[17]~66 , motor4_control|qci_cnt[17]~66, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[17] , motor4_control|qci_cnt[17], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[18]~68 , motor4_control|qci_cnt[18]~68, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[18] , motor4_control|qci_cnt[18], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[19]~70 , motor4_control|qci_cnt[19]~70, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[19] , motor4_control|qci_cnt[19], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[20]~72 , motor4_control|qci_cnt[20]~72, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[20] , motor4_control|qci_cnt[20], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[21]~74 , motor4_control|qci_cnt[21]~74, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[21] , motor4_control|qci_cnt[21], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[22]~76 , motor4_control|qci_cnt[22]~76, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[22] , motor4_control|qci_cnt[22], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[23]~78 , motor4_control|qci_cnt[23]~78, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[23] , motor4_control|qci_cnt[23], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[24]~80 , motor4_control|qci_cnt[24]~80, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[24] , motor4_control|qci_cnt[24], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[25]~82 , motor4_control|qci_cnt[25]~82, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[25] , motor4_control|qci_cnt[25], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[26]~84 , motor4_control|qci_cnt[26]~84, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[26] , motor4_control|qci_cnt[26], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[27]~86 , motor4_control|qci_cnt[27]~86, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[27] , motor4_control|qci_cnt[27], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[28]~88 , motor4_control|qci_cnt[28]~88, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[28] , motor4_control|qci_cnt[28], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[29]~90 , motor4_control|qci_cnt[29]~90, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[29] , motor4_control|qci_cnt[29], top_4mb, 1
instance = comp, \motor4_control|qci_cnt[30]~92 , motor4_control|qci_cnt[30]~92, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[30] , motor4_control|qci_cnt[30], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[29] , motor4_control|incr_enc_def_ticks_reg[29], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[28] , motor4_control|incr_enc_def_ticks_reg[28], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[27] , motor4_control|incr_enc_def_ticks_reg[27], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[26] , motor4_control|incr_enc_def_ticks_reg[26], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[25] , motor4_control|incr_enc_def_ticks_reg[25], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[24] , motor4_control|incr_enc_def_ticks_reg[24], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[23] , motor4_control|incr_enc_def_ticks_reg[23], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[22] , motor4_control|incr_enc_def_ticks_reg[22], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[21] , motor4_control|incr_enc_def_ticks_reg[21], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[20] , motor4_control|incr_enc_def_ticks_reg[20], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[19] , motor4_control|incr_enc_def_ticks_reg[19], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[18] , motor4_control|incr_enc_def_ticks_reg[18], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[17] , motor4_control|incr_enc_def_ticks_reg[17], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[16] , motor4_control|incr_enc_def_ticks_reg[16], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[15] , motor4_control|incr_enc_def_ticks_reg[15], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[14]~1 , motor4_control|incr_enc_def_ticks_reg[14]~1, top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[14] , motor4_control|incr_enc_def_ticks_reg[14], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[13] , motor4_control|incr_enc_def_ticks_reg[13], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[12] , motor4_control|incr_enc_def_ticks_reg[12], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[11] , motor4_control|incr_enc_def_ticks_reg[11], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[10] , motor4_control|incr_enc_def_ticks_reg[10], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[9] , motor4_control|incr_enc_def_ticks_reg[9], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[8] , motor4_control|incr_enc_def_ticks_reg[8], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[7] , motor4_control|incr_enc_def_ticks_reg[7], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[6] , motor4_control|incr_enc_def_ticks_reg[6], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[5] , motor4_control|incr_enc_def_ticks_reg[5], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[4] , motor4_control|incr_enc_def_ticks_reg[4], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[3] , motor4_control|incr_enc_def_ticks_reg[3], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[2] , motor4_control|incr_enc_def_ticks_reg[2], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[1] , motor4_control|incr_enc_def_ticks_reg[1], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[0] , motor4_control|incr_enc_def_ticks_reg[0], top_4mb, 1
instance = comp, \motor4_control|Add2~0 , motor4_control|Add2~0, top_4mb, 1
instance = comp, \motor4_control|Add2~2 , motor4_control|Add2~2, top_4mb, 1
instance = comp, \motor4_control|Add2~4 , motor4_control|Add2~4, top_4mb, 1
instance = comp, \motor4_control|Add2~6 , motor4_control|Add2~6, top_4mb, 1
instance = comp, \motor4_control|Add2~8 , motor4_control|Add2~8, top_4mb, 1
instance = comp, \motor4_control|Add2~10 , motor4_control|Add2~10, top_4mb, 1
instance = comp, \motor4_control|Add2~12 , motor4_control|Add2~12, top_4mb, 1
instance = comp, \motor4_control|Add2~14 , motor4_control|Add2~14, top_4mb, 1
instance = comp, \motor4_control|Add2~16 , motor4_control|Add2~16, top_4mb, 1
instance = comp, \motor4_control|Add2~18 , motor4_control|Add2~18, top_4mb, 1
instance = comp, \motor4_control|Add2~20 , motor4_control|Add2~20, top_4mb, 1
instance = comp, \motor4_control|Add2~22 , motor4_control|Add2~22, top_4mb, 1
instance = comp, \motor4_control|Add2~24 , motor4_control|Add2~24, top_4mb, 1
instance = comp, \motor4_control|Add2~26 , motor4_control|Add2~26, top_4mb, 1
instance = comp, \motor4_control|Add2~28 , motor4_control|Add2~28, top_4mb, 1
instance = comp, \motor4_control|Add2~30 , motor4_control|Add2~30, top_4mb, 1
instance = comp, \motor4_control|Add2~32 , motor4_control|Add2~32, top_4mb, 1
instance = comp, \motor4_control|Add2~34 , motor4_control|Add2~34, top_4mb, 1
instance = comp, \motor4_control|Add2~36 , motor4_control|Add2~36, top_4mb, 1
instance = comp, \motor4_control|Add2~38 , motor4_control|Add2~38, top_4mb, 1
instance = comp, \motor4_control|Add2~40 , motor4_control|Add2~40, top_4mb, 1
instance = comp, \motor4_control|Add2~42 , motor4_control|Add2~42, top_4mb, 1
instance = comp, \motor4_control|Add2~44 , motor4_control|Add2~44, top_4mb, 1
instance = comp, \motor4_control|Add2~46 , motor4_control|Add2~46, top_4mb, 1
instance = comp, \motor4_control|Add2~48 , motor4_control|Add2~48, top_4mb, 1
instance = comp, \motor4_control|Add2~50 , motor4_control|Add2~50, top_4mb, 1
instance = comp, \motor4_control|Add2~52 , motor4_control|Add2~52, top_4mb, 1
instance = comp, \motor4_control|Add2~54 , motor4_control|Add2~54, top_4mb, 1
instance = comp, \motor4_control|Add2~56 , motor4_control|Add2~56, top_4mb, 1
instance = comp, \motor4_control|Add2~58 , motor4_control|Add2~58, top_4mb, 1
instance = comp, \motor4_control|Add2~60 , motor4_control|Add2~60, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[0]~0 , motor4_control|incr_enc_error[0]~0, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[1]~2 , motor4_control|incr_enc_error[1]~2, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[2]~4 , motor4_control|incr_enc_error[2]~4, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[3]~6 , motor4_control|incr_enc_error[3]~6, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[4]~8 , motor4_control|incr_enc_error[4]~8, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[5]~10 , motor4_control|incr_enc_error[5]~10, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[6]~12 , motor4_control|incr_enc_error[6]~12, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[7]~14 , motor4_control|incr_enc_error[7]~14, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[8]~16 , motor4_control|incr_enc_error[8]~16, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[9]~18 , motor4_control|incr_enc_error[9]~18, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[10]~20 , motor4_control|incr_enc_error[10]~20, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[11]~22 , motor4_control|incr_enc_error[11]~22, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[12]~24 , motor4_control|incr_enc_error[12]~24, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[13]~26 , motor4_control|incr_enc_error[13]~26, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[14]~28 , motor4_control|incr_enc_error[14]~28, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[15]~30 , motor4_control|incr_enc_error[15]~30, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[16]~32 , motor4_control|incr_enc_error[16]~32, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[17]~34 , motor4_control|incr_enc_error[17]~34, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[18]~36 , motor4_control|incr_enc_error[18]~36, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[19]~38 , motor4_control|incr_enc_error[19]~38, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[20]~40 , motor4_control|incr_enc_error[20]~40, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[21]~42 , motor4_control|incr_enc_error[21]~42, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[22]~44 , motor4_control|incr_enc_error[22]~44, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[23]~46 , motor4_control|incr_enc_error[23]~46, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[24]~48 , motor4_control|incr_enc_error[24]~48, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[25]~50 , motor4_control|incr_enc_error[25]~50, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[26]~52 , motor4_control|incr_enc_error[26]~52, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[27]~54 , motor4_control|incr_enc_error[27]~54, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[28]~56 , motor4_control|incr_enc_error[28]~56, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[29]~58 , motor4_control|incr_enc_error[29]~58, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[30]~60 , motor4_control|incr_enc_error[30]~60, top_4mb, 1
instance = comp, \motor4_control|always5~0 , motor4_control|always5~0, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~14 , motor4_control|incr_enc_error_reg~14, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[31]~94 , motor4_control|qci_cnt[31]~94, top_4mb, 1
instance = comp, \motor4_control|qci_cnt[31] , motor4_control|qci_cnt[31], top_4mb, 1
instance = comp, \motor4_control|incr_enc_def_ticks_reg[31] , motor4_control|incr_enc_def_ticks_reg[31], top_4mb, 1
instance = comp, \motor4_control|Add2~62 , motor4_control|Add2~62, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error[31]~62 , motor4_control|incr_enc_error[31]~62, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~0 , motor4_control|incr_enc_error_reg~0, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[31] , motor4_control|incr_enc_error_reg[31], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~15 , motor4_control|incr_enc_error_reg~15, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[29] , motor4_control|incr_enc_error_reg[29], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~16 , motor4_control|incr_enc_error_reg~16, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[28] , motor4_control|incr_enc_error_reg[28], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~17 , motor4_control|incr_enc_error_reg~17, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[27] , motor4_control|incr_enc_error_reg[27], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~18 , motor4_control|incr_enc_error_reg~18, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[26] , motor4_control|incr_enc_error_reg[26], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~19 , motor4_control|incr_enc_error_reg~19, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[25] , motor4_control|incr_enc_error_reg[25], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~20 , motor4_control|incr_enc_error_reg~20, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[24] , motor4_control|incr_enc_error_reg[24], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~21 , motor4_control|incr_enc_error_reg~21, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[23] , motor4_control|incr_enc_error_reg[23], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~22 , motor4_control|incr_enc_error_reg~22, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[22] , motor4_control|incr_enc_error_reg[22], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~23 , motor4_control|incr_enc_error_reg~23, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[21] , motor4_control|incr_enc_error_reg[21], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~24 , motor4_control|incr_enc_error_reg~24, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[20] , motor4_control|incr_enc_error_reg[20], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~25 , motor4_control|incr_enc_error_reg~25, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[19] , motor4_control|incr_enc_error_reg[19], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~26 , motor4_control|incr_enc_error_reg~26, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[18] , motor4_control|incr_enc_error_reg[18], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~27 , motor4_control|incr_enc_error_reg~27, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[17] , motor4_control|incr_enc_error_reg[17], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~28 , motor4_control|incr_enc_error_reg~28, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[16] , motor4_control|incr_enc_error_reg[16], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~29 , motor4_control|incr_enc_error_reg~29, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[15] , motor4_control|incr_enc_error_reg[15], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~30 , motor4_control|incr_enc_error_reg~30, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[14] , motor4_control|incr_enc_error_reg[14], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~31 , motor4_control|incr_enc_error_reg~31, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[13] , motor4_control|incr_enc_error_reg[13], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~32 , motor4_control|incr_enc_error_reg~32, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[12] , motor4_control|incr_enc_error_reg[12], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~33 , motor4_control|incr_enc_error_reg~33, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[11] , motor4_control|incr_enc_error_reg[11], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~34 , motor4_control|incr_enc_error_reg~34, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[10] , motor4_control|incr_enc_error_reg[10], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~35 , motor4_control|incr_enc_error_reg~35, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[9] , motor4_control|incr_enc_error_reg[9], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~36 , motor4_control|incr_enc_error_reg~36, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[8] , motor4_control|incr_enc_error_reg[8], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~37 , motor4_control|incr_enc_error_reg~37, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[7] , motor4_control|incr_enc_error_reg[7], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~38 , motor4_control|incr_enc_error_reg~38, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[6] , motor4_control|incr_enc_error_reg[6], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~39 , motor4_control|incr_enc_error_reg~39, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[5] , motor4_control|incr_enc_error_reg[5], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~40 , motor4_control|incr_enc_error_reg~40, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[4] , motor4_control|incr_enc_error_reg[4], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~41 , motor4_control|incr_enc_error_reg~41, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[3] , motor4_control|incr_enc_error_reg[3], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~42 , motor4_control|incr_enc_error_reg~42, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[2] , motor4_control|incr_enc_error_reg[2], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~43 , motor4_control|incr_enc_error_reg~43, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[1] , motor4_control|incr_enc_error_reg[1], top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~44 , motor4_control|incr_enc_error_reg~44, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[0] , motor4_control|incr_enc_error_reg[0], top_4mb, 1
instance = comp, \motor4_control|LessThan7~1 , motor4_control|LessThan7~1, top_4mb, 1
instance = comp, \motor4_control|LessThan7~3 , motor4_control|LessThan7~3, top_4mb, 1
instance = comp, \motor4_control|LessThan7~5 , motor4_control|LessThan7~5, top_4mb, 1
instance = comp, \motor4_control|LessThan7~7 , motor4_control|LessThan7~7, top_4mb, 1
instance = comp, \motor4_control|LessThan7~9 , motor4_control|LessThan7~9, top_4mb, 1
instance = comp, \motor4_control|LessThan7~11 , motor4_control|LessThan7~11, top_4mb, 1
instance = comp, \motor4_control|LessThan7~13 , motor4_control|LessThan7~13, top_4mb, 1
instance = comp, \motor4_control|LessThan7~15 , motor4_control|LessThan7~15, top_4mb, 1
instance = comp, \motor4_control|LessThan7~17 , motor4_control|LessThan7~17, top_4mb, 1
instance = comp, \motor4_control|LessThan7~19 , motor4_control|LessThan7~19, top_4mb, 1
instance = comp, \motor4_control|LessThan7~21 , motor4_control|LessThan7~21, top_4mb, 1
instance = comp, \motor4_control|LessThan7~23 , motor4_control|LessThan7~23, top_4mb, 1
instance = comp, \motor4_control|LessThan7~25 , motor4_control|LessThan7~25, top_4mb, 1
instance = comp, \motor4_control|LessThan7~27 , motor4_control|LessThan7~27, top_4mb, 1
instance = comp, \motor4_control|LessThan7~29 , motor4_control|LessThan7~29, top_4mb, 1
instance = comp, \motor4_control|LessThan7~31 , motor4_control|LessThan7~31, top_4mb, 1
instance = comp, \motor4_control|LessThan7~33 , motor4_control|LessThan7~33, top_4mb, 1
instance = comp, \motor4_control|LessThan7~35 , motor4_control|LessThan7~35, top_4mb, 1
instance = comp, \motor4_control|LessThan7~37 , motor4_control|LessThan7~37, top_4mb, 1
instance = comp, \motor4_control|LessThan7~39 , motor4_control|LessThan7~39, top_4mb, 1
instance = comp, \motor4_control|LessThan7~41 , motor4_control|LessThan7~41, top_4mb, 1
instance = comp, \motor4_control|LessThan7~43 , motor4_control|LessThan7~43, top_4mb, 1
instance = comp, \motor4_control|LessThan7~45 , motor4_control|LessThan7~45, top_4mb, 1
instance = comp, \motor4_control|LessThan7~47 , motor4_control|LessThan7~47, top_4mb, 1
instance = comp, \motor4_control|LessThan7~49 , motor4_control|LessThan7~49, top_4mb, 1
instance = comp, \motor4_control|LessThan7~51 , motor4_control|LessThan7~51, top_4mb, 1
instance = comp, \motor4_control|LessThan7~53 , motor4_control|LessThan7~53, top_4mb, 1
instance = comp, \motor4_control|LessThan7~55 , motor4_control|LessThan7~55, top_4mb, 1
instance = comp, \motor4_control|LessThan7~57 , motor4_control|LessThan7~57, top_4mb, 1
instance = comp, \motor4_control|LessThan7~59 , motor4_control|LessThan7~59, top_4mb, 1
instance = comp, \motor4_control|LessThan7~61 , motor4_control|LessThan7~61, top_4mb, 1
instance = comp, \motor4_control|LessThan7~62 , motor4_control|LessThan7~62, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~3 , motor4_control|incr_enc_error_reg~3, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~2 , motor4_control|incr_enc_error_reg~2, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~7 , motor4_control|incr_enc_error_reg~7, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~6 , motor4_control|incr_enc_error_reg~6, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~5 , motor4_control|incr_enc_error_reg~5, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~8 , motor4_control|incr_enc_error_reg~8, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[16]~9 , motor4_control|incr_enc_error_reg[16]~9, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~4 , motor4_control|incr_enc_error_reg~4, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[16]~10 , motor4_control|incr_enc_error_reg[16]~10, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg~1 , motor4_control|incr_enc_error_reg~1, top_4mb, 1
instance = comp, \motor4_control|LessThan6~1 , motor4_control|LessThan6~1, top_4mb, 1
instance = comp, \motor4_control|LessThan6~3 , motor4_control|LessThan6~3, top_4mb, 1
instance = comp, \motor4_control|LessThan6~5 , motor4_control|LessThan6~5, top_4mb, 1
instance = comp, \motor4_control|LessThan6~7 , motor4_control|LessThan6~7, top_4mb, 1
instance = comp, \motor4_control|LessThan6~9 , motor4_control|LessThan6~9, top_4mb, 1
instance = comp, \motor4_control|LessThan6~11 , motor4_control|LessThan6~11, top_4mb, 1
instance = comp, \motor4_control|LessThan6~13 , motor4_control|LessThan6~13, top_4mb, 1
instance = comp, \motor4_control|LessThan6~15 , motor4_control|LessThan6~15, top_4mb, 1
instance = comp, \motor4_control|LessThan6~17 , motor4_control|LessThan6~17, top_4mb, 1
instance = comp, \motor4_control|LessThan6~19 , motor4_control|LessThan6~19, top_4mb, 1
instance = comp, \motor4_control|LessThan6~21 , motor4_control|LessThan6~21, top_4mb, 1
instance = comp, \motor4_control|LessThan6~23 , motor4_control|LessThan6~23, top_4mb, 1
instance = comp, \motor4_control|LessThan6~25 , motor4_control|LessThan6~25, top_4mb, 1
instance = comp, \motor4_control|LessThan6~27 , motor4_control|LessThan6~27, top_4mb, 1
instance = comp, \motor4_control|LessThan6~29 , motor4_control|LessThan6~29, top_4mb, 1
instance = comp, \motor4_control|LessThan6~31 , motor4_control|LessThan6~31, top_4mb, 1
instance = comp, \motor4_control|LessThan6~33 , motor4_control|LessThan6~33, top_4mb, 1
instance = comp, \motor4_control|LessThan6~35 , motor4_control|LessThan6~35, top_4mb, 1
instance = comp, \motor4_control|LessThan6~37 , motor4_control|LessThan6~37, top_4mb, 1
instance = comp, \motor4_control|LessThan6~39 , motor4_control|LessThan6~39, top_4mb, 1
instance = comp, \motor4_control|LessThan6~41 , motor4_control|LessThan6~41, top_4mb, 1
instance = comp, \motor4_control|LessThan6~43 , motor4_control|LessThan6~43, top_4mb, 1
instance = comp, \motor4_control|LessThan6~45 , motor4_control|LessThan6~45, top_4mb, 1
instance = comp, \motor4_control|LessThan6~47 , motor4_control|LessThan6~47, top_4mb, 1
instance = comp, \motor4_control|LessThan6~49 , motor4_control|LessThan6~49, top_4mb, 1
instance = comp, \motor4_control|LessThan6~51 , motor4_control|LessThan6~51, top_4mb, 1
instance = comp, \motor4_control|LessThan6~53 , motor4_control|LessThan6~53, top_4mb, 1
instance = comp, \motor4_control|LessThan6~55 , motor4_control|LessThan6~55, top_4mb, 1
instance = comp, \motor4_control|LessThan6~57 , motor4_control|LessThan6~57, top_4mb, 1
instance = comp, \motor4_control|LessThan6~59 , motor4_control|LessThan6~59, top_4mb, 1
instance = comp, \motor4_control|LessThan6~61 , motor4_control|LessThan6~61, top_4mb, 1
instance = comp, \motor4_control|LessThan6~62 , motor4_control|LessThan6~62, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[16]~11 , motor4_control|incr_enc_error_reg[16]~11, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[16]~12 , motor4_control|incr_enc_error_reg[16]~12, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[16]~13 , motor4_control|incr_enc_error_reg[16]~13, top_4mb, 1
instance = comp, \motor4_control|incr_enc_error_reg[30] , motor4_control|incr_enc_error_reg[30], top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[0]~36 , motor4_control|ssi_read_quntity[0]~36, top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[0] , motor4_control|ssi_read_quntity[0], top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[1]~12 , motor4_control|ssi_read_quntity[1]~12, top_4mb, 1
instance = comp, \motor4_control|state_ssi.state_bit_1~3 , motor4_control|state_ssi.state_bit_1~3, top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[1] , motor4_control|ssi_read_quntity[1], top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[2]~14 , motor4_control|ssi_read_quntity[2]~14, top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[2] , motor4_control|ssi_read_quntity[2], top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[3]~16 , motor4_control|ssi_read_quntity[3]~16, top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[3] , motor4_control|ssi_read_quntity[3], top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[4]~18 , motor4_control|ssi_read_quntity[4]~18, top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[4] , motor4_control|ssi_read_quntity[4], top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[5]~20 , motor4_control|ssi_read_quntity[5]~20, top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[5] , motor4_control|ssi_read_quntity[5], top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[6]~22 , motor4_control|ssi_read_quntity[6]~22, top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[6] , motor4_control|ssi_read_quntity[6], top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[7]~24 , motor4_control|ssi_read_quntity[7]~24, top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[7] , motor4_control|ssi_read_quntity[7], top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[8]~26 , motor4_control|ssi_read_quntity[8]~26, top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[8] , motor4_control|ssi_read_quntity[8], top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[9]~28 , motor4_control|ssi_read_quntity[9]~28, top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[9] , motor4_control|ssi_read_quntity[9], top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[10]~30 , motor4_control|ssi_read_quntity[10]~30, top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[10] , motor4_control|ssi_read_quntity[10], top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[11]~32 , motor4_control|ssi_read_quntity[11]~32, top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[11] , motor4_control|ssi_read_quntity[11], top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[30]~feeder , motor4_control|abs_enc_position_reg[30]~feeder, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[30] , motor4_control|abs_enc_position_reg[30], top_4mb, 1
instance = comp, \Selector1~6 , Selector1~6, top_4mb, 1
instance = comp, \Selector1~9 , Selector1~9, top_4mb, 1
instance = comp, \Selector1~17 , Selector1~17, top_4mb, 1
instance = comp, \Selector1~28 , Selector1~28, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[31]~feeder , spi_4mb|miso_shift[31]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|state.S_GET_WARN~0 , RLS_Top_inst|M1_ENC|M1_ENC|state.S_GET_WARN~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector7~0 , RLS_Top_inst|M1_ENC|M1_ENC|Selector7~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|WARN_ff~feeder , RLS_Top_inst|M1_ENC|M1_ENC|WARN_ff~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|WARN_ff , RLS_Top_inst|M1_ENC|M1_ENC|WARN_ff, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[29]~feeder , RLS_Top_inst|M1_ENC|ERR_REG[29]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[29] , RLS_Top_inst|M1_ENC|ERR_REG[29], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[29] , RLS_Top_inst|M2_ENC|POS_REG[29], top_4mb, 1
instance = comp, \Equal12~2 , Equal12~2, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~2 , spi_4mb|miso_shift~2, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[29] , registers_4mb|drape_sensor_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~0 , spi_4mb|miso_shift~0, top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[29]~feeder , motor2_control|driver_control_reg[29]~feeder, top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[29] , motor2_control|driver_control_reg[29], top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[29] , motor3_control|motion_control_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~1 , spi_4mb|miso_shift~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Decoder0~4 , ADC_Master_inst|ads_master_inst|Decoder0~4, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[5]~2 , ADC_Master_inst|ads_master_inst|data_rx[5]~2, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[5] , ADC_Master_inst|ads_master_inst|data_rx[5], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[5]~feeder , ADC_Master_inst|ads_master_inst|data_rd[5]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[5] , ADC_Master_inst|ads_master_inst|data_rd[5], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[29] , ADC_Master_inst|DATA_BUFFER[29], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[29]~feeder , RLS_Top_inst|M1_ENC|POS_REG[29]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[29] , RLS_Top_inst|M1_ENC|POS_REG[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~3 , spi_4mb|miso_shift~3, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~4 , spi_4mb|miso_shift~4, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[29] , motor4_control|driver_control_reg[29], top_4mb, 1
instance = comp, \motor2_control|status_bits~0 , motor2_control|status_bits~0, top_4mb, 1
instance = comp, \motor2_control|status_bits~1 , motor2_control|status_bits~1, top_4mb, 1
instance = comp, \motor2_control|status_bits[1] , motor2_control|status_bits[1], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~12 , spi_4mb|miso_shift~12, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[29] , registers_4mb|buttons_led_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~13 , spi_4mb|miso_shift~13, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[29] , motor1_control|abs_enc_position_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~9 , spi_4mb|miso_shift~9, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[29] , motor2_control|pwm_cycle_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~7 , spi_4mb|miso_shift~7, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[29]~feeder , motor1_control|motion_control_reg[29]~feeder, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[29] , motor1_control|motion_control_reg[29], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[29] , motor1_control|driver_control_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~8 , spi_4mb|miso_shift~8, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[29]~feeder , registers_4mb|ABS_ENC_CTRL_REG[29]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[29] , registers_4mb|ABS_ENC_CTRL_REG[29], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[125] , ADC_Master_inst|DATA_BUFFER[125], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~10 , spi_4mb|miso_shift~10, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~11 , spi_4mb|miso_shift~11, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[29] , motor1_control|pwm_cycle_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~5 , spi_4mb|miso_shift~5, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~6 , spi_4mb|miso_shift~6, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~14 , spi_4mb|miso_shift~14, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[93]~feeder , ADC_Master_inst|DATA_BUFFER[93]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[93] , ADC_Master_inst|DATA_BUFFER[93], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[29] , RLS_Top_inst|M3_ENC|POS_REG[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~15 , spi_4mb|miso_shift~15, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[29] , motor4_control|motion_control_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~16 , spi_4mb|miso_shift~16, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[29] , motor3_control|pwm_cycle_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~19 , spi_4mb|miso_shift~19, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[29] , motor3_control|driver_control_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~18 , spi_4mb|miso_shift~18, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[29] , motor4_control|abs_enc_position_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~17 , spi_4mb|miso_shift~17, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~20 , spi_4mb|miso_shift~20, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[29] , motor3_control|abs_enc_position_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~21 , spi_4mb|miso_shift~21, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|state.S_GET_WARN~0 , RLS_Top_inst|M2_ENC|M1_ENC|state.S_GET_WARN~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector7~0 , RLS_Top_inst|M2_ENC|M1_ENC|Selector7~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|WARN_ff~feeder , RLS_Top_inst|M2_ENC|M1_ENC|WARN_ff~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|WARN_ff , RLS_Top_inst|M2_ENC|M1_ENC|WARN_ff, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[29] , RLS_Top_inst|M2_ENC|ERR_REG[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~24 , spi_4mb|miso_shift~24, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[29] , motor2_control|motion_control_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~22 , spi_4mb|miso_shift~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|state.S_GET_WARN~0 , RLS_Top_inst|M3_ENC|M1_ENC|state.S_GET_WARN~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector7~0 , RLS_Top_inst|M3_ENC|M1_ENC|Selector7~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|WARN_ff~feeder , RLS_Top_inst|M3_ENC|M1_ENC|WARN_ff~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|WARN_ff , RLS_Top_inst|M3_ENC|M1_ENC|WARN_ff, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[29] , RLS_Top_inst|M3_ENC|ERR_REG[29], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[29] , motor2_control|abs_enc_position_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~23 , spi_4mb|miso_shift~23, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~25 , spi_4mb|miso_shift~25, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[29]~feeder , registers_4mb|spare1_io_reg[29]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[29] , registers_4mb|spare1_io_reg[29], top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[29] , registers_4mb|spare0_io_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~26 , spi_4mb|miso_shift~26, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[61] , ADC_Master_inst|DATA_BUFFER[61], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[29]~feeder , registers_4mb|buttons_reg[29]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[29] , registers_4mb|buttons_reg[29], top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[29] , motor4_control|pwm_cycle_reg[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~27 , spi_4mb|miso_shift~27, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~28 , spi_4mb|miso_shift~28, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~29 , spi_4mb|miso_shift~29, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~30 , spi_4mb|miso_shift~30, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[30]~feeder , spi_4mb|miso_shift[30]~feeder, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[28] , motor2_control|motion_control_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~53 , spi_4mb|miso_shift~53, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[28] , motor3_control|abs_enc_position_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~52 , spi_4mb|miso_shift~52, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[28] , motor2_control|abs_enc_position_reg[28], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Selector6~1 , RLS_Top_inst|M3_ENC|M1_ENC|Selector6~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ERR_ff~feeder , RLS_Top_inst|M3_ENC|M1_ENC|ERR_ff~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|ERR_ff , RLS_Top_inst|M3_ENC|M1_ENC|ERR_ff, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[28] , RLS_Top_inst|M3_ENC|ERR_REG[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~54 , spi_4mb|miso_shift~54, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Selector6~1 , RLS_Top_inst|M2_ENC|M1_ENC|Selector6~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|ERR_ff , RLS_Top_inst|M2_ENC|M1_ENC|ERR_ff, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[28] , RLS_Top_inst|M2_ENC|ERR_REG[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~55 , spi_4mb|miso_shift~55, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~56 , spi_4mb|miso_shift~56, top_4mb, 1
instance = comp, \Equal16~1 , Equal16~1, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~62 , spi_4mb|miso_shift~62, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Decoder0~5 , ADC_Master_inst|ads_master_inst|Decoder0~5, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[4]~3 , ADC_Master_inst|ads_master_inst|data_rx[4]~3, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[4] , ADC_Master_inst|ads_master_inst|data_rx[4], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[4] , ADC_Master_inst|ads_master_inst|data_rd[4], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[60] , ADC_Master_inst|DATA_BUFFER[60], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~57 , spi_4mb|miso_shift~57, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[28]~feeder , RLS_Top_inst|M1_ENC|POS_REG[28]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[28] , RLS_Top_inst|M1_ENC|POS_REG[28], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[28] , ADC_Master_inst|DATA_BUFFER[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~60 , spi_4mb|miso_shift~60, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[28]~feeder , RLS_Top_inst|M2_ENC|POS_REG[28]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[28] , RLS_Top_inst|M2_ENC|POS_REG[28], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Selector6~1 , RLS_Top_inst|M1_ENC|M1_ENC|Selector6~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ERR_ff~feeder , RLS_Top_inst|M1_ENC|M1_ENC|ERR_ff~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|ERR_ff , RLS_Top_inst|M1_ENC|M1_ENC|ERR_ff, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[28] , RLS_Top_inst|M1_ENC|ERR_REG[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~58 , spi_4mb|miso_shift~58, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[92]~feeder , ADC_Master_inst|DATA_BUFFER[92]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[92] , ADC_Master_inst|DATA_BUFFER[92], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[28] , RLS_Top_inst|M3_ENC|POS_REG[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~59 , spi_4mb|miso_shift~59, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~61 , spi_4mb|miso_shift~61, top_4mb, 1
instance = comp, \motor2_control|status_bits~2 , motor2_control|status_bits~2, top_4mb, 1
instance = comp, \motor2_control|status_bits~3 , motor2_control|status_bits~3, top_4mb, 1
instance = comp, \motor2_control|status_bits[0] , motor2_control|status_bits[0], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[28] , motor4_control|driver_control_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~46 , spi_4mb|miso_shift~46, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[28] , registers_4mb|buttons_led_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~48 , spi_4mb|miso_shift~48, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[28]~feeder , motor3_control|motion_control_reg[28]~feeder, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[28] , motor3_control|motion_control_reg[28], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[28] , motor2_control|driver_control_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~49 , spi_4mb|miso_shift~49, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[28] , registers_4mb|drape_sensor_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~47 , spi_4mb|miso_shift~47, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~50 , spi_4mb|miso_shift~50, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[28]~feeder , registers_4mb|ABS_ENC_CTRL_REG[28]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[28] , registers_4mb|ABS_ENC_CTRL_REG[28], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[124] , ADC_Master_inst|DATA_BUFFER[124], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~44 , spi_4mb|miso_shift~44, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[28] , motor1_control|motion_control_reg[28], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[28] , motor1_control|driver_control_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~42 , spi_4mb|miso_shift~42, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[28] , motor2_control|pwm_cycle_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~41 , spi_4mb|miso_shift~41, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[28] , motor1_control|abs_enc_position_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~43 , spi_4mb|miso_shift~43, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~45 , spi_4mb|miso_shift~45, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[28] , registers_4mb|spare0_io_reg[28], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[28]~feeder , registers_4mb|spare1_io_reg[28]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[28] , registers_4mb|spare1_io_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~33 , spi_4mb|miso_shift~33, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[28]~feeder , registers_4mb|buttons_reg[28]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[28] , registers_4mb|buttons_reg[28], top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[28] , motor4_control|pwm_cycle_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~34 , spi_4mb|miso_shift~34, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[28] , motor1_control|pwm_cycle_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~31 , spi_4mb|miso_shift~31, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~32 , spi_4mb|miso_shift~32, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[28] , motor4_control|motion_control_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~35 , spi_4mb|miso_shift~35, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[28] , motor3_control|pwm_cycle_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~38 , spi_4mb|miso_shift~38, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[28] , motor4_control|abs_enc_position_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~36 , spi_4mb|miso_shift~36, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[28] , motor3_control|driver_control_reg[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~37 , spi_4mb|miso_shift~37, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~39 , spi_4mb|miso_shift~39, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~40 , spi_4mb|miso_shift~40, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~51 , spi_4mb|miso_shift~51, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~63 , spi_4mb|miso_shift~63, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[29]~feeder , spi_4mb|miso_shift[29]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Decoder0~6 , ADC_Master_inst|ads_master_inst|Decoder0~6, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[3]~4 , ADC_Master_inst|ads_master_inst|data_rx[3]~4, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[3] , ADC_Master_inst|ads_master_inst|data_rx[3], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[3]~feeder , ADC_Master_inst|ads_master_inst|data_rd[3]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[3] , ADC_Master_inst|ads_master_inst|data_rd[3], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[91]~feeder , ADC_Master_inst|DATA_BUFFER[91]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[91] , ADC_Master_inst|DATA_BUFFER[91], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[27] , RLS_Top_inst|M3_ENC|POS_REG[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~92 , spi_4mb|miso_shift~92, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[0]~82 , RLS_Top_inst|M1_ENC|crc_counter[0]~82, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[0] , RLS_Top_inst|M1_ENC|crc_counter[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[1]~27 , RLS_Top_inst|M1_ENC|crc_counter[1]~27, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[27]~81 , RLS_Top_inst|M1_ENC|crc_counter[27]~81, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[1] , RLS_Top_inst|M1_ENC|crc_counter[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[2]~29 , RLS_Top_inst|M1_ENC|crc_counter[2]~29, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[2] , RLS_Top_inst|M1_ENC|crc_counter[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[3]~31 , RLS_Top_inst|M1_ENC|crc_counter[3]~31, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[3] , RLS_Top_inst|M1_ENC|crc_counter[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[4]~33 , RLS_Top_inst|M1_ENC|crc_counter[4]~33, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[4] , RLS_Top_inst|M1_ENC|crc_counter[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[5]~35 , RLS_Top_inst|M1_ENC|crc_counter[5]~35, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[5] , RLS_Top_inst|M1_ENC|crc_counter[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[6]~37 , RLS_Top_inst|M1_ENC|crc_counter[6]~37, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[6] , RLS_Top_inst|M1_ENC|crc_counter[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[7]~39 , RLS_Top_inst|M1_ENC|crc_counter[7]~39, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[7] , RLS_Top_inst|M1_ENC|crc_counter[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[8]~41 , RLS_Top_inst|M1_ENC|crc_counter[8]~41, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[8] , RLS_Top_inst|M1_ENC|crc_counter[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[9]~43 , RLS_Top_inst|M1_ENC|crc_counter[9]~43, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[9] , RLS_Top_inst|M1_ENC|crc_counter[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[10]~45 , RLS_Top_inst|M1_ENC|crc_counter[10]~45, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[10] , RLS_Top_inst|M1_ENC|crc_counter[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[11]~47 , RLS_Top_inst|M1_ENC|crc_counter[11]~47, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[11] , RLS_Top_inst|M1_ENC|crc_counter[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[12]~49 , RLS_Top_inst|M1_ENC|crc_counter[12]~49, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[12] , RLS_Top_inst|M1_ENC|crc_counter[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[13]~51 , RLS_Top_inst|M1_ENC|crc_counter[13]~51, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[13] , RLS_Top_inst|M1_ENC|crc_counter[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[14]~53 , RLS_Top_inst|M1_ENC|crc_counter[14]~53, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[14] , RLS_Top_inst|M1_ENC|crc_counter[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[15]~55 , RLS_Top_inst|M1_ENC|crc_counter[15]~55, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[15] , RLS_Top_inst|M1_ENC|crc_counter[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[16]~57 , RLS_Top_inst|M1_ENC|crc_counter[16]~57, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[16] , RLS_Top_inst|M1_ENC|crc_counter[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[17]~59 , RLS_Top_inst|M1_ENC|crc_counter[17]~59, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[17] , RLS_Top_inst|M1_ENC|crc_counter[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[18]~61 , RLS_Top_inst|M1_ENC|crc_counter[18]~61, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[18] , RLS_Top_inst|M1_ENC|crc_counter[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[19]~63 , RLS_Top_inst|M1_ENC|crc_counter[19]~63, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[19] , RLS_Top_inst|M1_ENC|crc_counter[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[20]~65 , RLS_Top_inst|M1_ENC|crc_counter[20]~65, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[20] , RLS_Top_inst|M1_ENC|crc_counter[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[21]~67 , RLS_Top_inst|M1_ENC|crc_counter[21]~67, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[21] , RLS_Top_inst|M1_ENC|crc_counter[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[22]~69 , RLS_Top_inst|M1_ENC|crc_counter[22]~69, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[22] , RLS_Top_inst|M1_ENC|crc_counter[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[23]~71 , RLS_Top_inst|M1_ENC|crc_counter[23]~71, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[23] , RLS_Top_inst|M1_ENC|crc_counter[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[24]~73 , RLS_Top_inst|M1_ENC|crc_counter[24]~73, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[24] , RLS_Top_inst|M1_ENC|crc_counter[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[25]~75 , RLS_Top_inst|M1_ENC|crc_counter[25]~75, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[25] , RLS_Top_inst|M1_ENC|crc_counter[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[26]~77 , RLS_Top_inst|M1_ENC|crc_counter[26]~77, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[26] , RLS_Top_inst|M1_ENC|crc_counter[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[27]~79 , RLS_Top_inst|M1_ENC|crc_counter[27]~79, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|crc_counter[27] , RLS_Top_inst|M1_ENC|crc_counter[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[27] , RLS_Top_inst|M1_ENC|ERR_REG[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[27]~feeder , RLS_Top_inst|M2_ENC|POS_REG[27]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[27] , RLS_Top_inst|M2_ENC|POS_REG[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~91 , spi_4mb|miso_shift~91, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[27]~feeder , RLS_Top_inst|M1_ENC|POS_REG[27]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[27] , RLS_Top_inst|M1_ENC|POS_REG[27], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[27] , ADC_Master_inst|DATA_BUFFER[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~93 , spi_4mb|miso_shift~93, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[59] , ADC_Master_inst|DATA_BUFFER[59], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~90 , spi_4mb|miso_shift~90, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~94 , spi_4mb|miso_shift~94, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[27] , motor2_control|motion_control_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~86 , spi_4mb|miso_shift~86, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[27] , motor3_control|abs_enc_position_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~85 , spi_4mb|miso_shift~85, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[0]~82 , RLS_Top_inst|M2_ENC|crc_counter[0]~82, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[0] , RLS_Top_inst|M2_ENC|crc_counter[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[1]~27 , RLS_Top_inst|M2_ENC|crc_counter[1]~27, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[27]~81 , RLS_Top_inst|M2_ENC|crc_counter[27]~81, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[1] , RLS_Top_inst|M2_ENC|crc_counter[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[2]~29 , RLS_Top_inst|M2_ENC|crc_counter[2]~29, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[2] , RLS_Top_inst|M2_ENC|crc_counter[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[3]~31 , RLS_Top_inst|M2_ENC|crc_counter[3]~31, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[3] , RLS_Top_inst|M2_ENC|crc_counter[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[4]~33 , RLS_Top_inst|M2_ENC|crc_counter[4]~33, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[4] , RLS_Top_inst|M2_ENC|crc_counter[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[5]~35 , RLS_Top_inst|M2_ENC|crc_counter[5]~35, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[5] , RLS_Top_inst|M2_ENC|crc_counter[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[6]~37 , RLS_Top_inst|M2_ENC|crc_counter[6]~37, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[6] , RLS_Top_inst|M2_ENC|crc_counter[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[7]~39 , RLS_Top_inst|M2_ENC|crc_counter[7]~39, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[7] , RLS_Top_inst|M2_ENC|crc_counter[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[8]~41 , RLS_Top_inst|M2_ENC|crc_counter[8]~41, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[8] , RLS_Top_inst|M2_ENC|crc_counter[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[9]~43 , RLS_Top_inst|M2_ENC|crc_counter[9]~43, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[9] , RLS_Top_inst|M2_ENC|crc_counter[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[10]~45 , RLS_Top_inst|M2_ENC|crc_counter[10]~45, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[10] , RLS_Top_inst|M2_ENC|crc_counter[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[11]~47 , RLS_Top_inst|M2_ENC|crc_counter[11]~47, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[11] , RLS_Top_inst|M2_ENC|crc_counter[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[12]~49 , RLS_Top_inst|M2_ENC|crc_counter[12]~49, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[12] , RLS_Top_inst|M2_ENC|crc_counter[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[13]~51 , RLS_Top_inst|M2_ENC|crc_counter[13]~51, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[13] , RLS_Top_inst|M2_ENC|crc_counter[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[14]~53 , RLS_Top_inst|M2_ENC|crc_counter[14]~53, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[14] , RLS_Top_inst|M2_ENC|crc_counter[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[15]~55 , RLS_Top_inst|M2_ENC|crc_counter[15]~55, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[15] , RLS_Top_inst|M2_ENC|crc_counter[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[16]~57 , RLS_Top_inst|M2_ENC|crc_counter[16]~57, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[16] , RLS_Top_inst|M2_ENC|crc_counter[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[17]~59 , RLS_Top_inst|M2_ENC|crc_counter[17]~59, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[17] , RLS_Top_inst|M2_ENC|crc_counter[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[18]~61 , RLS_Top_inst|M2_ENC|crc_counter[18]~61, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[18] , RLS_Top_inst|M2_ENC|crc_counter[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[19]~63 , RLS_Top_inst|M2_ENC|crc_counter[19]~63, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[19] , RLS_Top_inst|M2_ENC|crc_counter[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[20]~65 , RLS_Top_inst|M2_ENC|crc_counter[20]~65, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[20] , RLS_Top_inst|M2_ENC|crc_counter[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[21]~67 , RLS_Top_inst|M2_ENC|crc_counter[21]~67, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[21] , RLS_Top_inst|M2_ENC|crc_counter[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[22]~69 , RLS_Top_inst|M2_ENC|crc_counter[22]~69, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[22] , RLS_Top_inst|M2_ENC|crc_counter[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[23]~71 , RLS_Top_inst|M2_ENC|crc_counter[23]~71, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[23] , RLS_Top_inst|M2_ENC|crc_counter[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[24]~73 , RLS_Top_inst|M2_ENC|crc_counter[24]~73, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[24] , RLS_Top_inst|M2_ENC|crc_counter[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[25]~75 , RLS_Top_inst|M2_ENC|crc_counter[25]~75, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[25] , RLS_Top_inst|M2_ENC|crc_counter[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[26]~77 , RLS_Top_inst|M2_ENC|crc_counter[26]~77, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[26] , RLS_Top_inst|M2_ENC|crc_counter[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[27]~79 , RLS_Top_inst|M2_ENC|crc_counter[27]~79, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|crc_counter[27] , RLS_Top_inst|M2_ENC|crc_counter[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[27] , RLS_Top_inst|M2_ENC|ERR_REG[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~88 , spi_4mb|miso_shift~88, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[0]~82 , RLS_Top_inst|M3_ENC|crc_counter[0]~82, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[0] , RLS_Top_inst|M3_ENC|crc_counter[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[1]~27 , RLS_Top_inst|M3_ENC|crc_counter[1]~27, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[27]~81 , RLS_Top_inst|M3_ENC|crc_counter[27]~81, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[1] , RLS_Top_inst|M3_ENC|crc_counter[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[2]~29 , RLS_Top_inst|M3_ENC|crc_counter[2]~29, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[2] , RLS_Top_inst|M3_ENC|crc_counter[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[3]~31 , RLS_Top_inst|M3_ENC|crc_counter[3]~31, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[3] , RLS_Top_inst|M3_ENC|crc_counter[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[4]~33 , RLS_Top_inst|M3_ENC|crc_counter[4]~33, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[4] , RLS_Top_inst|M3_ENC|crc_counter[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[5]~35 , RLS_Top_inst|M3_ENC|crc_counter[5]~35, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[5] , RLS_Top_inst|M3_ENC|crc_counter[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[6]~37 , RLS_Top_inst|M3_ENC|crc_counter[6]~37, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[6] , RLS_Top_inst|M3_ENC|crc_counter[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[7]~39 , RLS_Top_inst|M3_ENC|crc_counter[7]~39, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[7] , RLS_Top_inst|M3_ENC|crc_counter[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[8]~41 , RLS_Top_inst|M3_ENC|crc_counter[8]~41, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[8] , RLS_Top_inst|M3_ENC|crc_counter[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[9]~43 , RLS_Top_inst|M3_ENC|crc_counter[9]~43, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[9] , RLS_Top_inst|M3_ENC|crc_counter[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[10]~45 , RLS_Top_inst|M3_ENC|crc_counter[10]~45, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[10] , RLS_Top_inst|M3_ENC|crc_counter[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[11]~47 , RLS_Top_inst|M3_ENC|crc_counter[11]~47, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[11] , RLS_Top_inst|M3_ENC|crc_counter[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[12]~49 , RLS_Top_inst|M3_ENC|crc_counter[12]~49, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[12] , RLS_Top_inst|M3_ENC|crc_counter[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[13]~51 , RLS_Top_inst|M3_ENC|crc_counter[13]~51, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[13] , RLS_Top_inst|M3_ENC|crc_counter[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[14]~53 , RLS_Top_inst|M3_ENC|crc_counter[14]~53, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[14] , RLS_Top_inst|M3_ENC|crc_counter[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[15]~55 , RLS_Top_inst|M3_ENC|crc_counter[15]~55, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[15] , RLS_Top_inst|M3_ENC|crc_counter[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[16]~57 , RLS_Top_inst|M3_ENC|crc_counter[16]~57, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[16] , RLS_Top_inst|M3_ENC|crc_counter[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[17]~59 , RLS_Top_inst|M3_ENC|crc_counter[17]~59, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[17] , RLS_Top_inst|M3_ENC|crc_counter[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[18]~61 , RLS_Top_inst|M3_ENC|crc_counter[18]~61, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[18] , RLS_Top_inst|M3_ENC|crc_counter[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[19]~63 , RLS_Top_inst|M3_ENC|crc_counter[19]~63, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[19] , RLS_Top_inst|M3_ENC|crc_counter[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[20]~65 , RLS_Top_inst|M3_ENC|crc_counter[20]~65, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[20] , RLS_Top_inst|M3_ENC|crc_counter[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[21]~67 , RLS_Top_inst|M3_ENC|crc_counter[21]~67, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[21] , RLS_Top_inst|M3_ENC|crc_counter[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[22]~69 , RLS_Top_inst|M3_ENC|crc_counter[22]~69, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[22] , RLS_Top_inst|M3_ENC|crc_counter[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[23]~71 , RLS_Top_inst|M3_ENC|crc_counter[23]~71, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[23] , RLS_Top_inst|M3_ENC|crc_counter[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[24]~73 , RLS_Top_inst|M3_ENC|crc_counter[24]~73, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[24] , RLS_Top_inst|M3_ENC|crc_counter[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[25]~75 , RLS_Top_inst|M3_ENC|crc_counter[25]~75, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[25] , RLS_Top_inst|M3_ENC|crc_counter[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[26]~77 , RLS_Top_inst|M3_ENC|crc_counter[26]~77, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[26] , RLS_Top_inst|M3_ENC|crc_counter[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[27]~79 , RLS_Top_inst|M3_ENC|crc_counter[27]~79, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|crc_counter[27] , RLS_Top_inst|M3_ENC|crc_counter[27], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[27]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[27]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[27] , RLS_Top_inst|M3_ENC|ERR_REG[27], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[27] , motor2_control|abs_enc_position_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~87 , spi_4mb|miso_shift~87, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~89 , spi_4mb|miso_shift~89, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[27]~feeder , motor1_control|motion_control_reg[27]~feeder, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[27] , motor1_control|motion_control_reg[27], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[27] , motor1_control|driver_control_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~75 , spi_4mb|miso_shift~75, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[27] , motor1_control|abs_enc_position_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~76 , spi_4mb|miso_shift~76, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[27] , motor2_control|pwm_cycle_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~74 , spi_4mb|miso_shift~74, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[27]~feeder , registers_4mb|ABS_ENC_CTRL_REG[27]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[27] , registers_4mb|ABS_ENC_CTRL_REG[27], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[123] , ADC_Master_inst|DATA_BUFFER[123], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~77 , spi_4mb|miso_shift~77, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~78 , spi_4mb|miso_shift~78, top_4mb, 1
instance = comp, \motor3_control|status_bits~0 , motor3_control|status_bits~0, top_4mb, 1
instance = comp, \motor3_control|status_bits~1 , motor3_control|status_bits~1, top_4mb, 1
instance = comp, \motor3_control|status_bits[1] , motor3_control|status_bits[1], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[27] , motor4_control|driver_control_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~79 , spi_4mb|miso_shift~79, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[27] , registers_4mb|buttons_led_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~81 , spi_4mb|miso_shift~81, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[27]~feeder , motor3_control|motion_control_reg[27]~feeder, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[27] , motor3_control|motion_control_reg[27], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[27] , motor2_control|driver_control_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~82 , spi_4mb|miso_shift~82, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[27] , registers_4mb|drape_sensor_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~80 , spi_4mb|miso_shift~80, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~83 , spi_4mb|miso_shift~83, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[27] , motor3_control|pwm_cycle_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~72 , spi_4mb|miso_shift~72, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[27] , motor3_control|driver_control_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~71 , spi_4mb|miso_shift~71, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[27] , motor4_control|abs_enc_position_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~70 , spi_4mb|miso_shift~70, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[27] , motor4_control|motion_control_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~69 , spi_4mb|miso_shift~69, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~73 , spi_4mb|miso_shift~73, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[27]~feeder , motor4_control|pwm_cycle_reg[27]~feeder, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[27] , motor4_control|pwm_cycle_reg[27], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[27] , registers_4mb|buttons_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~67 , spi_4mb|miso_shift~67, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[27] , motor1_control|pwm_cycle_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~64 , spi_4mb|miso_shift~64, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~65 , spi_4mb|miso_shift~65, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[27]~feeder , registers_4mb|spare1_io_reg[27]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[27] , registers_4mb|spare1_io_reg[27], top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[27] , registers_4mb|spare0_io_reg[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~66 , spi_4mb|miso_shift~66, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~68 , spi_4mb|miso_shift~68, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~84 , spi_4mb|miso_shift~84, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~95 , spi_4mb|miso_shift~95, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[28]~feeder , spi_4mb|miso_shift[28]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[26]~feeder , RLS_Top_inst|M2_ENC|POS_REG[26]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[26] , RLS_Top_inst|M2_ENC|POS_REG[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[26] , RLS_Top_inst|M1_ENC|ERR_REG[26], top_4mb, 1
instance = comp, \Selector5~5 , Selector5~5, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Decoder0~7 , ADC_Master_inst|ads_master_inst|Decoder0~7, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[2]~5 , ADC_Master_inst|ads_master_inst|data_rx[2]~5, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[2] , ADC_Master_inst|ads_master_inst|data_rx[2], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[2] , ADC_Master_inst|ads_master_inst|data_rd[2], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[26] , ADC_Master_inst|DATA_BUFFER[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[26]~feeder , RLS_Top_inst|M1_ENC|POS_REG[26]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[26] , RLS_Top_inst|M1_ENC|POS_REG[26], top_4mb, 1
instance = comp, \Selector5~7 , Selector5~7, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[90]~feeder , ADC_Master_inst|DATA_BUFFER[90]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[90] , ADC_Master_inst|DATA_BUFFER[90], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[26] , RLS_Top_inst|M3_ENC|POS_REG[26], top_4mb, 1
instance = comp, \Selector5~6 , Selector5~6, top_4mb, 1
instance = comp, \Selector5~8 , Selector5~8, top_4mb, 1
instance = comp, \Selector5~1 , Selector5~1, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[26]~feeder , motor4_control|pwm_cycle_reg[26]~feeder, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[26] , motor4_control|pwm_cycle_reg[26], top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[26] , motor4_control|motion_control_reg[26], top_4mb, 1
instance = comp, \Selector5~3 , Selector5~3, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[26]~feeder , registers_4mb|buttons_reg[26]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[26] , registers_4mb|buttons_reg[26], top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[26] , registers_4mb|spare0_io_reg[26], top_4mb, 1
instance = comp, \Selector5~2 , Selector5~2, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[26] , motor1_control|pwm_cycle_reg[26], top_4mb, 1
instance = comp, \Selector5~0 , Selector5~0, top_4mb, 1
instance = comp, \Selector5~4 , Selector5~4, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[26] , registers_4mb|drape_sensor_reg[26], top_4mb, 1
instance = comp, \Selector5~20 , Selector5~20, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[26]~feeder , motor3_control|motion_control_reg[26]~feeder, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[26] , motor3_control|motion_control_reg[26], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[26] , motor2_control|driver_control_reg[26], top_4mb, 1
instance = comp, \Selector5~22 , Selector5~22, top_4mb, 1
instance = comp, \motor3_control|status_bits~2 , motor3_control|status_bits~2, top_4mb, 1
instance = comp, \motor3_control|status_bits~3 , motor3_control|status_bits~3, top_4mb, 1
instance = comp, \motor3_control|status_bits[0] , motor3_control|status_bits[0], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[26] , motor4_control|driver_control_reg[26], top_4mb, 1
instance = comp, \Selector5~19 , Selector5~19, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[26] , registers_4mb|buttons_led_reg[26], top_4mb, 1
instance = comp, \Selector5~21 , Selector5~21, top_4mb, 1
instance = comp, \Selector5~23 , Selector5~23, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[58]~feeder , ADC_Master_inst|DATA_BUFFER[58]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[58] , ADC_Master_inst|DATA_BUFFER[58], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[122] , ADC_Master_inst|DATA_BUFFER[122], top_4mb, 1
instance = comp, \Selector5~17 , Selector5~17, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[26]~feeder , motor1_control|abs_enc_position_reg[26]~feeder, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[26] , motor1_control|abs_enc_position_reg[26], top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[26] , motor1_control|motion_control_reg[26], top_4mb, 1
instance = comp, \Selector5~15 , Selector5~15, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[26] , registers_4mb|ABS_ENC_CTRL_REG[26], top_4mb, 1
instance = comp, \Selector5~16 , Selector5~16, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[26]~feeder , motor2_control|pwm_cycle_reg[26]~feeder, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[26] , motor2_control|pwm_cycle_reg[26], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[26] , motor1_control|driver_control_reg[26], top_4mb, 1
instance = comp, \Selector5~14 , Selector5~14, top_4mb, 1
instance = comp, \Selector5~18 , Selector5~18, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[26] , motor2_control|motion_control_reg[26], top_4mb, 1
instance = comp, \Selector5~25 , Selector5~25, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[26] , motor2_control|abs_enc_position_reg[26], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[26]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[26]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[26] , RLS_Top_inst|M3_ENC|ERR_REG[26], top_4mb, 1
instance = comp, \Selector5~26 , Selector5~26, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[26] , RLS_Top_inst|M2_ENC|ERR_REG[26], top_4mb, 1
instance = comp, \Selector5~27 , Selector5~27, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[26] , motor3_control|abs_enc_position_reg[26], top_4mb, 1
instance = comp, \Selector5~24 , Selector5~24, top_4mb, 1
instance = comp, \Selector5~28 , Selector5~28, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[26]~feeder , motor3_control|pwm_cycle_reg[26]~feeder, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[26] , motor3_control|pwm_cycle_reg[26], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[26] , motor3_control|driver_control_reg[26], top_4mb, 1
instance = comp, \Selector5~11 , Selector5~11, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[26] , motor4_control|abs_enc_position_reg[26], top_4mb, 1
instance = comp, \Selector5~9 , Selector5~9, top_4mb, 1
instance = comp, \Selector5~10 , Selector5~10, top_4mb, 1
instance = comp, \Selector5~12 , Selector5~12, top_4mb, 1
instance = comp, \Selector5~13 , Selector5~13, top_4mb, 1
instance = comp, \Selector5~29 , Selector5~29, top_4mb, 1
instance = comp, \Selector5~30 , Selector5~30, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[27]~feeder , spi_4mb|miso_shift[27]~feeder, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[25] , motor4_control|driver_control_reg[25], top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[25] , registers_4mb|drape_sensor_reg[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~96 , spi_4mb|miso_shift~96, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[25] , registers_4mb|buttons_led_reg[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~97 , spi_4mb|miso_shift~97, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[25] , motor3_control|motion_control_reg[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~98 , spi_4mb|miso_shift~98, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[25]~feeder , motor3_control|abs_enc_position_reg[25]~feeder, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[25] , motor3_control|abs_enc_position_reg[25], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[25] , motor2_control|driver_control_reg[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~99 , spi_4mb|miso_shift~99, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~100 , spi_4mb|miso_shift~100, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[25]~feeder , RLS_Top_inst|M2_ENC|ERR_REG[25]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[25] , RLS_Top_inst|M2_ENC|ERR_REG[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[25] , RLS_Top_inst|M1_ENC|ERR_REG[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~122 , spi_4mb|miso_shift~122, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[25] , motor2_control|abs_enc_position_reg[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~120 , spi_4mb|miso_shift~120, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[25] , RLS_Top_inst|M3_ENC|ERR_REG[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~121 , spi_4mb|miso_shift~121, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~3 , RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[25]~0 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[25]~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[25]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[25]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[25] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[25] , RLS_Top_inst|M3_ENC|POS_REG[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~3 , RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[25]~0 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[25]~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[25]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[25]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[25] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[25]~feeder , RLS_Top_inst|M2_ENC|POS_REG[25]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[25] , RLS_Top_inst|M2_ENC|POS_REG[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~119 , spi_4mb|miso_shift~119, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~123 , spi_4mb|miso_shift~123, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[25]~feeder , motor4_control|pwm_cycle_reg[25]~feeder, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[25] , motor4_control|pwm_cycle_reg[25], top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[25] , motor4_control|motion_control_reg[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~117 , spi_4mb|miso_shift~117, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Decoder0~8 , ADC_Master_inst|ads_master_inst|Decoder0~8, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[1]~6 , ADC_Master_inst|ads_master_inst|data_rx[1]~6, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[1] , ADC_Master_inst|ads_master_inst|data_rx[1], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[1] , ADC_Master_inst|ads_master_inst|data_rd[1], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[25] , ADC_Master_inst|DATA_BUFFER[25], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[25]~feeder , registers_4mb|buttons_reg[25]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[25] , registers_4mb|buttons_reg[25], top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[25] , registers_4mb|spare0_io_reg[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~116 , spi_4mb|miso_shift~116, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~118 , spi_4mb|miso_shift~118, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[57]~feeder , ADC_Master_inst|DATA_BUFFER[57]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[57] , ADC_Master_inst|DATA_BUFFER[57], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[121] , ADC_Master_inst|DATA_BUFFER[121], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~114 , spi_4mb|miso_shift~114, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[25]~feeder , motor2_control|pwm_cycle_reg[25]~feeder, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[25] , motor2_control|pwm_cycle_reg[25], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[25] , motor1_control|driver_control_reg[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~111 , spi_4mb|miso_shift~111, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[25] , motor1_control|motion_control_reg[25], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[25] , motor1_control|abs_enc_position_reg[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~112 , spi_4mb|miso_shift~112, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[25] , registers_4mb|ABS_ENC_CTRL_REG[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~113 , spi_4mb|miso_shift~113, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~115 , spi_4mb|miso_shift~115, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~124 , spi_4mb|miso_shift~124, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[25] , motor2_control|motion_control_reg[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~108 , spi_4mb|miso_shift~108, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[25] , motor1_control|pwm_cycle_reg[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~101 , spi_4mb|miso_shift~101, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~102 , spi_4mb|miso_shift~102, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~3 , RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[25]~0 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[25]~0, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[25]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[25]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[25] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[25], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[25] , RLS_Top_inst|M1_ENC|POS_REG[25], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[89]~feeder , ADC_Master_inst|DATA_BUFFER[89]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[89] , ADC_Master_inst|DATA_BUFFER[89], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~109 , spi_4mb|miso_shift~109, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[25]~feeder , motor3_control|pwm_cycle_reg[25]~feeder, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[25] , motor3_control|pwm_cycle_reg[25], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[25] , motor3_control|driver_control_reg[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~105 , spi_4mb|miso_shift~105, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[25] , motor4_control|abs_enc_position_reg[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~103 , spi_4mb|miso_shift~103, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~106 , spi_4mb|miso_shift~106, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~104 , spi_4mb|miso_shift~104, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~107 , spi_4mb|miso_shift~107, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~110 , spi_4mb|miso_shift~110, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~125 , spi_4mb|miso_shift~125, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[26]~feeder , spi_4mb|miso_shift[26]~feeder, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[24] , motor1_control|pwm_cycle_reg[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~126 , spi_4mb|miso_shift~126, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~127 , spi_4mb|miso_shift~127, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[24] , registers_4mb|spare0_io_reg[24], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[24]~feeder , registers_4mb|buttons_reg[24]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[24] , registers_4mb|buttons_reg[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~128 , spi_4mb|miso_shift~128, top_4mb, 1
instance = comp, \motor4_control|brake~feeder , motor4_control|brake~feeder, top_4mb, 1
instance = comp, \motor4_control|brake , motor4_control|brake, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[24] , motor4_control|pwm_cycle_reg[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~129 , spi_4mb|miso_shift~129, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~130 , spi_4mb|miso_shift~130, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Decoder0~9 , ADC_Master_inst|ads_master_inst|Decoder0~9, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[0]~7 , ADC_Master_inst|ads_master_inst|data_rx[0]~7, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[0] , ADC_Master_inst|ads_master_inst|data_rx[0], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[0] , ADC_Master_inst|ads_master_inst|data_rd[0], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[88]~feeder , ADC_Master_inst|DATA_BUFFER[88]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[88] , ADC_Master_inst|DATA_BUFFER[88], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[24]~1 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[24]~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[24]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[24]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[24] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[24] , RLS_Top_inst|M1_ENC|POS_REG[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~132 , spi_4mb|miso_shift~132, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[24] , ADC_Master_inst|DATA_BUFFER[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[24]~1 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[24]~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[24]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[24]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[24] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[24] , RLS_Top_inst|M2_ENC|POS_REG[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[24]~1 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[24]~1, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[24]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[24]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[24] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[24] , RLS_Top_inst|M3_ENC|POS_REG[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~131 , spi_4mb|miso_shift~131, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~133 , spi_4mb|miso_shift~133, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[24] , registers_4mb|drape_sensor_reg[24], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[24] , motor4_control|driver_control_reg[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~144 , spi_4mb|miso_shift~144, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[24] , registers_4mb|buttons_led_reg[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~145 , spi_4mb|miso_shift~145, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[24]~feeder , motor3_control|abs_enc_position_reg[24]~feeder, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[24] , motor3_control|abs_enc_position_reg[24], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[24] , motor2_control|driver_control_reg[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~147 , spi_4mb|miso_shift~147, top_4mb, 1
instance = comp, \motor3_control|brake , motor3_control|brake, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~146 , spi_4mb|miso_shift~146, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~148 , spi_4mb|miso_shift~148, top_4mb, 1
instance = comp, \motor2_control|brake , motor2_control|brake, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~149 , spi_4mb|miso_shift~149, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[24] , motor2_control|abs_enc_position_reg[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~150 , spi_4mb|miso_shift~150, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[24] , RLS_Top_inst|M3_ENC|ERR_REG[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~151 , spi_4mb|miso_shift~151, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[24] , RLS_Top_inst|M2_ENC|ERR_REG[24], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[24] , RLS_Top_inst|M1_ENC|ERR_REG[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~152 , spi_4mb|miso_shift~152, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~153 , spi_4mb|miso_shift~153, top_4mb, 1
instance = comp, \motor1_control|brake~feeder , motor1_control|brake~feeder, top_4mb, 1
instance = comp, \motor1_control|brake , motor1_control|brake, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[24] , motor1_control|abs_enc_position_reg[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~140 , spi_4mb|miso_shift~140, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[56]~feeder , ADC_Master_inst|DATA_BUFFER[56]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[56] , ADC_Master_inst|DATA_BUFFER[56], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[120] , ADC_Master_inst|DATA_BUFFER[120], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~142 , spi_4mb|miso_shift~142, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[24] , registers_4mb|ABS_ENC_CTRL_REG[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~141 , spi_4mb|miso_shift~141, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[24]~feeder , motor2_control|pwm_cycle_reg[24]~feeder, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[24] , motor2_control|pwm_cycle_reg[24], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[24] , motor1_control|driver_control_reg[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~139 , spi_4mb|miso_shift~139, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~143 , spi_4mb|miso_shift~143, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[24]~feeder , motor3_control|pwm_cycle_reg[24]~feeder, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[24] , motor3_control|pwm_cycle_reg[24], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[24] , motor3_control|driver_control_reg[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~136 , spi_4mb|miso_shift~136, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~137 , spi_4mb|miso_shift~137, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~135 , spi_4mb|miso_shift~135, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[24] , motor4_control|abs_enc_position_reg[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~134 , spi_4mb|miso_shift~134, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~138 , spi_4mb|miso_shift~138, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~154 , spi_4mb|miso_shift~154, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~155 , spi_4mb|miso_shift~155, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[25]~feeder , spi_4mb|miso_shift[25]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[23]~feeder , registers_4mb|ABS_ENC_CTRL_REG[23]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[23] , registers_4mb|ABS_ENC_CTRL_REG[23], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|Decoder0~1 , ADC_Master_inst|ads_master_inst|Decoder0~1, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[7]~0 , ADC_Master_inst|ads_master_inst|data_rx[7]~0, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rx[7] , ADC_Master_inst|ads_master_inst|data_rx[7], top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[7]~feeder , ADC_Master_inst|ads_master_inst|data_rd[7]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|ads_master_inst|data_rd[7] , ADC_Master_inst|ads_master_inst|data_rd[7], top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~8 , ADC_Master_inst|Decoder0~8, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~9 , ADC_Master_inst|Decoder0~9, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[119] , ADC_Master_inst|DATA_BUFFER[119], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~171 , spi_4mb|miso_shift~171, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[23] , registers_4mb|drape_sensor_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~173 , spi_4mb|miso_shift~173, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[23] , motor1_control|abs_enc_position_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~170 , spi_4mb|miso_shift~170, top_4mb, 1
instance = comp, \motor1_control|state_ssi.SSI_RISE_EDGE~0 , motor1_control|state_ssi.SSI_RISE_EDGE~0, top_4mb, 1
instance = comp, \motor1_control|crc_calc~0 , motor1_control|crc_calc~0, top_4mb, 1
instance = comp, \motor1_control|LessThan10~0 , motor1_control|LessThan10~0, top_4mb, 1
instance = comp, \motor1_control|Selector51~0 , motor1_control|Selector51~0, top_4mb, 1
instance = comp, \motor1_control|crc_calc~1 , motor1_control|crc_calc~1, top_4mb, 1
instance = comp, \motor1_control|Selector52~0 , motor1_control|Selector52~0, top_4mb, 1
instance = comp, \motor1_control|crc_calc~3 , motor1_control|crc_calc~3, top_4mb, 1
instance = comp, \motor1_control|Selector55~0 , motor1_control|Selector55~0, top_4mb, 1
instance = comp, \motor1_control|crc_calc[1] , motor1_control|crc_calc[1], top_4mb, 1
instance = comp, \motor1_control|Selector54~0 , motor1_control|Selector54~0, top_4mb, 1
instance = comp, \motor1_control|crc_calc[2] , motor1_control|crc_calc[2], top_4mb, 1
instance = comp, \motor1_control|Selector53~0 , motor1_control|Selector53~0, top_4mb, 1
instance = comp, \motor1_control|crc_calc[3] , motor1_control|crc_calc[3], top_4mb, 1
instance = comp, \motor1_control|Selector52~1 , motor1_control|Selector52~1, top_4mb, 1
instance = comp, \motor1_control|crc_calc[4] , motor1_control|crc_calc[4], top_4mb, 1
instance = comp, \motor1_control|Selector51~1 , motor1_control|Selector51~1, top_4mb, 1
instance = comp, \motor1_control|crc_calc[5] , motor1_control|crc_calc[5], top_4mb, 1
instance = comp, \motor1_control|LessThan10~1 , motor1_control|LessThan10~1, top_4mb, 1
instance = comp, \motor1_control|crc_calc~2 , motor1_control|crc_calc~2, top_4mb, 1
instance = comp, \motor1_control|Selector56~0 , motor1_control|Selector56~0, top_4mb, 1
instance = comp, \motor1_control|crc_calc[0] , motor1_control|crc_calc[0], top_4mb, 1
instance = comp, \motor1_control|WideOr0~0 , motor1_control|WideOr0~0, top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[7]~21 , motor1_control|crc_err_cnt[7]~21, top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[0]~22 , motor1_control|crc_err_cnt[0]~22, top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[0] , motor1_control|crc_err_cnt[0], top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[1]~7 , motor1_control|crc_err_cnt[1]~7, top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[1] , motor1_control|crc_err_cnt[1], top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[2]~9 , motor1_control|crc_err_cnt[2]~9, top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[2] , motor1_control|crc_err_cnt[2], top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[3]~11 , motor1_control|crc_err_cnt[3]~11, top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[3] , motor1_control|crc_err_cnt[3], top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[4]~13 , motor1_control|crc_err_cnt[4]~13, top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[4] , motor1_control|crc_err_cnt[4], top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[5]~15 , motor1_control|crc_err_cnt[5]~15, top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[5] , motor1_control|crc_err_cnt[5], top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[6]~17 , motor1_control|crc_err_cnt[6]~17, top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[6] , motor1_control|crc_err_cnt[6], top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[7]~19 , motor1_control|crc_err_cnt[7]~19, top_4mb, 1
instance = comp, \motor1_control|crc_err_cnt[7] , motor1_control|crc_err_cnt[7], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[23] , motor4_control|driver_control_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~172 , spi_4mb|miso_shift~172, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~174 , spi_4mb|miso_shift~174, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~166 , spi_4mb|miso_shift~166, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[23] , motor2_control|pwm_cycle_reg[23], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[0]~24 , motor2_control|fgout_cnt[0]~24, top_4mb, 1
instance = comp, \fgout2~input , fgout2~input, top_4mb, 1
instance = comp, \motor2_control|fgout_reg[0] , motor2_control|fgout_reg[0], top_4mb, 1
instance = comp, \motor2_control|fgout_reg[1]~feeder , motor2_control|fgout_reg[1]~feeder, top_4mb, 1
instance = comp, \motor2_control|fgout_reg[1] , motor2_control|fgout_reg[1], top_4mb, 1
instance = comp, \motor2_control|fgout_reg[2] , motor2_control|fgout_reg[2], top_4mb, 1
instance = comp, \motor2_control|fgout_posedge , motor2_control|fgout_posedge, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[0] , motor2_control|fgout_cnt[0], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[1]~26 , motor2_control|fgout_cnt[1]~26, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[1] , motor2_control|fgout_cnt[1], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[2]~28 , motor2_control|fgout_cnt[2]~28, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[2] , motor2_control|fgout_cnt[2], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[3]~30 , motor2_control|fgout_cnt[3]~30, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[3] , motor2_control|fgout_cnt[3], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[4]~32 , motor2_control|fgout_cnt[4]~32, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[4] , motor2_control|fgout_cnt[4], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[5]~34 , motor2_control|fgout_cnt[5]~34, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[5] , motor2_control|fgout_cnt[5], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[6]~36 , motor2_control|fgout_cnt[6]~36, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[6] , motor2_control|fgout_cnt[6], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[7]~38 , motor2_control|fgout_cnt[7]~38, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[7] , motor2_control|fgout_cnt[7], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[8]~40 , motor2_control|fgout_cnt[8]~40, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[8] , motor2_control|fgout_cnt[8], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[9]~42 , motor2_control|fgout_cnt[9]~42, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[9] , motor2_control|fgout_cnt[9], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[10]~44 , motor2_control|fgout_cnt[10]~44, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[10] , motor2_control|fgout_cnt[10], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[11]~46 , motor2_control|fgout_cnt[11]~46, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[11] , motor2_control|fgout_cnt[11], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[12]~48 , motor2_control|fgout_cnt[12]~48, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[12] , motor2_control|fgout_cnt[12], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[13]~50 , motor2_control|fgout_cnt[13]~50, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[13] , motor2_control|fgout_cnt[13], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[14]~52 , motor2_control|fgout_cnt[14]~52, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[14] , motor2_control|fgout_cnt[14], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[15]~54 , motor2_control|fgout_cnt[15]~54, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[15] , motor2_control|fgout_cnt[15], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[16]~56 , motor2_control|fgout_cnt[16]~56, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[16] , motor2_control|fgout_cnt[16], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[17]~58 , motor2_control|fgout_cnt[17]~58, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[17] , motor2_control|fgout_cnt[17], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[18]~60 , motor2_control|fgout_cnt[18]~60, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[18] , motor2_control|fgout_cnt[18], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[19]~62 , motor2_control|fgout_cnt[19]~62, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[19] , motor2_control|fgout_cnt[19], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[20]~64 , motor2_control|fgout_cnt[20]~64, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[20] , motor2_control|fgout_cnt[20], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[21]~66 , motor2_control|fgout_cnt[21]~66, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[21] , motor2_control|fgout_cnt[21], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[22]~68 , motor2_control|fgout_cnt[22]~68, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[22] , motor2_control|fgout_cnt[22], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[23]~70 , motor2_control|fgout_cnt[23]~70, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt[23] , motor2_control|fgout_cnt[23], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[23] , motor2_control|fgout_cnt_reg[23], top_4mb, 1
instance = comp, \Equal32~1 , Equal32~1, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~167 , spi_4mb|miso_shift~167, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[23] , motor3_control|pwm_cycle_reg[23], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[0]~24 , motor3_control|fgout_cnt[0]~24, top_4mb, 1
instance = comp, \fgout3~input , fgout3~input, top_4mb, 1
instance = comp, \motor3_control|fgout_reg[0] , motor3_control|fgout_reg[0], top_4mb, 1
instance = comp, \motor3_control|fgout_reg[1]~feeder , motor3_control|fgout_reg[1]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_reg[1] , motor3_control|fgout_reg[1], top_4mb, 1
instance = comp, \motor3_control|fgout_reg[2] , motor3_control|fgout_reg[2], top_4mb, 1
instance = comp, \motor3_control|fgout_posedge , motor3_control|fgout_posedge, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[0] , motor3_control|fgout_cnt[0], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[1]~26 , motor3_control|fgout_cnt[1]~26, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[1] , motor3_control|fgout_cnt[1], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[2]~28 , motor3_control|fgout_cnt[2]~28, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[2] , motor3_control|fgout_cnt[2], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[3]~30 , motor3_control|fgout_cnt[3]~30, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[3] , motor3_control|fgout_cnt[3], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[4]~32 , motor3_control|fgout_cnt[4]~32, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[4] , motor3_control|fgout_cnt[4], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[5]~34 , motor3_control|fgout_cnt[5]~34, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[5] , motor3_control|fgout_cnt[5], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[6]~36 , motor3_control|fgout_cnt[6]~36, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[6] , motor3_control|fgout_cnt[6], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[7]~38 , motor3_control|fgout_cnt[7]~38, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[7] , motor3_control|fgout_cnt[7], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[8]~40 , motor3_control|fgout_cnt[8]~40, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[8] , motor3_control|fgout_cnt[8], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[9]~42 , motor3_control|fgout_cnt[9]~42, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[9] , motor3_control|fgout_cnt[9], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[10]~44 , motor3_control|fgout_cnt[10]~44, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[10] , motor3_control|fgout_cnt[10], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[11]~46 , motor3_control|fgout_cnt[11]~46, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[11] , motor3_control|fgout_cnt[11], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[12]~48 , motor3_control|fgout_cnt[12]~48, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[12] , motor3_control|fgout_cnt[12], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[13]~50 , motor3_control|fgout_cnt[13]~50, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[13] , motor3_control|fgout_cnt[13], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[14]~52 , motor3_control|fgout_cnt[14]~52, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[14] , motor3_control|fgout_cnt[14], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[15]~54 , motor3_control|fgout_cnt[15]~54, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[15] , motor3_control|fgout_cnt[15], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[16]~56 , motor3_control|fgout_cnt[16]~56, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[16] , motor3_control|fgout_cnt[16], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[17]~58 , motor3_control|fgout_cnt[17]~58, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[17] , motor3_control|fgout_cnt[17], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[18]~60 , motor3_control|fgout_cnt[18]~60, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[18] , motor3_control|fgout_cnt[18], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[19]~62 , motor3_control|fgout_cnt[19]~62, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[19] , motor3_control|fgout_cnt[19], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[20]~64 , motor3_control|fgout_cnt[20]~64, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[20] , motor3_control|fgout_cnt[20], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[21]~66 , motor3_control|fgout_cnt[21]~66, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[21] , motor3_control|fgout_cnt[21], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[22]~68 , motor3_control|fgout_cnt[22]~68, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[22] , motor3_control|fgout_cnt[22], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[23]~70 , motor3_control|fgout_cnt[23]~70, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt[23] , motor3_control|fgout_cnt[23], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[23] , motor3_control|fgout_cnt_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~165 , spi_4mb|miso_shift~165, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[23] , motor1_control|motion_control_reg[23], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[23] , motor1_control|driver_control_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~168 , spi_4mb|miso_shift~168, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~169 , spi_4mb|miso_shift~169, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[23]~feeder , motor2_control|motion_control_reg[23]~feeder, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[23] , motor2_control|motion_control_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~178 , spi_4mb|miso_shift~178, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[23] , motor3_control|motion_control_reg[23], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[23] , motor2_control|driver_control_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~176 , spi_4mb|miso_shift~176, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[23] , motor3_control|abs_enc_position_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~177 , spi_4mb|miso_shift~177, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[23] , registers_4mb|buttons_led_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~175 , spi_4mb|miso_shift~175, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~179 , spi_4mb|miso_shift~179, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[23] , motor4_control|pwm_cycle_reg[23], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[0]~24 , motor4_control|fgout_cnt[0]~24, top_4mb, 1
instance = comp, \fgout4~input , fgout4~input, top_4mb, 1
instance = comp, \motor4_control|fgout_reg[0]~feeder , motor4_control|fgout_reg[0]~feeder, top_4mb, 1
instance = comp, \motor4_control|fgout_reg[0] , motor4_control|fgout_reg[0], top_4mb, 1
instance = comp, \motor4_control|fgout_reg[1]~feeder , motor4_control|fgout_reg[1]~feeder, top_4mb, 1
instance = comp, \motor4_control|fgout_reg[1] , motor4_control|fgout_reg[1], top_4mb, 1
instance = comp, \motor4_control|fgout_reg[2] , motor4_control|fgout_reg[2], top_4mb, 1
instance = comp, \motor4_control|fgout_posedge , motor4_control|fgout_posedge, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[0] , motor4_control|fgout_cnt[0], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[1]~26 , motor4_control|fgout_cnt[1]~26, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[1] , motor4_control|fgout_cnt[1], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[2]~28 , motor4_control|fgout_cnt[2]~28, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[2] , motor4_control|fgout_cnt[2], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[3]~30 , motor4_control|fgout_cnt[3]~30, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[3] , motor4_control|fgout_cnt[3], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[4]~32 , motor4_control|fgout_cnt[4]~32, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[4] , motor4_control|fgout_cnt[4], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[5]~34 , motor4_control|fgout_cnt[5]~34, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[5] , motor4_control|fgout_cnt[5], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[6]~36 , motor4_control|fgout_cnt[6]~36, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[6] , motor4_control|fgout_cnt[6], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[7]~38 , motor4_control|fgout_cnt[7]~38, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[7] , motor4_control|fgout_cnt[7], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[8]~40 , motor4_control|fgout_cnt[8]~40, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[8] , motor4_control|fgout_cnt[8], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[9]~42 , motor4_control|fgout_cnt[9]~42, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[9] , motor4_control|fgout_cnt[9], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[10]~44 , motor4_control|fgout_cnt[10]~44, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[10] , motor4_control|fgout_cnt[10], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[11]~46 , motor4_control|fgout_cnt[11]~46, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[11] , motor4_control|fgout_cnt[11], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[12]~48 , motor4_control|fgout_cnt[12]~48, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[12] , motor4_control|fgout_cnt[12], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[13]~50 , motor4_control|fgout_cnt[13]~50, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[13] , motor4_control|fgout_cnt[13], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[14]~52 , motor4_control|fgout_cnt[14]~52, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[14] , motor4_control|fgout_cnt[14], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[15]~54 , motor4_control|fgout_cnt[15]~54, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[15] , motor4_control|fgout_cnt[15], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[16]~56 , motor4_control|fgout_cnt[16]~56, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[16] , motor4_control|fgout_cnt[16], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[17]~58 , motor4_control|fgout_cnt[17]~58, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[17] , motor4_control|fgout_cnt[17], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[18]~60 , motor4_control|fgout_cnt[18]~60, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[18] , motor4_control|fgout_cnt[18], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[19]~62 , motor4_control|fgout_cnt[19]~62, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[19] , motor4_control|fgout_cnt[19], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[20]~64 , motor4_control|fgout_cnt[20]~64, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[20] , motor4_control|fgout_cnt[20], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[21]~66 , motor4_control|fgout_cnt[21]~66, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[21] , motor4_control|fgout_cnt[21], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[22]~68 , motor4_control|fgout_cnt[22]~68, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[22] , motor4_control|fgout_cnt[22], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[23]~70 , motor4_control|fgout_cnt[23]~70, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt[23] , motor4_control|fgout_cnt[23], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[23] , motor4_control|fgout_cnt_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~160 , spi_4mb|miso_shift~160, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[23] , motor4_control|abs_enc_position_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~162 , spi_4mb|miso_shift~162, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[23]~feeder , motor4_control|motion_control_reg[23]~feeder, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[23] , motor4_control|motion_control_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~161 , spi_4mb|miso_shift~161, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[23] , motor3_control|driver_control_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~163 , spi_4mb|miso_shift~163, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~164 , spi_4mb|miso_shift~164, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~180 , spi_4mb|miso_shift~180, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[55]~feeder , ADC_Master_inst|DATA_BUFFER[55]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~12 , ADC_Master_inst|Decoder0~12, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[55] , ADC_Master_inst|DATA_BUFFER[55], top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~10 , ADC_Master_inst|Decoder0~10, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~13 , ADC_Master_inst|Decoder0~13, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[23] , ADC_Master_inst|DATA_BUFFER[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~186 , spi_4mb|miso_shift~186, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[23]~2 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[23]~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[23] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[23] , RLS_Top_inst|M1_ENC|POS_REG[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[23] , RLS_Top_inst|M2_ENC|ERR_REG[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~182 , spi_4mb|miso_shift~182, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[23]~2 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[23]~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[23] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[23]~feeder , RLS_Top_inst|M3_ENC|POS_REG[23]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[23] , RLS_Top_inst|M3_ENC|POS_REG[23], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[87]~feeder , ADC_Master_inst|DATA_BUFFER[87]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~11 , ADC_Master_inst|Decoder0~11, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[87] , ADC_Master_inst|DATA_BUFFER[87], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~184 , spi_4mb|miso_shift~184, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[23]~feeder , motor2_control|abs_enc_position_reg[23]~feeder, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[23] , motor2_control|abs_enc_position_reg[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[23]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[23]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[23] , RLS_Top_inst|M3_ENC|ERR_REG[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~181 , spi_4mb|miso_shift~181, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[23]~2 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[23]~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[23]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[23]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[23] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[23]~feeder , RLS_Top_inst|M2_ENC|POS_REG[23]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[23] , RLS_Top_inst|M2_ENC|POS_REG[23], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[23]~feeder , RLS_Top_inst|M1_ENC|ERR_REG[23]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[23] , RLS_Top_inst|M1_ENC|ERR_REG[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~183 , spi_4mb|miso_shift~183, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~185 , spi_4mb|miso_shift~185, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~187 , spi_4mb|miso_shift~187, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[23]~feeder , registers_4mb|spare0_io_reg[23]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[23] , registers_4mb|spare0_io_reg[23], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[23] , registers_4mb|buttons_reg[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~158 , spi_4mb|miso_shift~158, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[23] , motor1_control|pwm_cycle_reg[23], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[0]~24 , motor1_control|fgout_cnt[0]~24, top_4mb, 1
instance = comp, \fgout1~input , fgout1~input, top_4mb, 1
instance = comp, \motor1_control|fgout_reg[0]~feeder , motor1_control|fgout_reg[0]~feeder, top_4mb, 1
instance = comp, \motor1_control|fgout_reg[0] , motor1_control|fgout_reg[0], top_4mb, 1
instance = comp, \motor1_control|fgout_reg[1]~feeder , motor1_control|fgout_reg[1]~feeder, top_4mb, 1
instance = comp, \motor1_control|fgout_reg[1] , motor1_control|fgout_reg[1], top_4mb, 1
instance = comp, \motor1_control|fgout_reg[2] , motor1_control|fgout_reg[2], top_4mb, 1
instance = comp, \motor1_control|fgout_posedge , motor1_control|fgout_posedge, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[0] , motor1_control|fgout_cnt[0], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[1]~26 , motor1_control|fgout_cnt[1]~26, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[1] , motor1_control|fgout_cnt[1], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[2]~28 , motor1_control|fgout_cnt[2]~28, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[2] , motor1_control|fgout_cnt[2], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[3]~30 , motor1_control|fgout_cnt[3]~30, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[3] , motor1_control|fgout_cnt[3], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[4]~32 , motor1_control|fgout_cnt[4]~32, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[4] , motor1_control|fgout_cnt[4], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[5]~34 , motor1_control|fgout_cnt[5]~34, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[5] , motor1_control|fgout_cnt[5], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[6]~36 , motor1_control|fgout_cnt[6]~36, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[6] , motor1_control|fgout_cnt[6], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[7]~38 , motor1_control|fgout_cnt[7]~38, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[7] , motor1_control|fgout_cnt[7], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[8]~40 , motor1_control|fgout_cnt[8]~40, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[8] , motor1_control|fgout_cnt[8], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[9]~42 , motor1_control|fgout_cnt[9]~42, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[9] , motor1_control|fgout_cnt[9], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[10]~44 , motor1_control|fgout_cnt[10]~44, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[10] , motor1_control|fgout_cnt[10], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[11]~46 , motor1_control|fgout_cnt[11]~46, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[11] , motor1_control|fgout_cnt[11], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[12]~48 , motor1_control|fgout_cnt[12]~48, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[12] , motor1_control|fgout_cnt[12], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[13]~50 , motor1_control|fgout_cnt[13]~50, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[13] , motor1_control|fgout_cnt[13], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[14]~52 , motor1_control|fgout_cnt[14]~52, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[14] , motor1_control|fgout_cnt[14], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[15]~54 , motor1_control|fgout_cnt[15]~54, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[15] , motor1_control|fgout_cnt[15], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[16]~56 , motor1_control|fgout_cnt[16]~56, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[16] , motor1_control|fgout_cnt[16], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[17]~58 , motor1_control|fgout_cnt[17]~58, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[17] , motor1_control|fgout_cnt[17], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[18]~60 , motor1_control|fgout_cnt[18]~60, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[18] , motor1_control|fgout_cnt[18], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[19]~62 , motor1_control|fgout_cnt[19]~62, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[19] , motor1_control|fgout_cnt[19], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[20]~64 , motor1_control|fgout_cnt[20]~64, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[20] , motor1_control|fgout_cnt[20], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[21]~66 , motor1_control|fgout_cnt[21]~66, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[21] , motor1_control|fgout_cnt[21], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[22]~68 , motor1_control|fgout_cnt[22]~68, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[22] , motor1_control|fgout_cnt[22], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[23]~70 , motor1_control|fgout_cnt[23]~70, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt[23] , motor1_control|fgout_cnt[23], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[23] , motor1_control|fgout_cnt_reg[23], top_4mb, 1
instance = comp, \Equal24~0 , Equal24~0, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~156 , spi_4mb|miso_shift~156, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~157 , spi_4mb|miso_shift~157, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~159 , spi_4mb|miso_shift~159, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~188 , spi_4mb|miso_shift~188, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[24]~feeder , spi_4mb|miso_shift[24]~feeder, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~190 , spi_4mb|miso_shift~190, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[22]~feeder , registers_4mb|spare0_io_reg[22]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[22] , registers_4mb|spare0_io_reg[22], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[22] , registers_4mb|buttons_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~191 , spi_4mb|miso_shift~191, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[22] , motor1_control|pwm_cycle_reg[22], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[22] , motor1_control|fgout_cnt_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~189 , spi_4mb|miso_shift~189, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~192 , spi_4mb|miso_shift~192, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[54]~feeder , ADC_Master_inst|DATA_BUFFER[54]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[54] , ADC_Master_inst|DATA_BUFFER[54], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[22] , ADC_Master_inst|DATA_BUFFER[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~219 , spi_4mb|miso_shift~219, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[22]~3 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[22]~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[22] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[22] , RLS_Top_inst|M1_ENC|POS_REG[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[22]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[22]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[22] , RLS_Top_inst|M3_ENC|ERR_REG[22], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[22] , motor2_control|abs_enc_position_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~214 , spi_4mb|miso_shift~214, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[22]~feeder , RLS_Top_inst|M1_ENC|ERR_REG[22]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[22] , RLS_Top_inst|M1_ENC|ERR_REG[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[22]~3 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[22]~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[22] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[22]~feeder , RLS_Top_inst|M2_ENC|POS_REG[22]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[22] , RLS_Top_inst|M2_ENC|POS_REG[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~216 , spi_4mb|miso_shift~216, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[86]~feeder , ADC_Master_inst|DATA_BUFFER[86]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[86] , ADC_Master_inst|DATA_BUFFER[86], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[22]~3 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[22]~3, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[22]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[22]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[22] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[22], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[22] , RLS_Top_inst|M3_ENC|POS_REG[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~217 , spi_4mb|miso_shift~217, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[22] , RLS_Top_inst|M2_ENC|ERR_REG[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~215 , spi_4mb|miso_shift~215, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~218 , spi_4mb|miso_shift~218, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~220 , spi_4mb|miso_shift~220, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[22] , motor2_control|motion_control_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~211 , spi_4mb|miso_shift~211, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[22] , registers_4mb|buttons_led_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~208 , spi_4mb|miso_shift~208, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[22] , motor3_control|abs_enc_position_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~210 , spi_4mb|miso_shift~210, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[22] , motor3_control|motion_control_reg[22], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[22] , motor2_control|driver_control_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~209 , spi_4mb|miso_shift~209, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~212 , spi_4mb|miso_shift~212, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[22] , registers_4mb|drape_sensor_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~206 , spi_4mb|miso_shift~206, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[22] , motor4_control|driver_control_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~205 , spi_4mb|miso_shift~205, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[22]~feeder , registers_4mb|ABS_ENC_CTRL_REG[22]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[22] , registers_4mb|ABS_ENC_CTRL_REG[22], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[118] , ADC_Master_inst|DATA_BUFFER[118], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~204 , spi_4mb|miso_shift~204, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[22] , motor1_control|abs_enc_position_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~203 , spi_4mb|miso_shift~203, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~207 , spi_4mb|miso_shift~207, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~199 , spi_4mb|miso_shift~199, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[22] , motor2_control|pwm_cycle_reg[22], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[22] , motor2_control|fgout_cnt_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~200 , spi_4mb|miso_shift~200, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[22] , motor3_control|pwm_cycle_reg[22], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[22] , motor3_control|fgout_cnt_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~198 , spi_4mb|miso_shift~198, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[22] , motor1_control|motion_control_reg[22], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[22] , motor1_control|driver_control_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~201 , spi_4mb|miso_shift~201, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~202 , spi_4mb|miso_shift~202, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[22] , motor4_control|motion_control_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~194 , spi_4mb|miso_shift~194, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[22] , motor3_control|driver_control_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~196 , spi_4mb|miso_shift~196, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[22] , motor4_control|pwm_cycle_reg[22], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[22] , motor4_control|fgout_cnt_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~193 , spi_4mb|miso_shift~193, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[22] , motor4_control|abs_enc_position_reg[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~195 , spi_4mb|miso_shift~195, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~197 , spi_4mb|miso_shift~197, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~213 , spi_4mb|miso_shift~213, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~221 , spi_4mb|miso_shift~221, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[23]~feeder , spi_4mb|miso_shift[23]~feeder, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[21] , motor1_control|pwm_cycle_reg[21], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[21] , motor1_control|fgout_cnt_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~222 , spi_4mb|miso_shift~222, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[21]~feeder , registers_4mb|spare0_io_reg[21]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[21] , registers_4mb|spare0_io_reg[21], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[21] , registers_4mb|buttons_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~224 , spi_4mb|miso_shift~224, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~223 , spi_4mb|miso_shift~223, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~225 , spi_4mb|miso_shift~225, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[21] , motor1_control|motion_control_reg[21], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[21] , motor1_control|driver_control_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~234 , spi_4mb|miso_shift~234, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[21] , motor2_control|pwm_cycle_reg[21], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[21] , motor2_control|fgout_cnt_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~233 , spi_4mb|miso_shift~233, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~232 , spi_4mb|miso_shift~232, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[21] , motor3_control|pwm_cycle_reg[21], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[21] , motor3_control|fgout_cnt_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~231 , spi_4mb|miso_shift~231, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~235 , spi_4mb|miso_shift~235, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[21] , motor3_control|abs_enc_position_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~243 , spi_4mb|miso_shift~243, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[21] , motor2_control|motion_control_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~244 , spi_4mb|miso_shift~244, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[21] , registers_4mb|buttons_led_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~241 , spi_4mb|miso_shift~241, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[21] , motor3_control|motion_control_reg[21], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[21] , motor2_control|driver_control_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~242 , spi_4mb|miso_shift~242, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~245 , spi_4mb|miso_shift~245, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[21] , motor1_control|abs_enc_position_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~236 , spi_4mb|miso_shift~236, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[21]~feeder , registers_4mb|ABS_ENC_CTRL_REG[21]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[21] , registers_4mb|ABS_ENC_CTRL_REG[21], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[117] , ADC_Master_inst|DATA_BUFFER[117], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~237 , spi_4mb|miso_shift~237, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[21] , registers_4mb|drape_sensor_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~239 , spi_4mb|miso_shift~239, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[21] , motor4_control|driver_control_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~238 , spi_4mb|miso_shift~238, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~240 , spi_4mb|miso_shift~240, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[21] , motor4_control|pwm_cycle_reg[21], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[21] , motor4_control|fgout_cnt_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~226 , spi_4mb|miso_shift~226, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[21] , motor4_control|abs_enc_position_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~228 , spi_4mb|miso_shift~228, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[21]~feeder , motor4_control|motion_control_reg[21]~feeder, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[21] , motor4_control|motion_control_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~227 , spi_4mb|miso_shift~227, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[21] , motor3_control|driver_control_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~229 , spi_4mb|miso_shift~229, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~230 , spi_4mb|miso_shift~230, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~246 , spi_4mb|miso_shift~246, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[53]~feeder , ADC_Master_inst|DATA_BUFFER[53]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[53] , ADC_Master_inst|DATA_BUFFER[53], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[21] , ADC_Master_inst|DATA_BUFFER[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~252 , spi_4mb|miso_shift~252, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~4 , RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[21]~4 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[21]~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[21] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[21] , RLS_Top_inst|M1_ENC|POS_REG[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[21]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[21]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[21] , RLS_Top_inst|M3_ENC|ERR_REG[21], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[21] , motor2_control|abs_enc_position_reg[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~247 , spi_4mb|miso_shift~247, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[85]~feeder , ADC_Master_inst|DATA_BUFFER[85]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[85] , ADC_Master_inst|DATA_BUFFER[85], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~4 , RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[21]~4 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[21]~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[21]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[21]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[21] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[21] , RLS_Top_inst|M3_ENC|POS_REG[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~250 , spi_4mb|miso_shift~250, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~4 , RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[21]~4 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[21]~4, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[21] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[21] , RLS_Top_inst|M2_ENC|POS_REG[21], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[21] , RLS_Top_inst|M1_ENC|ERR_REG[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~249 , spi_4mb|miso_shift~249, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[21] , RLS_Top_inst|M2_ENC|ERR_REG[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~248 , spi_4mb|miso_shift~248, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~251 , spi_4mb|miso_shift~251, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~253 , spi_4mb|miso_shift~253, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~254 , spi_4mb|miso_shift~254, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[22]~feeder , spi_4mb|miso_shift[22]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[52]~feeder , ADC_Master_inst|DATA_BUFFER[52]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[52] , ADC_Master_inst|DATA_BUFFER[52], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[20] , ADC_Master_inst|DATA_BUFFER[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~285 , spi_4mb|miso_shift~285, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[20]~5 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[20]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[20]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[20]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[20] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[20] , RLS_Top_inst|M1_ENC|POS_REG[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[20] , RLS_Top_inst|M2_ENC|ERR_REG[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~281 , spi_4mb|miso_shift~281, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[20] , motor2_control|abs_enc_position_reg[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[20]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[20]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[20] , RLS_Top_inst|M3_ENC|ERR_REG[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~280 , spi_4mb|miso_shift~280, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[84]~feeder , ADC_Master_inst|DATA_BUFFER[84]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[84] , ADC_Master_inst|DATA_BUFFER[84], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[20]~5 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[20]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[20] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[20] , RLS_Top_inst|M3_ENC|POS_REG[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~283 , spi_4mb|miso_shift~283, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[20]~feeder , RLS_Top_inst|M1_ENC|ERR_REG[20]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[20] , RLS_Top_inst|M1_ENC|ERR_REG[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[20]~5 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[20]~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[20]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[20]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[20] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[20], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[20] , RLS_Top_inst|M2_ENC|POS_REG[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~282 , spi_4mb|miso_shift~282, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~284 , spi_4mb|miso_shift~284, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~286 , spi_4mb|miso_shift~286, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[20] , registers_4mb|buttons_led_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~274 , spi_4mb|miso_shift~274, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[20] , motor3_control|motion_control_reg[20], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[20]~feeder , motor2_control|driver_control_reg[20]~feeder, top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[20] , motor2_control|driver_control_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~275 , spi_4mb|miso_shift~275, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[20] , motor2_control|motion_control_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~277 , spi_4mb|miso_shift~277, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[20] , motor3_control|abs_enc_position_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~276 , spi_4mb|miso_shift~276, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~278 , spi_4mb|miso_shift~278, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[20] , motor4_control|motion_control_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~260 , spi_4mb|miso_shift~260, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[20] , motor4_control|abs_enc_position_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~261 , spi_4mb|miso_shift~261, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[20] , motor4_control|pwm_cycle_reg[20], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[20] , motor4_control|fgout_cnt_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~259 , spi_4mb|miso_shift~259, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[20] , motor3_control|driver_control_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~262 , spi_4mb|miso_shift~262, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~263 , spi_4mb|miso_shift~263, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~265 , spi_4mb|miso_shift~265, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[20] , motor1_control|motion_control_reg[20], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[20] , motor1_control|driver_control_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~267 , spi_4mb|miso_shift~267, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[20] , motor3_control|pwm_cycle_reg[20], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[20] , motor3_control|fgout_cnt_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~264 , spi_4mb|miso_shift~264, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[20] , motor2_control|fgout_cnt_reg[20], top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[20] , motor2_control|pwm_cycle_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~266 , spi_4mb|miso_shift~266, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~268 , spi_4mb|miso_shift~268, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[20] , motor1_control|abs_enc_position_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~269 , spi_4mb|miso_shift~269, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[20]~feeder , registers_4mb|ABS_ENC_CTRL_REG[20]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[20] , registers_4mb|ABS_ENC_CTRL_REG[20], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[116] , ADC_Master_inst|DATA_BUFFER[116], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~270 , spi_4mb|miso_shift~270, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[20] , registers_4mb|drape_sensor_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~272 , spi_4mb|miso_shift~272, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[20] , motor4_control|driver_control_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~271 , spi_4mb|miso_shift~271, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~273 , spi_4mb|miso_shift~273, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~279 , spi_4mb|miso_shift~279, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[20]~feeder , registers_4mb|spare0_io_reg[20]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[20] , registers_4mb|spare0_io_reg[20], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[20] , registers_4mb|buttons_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~257 , spi_4mb|miso_shift~257, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[20] , motor1_control|pwm_cycle_reg[20], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[20] , motor1_control|fgout_cnt_reg[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~255 , spi_4mb|miso_shift~255, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~256 , spi_4mb|miso_shift~256, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~258 , spi_4mb|miso_shift~258, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~287 , spi_4mb|miso_shift~287, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[21]~feeder , spi_4mb|miso_shift[21]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[51]~feeder , ADC_Master_inst|DATA_BUFFER[51]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[51] , ADC_Master_inst|DATA_BUFFER[51], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[19] , ADC_Master_inst|DATA_BUFFER[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~318 , spi_4mb|miso_shift~318, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[19]~6 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[19]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[19]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[19]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[19] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[19] , RLS_Top_inst|M1_ENC|POS_REG[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[19] , RLS_Top_inst|M2_ENC|ERR_REG[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~314 , spi_4mb|miso_shift~314, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[19]~6 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[19]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[19]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[19]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[19] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[19]~feeder , RLS_Top_inst|M2_ENC|POS_REG[19]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[19] , RLS_Top_inst|M2_ENC|POS_REG[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[19] , RLS_Top_inst|M1_ENC|ERR_REG[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~315 , spi_4mb|miso_shift~315, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[83]~feeder , ADC_Master_inst|DATA_BUFFER[83]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[83] , ADC_Master_inst|DATA_BUFFER[83], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[19]~6 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[19]~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[19] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[19], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[19] , RLS_Top_inst|M3_ENC|POS_REG[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~316 , spi_4mb|miso_shift~316, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[19]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[19]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[19] , RLS_Top_inst|M3_ENC|ERR_REG[19], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[19] , motor2_control|abs_enc_position_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~313 , spi_4mb|miso_shift~313, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~317 , spi_4mb|miso_shift~317, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~319 , spi_4mb|miso_shift~319, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[19] , registers_4mb|buttons_reg[19], top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[19]~feeder , registers_4mb|spare0_io_reg[19]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[19] , registers_4mb|spare0_io_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~290 , spi_4mb|miso_shift~290, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~289 , spi_4mb|miso_shift~289, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[19] , motor1_control|pwm_cycle_reg[19], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[19] , motor1_control|fgout_cnt_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~288 , spi_4mb|miso_shift~288, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~291 , spi_4mb|miso_shift~291, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[19] , motor4_control|pwm_cycle_reg[19], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[19] , motor4_control|fgout_cnt_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~292 , spi_4mb|miso_shift~292, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[19]~feeder , motor4_control|motion_control_reg[19]~feeder, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[19] , motor4_control|motion_control_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~293 , spi_4mb|miso_shift~293, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[19] , motor4_control|abs_enc_position_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~294 , spi_4mb|miso_shift~294, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[19] , motor3_control|driver_control_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~295 , spi_4mb|miso_shift~295, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~296 , spi_4mb|miso_shift~296, top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[19] , motor1_control|driver_control_reg[19], top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[19] , motor1_control|motion_control_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~300 , spi_4mb|miso_shift~300, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[19] , motor2_control|fgout_cnt_reg[19], top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[19] , motor2_control|pwm_cycle_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~299 , spi_4mb|miso_shift~299, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~298 , spi_4mb|miso_shift~298, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[19] , motor3_control|pwm_cycle_reg[19], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[19] , motor3_control|fgout_cnt_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~297 , spi_4mb|miso_shift~297, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~301 , spi_4mb|miso_shift~301, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[19] , motor3_control|motion_control_reg[19], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[19] , motor2_control|driver_control_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~308 , spi_4mb|miso_shift~308, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[19]~feeder , motor2_control|motion_control_reg[19]~feeder, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[19] , motor2_control|motion_control_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~310 , spi_4mb|miso_shift~310, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[19] , motor3_control|abs_enc_position_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~309 , spi_4mb|miso_shift~309, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[19] , registers_4mb|buttons_led_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~307 , spi_4mb|miso_shift~307, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~311 , spi_4mb|miso_shift~311, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[19]~feeder , registers_4mb|ABS_ENC_CTRL_REG[19]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[19] , registers_4mb|ABS_ENC_CTRL_REG[19], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[115] , ADC_Master_inst|DATA_BUFFER[115], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~303 , spi_4mb|miso_shift~303, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[19] , registers_4mb|drape_sensor_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~305 , spi_4mb|miso_shift~305, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[19] , motor1_control|abs_enc_position_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~302 , spi_4mb|miso_shift~302, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[19] , motor4_control|driver_control_reg[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~304 , spi_4mb|miso_shift~304, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~306 , spi_4mb|miso_shift~306, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~312 , spi_4mb|miso_shift~312, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~320 , spi_4mb|miso_shift~320, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[20]~feeder , spi_4mb|miso_shift[20]~feeder, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[18] , motor3_control|abs_enc_position_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~343 , spi_4mb|miso_shift~343, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[18] , motor2_control|motion_control_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~344 , spi_4mb|miso_shift~344, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[18] , motor3_control|motion_control_reg[18], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[18] , motor2_control|driver_control_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~342 , spi_4mb|miso_shift~342, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[18] , registers_4mb|buttons_led_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~341 , spi_4mb|miso_shift~341, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~345 , spi_4mb|miso_shift~345, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[18] , ADC_Master_inst|DATA_BUFFER[18], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[50]~feeder , ADC_Master_inst|DATA_BUFFER[50]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[50] , ADC_Master_inst|DATA_BUFFER[50], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~351 , spi_4mb|miso_shift~351, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[18]~7 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[18]~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[18] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[18] , RLS_Top_inst|M1_ENC|POS_REG[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[18]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[18]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[18] , RLS_Top_inst|M3_ENC|ERR_REG[18], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[18] , motor2_control|abs_enc_position_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~346 , spi_4mb|miso_shift~346, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[18]~7 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[18]~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[18]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[18]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[18] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[18]~feeder , RLS_Top_inst|M2_ENC|POS_REG[18]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[18] , RLS_Top_inst|M2_ENC|POS_REG[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[18] , RLS_Top_inst|M1_ENC|ERR_REG[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~348 , spi_4mb|miso_shift~348, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[18] , RLS_Top_inst|M2_ENC|ERR_REG[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~347 , spi_4mb|miso_shift~347, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[82]~feeder , ADC_Master_inst|DATA_BUFFER[82]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[82] , ADC_Master_inst|DATA_BUFFER[82], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[18]~7 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[18]~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[18] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[18], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[18] , RLS_Top_inst|M3_ENC|POS_REG[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~349 , spi_4mb|miso_shift~349, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~350 , spi_4mb|miso_shift~350, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~352 , spi_4mb|miso_shift~352, top_4mb, 1
instance = comp, \motor4_control|Selector6~0 , motor4_control|Selector6~0, top_4mb, 1
instance = comp, \motor4_control|Selector33~0 , motor4_control|Selector33~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[0] , motor4_control|ssi_data_reg[0], top_4mb, 1
instance = comp, \motor4_control|Selector32~0 , motor4_control|Selector32~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[1] , motor4_control|ssi_data_reg[1], top_4mb, 1
instance = comp, \motor4_control|Selector31~0 , motor4_control|Selector31~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[2] , motor4_control|ssi_data_reg[2], top_4mb, 1
instance = comp, \motor4_control|Selector30~0 , motor4_control|Selector30~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[3] , motor4_control|ssi_data_reg[3], top_4mb, 1
instance = comp, \motor4_control|Selector29~0 , motor4_control|Selector29~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[4] , motor4_control|ssi_data_reg[4], top_4mb, 1
instance = comp, \motor4_control|Selector28~0 , motor4_control|Selector28~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[5] , motor4_control|ssi_data_reg[5], top_4mb, 1
instance = comp, \motor4_control|Selector27~0 , motor4_control|Selector27~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[6] , motor4_control|ssi_data_reg[6], top_4mb, 1
instance = comp, \motor4_control|Selector26~0 , motor4_control|Selector26~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[7] , motor4_control|ssi_data_reg[7], top_4mb, 1
instance = comp, \motor4_control|Selector25~0 , motor4_control|Selector25~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[8] , motor4_control|ssi_data_reg[8], top_4mb, 1
instance = comp, \motor4_control|Selector24~0 , motor4_control|Selector24~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[9] , motor4_control|ssi_data_reg[9], top_4mb, 1
instance = comp, \motor4_control|Selector23~0 , motor4_control|Selector23~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[10] , motor4_control|ssi_data_reg[10], top_4mb, 1
instance = comp, \motor4_control|Selector22~0 , motor4_control|Selector22~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[11] , motor4_control|ssi_data_reg[11], top_4mb, 1
instance = comp, \motor4_control|Selector21~0 , motor4_control|Selector21~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[12] , motor4_control|ssi_data_reg[12], top_4mb, 1
instance = comp, \motor4_control|Selector20~0 , motor4_control|Selector20~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[13] , motor4_control|ssi_data_reg[13], top_4mb, 1
instance = comp, \motor4_control|Selector19~0 , motor4_control|Selector19~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[14] , motor4_control|ssi_data_reg[14], top_4mb, 1
instance = comp, \motor4_control|Selector18~0 , motor4_control|Selector18~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[15] , motor4_control|ssi_data_reg[15], top_4mb, 1
instance = comp, \motor4_control|Selector17~0 , motor4_control|Selector17~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[16] , motor4_control|ssi_data_reg[16], top_4mb, 1
instance = comp, \motor4_control|Selector16~0 , motor4_control|Selector16~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[17] , motor4_control|ssi_data_reg[17], top_4mb, 1
instance = comp, \motor4_control|Selector15~0 , motor4_control|Selector15~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[18] , motor4_control|ssi_data_reg[18], top_4mb, 1
instance = comp, \motor4_control|Selector14~0 , motor4_control|Selector14~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[19] , motor4_control|ssi_data_reg[19], top_4mb, 1
instance = comp, \motor4_control|Selector13~0 , motor4_control|Selector13~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[20] , motor4_control|ssi_data_reg[20], top_4mb, 1
instance = comp, \motor4_control|Selector12~0 , motor4_control|Selector12~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[21] , motor4_control|ssi_data_reg[21], top_4mb, 1
instance = comp, \motor4_control|Selector11~0 , motor4_control|Selector11~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[22] , motor4_control|ssi_data_reg[22], top_4mb, 1
instance = comp, \motor4_control|Selector10~0 , motor4_control|Selector10~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[23] , motor4_control|ssi_data_reg[23], top_4mb, 1
instance = comp, \motor4_control|Selector9~0 , motor4_control|Selector9~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[24] , motor4_control|ssi_data_reg[24], top_4mb, 1
instance = comp, \motor4_control|Selector8~0 , motor4_control|Selector8~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[25] , motor4_control|ssi_data_reg[25], top_4mb, 1
instance = comp, \motor4_control|Selector7~0 , motor4_control|Selector7~0, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[26] , motor4_control|ssi_data_reg[26], top_4mb, 1
instance = comp, \motor4_control|Selector6~1 , motor4_control|Selector6~1, top_4mb, 1
instance = comp, \motor4_control|ssi_data_reg[27] , motor4_control|ssi_data_reg[27], top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[18] , motor4_control|abs_enc_position_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~327 , spi_4mb|miso_shift~327, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[18] , motor3_control|driver_control_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~328 , spi_4mb|miso_shift~328, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[18] , motor4_control|pwm_cycle_reg[18], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[18] , motor4_control|fgout_cnt_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~325 , spi_4mb|miso_shift~325, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[18] , motor4_control|motion_control_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~326 , spi_4mb|miso_shift~326, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~329 , spi_4mb|miso_shift~329, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[18]~feeder , motor2_control|pwm_cycle_reg[18]~feeder, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[18] , motor2_control|pwm_cycle_reg[18], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[18] , motor2_control|fgout_cnt_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~332 , spi_4mb|miso_shift~332, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[18] , motor3_control|pwm_cycle_reg[18], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[18] , motor3_control|fgout_cnt_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~330 , spi_4mb|miso_shift~330, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[18] , motor1_control|motion_control_reg[18], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[18] , motor1_control|driver_control_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~333 , spi_4mb|miso_shift~333, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~331 , spi_4mb|miso_shift~331, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~334 , spi_4mb|miso_shift~334, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[18]~feeder , registers_4mb|ABS_ENC_CTRL_REG[18]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[18] , registers_4mb|ABS_ENC_CTRL_REG[18], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[114] , ADC_Master_inst|DATA_BUFFER[114], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~336 , spi_4mb|miso_shift~336, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[18] , registers_4mb|drape_sensor_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~338 , spi_4mb|miso_shift~338, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[18] , motor1_control|abs_enc_position_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~335 , spi_4mb|miso_shift~335, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[18] , motor4_control|driver_control_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~337 , spi_4mb|miso_shift~337, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~339 , spi_4mb|miso_shift~339, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[18] , registers_4mb|buttons_reg[18], top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[18]~feeder , registers_4mb|spare0_io_reg[18]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[18] , registers_4mb|spare0_io_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~323 , spi_4mb|miso_shift~323, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~322 , spi_4mb|miso_shift~322, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[18] , motor1_control|pwm_cycle_reg[18], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[18] , motor1_control|fgout_cnt_reg[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~321 , spi_4mb|miso_shift~321, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~324 , spi_4mb|miso_shift~324, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~340 , spi_4mb|miso_shift~340, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~353 , spi_4mb|miso_shift~353, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[19]~feeder , spi_4mb|miso_shift[19]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[81]~feeder , ADC_Master_inst|DATA_BUFFER[81]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[81] , ADC_Master_inst|DATA_BUFFER[81], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~5 , RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[17]~8 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[17]~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[17]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[17]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[17] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[17] , RLS_Top_inst|M3_ENC|POS_REG[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~382 , spi_4mb|miso_shift~382, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[17] , motor2_control|abs_enc_position_reg[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[17] , RLS_Top_inst|M3_ENC|ERR_REG[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~379 , spi_4mb|miso_shift~379, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[17] , RLS_Top_inst|M2_ENC|ERR_REG[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~380 , spi_4mb|miso_shift~380, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~5 , RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[17]~8 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[17]~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[17]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[17]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[17] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[17]~feeder , RLS_Top_inst|M2_ENC|POS_REG[17]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[17] , RLS_Top_inst|M2_ENC|POS_REG[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[17] , RLS_Top_inst|M1_ENC|ERR_REG[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~381 , spi_4mb|miso_shift~381, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~383 , spi_4mb|miso_shift~383, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~5 , RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~5, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[17]~8 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[17]~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[17]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[17]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[17] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[17], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[17] , RLS_Top_inst|M1_ENC|POS_REG[17], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[49]~feeder , ADC_Master_inst|DATA_BUFFER[49]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[49] , ADC_Master_inst|DATA_BUFFER[49], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[17] , ADC_Master_inst|DATA_BUFFER[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~384 , spi_4mb|miso_shift~384, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~385 , spi_4mb|miso_shift~385, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[17] , motor3_control|abs_enc_position_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~376 , spi_4mb|miso_shift~376, top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[17] , motor2_control|driver_control_reg[17], top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[17] , motor3_control|motion_control_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~375 , spi_4mb|miso_shift~375, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[17] , registers_4mb|buttons_led_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~374 , spi_4mb|miso_shift~374, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[17] , motor2_control|motion_control_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~377 , spi_4mb|miso_shift~377, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~378 , spi_4mb|miso_shift~378, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[17] , motor1_control|motion_control_reg[17], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[17] , motor1_control|driver_control_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~366 , spi_4mb|miso_shift~366, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[17] , motor2_control|pwm_cycle_reg[17], top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[17] , motor2_control|fgout_cnt_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~365 , spi_4mb|miso_shift~365, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~364 , spi_4mb|miso_shift~364, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[17] , motor3_control|fgout_cnt_reg[17], top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[17] , motor3_control|pwm_cycle_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~363 , spi_4mb|miso_shift~363, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~367 , spi_4mb|miso_shift~367, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[17] , motor4_control|abs_enc_position_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~360 , spi_4mb|miso_shift~360, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[17] , motor4_control|pwm_cycle_reg[17], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[17] , motor4_control|fgout_cnt_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~358 , spi_4mb|miso_shift~358, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[17] , motor4_control|motion_control_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~359 , spi_4mb|miso_shift~359, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[17] , motor3_control|driver_control_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~361 , spi_4mb|miso_shift~361, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~362 , spi_4mb|miso_shift~362, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~355 , spi_4mb|miso_shift~355, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[17] , registers_4mb|buttons_reg[17], top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[17]~feeder , registers_4mb|spare0_io_reg[17]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[17] , registers_4mb|spare0_io_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~356 , spi_4mb|miso_shift~356, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[17] , motor1_control|pwm_cycle_reg[17], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[17] , motor1_control|fgout_cnt_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~354 , spi_4mb|miso_shift~354, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~357 , spi_4mb|miso_shift~357, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[17]~feeder , registers_4mb|ABS_ENC_CTRL_REG[17]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[17] , registers_4mb|ABS_ENC_CTRL_REG[17], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[113] , ADC_Master_inst|DATA_BUFFER[113], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~369 , spi_4mb|miso_shift~369, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[17] , registers_4mb|drape_sensor_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~371 , spi_4mb|miso_shift~371, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[17] , motor1_control|abs_enc_position_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~368 , spi_4mb|miso_shift~368, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[17] , motor4_control|driver_control_reg[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~370 , spi_4mb|miso_shift~370, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~372 , spi_4mb|miso_shift~372, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~373 , spi_4mb|miso_shift~373, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~386 , spi_4mb|miso_shift~386, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[18]~feeder , spi_4mb|miso_shift[18]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[16]~feeder , registers_4mb|spare0_io_reg[16]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[16] , registers_4mb|spare0_io_reg[16], top_4mb, 1
instance = comp, \spare1_io[16]~input , spare1_io[16]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[16]~feeder , registers_4mb|spare1_io_meta[16]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[16] , registers_4mb|spare1_io_meta[16], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[16] , registers_4mb|spare1_io_reg[16], top_4mb, 1
instance = comp, \Selector15~2 , Selector15~2, top_4mb, 1
instance = comp, \Selector15~1 , Selector15~1, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[16] , motor1_control|pwm_cycle_reg[16], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[16] , motor1_control|fgout_cnt_reg[16], top_4mb, 1
instance = comp, \Selector15~0 , Selector15~0, top_4mb, 1
instance = comp, \Selector15~3 , Selector15~3, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[16] , motor2_control|fgout_cnt_reg[16], top_4mb, 1
instance = comp, \Selector15~11 , Selector15~11, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[16] , motor2_control|pwm_cycle_reg[16], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[16] , motor1_control|driver_control_reg[16], top_4mb, 1
instance = comp, \Selector15~12 , Selector15~12, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[16] , motor3_control|pwm_cycle_reg[16], top_4mb, 1
instance = comp, \Selector15~10 , Selector15~10, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[16] , motor3_control|fgout_cnt_reg[16], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[16] , motor3_control|driver_control_reg[16], top_4mb, 1
instance = comp, \Selector15~9 , Selector15~9, top_4mb, 1
instance = comp, \Selector15~13 , Selector15~13, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[16] , motor1_control|motion_control_reg[16], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[16] , motor1_control|abs_enc_position_reg[16], top_4mb, 1
instance = comp, \Selector15~14 , Selector15~14, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[112] , ADC_Master_inst|DATA_BUFFER[112], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[48]~feeder , ADC_Master_inst|DATA_BUFFER[48]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[48] , ADC_Master_inst|DATA_BUFFER[48], top_4mb, 1
instance = comp, \Selector15~17 , Selector15~17, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[16] , registers_4mb|ABS_ENC_CTRL_REG[16], top_4mb, 1
instance = comp, \Selector15~15 , Selector15~15, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[16] , motor4_control|driver_control_reg[16], top_4mb, 1
instance = comp, \Selector15~16 , Selector15~16, top_4mb, 1
instance = comp, \Selector15~18 , Selector15~18, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[16] , registers_4mb|buttons_reg[16], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[16]~feeder , motor4_control|fgout_cnt_reg[16]~feeder, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[16] , motor4_control|fgout_cnt_reg[16], top_4mb, 1
instance = comp, \Selector15~4 , Selector15~4, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[16] , motor4_control|motion_control_reg[16], top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[16] , motor4_control|pwm_cycle_reg[16], top_4mb, 1
instance = comp, \Selector15~5 , Selector15~5, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[16] , motor4_control|abs_enc_position_reg[16], top_4mb, 1
instance = comp, \Selector15~6 , Selector15~6, top_4mb, 1
instance = comp, \Selector15~7 , Selector15~7, top_4mb, 1
instance = comp, \Selector15~8 , Selector15~8, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[16] , registers_4mb|drape_sensor_reg[16], top_4mb, 1
instance = comp, \Selector15~19 , Selector15~19, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[16] , motor3_control|motion_control_reg[16], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[16] , motor2_control|driver_control_reg[16], top_4mb, 1
instance = comp, \Selector15~21 , Selector15~21, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[16] , motor3_control|abs_enc_position_reg[16], top_4mb, 1
instance = comp, \Selector15~22 , Selector15~22, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[16] , registers_4mb|buttons_led_reg[16], top_4mb, 1
instance = comp, \Selector15~20 , Selector15~20, top_4mb, 1
instance = comp, \Selector15~23 , Selector15~23, top_4mb, 1
instance = comp, \Selector15~24 , Selector15~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[16]~9 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[16]~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[16]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[16]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[16] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[16]~feeder , RLS_Top_inst|M1_ENC|POS_REG[16]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[16] , RLS_Top_inst|M1_ENC|POS_REG[16], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[16] , ADC_Master_inst|DATA_BUFFER[16], top_4mb, 1
instance = comp, \Selector15~31 , Selector15~31, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[16] , RLS_Top_inst|M2_ENC|ERR_REG[16], top_4mb, 1
instance = comp, \Selector15~27 , Selector15~27, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[16] , RLS_Top_inst|M3_ENC|ERR_REG[16], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[16] , motor2_control|abs_enc_position_reg[16], top_4mb, 1
instance = comp, \Selector15~26 , Selector15~26, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[16] , motor2_control|motion_control_reg[16], top_4mb, 1
instance = comp, \Selector15~25 , Selector15~25, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[16]~9 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[16]~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[16] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[16]~feeder , RLS_Top_inst|M2_ENC|POS_REG[16]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[16] , RLS_Top_inst|M2_ENC|POS_REG[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[16] , RLS_Top_inst|M1_ENC|ERR_REG[16], top_4mb, 1
instance = comp, \Selector15~28 , Selector15~28, top_4mb, 1
instance = comp, \Selector15~29 , Selector15~29, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[80]~feeder , ADC_Master_inst|DATA_BUFFER[80]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[80] , ADC_Master_inst|DATA_BUFFER[80], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[16]~9 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[16]~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[16]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[16]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[16] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[16], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[16] , RLS_Top_inst|M3_ENC|POS_REG[16], top_4mb, 1
instance = comp, \Selector15~30 , Selector15~30, top_4mb, 1
instance = comp, \Selector15~32 , Selector15~32, top_4mb, 1
instance = comp, \Selector15~33 , Selector15~33, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[17]~feeder , spi_4mb|miso_shift[17]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[15] , RLS_Top_inst|M2_ENC|ERR_REG[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~415 , spi_4mb|miso_shift~415, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[15] , motor2_control|abs_enc_position_reg[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[15]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[15]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[15] , RLS_Top_inst|M3_ENC|ERR_REG[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~414 , spi_4mb|miso_shift~414, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[15] , motor2_control|motion_control_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~413 , spi_4mb|miso_shift~413, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[15]~10 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[15]~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[15] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[15]~feeder , RLS_Top_inst|M2_ENC|POS_REG[15]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[15] , RLS_Top_inst|M2_ENC|POS_REG[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[15] , RLS_Top_inst|M1_ENC|ERR_REG[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~416 , spi_4mb|miso_shift~416, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~417 , spi_4mb|miso_shift~417, top_4mb, 1
instance = comp, \Equal3~1 , Equal3~1, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~17 , ADC_Master_inst|Decoder0~17, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~19 , ADC_Master_inst|Decoder0~19, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[15] , ADC_Master_inst|DATA_BUFFER[15], top_4mb, 1
instance = comp, \QC1Bf~input , QC1Bf~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[15] , registers_4mb|Fault_Flages_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~419 , spi_4mb|miso_shift~419, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[15]~10 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[15]~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[15]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[15]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[15] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[15] , RLS_Top_inst|M1_ENC|POS_REG[15], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[79]~feeder , ADC_Master_inst|DATA_BUFFER[79]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~18 , ADC_Master_inst|Decoder0~18, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[79] , ADC_Master_inst|DATA_BUFFER[79], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[15]~10 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[15]~10, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[15] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[15], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[15] , RLS_Top_inst|M3_ENC|POS_REG[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~418 , spi_4mb|miso_shift~418, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~420 , spi_4mb|miso_shift~420, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[15] , motor1_control|pwm_cycle_reg[15], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[15]~feeder , motor1_control|fgout_cnt_reg[15]~feeder, top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[15] , motor1_control|fgout_cnt_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~387 , spi_4mb|miso_shift~387, top_4mb, 1
instance = comp, \spare1_io[15]~input , spare1_io[15]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[15]~feeder , registers_4mb|spare1_io_meta[15]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[15] , registers_4mb|spare1_io_meta[15], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[15] , registers_4mb|spare1_io_reg[15], top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[15]~feeder , registers_4mb|spare0_io_reg[15]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[15] , registers_4mb|spare0_io_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~389 , spi_4mb|miso_shift~389, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~388 , spi_4mb|miso_shift~388, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~390 , spi_4mb|miso_shift~390, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~391 , spi_4mb|miso_shift~391, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[15]~feeder , motor3_control|fgout_cnt_reg[15]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[15] , motor3_control|fgout_cnt_reg[15], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[15] , motor3_control|driver_control_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~397 , spi_4mb|miso_shift~397, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[15] , motor2_control|pwm_cycle_reg[15], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[15] , motor1_control|driver_control_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~400 , spi_4mb|miso_shift~400, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[15] , motor3_control|pwm_cycle_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~398 , spi_4mb|miso_shift~398, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[15] , motor2_control|fgout_cnt_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~399 , spi_4mb|miso_shift~399, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~401 , spi_4mb|miso_shift~401, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[15]~feeder , motor4_control|motion_control_reg[15]~feeder, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[15] , motor4_control|motion_control_reg[15], top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[15]~feeder , motor4_control|pwm_cycle_reg[15]~feeder, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[15] , motor4_control|pwm_cycle_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~393 , spi_4mb|miso_shift~393, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~50 , motor4_control|abs_enc_error_reg~50, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[3]~51 , motor4_control|abs_enc_error_reg[3]~51, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[15] , motor4_control|abs_enc_error_reg[15], top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[15] , motor4_control|abs_enc_position_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~394 , spi_4mb|miso_shift~394, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[15] , motor4_control|fgout_cnt_reg[15], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[15]~feeder , registers_4mb|buttons_reg[15]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[15] , registers_4mb|buttons_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~392 , spi_4mb|miso_shift~392, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~395 , spi_4mb|miso_shift~395, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~396 , spi_4mb|miso_shift~396, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[15] , registers_4mb|ABS_ENC_CTRL_REG[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~403 , spi_4mb|miso_shift~403, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[47]~feeder , ADC_Master_inst|DATA_BUFFER[47]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~14 , ADC_Master_inst|Decoder0~14, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~15 , ADC_Master_inst|Decoder0~15, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[47] , ADC_Master_inst|DATA_BUFFER[47], top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~16 , ADC_Master_inst|Decoder0~16, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[111] , ADC_Master_inst|DATA_BUFFER[111], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~405 , spi_4mb|miso_shift~405, top_4mb, 1
instance = comp, \motor2_control|state_ssi.SSI_RISE_EDGE~0 , motor2_control|state_ssi.SSI_RISE_EDGE~0, top_4mb, 1
instance = comp, \motor2_control|LessThan10~0 , motor2_control|LessThan10~0, top_4mb, 1
instance = comp, \motor2_control|crc_calc~0 , motor2_control|crc_calc~0, top_4mb, 1
instance = comp, \motor2_control|Selector51~1 , motor2_control|Selector51~1, top_4mb, 1
instance = comp, \motor2_control|Selector52~0 , motor2_control|Selector52~0, top_4mb, 1
instance = comp, \motor2_control|Selector51~0 , motor2_control|Selector51~0, top_4mb, 1
instance = comp, \motor2_control|Selector55~0 , motor2_control|Selector55~0, top_4mb, 1
instance = comp, \motor2_control|Selector55~1 , motor2_control|Selector55~1, top_4mb, 1
instance = comp, \motor2_control|crc_calc[1] , motor2_control|crc_calc[1], top_4mb, 1
instance = comp, \motor2_control|Selector54~0 , motor2_control|Selector54~0, top_4mb, 1
instance = comp, \motor2_control|crc_calc[2] , motor2_control|crc_calc[2], top_4mb, 1
instance = comp, \motor2_control|Selector53~0 , motor2_control|Selector53~0, top_4mb, 1
instance = comp, \motor2_control|crc_calc[3] , motor2_control|crc_calc[3], top_4mb, 1
instance = comp, \motor2_control|Selector52~1 , motor2_control|Selector52~1, top_4mb, 1
instance = comp, \motor2_control|crc_calc[4] , motor2_control|crc_calc[4], top_4mb, 1
instance = comp, \motor2_control|Selector51~2 , motor2_control|Selector51~2, top_4mb, 1
instance = comp, \motor2_control|crc_calc[5] , motor2_control|crc_calc[5], top_4mb, 1
instance = comp, \motor2_control|LessThan10~1 , motor2_control|LessThan10~1, top_4mb, 1
instance = comp, \motor2_control|crc_calc~1 , motor2_control|crc_calc~1, top_4mb, 1
instance = comp, \motor2_control|Selector56~0 , motor2_control|Selector56~0, top_4mb, 1
instance = comp, \motor2_control|crc_calc[0] , motor2_control|crc_calc[0], top_4mb, 1
instance = comp, \motor2_control|WideOr0~0 , motor2_control|WideOr0~0, top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[7]~21 , motor2_control|crc_err_cnt[7]~21, top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[0]~22 , motor2_control|crc_err_cnt[0]~22, top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[0] , motor2_control|crc_err_cnt[0], top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[1]~7 , motor2_control|crc_err_cnt[1]~7, top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[1] , motor2_control|crc_err_cnt[1], top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[2]~9 , motor2_control|crc_err_cnt[2]~9, top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[2] , motor2_control|crc_err_cnt[2], top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[3]~11 , motor2_control|crc_err_cnt[3]~11, top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[3] , motor2_control|crc_err_cnt[3], top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[4]~13 , motor2_control|crc_err_cnt[4]~13, top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[4] , motor2_control|crc_err_cnt[4], top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[5]~15 , motor2_control|crc_err_cnt[5]~15, top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[5] , motor2_control|crc_err_cnt[5], top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[6]~17 , motor2_control|crc_err_cnt[6]~17, top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[6] , motor2_control|crc_err_cnt[6], top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[7]~19 , motor2_control|crc_err_cnt[7]~19, top_4mb, 1
instance = comp, \motor2_control|crc_err_cnt[7] , motor2_control|crc_err_cnt[7], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[15] , motor4_control|driver_control_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~404 , spi_4mb|miso_shift~404, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[15] , motor1_control|motion_control_reg[15], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[15] , motor1_control|abs_enc_position_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~402 , spi_4mb|miso_shift~402, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~406 , spi_4mb|miso_shift~406, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[15] , motor3_control|abs_enc_position_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~410 , spi_4mb|miso_shift~410, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[15] , motor3_control|motion_control_reg[15], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[15] , motor2_control|driver_control_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~409 , spi_4mb|miso_shift~409, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[15] , registers_4mb|drape_sensor_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~407 , spi_4mb|miso_shift~407, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[15] , registers_4mb|buttons_led_reg[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~408 , spi_4mb|miso_shift~408, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~411 , spi_4mb|miso_shift~411, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~412 , spi_4mb|miso_shift~412, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~421 , spi_4mb|miso_shift~421, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[16]~feeder , spi_4mb|miso_shift[16]~feeder, top_4mb, 1
instance = comp, \QC1if~input , QC1if~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[14] , registers_4mb|Fault_Flages_reg[14], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[14] , ADC_Master_inst|DATA_BUFFER[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~423 , spi_4mb|miso_shift~423, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[14]~11 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[14]~11, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[14]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[14]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[14] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[14] , RLS_Top_inst|M1_ENC|POS_REG[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[14]~11 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[14]~11, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[14]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[14]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[14] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[14]~feeder , RLS_Top_inst|M3_ENC|POS_REG[14]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[14] , RLS_Top_inst|M3_ENC|POS_REG[14], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[78]~feeder , ADC_Master_inst|DATA_BUFFER[78]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[78] , ADC_Master_inst|DATA_BUFFER[78], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~422 , spi_4mb|miso_shift~422, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~424 , spi_4mb|miso_shift~424, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[14] , motor4_control|fgout_cnt_reg[14], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[14]~feeder , registers_4mb|buttons_reg[14]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[14] , registers_4mb|buttons_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~425 , spi_4mb|miso_shift~425, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~52 , motor4_control|abs_enc_error_reg~52, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[14] , motor4_control|abs_enc_error_reg[14], top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[14] , motor4_control|abs_enc_position_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~427 , spi_4mb|miso_shift~427, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[14]~feeder , motor4_control|pwm_cycle_reg[14]~feeder, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[14] , motor4_control|pwm_cycle_reg[14], top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[14]~feeder , motor4_control|motion_control_reg[14]~feeder, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[14] , motor4_control|motion_control_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~426 , spi_4mb|miso_shift~426, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~428 , spi_4mb|miso_shift~428, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~429 , spi_4mb|miso_shift~429, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[14] , registers_4mb|drape_sensor_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~430 , spi_4mb|miso_shift~430, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[14] , motor3_control|motion_control_reg[14], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[14] , motor2_control|driver_control_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~432 , spi_4mb|miso_shift~432, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[14] , registers_4mb|buttons_led_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~431 , spi_4mb|miso_shift~431, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~433 , spi_4mb|miso_shift~433, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[14] , motor1_control|motion_control_reg[14], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[14] , motor1_control|abs_enc_position_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~444 , spi_4mb|miso_shift~444, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[14] , registers_4mb|ABS_ENC_CTRL_REG[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~445 , spi_4mb|miso_shift~445, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[14] , motor4_control|driver_control_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~446 , spi_4mb|miso_shift~446, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[46]~feeder , ADC_Master_inst|DATA_BUFFER[46]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[46] , ADC_Master_inst|DATA_BUFFER[46], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[110] , ADC_Master_inst|DATA_BUFFER[110], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~447 , spi_4mb|miso_shift~447, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~448 , spi_4mb|miso_shift~448, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[14]~feeder , motor3_control|fgout_cnt_reg[14]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[14] , motor3_control|fgout_cnt_reg[14], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[14] , motor3_control|driver_control_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~439 , spi_4mb|miso_shift~439, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[14] , motor3_control|pwm_cycle_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~440 , spi_4mb|miso_shift~440, top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[14] , motor1_control|driver_control_reg[14], top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[14] , motor2_control|pwm_cycle_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~442 , spi_4mb|miso_shift~442, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[14] , motor2_control|fgout_cnt_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~441 , spi_4mb|miso_shift~441, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~443 , spi_4mb|miso_shift~443, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~450 , spi_4mb|miso_shift~450, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[14] , motor1_control|pwm_cycle_reg[14], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[14] , motor1_control|fgout_cnt_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~449 , spi_4mb|miso_shift~449, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[14] , motor3_control|abs_enc_position_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~452 , spi_4mb|miso_shift~452, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[14]~feeder , registers_4mb|spare0_io_reg[14]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[14] , registers_4mb|spare0_io_reg[14], top_4mb, 1
instance = comp, \spare1_io[14]~input , spare1_io[14]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[14]~feeder , registers_4mb|spare1_io_meta[14]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[14] , registers_4mb|spare1_io_meta[14], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[14] , registers_4mb|spare1_io_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~451 , spi_4mb|miso_shift~451, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~453 , spi_4mb|miso_shift~453, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[14] , motor2_control|motion_control_reg[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~434 , spi_4mb|miso_shift~434, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[14] , motor2_control|abs_enc_position_reg[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[14] , RLS_Top_inst|M3_ENC|ERR_REG[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~435 , spi_4mb|miso_shift~435, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[14] , RLS_Top_inst|M2_ENC|ERR_REG[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~436 , spi_4mb|miso_shift~436, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[14]~11 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[14]~11, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[14]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[14]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[14] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[14] , RLS_Top_inst|M2_ENC|POS_REG[14], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[14] , RLS_Top_inst|M1_ENC|ERR_REG[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~437 , spi_4mb|miso_shift~437, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~438 , spi_4mb|miso_shift~438, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~454 , spi_4mb|miso_shift~454, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~455 , spi_4mb|miso_shift~455, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[15]~feeder , spi_4mb|miso_shift[15]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[13] , RLS_Top_inst|M2_ENC|ERR_REG[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~458 , spi_4mb|miso_shift~458, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[13]~feeder , motor2_control|motion_control_reg[13]~feeder, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[13] , motor2_control|motion_control_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~456 , spi_4mb|miso_shift~456, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~6 , RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[13]~12 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[13]~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[13]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[13]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[13] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[13]~feeder , RLS_Top_inst|M2_ENC|POS_REG[13]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[13] , RLS_Top_inst|M2_ENC|POS_REG[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[13] , RLS_Top_inst|M1_ENC|ERR_REG[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~459 , spi_4mb|miso_shift~459, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[13]~feeder , motor2_control|abs_enc_position_reg[13]~feeder, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[13] , motor2_control|abs_enc_position_reg[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[13] , RLS_Top_inst|M3_ENC|ERR_REG[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~457 , spi_4mb|miso_shift~457, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~460 , spi_4mb|miso_shift~460, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[13] , motor2_control|pwm_cycle_reg[13], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[13] , motor1_control|driver_control_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~476 , spi_4mb|miso_shift~476, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[13]~feeder , motor3_control|pwm_cycle_reg[13]~feeder, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[13] , motor3_control|pwm_cycle_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~474 , spi_4mb|miso_shift~474, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[13]~feeder , motor3_control|fgout_cnt_reg[13]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[13] , motor3_control|fgout_cnt_reg[13], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[13] , motor3_control|driver_control_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~473 , spi_4mb|miso_shift~473, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[13] , motor2_control|fgout_cnt_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~475 , spi_4mb|miso_shift~475, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~477 , spi_4mb|miso_shift~477, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[45]~feeder , ADC_Master_inst|DATA_BUFFER[45]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[45] , ADC_Master_inst|DATA_BUFFER[45], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[109] , ADC_Master_inst|DATA_BUFFER[109], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~481 , spi_4mb|miso_shift~481, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[13] , motor4_control|driver_control_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~480 , spi_4mb|miso_shift~480, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[13] , registers_4mb|ABS_ENC_CTRL_REG[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~479 , spi_4mb|miso_shift~479, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[13] , motor1_control|motion_control_reg[13], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[13] , motor1_control|abs_enc_position_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~478 , spi_4mb|miso_shift~478, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~482 , spi_4mb|miso_shift~482, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~53 , motor4_control|abs_enc_error_reg~53, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[13] , motor4_control|abs_enc_error_reg[13], top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[13] , motor4_control|abs_enc_position_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~470 , spi_4mb|miso_shift~470, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[13]~feeder , motor4_control|pwm_cycle_reg[13]~feeder, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[13] , motor4_control|pwm_cycle_reg[13], top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[13] , motor4_control|motion_control_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~469 , spi_4mb|miso_shift~469, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[13]~feeder , motor4_control|fgout_cnt_reg[13]~feeder, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[13] , motor4_control|fgout_cnt_reg[13], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[13] , registers_4mb|buttons_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~468 , spi_4mb|miso_shift~468, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~471 , spi_4mb|miso_shift~471, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~472 , spi_4mb|miso_shift~472, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[13] , registers_4mb|buttons_led_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~484 , spi_4mb|miso_shift~484, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[13] , motor3_control|abs_enc_position_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~486 , spi_4mb|miso_shift~486, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[13] , motor3_control|motion_control_reg[13], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[13] , motor2_control|driver_control_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~485 , spi_4mb|miso_shift~485, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[13] , registers_4mb|drape_sensor_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~483 , spi_4mb|miso_shift~483, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~487 , spi_4mb|miso_shift~487, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~488 , spi_4mb|miso_shift~488, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~6 , RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[13]~12 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[13]~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[13]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[13]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[13] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[13] , RLS_Top_inst|M3_ENC|POS_REG[13], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[77] , ADC_Master_inst|DATA_BUFFER[77], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~462 , spi_4mb|miso_shift~462, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[13]~feeder , ADC_Master_inst|DATA_BUFFER[13]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[13] , ADC_Master_inst|DATA_BUFFER[13], top_4mb, 1
instance = comp, \QC3if~input , QC3if~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[13] , registers_4mb|Fault_Flages_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~463 , spi_4mb|miso_shift~463, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[13] , motor1_control|pwm_cycle_reg[13], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[13] , motor1_control|fgout_cnt_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~461 , spi_4mb|miso_shift~461, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~464 , spi_4mb|miso_shift~464, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~6 , RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~6, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[13]~12 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[13]~12, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[13] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[13], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[13] , RLS_Top_inst|M1_ENC|POS_REG[13], top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[13]~feeder , registers_4mb|spare0_io_reg[13]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[13] , registers_4mb|spare0_io_reg[13], top_4mb, 1
instance = comp, \spare1_io[13]~input , spare1_io[13]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[13]~feeder , registers_4mb|spare1_io_meta[13]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[13] , registers_4mb|spare1_io_meta[13], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[13] , registers_4mb|spare1_io_reg[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~465 , spi_4mb|miso_shift~465, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~466 , spi_4mb|miso_shift~466, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~467 , spi_4mb|miso_shift~467, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~489 , spi_4mb|miso_shift~489, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[14]~feeder , spi_4mb|miso_shift[14]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[12]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[12]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[12] , RLS_Top_inst|M3_ENC|ERR_REG[12], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[12] , motor2_control|abs_enc_position_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~491 , spi_4mb|miso_shift~491, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[12] , motor2_control|motion_control_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~490 , spi_4mb|miso_shift~490, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[12]~13 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[12]~13, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[12] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[12]~feeder , RLS_Top_inst|M2_ENC|POS_REG[12]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[12] , RLS_Top_inst|M2_ENC|POS_REG[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[12] , RLS_Top_inst|M1_ENC|ERR_REG[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~493 , spi_4mb|miso_shift~493, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[12] , RLS_Top_inst|M2_ENC|ERR_REG[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~492 , spi_4mb|miso_shift~492, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~494 , spi_4mb|miso_shift~494, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[76] , ADC_Master_inst|DATA_BUFFER[76], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[12]~13 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[12]~13, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[12]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[12]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[12] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[12] , RLS_Top_inst|M3_ENC|POS_REG[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~495 , spi_4mb|miso_shift~495, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[12]~13 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[12]~13, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[12]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[12]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[12] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[12], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[12] , RLS_Top_inst|M1_ENC|POS_REG[12], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[12]~feeder , ADC_Master_inst|DATA_BUFFER[12]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[12] , ADC_Master_inst|DATA_BUFFER[12], top_4mb, 1
instance = comp, \QC3Bf~input , QC3Bf~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[12] , registers_4mb|Fault_Flages_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~496 , spi_4mb|miso_shift~496, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~497 , spi_4mb|miso_shift~497, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[12]~feeder , registers_4mb|spare0_io_reg[12]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[12] , registers_4mb|spare0_io_reg[12], top_4mb, 1
instance = comp, \spare1_io[12]~input , spare1_io[12]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[12] , registers_4mb|spare1_io_meta[12], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[12] , registers_4mb|spare1_io_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~510 , spi_4mb|miso_shift~510, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~509 , spi_4mb|miso_shift~509, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[12] , motor1_control|pwm_cycle_reg[12], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[12] , motor1_control|fgout_cnt_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~508 , spi_4mb|miso_shift~508, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[12] , motor3_control|abs_enc_position_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~511 , spi_4mb|miso_shift~511, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~512 , spi_4mb|miso_shift~512, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[12]~feeder , motor4_control|motion_control_reg[12]~feeder, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[12] , motor4_control|motion_control_reg[12], top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[12] , motor4_control|pwm_cycle_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~499 , spi_4mb|miso_shift~499, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~54 , motor4_control|abs_enc_error_reg~54, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[12] , motor4_control|abs_enc_error_reg[12], top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[12] , motor4_control|abs_enc_position_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~500 , spi_4mb|miso_shift~500, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~501 , spi_4mb|miso_shift~501, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[12] , registers_4mb|buttons_reg[12], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[12]~feeder , motor4_control|fgout_cnt_reg[12]~feeder, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[12] , motor4_control|fgout_cnt_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~498 , spi_4mb|miso_shift~498, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~502 , spi_4mb|miso_shift~502, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[12] , registers_4mb|drape_sensor_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~518 , spi_4mb|miso_shift~518, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[12] , motor2_control|fgout_cnt_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~515 , spi_4mb|miso_shift~515, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[12] , motor3_control|fgout_cnt_reg[12], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[12] , motor3_control|driver_control_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~513 , spi_4mb|miso_shift~513, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[12] , motor3_control|pwm_cycle_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~514 , spi_4mb|miso_shift~514, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[12] , motor2_control|pwm_cycle_reg[12], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[12] , motor1_control|driver_control_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~516 , spi_4mb|miso_shift~516, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~517 , spi_4mb|miso_shift~517, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[12] , registers_4mb|buttons_led_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~519 , spi_4mb|miso_shift~519, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[12] , motor3_control|motion_control_reg[12], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[12] , motor2_control|driver_control_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~520 , spi_4mb|miso_shift~520, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~521 , spi_4mb|miso_shift~521, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[44]~feeder , ADC_Master_inst|DATA_BUFFER[44]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[44] , ADC_Master_inst|DATA_BUFFER[44], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[108] , ADC_Master_inst|DATA_BUFFER[108], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~506 , spi_4mb|miso_shift~506, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[12] , registers_4mb|ABS_ENC_CTRL_REG[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~504 , spi_4mb|miso_shift~504, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[12] , motor4_control|driver_control_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~505 , spi_4mb|miso_shift~505, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[12] , motor1_control|motion_control_reg[12], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[12] , motor1_control|abs_enc_position_reg[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~503 , spi_4mb|miso_shift~503, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~507 , spi_4mb|miso_shift~507, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~522 , spi_4mb|miso_shift~522, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~523 , spi_4mb|miso_shift~523, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[13]~feeder , spi_4mb|miso_shift[13]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[75]~feeder , ADC_Master_inst|DATA_BUFFER[75]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[75] , ADC_Master_inst|DATA_BUFFER[75], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[11]~14 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[11]~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[11]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[11]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[11] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[11] , RLS_Top_inst|M1_ENC|POS_REG[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~555 , spi_4mb|miso_shift~555, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[11]~feeder , ADC_Master_inst|DATA_BUFFER[11]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[11] , ADC_Master_inst|DATA_BUFFER[11], top_4mb, 1
instance = comp, \QC2Bf~input , QC2Bf~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[11] , registers_4mb|Fault_Flages_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~556 , spi_4mb|miso_shift~556, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[11] , motor2_control|abs_enc_position_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~550 , spi_4mb|miso_shift~550, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[11]~feeder , RLS_Top_inst|M2_ENC|ERR_REG[11]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[11] , RLS_Top_inst|M2_ENC|ERR_REG[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[11]~feeder , RLS_Top_inst|M1_ENC|ERR_REG[11]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[11] , RLS_Top_inst|M1_ENC|ERR_REG[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~552 , spi_4mb|miso_shift~552, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[11] , motor2_control|motion_control_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~549 , spi_4mb|miso_shift~549, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[11] , RLS_Top_inst|M3_ENC|ERR_REG[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~551 , spi_4mb|miso_shift~551, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~553 , spi_4mb|miso_shift~553, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[11]~14 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[11]~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[11] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[11]~feeder , RLS_Top_inst|M2_ENC|POS_REG[11]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[11] , RLS_Top_inst|M2_ENC|POS_REG[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[11]~14 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[11]~14, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[11]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[11]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[11] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[11], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[11] , RLS_Top_inst|M3_ENC|POS_REG[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~554 , spi_4mb|miso_shift~554, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~557 , spi_4mb|miso_shift~557, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[11] , motor2_control|fgout_cnt_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~535 , spi_4mb|miso_shift~535, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[11]~feeder , motor3_control|fgout_cnt_reg[11]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[11] , motor3_control|fgout_cnt_reg[11], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[11] , motor3_control|driver_control_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~533 , spi_4mb|miso_shift~533, top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[11] , motor1_control|driver_control_reg[11], top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[11] , motor2_control|pwm_cycle_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~536 , spi_4mb|miso_shift~536, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[11] , motor3_control|pwm_cycle_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~534 , spi_4mb|miso_shift~534, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~537 , spi_4mb|miso_shift~537, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[11] , motor1_control|motion_control_reg[11], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[11] , motor1_control|abs_enc_position_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~538 , spi_4mb|miso_shift~538, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[11] , registers_4mb|ABS_ENC_CTRL_REG[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~539 , spi_4mb|miso_shift~539, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[43]~feeder , ADC_Master_inst|DATA_BUFFER[43]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[43] , ADC_Master_inst|DATA_BUFFER[43], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[107] , ADC_Master_inst|DATA_BUFFER[107], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~541 , spi_4mb|miso_shift~541, top_4mb, 1
instance = comp, \motor3_control|ssi_read_quntity[0]~4 , motor3_control|ssi_read_quntity[0]~4, top_4mb, 1
instance = comp, \motor3_control|ssi_read_quntity[0] , motor3_control|ssi_read_quntity[0], top_4mb, 1
instance = comp, \motor3_control|ssi_read_quntity[1]~0 , motor3_control|ssi_read_quntity[1]~0, top_4mb, 1
instance = comp, \motor3_control|ssi_read_quntity[1]~3 , motor3_control|ssi_read_quntity[1]~3, top_4mb, 1
instance = comp, \motor3_control|ssi_read_quntity[1] , motor3_control|ssi_read_quntity[1], top_4mb, 1
instance = comp, \motor3_control|ssi_read_quntity[2]~2 , motor3_control|ssi_read_quntity[2]~2, top_4mb, 1
instance = comp, \motor3_control|ssi_read_quntity[2] , motor3_control|ssi_read_quntity[2], top_4mb, 1
instance = comp, \motor3_control|ssi_read_quntity[3]~1 , motor3_control|ssi_read_quntity[3]~1, top_4mb, 1
instance = comp, \motor3_control|ssi_read_quntity[3] , motor3_control|ssi_read_quntity[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~540 , spi_4mb|miso_shift~540, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~542 , spi_4mb|miso_shift~542, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[11]~feeder , registers_4mb|drape_sensor_reg[11]~feeder, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[11] , registers_4mb|drape_sensor_reg[11], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[11] , motor4_control|driver_control_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~543 , spi_4mb|miso_shift~543, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[11] , motor3_control|motion_control_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~545 , spi_4mb|miso_shift~545, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[11] , registers_4mb|buttons_led_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~544 , spi_4mb|miso_shift~544, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[11]~feeder , motor3_control|abs_enc_position_reg[11]~feeder, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[11] , motor3_control|abs_enc_position_reg[11], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[11] , motor2_control|driver_control_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~546 , spi_4mb|miso_shift~546, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~547 , spi_4mb|miso_shift~547, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[11] , motor4_control|abs_enc_position_reg[11], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~55 , motor4_control|abs_enc_error_reg~55, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[11] , motor4_control|abs_enc_error_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~530 , spi_4mb|miso_shift~530, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~531 , spi_4mb|miso_shift~531, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[11] , motor4_control|pwm_cycle_reg[11], top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[11] , motor4_control|motion_control_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~529 , spi_4mb|miso_shift~529, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[11] , motor4_control|fgout_cnt_reg[11], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[11]~feeder , registers_4mb|buttons_reg[11]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[11] , registers_4mb|buttons_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~528 , spi_4mb|miso_shift~528, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~532 , spi_4mb|miso_shift~532, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~548 , spi_4mb|miso_shift~548, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[11]~feeder , registers_4mb|spare0_io_reg[11]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[11] , registers_4mb|spare0_io_reg[11], top_4mb, 1
instance = comp, \spare1_io[11]~input , spare1_io[11]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[11] , registers_4mb|spare1_io_meta[11], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[11] , registers_4mb|spare1_io_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~526 , spi_4mb|miso_shift~526, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[11] , motor1_control|pwm_cycle_reg[11], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[11] , motor1_control|fgout_cnt_reg[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~524 , spi_4mb|miso_shift~524, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~525 , spi_4mb|miso_shift~525, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~527 , spi_4mb|miso_shift~527, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~558 , spi_4mb|miso_shift~558, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[12]~feeder , spi_4mb|miso_shift[12]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[10]~15 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[10]~15, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[10]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[10]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[10] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[10]~feeder , RLS_Top_inst|M2_ENC|POS_REG[10]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[10] , RLS_Top_inst|M2_ENC|POS_REG[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[10]~15 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[10]~15, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[10]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[10]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[10] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[10] , RLS_Top_inst|M3_ENC|POS_REG[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~589 , spi_4mb|miso_shift~589, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[10]~feeder , ADC_Master_inst|DATA_BUFFER[10]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[10] , ADC_Master_inst|DATA_BUFFER[10], top_4mb, 1
instance = comp, \QC2if~input , QC2if~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[10] , registers_4mb|Fault_Flages_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~591 , spi_4mb|miso_shift~591, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[10] , motor2_control|abs_enc_position_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~585 , spi_4mb|miso_shift~585, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[10]~feeder , RLS_Top_inst|M2_ENC|ERR_REG[10]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[10] , RLS_Top_inst|M2_ENC|ERR_REG[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[10] , RLS_Top_inst|M1_ENC|ERR_REG[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~587 , spi_4mb|miso_shift~587, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[10] , motor2_control|motion_control_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~584 , spi_4mb|miso_shift~584, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[10] , RLS_Top_inst|M3_ENC|ERR_REG[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~586 , spi_4mb|miso_shift~586, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~588 , spi_4mb|miso_shift~588, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[74]~feeder , ADC_Master_inst|DATA_BUFFER[74]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[74] , ADC_Master_inst|DATA_BUFFER[74], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[10]~15 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[10]~15, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[10] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[10], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[10] , RLS_Top_inst|M1_ENC|POS_REG[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~590 , spi_4mb|miso_shift~590, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~592 , spi_4mb|miso_shift~592, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[10] , registers_4mb|buttons_led_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~580 , spi_4mb|miso_shift~580, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[10] , motor3_control|motion_control_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~581 , spi_4mb|miso_shift~581, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[10]~feeder , registers_4mb|drape_sensor_reg[10]~feeder, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[10] , registers_4mb|drape_sensor_reg[10], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[10] , motor4_control|driver_control_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~579 , spi_4mb|miso_shift~579, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[10]~feeder , motor3_control|abs_enc_position_reg[10]~feeder, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[10] , motor3_control|abs_enc_position_reg[10], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[10] , motor2_control|driver_control_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~582 , spi_4mb|miso_shift~582, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~583 , spi_4mb|miso_shift~583, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[42]~feeder , ADC_Master_inst|DATA_BUFFER[42]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[42] , ADC_Master_inst|DATA_BUFFER[42], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[106] , ADC_Master_inst|DATA_BUFFER[106], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~576 , spi_4mb|miso_shift~576, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~575 , spi_4mb|miso_shift~575, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[10] , registers_4mb|ABS_ENC_CTRL_REG[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~574 , spi_4mb|miso_shift~574, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[10] , motor1_control|motion_control_reg[10], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[10] , motor1_control|abs_enc_position_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~573 , spi_4mb|miso_shift~573, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~577 , spi_4mb|miso_shift~577, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[10] , motor4_control|abs_enc_position_reg[10], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~56 , motor4_control|abs_enc_error_reg~56, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[10] , motor4_control|abs_enc_error_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~565 , spi_4mb|miso_shift~565, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[10]~feeder , registers_4mb|buttons_reg[10]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[10] , registers_4mb|buttons_reg[10], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[10] , motor4_control|fgout_cnt_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~563 , spi_4mb|miso_shift~563, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~566 , spi_4mb|miso_shift~566, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[10] , motor4_control|pwm_cycle_reg[10], top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[10] , motor4_control|motion_control_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~564 , spi_4mb|miso_shift~564, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~567 , spi_4mb|miso_shift~567, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~560 , spi_4mb|miso_shift~560, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[10] , motor1_control|pwm_cycle_reg[10], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[10] , motor1_control|fgout_cnt_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~559 , spi_4mb|miso_shift~559, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[10]~feeder , registers_4mb|spare0_io_reg[10]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[10] , registers_4mb|spare0_io_reg[10], top_4mb, 1
instance = comp, \spare1_io[10]~input , spare1_io[10]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[10] , registers_4mb|spare1_io_meta[10], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[10] , registers_4mb|spare1_io_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~561 , spi_4mb|miso_shift~561, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~562 , spi_4mb|miso_shift~562, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[10] , motor3_control|pwm_cycle_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~569 , spi_4mb|miso_shift~569, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[10] , motor2_control|fgout_cnt_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~570 , spi_4mb|miso_shift~570, top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[10] , motor1_control|driver_control_reg[10], top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[10] , motor2_control|pwm_cycle_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~571 , spi_4mb|miso_shift~571, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[10]~feeder , motor3_control|fgout_cnt_reg[10]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[10] , motor3_control|fgout_cnt_reg[10], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[10] , motor3_control|driver_control_reg[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~568 , spi_4mb|miso_shift~568, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~572 , spi_4mb|miso_shift~572, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~578 , spi_4mb|miso_shift~578, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~593 , spi_4mb|miso_shift~593, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[11]~feeder , spi_4mb|miso_shift[11]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[9] , registers_4mb|buttons_led_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~615 , spi_4mb|miso_shift~615, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[9] , motor3_control|motion_control_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~616 , spi_4mb|miso_shift~616, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[9]~feeder , registers_4mb|drape_sensor_reg[9]~feeder, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[9] , registers_4mb|drape_sensor_reg[9], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[9] , motor4_control|driver_control_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~614 , spi_4mb|miso_shift~614, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[9]~feeder , motor3_control|abs_enc_position_reg[9]~feeder, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[9] , motor3_control|abs_enc_position_reg[9], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[9] , motor2_control|driver_control_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~617 , spi_4mb|miso_shift~617, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~618 , spi_4mb|miso_shift~618, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[9] , motor2_control|motion_control_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~619 , spi_4mb|miso_shift~619, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[9] , motor2_control|abs_enc_position_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~620 , spi_4mb|miso_shift~620, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[9]~feeder , RLS_Top_inst|M1_ENC|ERR_REG[9]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[9] , RLS_Top_inst|M1_ENC|ERR_REG[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[9] , RLS_Top_inst|M2_ENC|ERR_REG[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~622 , spi_4mb|miso_shift~622, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[9] , RLS_Top_inst|M3_ENC|ERR_REG[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~621 , spi_4mb|miso_shift~621, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~623 , spi_4mb|miso_shift~623, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[73]~feeder , ADC_Master_inst|DATA_BUFFER[73]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[73] , ADC_Master_inst|DATA_BUFFER[73], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~7 , RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[9]~16 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[9]~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[9]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[9]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[9] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[9] , RLS_Top_inst|M1_ENC|POS_REG[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~625 , spi_4mb|miso_shift~625, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~7 , RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[9]~16 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[9]~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[9] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[9] , RLS_Top_inst|M3_ENC|POS_REG[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~7 , RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~7, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[9]~16 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[9]~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[9]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[9]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[9] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[9], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[9] , RLS_Top_inst|M2_ENC|POS_REG[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~624 , spi_4mb|miso_shift~624, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[9]~feeder , ADC_Master_inst|DATA_BUFFER[9]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[9] , ADC_Master_inst|DATA_BUFFER[9], top_4mb, 1
instance = comp, \QC3Af~input , QC3Af~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[9] , registers_4mb|Fault_Flages_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~626 , spi_4mb|miso_shift~626, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~627 , spi_4mb|miso_shift~627, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~610 , spi_4mb|miso_shift~610, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[9] , registers_4mb|ABS_ENC_CTRL_REG[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~609 , spi_4mb|miso_shift~609, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[9] , motor1_control|motion_control_reg[9], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[9] , motor1_control|abs_enc_position_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~608 , spi_4mb|miso_shift~608, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[41]~feeder , ADC_Master_inst|DATA_BUFFER[41]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[41] , ADC_Master_inst|DATA_BUFFER[41], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[105] , ADC_Master_inst|DATA_BUFFER[105], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~611 , spi_4mb|miso_shift~611, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~612 , spi_4mb|miso_shift~612, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[9] , motor2_control|pwm_cycle_reg[9], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[9] , motor1_control|driver_control_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~606 , spi_4mb|miso_shift~606, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[9] , motor3_control|pwm_cycle_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~604 , spi_4mb|miso_shift~604, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[9] , motor2_control|fgout_cnt_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~605 , spi_4mb|miso_shift~605, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[9]~feeder , motor3_control|fgout_cnt_reg[9]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[9] , motor3_control|fgout_cnt_reg[9], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[9] , motor3_control|driver_control_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~603 , spi_4mb|miso_shift~603, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~607 , spi_4mb|miso_shift~607, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~595 , spi_4mb|miso_shift~595, top_4mb, 1
instance = comp, \spare1_io[9]~input , spare1_io[9]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[9] , registers_4mb|spare1_io_meta[9], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[9] , registers_4mb|spare1_io_reg[9], top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[9]~feeder , registers_4mb|spare0_io_reg[9]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[9] , registers_4mb|spare0_io_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~596 , spi_4mb|miso_shift~596, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[9] , motor1_control|pwm_cycle_reg[9], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[9] , motor1_control|fgout_cnt_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~594 , spi_4mb|miso_shift~594, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[9]~feeder , registers_4mb|buttons_reg[9]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[9] , registers_4mb|buttons_reg[9], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[9] , motor4_control|fgout_cnt_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~597 , spi_4mb|miso_shift~597, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[9] , motor4_control|pwm_cycle_reg[9], top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[9] , motor4_control|motion_control_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~598 , spi_4mb|miso_shift~598, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~57 , motor4_control|abs_enc_error_reg~57, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[9] , motor4_control|abs_enc_error_reg[9], top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[9] , motor4_control|abs_enc_position_reg[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~599 , spi_4mb|miso_shift~599, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~600 , spi_4mb|miso_shift~600, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~601 , spi_4mb|miso_shift~601, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~602 , spi_4mb|miso_shift~602, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~613 , spi_4mb|miso_shift~613, top_4mb, 1
instance = comp, \Equal15~5 , Equal15~5, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~628 , spi_4mb|miso_shift~628, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~629 , spi_4mb|miso_shift~629, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[10]~feeder , spi_4mb|miso_shift[10]~feeder, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[8] , motor4_control|fgout_cnt_reg[8], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[8]~feeder , registers_4mb|buttons_reg[8]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[8] , registers_4mb|buttons_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~633 , spi_4mb|miso_shift~633, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~58 , motor4_control|abs_enc_error_reg~58, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[8] , motor4_control|abs_enc_error_reg[8], top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[8] , motor4_control|abs_enc_position_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~635 , spi_4mb|miso_shift~635, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[8] , motor4_control|pwm_cycle_reg[8], top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[8] , motor4_control|motion_control_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~634 , spi_4mb|miso_shift~634, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~636 , spi_4mb|miso_shift~636, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~637 , spi_4mb|miso_shift~637, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~631 , spi_4mb|miso_shift~631, top_4mb, 1
instance = comp, \spare1_io[8]~input , spare1_io[8]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[8]~feeder , registers_4mb|spare1_io_meta[8]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[8] , registers_4mb|spare1_io_meta[8], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[8] , registers_4mb|spare1_io_reg[8], top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[8]~feeder , registers_4mb|spare0_io_reg[8]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[8] , registers_4mb|spare0_io_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~632 , spi_4mb|miso_shift~632, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[8] , motor1_control|pwm_cycle_reg[8], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[8] , motor1_control|fgout_cnt_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~630 , spi_4mb|miso_shift~630, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~638 , spi_4mb|miso_shift~638, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[8] , motor3_control|pwm_cycle_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~640 , spi_4mb|miso_shift~640, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[8]~feeder , motor3_control|fgout_cnt_reg[8]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[8] , motor3_control|fgout_cnt_reg[8], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[8] , motor3_control|driver_control_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~639 , spi_4mb|miso_shift~639, top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[8] , motor1_control|driver_control_reg[8], top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[8] , motor2_control|pwm_cycle_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~642 , spi_4mb|miso_shift~642, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[8] , motor2_control|fgout_cnt_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~641 , spi_4mb|miso_shift~641, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~643 , spi_4mb|miso_shift~643, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[8] , registers_4mb|ABS_ENC_CTRL_REG[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~645 , spi_4mb|miso_shift~645, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~646 , spi_4mb|miso_shift~646, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[8] , motor1_control|motion_control_reg[8], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[8] , motor1_control|abs_enc_position_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~644 , spi_4mb|miso_shift~644, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[40]~feeder , ADC_Master_inst|DATA_BUFFER[40]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[40] , ADC_Master_inst|DATA_BUFFER[40], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[104] , ADC_Master_inst|DATA_BUFFER[104], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~647 , spi_4mb|miso_shift~647, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~648 , spi_4mb|miso_shift~648, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~649 , spi_4mb|miso_shift~649, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[8] , RLS_Top_inst|M2_ENC|ERR_REG[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~658 , spi_4mb|miso_shift~658, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[8]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[8]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[8] , RLS_Top_inst|M3_ENC|ERR_REG[8], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[8] , motor2_control|abs_enc_position_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~657 , spi_4mb|miso_shift~657, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[8] , motor2_control|motion_control_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~656 , spi_4mb|miso_shift~656, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[8] , motor3_control|abs_enc_position_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~655 , spi_4mb|miso_shift~655, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~659 , spi_4mb|miso_shift~659, top_4mb, 1
instance = comp, \QC2Af~input , QC2Af~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[8] , registers_4mb|Fault_Flages_reg[8], top_4mb, 1
instance = comp, \Equal51~2 , Equal51~2, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~660 , spi_4mb|miso_shift~660, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[8] , registers_4mb|drape_sensor_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~651 , spi_4mb|miso_shift~651, top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[8] , motor2_control|driver_control_reg[8], top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[8] , motor3_control|motion_control_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~653 , spi_4mb|miso_shift~653, top_4mb, 1
instance = comp, \registers_4mb|Equal5~0 , registers_4mb|Equal5~0, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[8]~feeder , registers_4mb|diagnostic_led_reg[8]~feeder, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[1]~2 , registers_4mb|diagnostic_led_reg[1]~2, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[8] , registers_4mb|diagnostic_led_reg[8], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[8] , motor4_control|driver_control_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~650 , spi_4mb|miso_shift~650, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[8] , registers_4mb|buttons_led_reg[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~652 , spi_4mb|miso_shift~652, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~654 , spi_4mb|miso_shift~654, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[8]~17 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[8]~17, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[8]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[8]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[8] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[8] , RLS_Top_inst|M1_ENC|POS_REG[8], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[8] , ADC_Master_inst|DATA_BUFFER[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~663 , spi_4mb|miso_shift~663, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[72]~feeder , ADC_Master_inst|DATA_BUFFER[72]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[72] , ADC_Master_inst|DATA_BUFFER[72], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[8]~17 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[8]~17, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[8] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[8] , RLS_Top_inst|M3_ENC|POS_REG[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~662 , spi_4mb|miso_shift~662, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[8]~17 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[8]~17, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[8]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[8]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[8] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[8]~feeder , RLS_Top_inst|M2_ENC|POS_REG[8]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[8] , RLS_Top_inst|M2_ENC|POS_REG[8], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[8] , RLS_Top_inst|M1_ENC|ERR_REG[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~661 , spi_4mb|miso_shift~661, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~664 , spi_4mb|miso_shift~664, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~665 , spi_4mb|miso_shift~665, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~666 , spi_4mb|miso_shift~666, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[9]~feeder , spi_4mb|miso_shift[9]~feeder, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[7] , motor3_control|pwm_cycle_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~677 , spi_4mb|miso_shift~677, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[7] , motor2_control|pwm_cycle_reg[7], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[7] , motor1_control|driver_control_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~679 , spi_4mb|miso_shift~679, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[7]~feeder , motor3_control|fgout_cnt_reg[7]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[7] , motor3_control|fgout_cnt_reg[7], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[7] , motor3_control|driver_control_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~676 , spi_4mb|miso_shift~676, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[7] , motor2_control|fgout_cnt_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~678 , spi_4mb|miso_shift~678, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~680 , spi_4mb|miso_shift~680, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~20 , ADC_Master_inst|Decoder0~20, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~22 , ADC_Master_inst|Decoder0~22, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[103] , ADC_Master_inst|DATA_BUFFER[103], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[39]~feeder , ADC_Master_inst|DATA_BUFFER[39]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~21 , ADC_Master_inst|Decoder0~21, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[39] , ADC_Master_inst|DATA_BUFFER[39], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~684 , spi_4mb|miso_shift~684, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[7] , registers_4mb|ABS_ENC_CTRL_REG[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~682 , spi_4mb|miso_shift~682, top_4mb, 1
instance = comp, \motor2_control|ssi_read_quntity[0]~4 , motor2_control|ssi_read_quntity[0]~4, top_4mb, 1
instance = comp, \motor2_control|ssi_read_quntity[0] , motor2_control|ssi_read_quntity[0], top_4mb, 1
instance = comp, \motor2_control|ssi_read_quntity[1]~0 , motor2_control|ssi_read_quntity[1]~0, top_4mb, 1
instance = comp, \motor2_control|ssi_read_quntity[1]~3 , motor2_control|ssi_read_quntity[1]~3, top_4mb, 1
instance = comp, \motor2_control|ssi_read_quntity[1] , motor2_control|ssi_read_quntity[1], top_4mb, 1
instance = comp, \motor2_control|ssi_read_quntity[2]~2 , motor2_control|ssi_read_quntity[2]~2, top_4mb, 1
instance = comp, \motor2_control|ssi_read_quntity[2] , motor2_control|ssi_read_quntity[2], top_4mb, 1
instance = comp, \motor2_control|ssi_read_quntity[3]~1 , motor2_control|ssi_read_quntity[3]~1, top_4mb, 1
instance = comp, \motor2_control|ssi_read_quntity[3] , motor2_control|ssi_read_quntity[3], top_4mb, 1
instance = comp, \motor3_control|LessThan10~0 , motor3_control|LessThan10~0, top_4mb, 1
instance = comp, \motor3_control|LessThan10~1 , motor3_control|LessThan10~1, top_4mb, 1
instance = comp, \motor3_control|crc_calc~0 , motor3_control|crc_calc~0, top_4mb, 1
instance = comp, \motor3_control|state_ssi.SSI_RISE_EDGE~0 , motor3_control|state_ssi.SSI_RISE_EDGE~0, top_4mb, 1
instance = comp, \motor3_control|Selector51~0 , motor3_control|Selector51~0, top_4mb, 1
instance = comp, \motor3_control|crc_calc~3 , motor3_control|crc_calc~3, top_4mb, 1
instance = comp, \motor3_control|crc_calc~1 , motor3_control|crc_calc~1, top_4mb, 1
instance = comp, \motor3_control|Selector52~0 , motor3_control|Selector52~0, top_4mb, 1
instance = comp, \motor3_control|Selector55~0 , motor3_control|Selector55~0, top_4mb, 1
instance = comp, \motor3_control|crc_calc[1] , motor3_control|crc_calc[1], top_4mb, 1
instance = comp, \motor3_control|Selector54~0 , motor3_control|Selector54~0, top_4mb, 1
instance = comp, \motor3_control|crc_calc[2] , motor3_control|crc_calc[2], top_4mb, 1
instance = comp, \motor3_control|Selector53~0 , motor3_control|Selector53~0, top_4mb, 1
instance = comp, \motor3_control|crc_calc[3] , motor3_control|crc_calc[3], top_4mb, 1
instance = comp, \motor3_control|Selector52~1 , motor3_control|Selector52~1, top_4mb, 1
instance = comp, \motor3_control|crc_calc[4] , motor3_control|crc_calc[4], top_4mb, 1
instance = comp, \motor3_control|Selector51~1 , motor3_control|Selector51~1, top_4mb, 1
instance = comp, \motor3_control|crc_calc[5] , motor3_control|crc_calc[5], top_4mb, 1
instance = comp, \motor3_control|crc_calc~2 , motor3_control|crc_calc~2, top_4mb, 1
instance = comp, \motor3_control|Selector56~0 , motor3_control|Selector56~0, top_4mb, 1
instance = comp, \motor3_control|crc_calc[0] , motor3_control|crc_calc[0], top_4mb, 1
instance = comp, \motor3_control|WideOr0~0 , motor3_control|WideOr0~0, top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[7]~21 , motor3_control|crc_err_cnt[7]~21, top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[0]~22 , motor3_control|crc_err_cnt[0]~22, top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[0] , motor3_control|crc_err_cnt[0], top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[1]~7 , motor3_control|crc_err_cnt[1]~7, top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[1] , motor3_control|crc_err_cnt[1], top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[2]~9 , motor3_control|crc_err_cnt[2]~9, top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[2] , motor3_control|crc_err_cnt[2], top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[3]~11 , motor3_control|crc_err_cnt[3]~11, top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[3] , motor3_control|crc_err_cnt[3], top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[4]~13 , motor3_control|crc_err_cnt[4]~13, top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[4] , motor3_control|crc_err_cnt[4], top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[5]~15 , motor3_control|crc_err_cnt[5]~15, top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[5] , motor3_control|crc_err_cnt[5], top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[6]~17 , motor3_control|crc_err_cnt[6]~17, top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[6] , motor3_control|crc_err_cnt[6], top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[7]~19 , motor3_control|crc_err_cnt[7]~19, top_4mb, 1
instance = comp, \motor3_control|crc_err_cnt[7] , motor3_control|crc_err_cnt[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~683 , spi_4mb|miso_shift~683, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[7] , motor1_control|abs_enc_position_reg[7], top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[7] , motor1_control|motion_control_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~681 , spi_4mb|miso_shift~681, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~685 , spi_4mb|miso_shift~685, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[7] , motor3_control|motion_control_reg[7], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[7] , motor2_control|driver_control_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~689 , spi_4mb|miso_shift~689, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[7]~feeder , registers_4mb|diagnostic_led_reg[7]~feeder, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[7] , registers_4mb|diagnostic_led_reg[7], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[7] , motor4_control|driver_control_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~686 , spi_4mb|miso_shift~686, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[7] , registers_4mb|drape_sensor_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~687 , spi_4mb|miso_shift~687, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[7] , registers_4mb|buttons_led_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~688 , spi_4mb|miso_shift~688, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~690 , spi_4mb|miso_shift~690, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~674 , spi_4mb|miso_shift~674, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[7]~feeder , registers_4mb|buttons_reg[7]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[7] , registers_4mb|buttons_reg[7], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[7] , motor4_control|fgout_cnt_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~671 , spi_4mb|miso_shift~671, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~59 , motor4_control|abs_enc_error_reg~59, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[7] , motor4_control|abs_enc_error_reg[7], top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[7] , motor4_control|abs_enc_position_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~673 , spi_4mb|miso_shift~673, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[7] , motor4_control|pwm_cycle_reg[7], top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[7] , motor4_control|motion_control_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~672 , spi_4mb|miso_shift~672, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~675 , spi_4mb|miso_shift~675, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~691 , spi_4mb|miso_shift~691, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~668 , spi_4mb|miso_shift~668, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[7] , motor1_control|pwm_cycle_reg[7], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[7] , motor1_control|fgout_cnt_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~667 , spi_4mb|miso_shift~667, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[7]~feeder , registers_4mb|spare0_io_reg[7]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[7] , registers_4mb|spare0_io_reg[7], top_4mb, 1
instance = comp, \spare1_io[7]~input , spare1_io[7]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[7]~feeder , registers_4mb|spare1_io_meta[7]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[7] , registers_4mb|spare1_io_meta[7], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[7] , registers_4mb|spare1_io_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~669 , spi_4mb|miso_shift~669, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~670 , spi_4mb|miso_shift~670, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[7]~18 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[7]~18, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[7] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[7]~feeder , RLS_Top_inst|M2_ENC|POS_REG[7]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[7] , RLS_Top_inst|M2_ENC|POS_REG[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[7] , RLS_Top_inst|M1_ENC|ERR_REG[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~697 , spi_4mb|miso_shift~697, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[7]~18 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[7]~18, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[7]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[7]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[7] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[7]~feeder , RLS_Top_inst|M1_ENC|POS_REG[7]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[7] , RLS_Top_inst|M1_ENC|POS_REG[7], top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~23 , ADC_Master_inst|Decoder0~23, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~25 , ADC_Master_inst|Decoder0~25, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[7] , ADC_Master_inst|DATA_BUFFER[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~699 , spi_4mb|miso_shift~699, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[71]~feeder , ADC_Master_inst|DATA_BUFFER[71]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|Decoder0~24 , ADC_Master_inst|Decoder0~24, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[71] , ADC_Master_inst|DATA_BUFFER[71], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[7]~18 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[7]~18, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[7]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[7]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[7] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[7], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[7] , RLS_Top_inst|M3_ENC|POS_REG[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~698 , spi_4mb|miso_shift~698, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~700 , spi_4mb|miso_shift~700, top_4mb, 1
instance = comp, \QC1Af~input , QC1Af~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[7] , registers_4mb|Fault_Flages_reg[7], top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[7] , motor2_control|motion_control_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~693 , spi_4mb|miso_shift~693, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[7] , RLS_Top_inst|M2_ENC|ERR_REG[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~695 , spi_4mb|miso_shift~695, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[7]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[7]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[7] , RLS_Top_inst|M3_ENC|ERR_REG[7], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[7] , motor2_control|abs_enc_position_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~694 , spi_4mb|miso_shift~694, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[7] , motor3_control|abs_enc_position_reg[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~692 , spi_4mb|miso_shift~692, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~696 , spi_4mb|miso_shift~696, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~701 , spi_4mb|miso_shift~701, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~702 , spi_4mb|miso_shift~702, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[8]~feeder , spi_4mb|miso_shift[8]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[70]~feeder , ADC_Master_inst|DATA_BUFFER[70]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[70] , ADC_Master_inst|DATA_BUFFER[70], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[6]~19 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[6]~19, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[6] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[6] , RLS_Top_inst|M3_ENC|POS_REG[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~734 , spi_4mb|miso_shift~734, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[6]~19 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[6]~19, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[6]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[6]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[6] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[6] , RLS_Top_inst|M2_ENC|POS_REG[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[6] , RLS_Top_inst|M1_ENC|ERR_REG[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~733 , spi_4mb|miso_shift~733, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[6]~19 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[6]~19, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[6] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[6]~feeder , RLS_Top_inst|M1_ENC|POS_REG[6]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[6] , RLS_Top_inst|M1_ENC|POS_REG[6], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[6] , ADC_Master_inst|DATA_BUFFER[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~735 , spi_4mb|miso_shift~735, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~736 , spi_4mb|miso_shift~736, top_4mb, 1
instance = comp, \QC4Af~input , QC4Af~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[6] , registers_4mb|Fault_Flages_reg[6], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[6] , RLS_Top_inst|M3_ENC|ERR_REG[6], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[6] , motor2_control|abs_enc_position_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~730 , spi_4mb|miso_shift~730, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[6] , RLS_Top_inst|M2_ENC|ERR_REG[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~731 , spi_4mb|miso_shift~731, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[6] , motor2_control|motion_control_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~729 , spi_4mb|miso_shift~729, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[6] , motor3_control|abs_enc_position_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~728 , spi_4mb|miso_shift~728, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~732 , spi_4mb|miso_shift~732, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~737 , spi_4mb|miso_shift~737, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~719 , spi_4mb|miso_shift~719, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[38]~feeder , ADC_Master_inst|DATA_BUFFER[38]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[38] , ADC_Master_inst|DATA_BUFFER[38], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[102] , ADC_Master_inst|DATA_BUFFER[102], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~720 , spi_4mb|miso_shift~720, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[6] , registers_4mb|ABS_ENC_CTRL_REG[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~718 , spi_4mb|miso_shift~718, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[6] , motor1_control|motion_control_reg[6], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[6] , motor1_control|abs_enc_position_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~717 , spi_4mb|miso_shift~717, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~721 , spi_4mb|miso_shift~721, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[6] , motor2_control|pwm_cycle_reg[6], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[6] , motor1_control|driver_control_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~715 , spi_4mb|miso_shift~715, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[6] , motor2_control|fgout_cnt_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~714 , spi_4mb|miso_shift~714, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[6] , motor3_control|pwm_cycle_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~713 , spi_4mb|miso_shift~713, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[6]~feeder , motor3_control|fgout_cnt_reg[6]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[6] , motor3_control|fgout_cnt_reg[6], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[6] , motor3_control|driver_control_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~712 , spi_4mb|miso_shift~712, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~716 , spi_4mb|miso_shift~716, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[6] , motor3_control|motion_control_reg[6], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[6] , motor2_control|driver_control_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~725 , spi_4mb|miso_shift~725, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[6]~feeder , registers_4mb|diagnostic_led_reg[6]~feeder, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[6] , registers_4mb|diagnostic_led_reg[6], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[6] , motor4_control|driver_control_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~722 , spi_4mb|miso_shift~722, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[6] , registers_4mb|drape_sensor_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~723 , spi_4mb|miso_shift~723, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[6] , registers_4mb|buttons_led_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~724 , spi_4mb|miso_shift~724, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~726 , spi_4mb|miso_shift~726, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[6] , motor4_control|fgout_cnt_reg[6], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[6]~feeder , registers_4mb|buttons_reg[6]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[6] , registers_4mb|buttons_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~707 , spi_4mb|miso_shift~707, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~66 , motor4_control|abs_enc_error_reg~66, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[4]~62 , motor4_control|abs_enc_error_reg[4]~62, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[5] , motor4_control|abs_enc_error_reg[5], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~65 , motor4_control|abs_enc_error_reg~65, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[4] , motor4_control|abs_enc_error_reg[4], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~60 , motor4_control|abs_enc_error_reg~60, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~61 , motor4_control|abs_enc_error_reg~61, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[6]~63 , motor4_control|abs_enc_error_reg[6]~63, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[6]~64 , motor4_control|abs_enc_error_reg[6]~64, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[6] , motor4_control|abs_enc_error_reg[6], top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[6] , motor4_control|abs_enc_position_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~709 , spi_4mb|miso_shift~709, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[6] , motor4_control|pwm_cycle_reg[6], top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[6] , motor4_control|motion_control_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~708 , spi_4mb|miso_shift~708, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~710 , spi_4mb|miso_shift~710, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~711 , spi_4mb|miso_shift~711, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~727 , spi_4mb|miso_shift~727, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~704 , spi_4mb|miso_shift~704, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[6] , motor1_control|pwm_cycle_reg[6], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[6] , motor1_control|fgout_cnt_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~703 , spi_4mb|miso_shift~703, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[6]~feeder , registers_4mb|spare0_io_reg[6]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[6] , registers_4mb|spare0_io_reg[6], top_4mb, 1
instance = comp, \spare1_io[6]~input , spare1_io[6]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[6] , registers_4mb|spare1_io_meta[6], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[6] , registers_4mb|spare1_io_reg[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~705 , spi_4mb|miso_shift~705, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~706 , spi_4mb|miso_shift~706, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~738 , spi_4mb|miso_shift~738, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[7]~feeder , spi_4mb|miso_shift[7]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[5]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[5]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[5] , RLS_Top_inst|M3_ENC|ERR_REG[5], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[5] , motor2_control|abs_enc_position_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~766 , spi_4mb|miso_shift~766, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[5] , RLS_Top_inst|M2_ENC|ERR_REG[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~767 , spi_4mb|miso_shift~767, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[5] , motor3_control|abs_enc_position_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~764 , spi_4mb|miso_shift~764, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[5] , motor2_control|motion_control_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~765 , spi_4mb|miso_shift~765, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~768 , spi_4mb|miso_shift~768, top_4mb, 1
instance = comp, \QC4Bf~input , QC4Bf~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[5] , registers_4mb|Fault_Flages_reg[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~8 , RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[5]~20 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[5]~20, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[5] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[5]~feeder , RLS_Top_inst|M1_ENC|POS_REG[5]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[5] , RLS_Top_inst|M1_ENC|POS_REG[5], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[5] , ADC_Master_inst|DATA_BUFFER[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~771 , spi_4mb|miso_shift~771, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[69]~feeder , ADC_Master_inst|DATA_BUFFER[69]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[69] , ADC_Master_inst|DATA_BUFFER[69], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~8 , RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[5]~20 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[5]~20, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[5]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[5]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[5] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[5] , RLS_Top_inst|M3_ENC|POS_REG[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~770 , spi_4mb|miso_shift~770, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~8 , RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~8, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[5]~20 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[5]~20, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[5]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[5]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[5] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[5] , RLS_Top_inst|M2_ENC|POS_REG[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[5] , RLS_Top_inst|M1_ENC|ERR_REG[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~769 , spi_4mb|miso_shift~769, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~772 , spi_4mb|miso_shift~772, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~773 , spi_4mb|miso_shift~773, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[5] , motor1_control|abs_enc_position_reg[5], top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[5] , motor1_control|motion_control_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~753 , spi_4mb|miso_shift~753, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[5] , registers_4mb|ABS_ENC_CTRL_REG[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~754 , spi_4mb|miso_shift~754, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[101] , ADC_Master_inst|DATA_BUFFER[101], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[37]~feeder , ADC_Master_inst|DATA_BUFFER[37]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[37] , ADC_Master_inst|DATA_BUFFER[37], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~756 , spi_4mb|miso_shift~756, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~755 , spi_4mb|miso_shift~755, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~757 , spi_4mb|miso_shift~757, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[5] , motor2_control|fgout_cnt_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~750 , spi_4mb|miso_shift~750, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[5] , motor2_control|pwm_cycle_reg[5], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[5] , motor1_control|driver_control_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~751 , spi_4mb|miso_shift~751, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[5] , motor3_control|driver_control_reg[5], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[5]~feeder , motor3_control|fgout_cnt_reg[5]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[5] , motor3_control|fgout_cnt_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~748 , spi_4mb|miso_shift~748, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[5] , motor3_control|pwm_cycle_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~749 , spi_4mb|miso_shift~749, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~752 , spi_4mb|miso_shift~752, top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[5] , motor2_control|driver_control_reg[5], top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[5] , motor3_control|motion_control_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~761 , spi_4mb|miso_shift~761, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[5]~feeder , registers_4mb|diagnostic_led_reg[5]~feeder, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[5] , registers_4mb|diagnostic_led_reg[5], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[5] , motor4_control|driver_control_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~758 , spi_4mb|miso_shift~758, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[5] , registers_4mb|buttons_led_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~760 , spi_4mb|miso_shift~760, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[5] , registers_4mb|drape_sensor_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~759 , spi_4mb|miso_shift~759, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~762 , spi_4mb|miso_shift~762, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~746 , spi_4mb|miso_shift~746, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[5] , motor4_control|abs_enc_position_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~745 , spi_4mb|miso_shift~745, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[5] , motor4_control|fgout_cnt_reg[5], top_4mb, 1
instance = comp, \btn3no~input , btn3no~input, top_4mb, 1
instance = comp, \registers_4mb|buttons_meta[5]~feeder , registers_4mb|buttons_meta[5]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_meta[5] , registers_4mb|buttons_meta[5], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[5]~feeder , registers_4mb|buttons_reg[5]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[5] , registers_4mb|buttons_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~743 , spi_4mb|miso_shift~743, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[5] , motor4_control|motion_control_reg[5], top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[5] , motor4_control|pwm_cycle_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~744 , spi_4mb|miso_shift~744, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~747 , spi_4mb|miso_shift~747, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~763 , spi_4mb|miso_shift~763, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[5]~feeder , registers_4mb|spare0_io_reg[5]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[5] , registers_4mb|spare0_io_reg[5], top_4mb, 1
instance = comp, \spare1_io[5]~input , spare1_io[5]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[5]~feeder , registers_4mb|spare1_io_meta[5]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[5] , registers_4mb|spare1_io_meta[5], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[5] , registers_4mb|spare1_io_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~741 , spi_4mb|miso_shift~741, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~740 , spi_4mb|miso_shift~740, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[5] , motor1_control|pwm_cycle_reg[5], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[5] , motor1_control|fgout_cnt_reg[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~739 , spi_4mb|miso_shift~739, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~742 , spi_4mb|miso_shift~742, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~774 , spi_4mb|miso_shift~774, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[6]~feeder , spi_4mb|miso_shift[6]~feeder, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[4] , motor1_control|pwm_cycle_reg[4], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[4] , motor1_control|fgout_cnt_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~780 , spi_4mb|miso_shift~780, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[4] , motor1_control|motion_control_reg[4], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[4] , motor1_control|abs_enc_position_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~781 , spi_4mb|miso_shift~781, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~782 , spi_4mb|miso_shift~782, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~783 , spi_4mb|miso_shift~783, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[4] , registers_4mb|ABS_ENC_CTRL_REG[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~785 , spi_4mb|miso_shift~785, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[4]~feeder , registers_4mb|spare0_io_reg[4]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[4] , registers_4mb|spare0_io_reg[4], top_4mb, 1
instance = comp, \spare1_io[4]~input , spare1_io[4]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[4]~feeder , registers_4mb|spare1_io_meta[4]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[4] , registers_4mb|spare1_io_meta[4], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[4] , registers_4mb|spare1_io_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~784 , spi_4mb|miso_shift~784, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[100] , ADC_Master_inst|DATA_BUFFER[100], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[36]~feeder , ADC_Master_inst|DATA_BUFFER[36]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[36] , ADC_Master_inst|DATA_BUFFER[36], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~786 , spi_4mb|miso_shift~786, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~787 , spi_4mb|miso_shift~787, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~788 , spi_4mb|miso_shift~788, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[4] , registers_4mb|drape_sensor_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~776 , spi_4mb|miso_shift~776, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[4]~feeder , registers_4mb|diagnostic_led_reg[4]~feeder, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[4] , registers_4mb|diagnostic_led_reg[4], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[4] , motor4_control|driver_control_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~775 , spi_4mb|miso_shift~775, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[4] , motor3_control|motion_control_reg[4], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[4] , motor2_control|driver_control_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~778 , spi_4mb|miso_shift~778, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[4] , registers_4mb|buttons_led_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~777 , spi_4mb|miso_shift~777, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~779 , spi_4mb|miso_shift~779, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[4]~feeder , motor2_control|pwm_cycle_reg[4]~feeder, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[4] , motor2_control|pwm_cycle_reg[4], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[4] , motor1_control|driver_control_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~807 , spi_4mb|miso_shift~807, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[4]~feeder , motor3_control|fgout_cnt_reg[4]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[4] , motor3_control|fgout_cnt_reg[4], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[4] , motor3_control|driver_control_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~804 , spi_4mb|miso_shift~804, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[4] , motor3_control|pwm_cycle_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~805 , spi_4mb|miso_shift~805, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[4] , motor2_control|fgout_cnt_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~806 , spi_4mb|miso_shift~806, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~808 , spi_4mb|miso_shift~808, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[4] , RLS_Top_inst|M2_ENC|ERR_REG[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~792 , spi_4mb|miso_shift~792, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[4] , motor2_control|motion_control_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~790 , spi_4mb|miso_shift~790, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[4]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[4]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[4] , RLS_Top_inst|M3_ENC|ERR_REG[4], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[4] , motor2_control|abs_enc_position_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~791 , spi_4mb|miso_shift~791, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[4] , motor3_control|abs_enc_position_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~789 , spi_4mb|miso_shift~789, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~793 , spi_4mb|miso_shift~793, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[4]~21 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[4]~21, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[4]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[4]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[4] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[4] , RLS_Top_inst|M2_ENC|POS_REG[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[4] , RLS_Top_inst|M1_ENC|ERR_REG[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~795 , spi_4mb|miso_shift~795, top_4mb, 1
instance = comp, \QC4if~input , QC4if~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[4] , registers_4mb|Fault_Flages_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~794 , spi_4mb|miso_shift~794, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[4]~21 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[4]~21, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[4]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[4]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[4] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[4]~feeder , RLS_Top_inst|M1_ENC|POS_REG[4]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[4] , RLS_Top_inst|M1_ENC|POS_REG[4], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[4] , ADC_Master_inst|DATA_BUFFER[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~797 , spi_4mb|miso_shift~797, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[68]~feeder , ADC_Master_inst|DATA_BUFFER[68]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[68] , ADC_Master_inst|DATA_BUFFER[68], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[4]~21 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[4]~21, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[4]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[4]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[4] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[4], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[4] , RLS_Top_inst|M3_ENC|POS_REG[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~796 , spi_4mb|miso_shift~796, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~798 , spi_4mb|miso_shift~798, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~802 , spi_4mb|miso_shift~802, top_4mb, 1
instance = comp, \btn3nc~input , btn3nc~input, top_4mb, 1
instance = comp, \registers_4mb|buttons_meta[4]~feeder , registers_4mb|buttons_meta[4]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_meta[4] , registers_4mb|buttons_meta[4], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[4] , registers_4mb|buttons_reg[4], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[4] , motor4_control|fgout_cnt_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~799 , spi_4mb|miso_shift~799, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[4] , motor4_control|motion_control_reg[4], top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[4] , motor4_control|pwm_cycle_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~800 , spi_4mb|miso_shift~800, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[4] , motor4_control|abs_enc_position_reg[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~801 , spi_4mb|miso_shift~801, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~803 , spi_4mb|miso_shift~803, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~809 , spi_4mb|miso_shift~809, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~810 , spi_4mb|miso_shift~810, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[5]~feeder , spi_4mb|miso_shift[5]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[3]~feeder , registers_4mb|ABS_ENC_CTRL_REG[3]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[3] , registers_4mb|ABS_ENC_CTRL_REG[3], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[99] , ADC_Master_inst|DATA_BUFFER[99], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~828 , spi_4mb|miso_shift~828, top_4mb, 1
instance = comp, \motor1_control|ssi_read_quntity[0]~4 , motor1_control|ssi_read_quntity[0]~4, top_4mb, 1
instance = comp, \motor1_control|ssi_read_quntity[0] , motor1_control|ssi_read_quntity[0], top_4mb, 1
instance = comp, \motor1_control|ssi_read_quntity[1]~0 , motor1_control|ssi_read_quntity[1]~0, top_4mb, 1
instance = comp, \motor1_control|ssi_read_quntity[1]~3 , motor1_control|ssi_read_quntity[1]~3, top_4mb, 1
instance = comp, \motor1_control|ssi_read_quntity[1] , motor1_control|ssi_read_quntity[1], top_4mb, 1
instance = comp, \motor1_control|ssi_read_quntity[2]~2 , motor1_control|ssi_read_quntity[2]~2, top_4mb, 1
instance = comp, \motor1_control|ssi_read_quntity[2] , motor1_control|ssi_read_quntity[2], top_4mb, 1
instance = comp, \motor1_control|ssi_read_quntity[3]~1 , motor1_control|ssi_read_quntity[3]~1, top_4mb, 1
instance = comp, \motor1_control|ssi_read_quntity[3] , motor1_control|ssi_read_quntity[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~827 , spi_4mb|miso_shift~827, top_4mb, 1
instance = comp, \dipsw3~input , dipsw3~input, top_4mb, 1
instance = comp, \registers_4mb|dip_sw_reg[3] , registers_4mb|dip_sw_reg[3], top_4mb, 1
instance = comp, \Equal17~1 , Equal17~1, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~826 , spi_4mb|miso_shift~826, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[3] , motor1_control|motion_control_reg[3], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[3] , motor1_control|abs_enc_position_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~825 , spi_4mb|miso_shift~825, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~829 , spi_4mb|miso_shift~829, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[3] , motor2_control|fgout_cnt_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~823 , spi_4mb|miso_shift~823, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[3] , motor3_control|pwm_cycle_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~821 , spi_4mb|miso_shift~821, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[3] , motor3_control|driver_control_reg[3], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[3]~feeder , motor3_control|fgout_cnt_reg[3]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[3] , motor3_control|fgout_cnt_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~820 , spi_4mb|miso_shift~820, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~822 , spi_4mb|miso_shift~822, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[3] , motor2_control|pwm_cycle_reg[3], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[3] , motor1_control|driver_control_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~824 , spi_4mb|miso_shift~824, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~830 , spi_4mb|miso_shift~830, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[35] , ADC_Master_inst|DATA_BUFFER[35], top_4mb, 1
instance = comp, \flt_S_D2~input , flt_S_D2~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[3] , registers_4mb|Fault_Flages_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~844 , spi_4mb|miso_shift~844, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[3]~22 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[3]~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[3] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[3]~feeder , RLS_Top_inst|M1_ENC|POS_REG[3]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[3] , RLS_Top_inst|M1_ENC|POS_REG[3], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[3] , ADC_Master_inst|DATA_BUFFER[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~843 , spi_4mb|miso_shift~843, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[67]~feeder , ADC_Master_inst|DATA_BUFFER[67]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[67] , ADC_Master_inst|DATA_BUFFER[67], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[3]~22 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[3]~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[3]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[3]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[3] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[3] , RLS_Top_inst|M3_ENC|POS_REG[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~842 , spi_4mb|miso_shift~842, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[3]~22 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[3]~22, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[3]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[3]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[3] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[3] , RLS_Top_inst|M2_ENC|POS_REG[3], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[3] , RLS_Top_inst|M1_ENC|ERR_REG[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~841 , spi_4mb|miso_shift~841, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~845 , spi_4mb|miso_shift~845, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[3] , RLS_Top_inst|M2_ENC|ERR_REG[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~839 , spi_4mb|miso_shift~839, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[3] , motor3_control|abs_enc_position_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~836 , spi_4mb|miso_shift~836, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[3] , motor2_control|motion_control_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~837 , spi_4mb|miso_shift~837, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[3]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[3]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[3] , RLS_Top_inst|M3_ENC|ERR_REG[3], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[3] , motor2_control|abs_enc_position_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~838 , spi_4mb|miso_shift~838, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~840 , spi_4mb|miso_shift~840, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[3]~feeder , motor4_control|driver_control_reg[3]~feeder, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[3] , motor4_control|driver_control_reg[3], top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[3] , registers_4mb|diagnostic_led_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~831 , spi_4mb|miso_shift~831, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[3] , registers_4mb|buttons_led_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~833 , spi_4mb|miso_shift~833, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[3] , registers_4mb|drape_sensor_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~832 , spi_4mb|miso_shift~832, top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[3] , motor2_control|driver_control_reg[3], top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[3] , motor3_control|motion_control_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~834 , spi_4mb|miso_shift~834, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~835 , spi_4mb|miso_shift~835, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~846 , spi_4mb|miso_shift~846, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~812 , spi_4mb|miso_shift~812, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[3]~feeder , registers_4mb|spare0_io_reg[3]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[3] , registers_4mb|spare0_io_reg[3], top_4mb, 1
instance = comp, \spare1_io[3]~input , spare1_io[3]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[3] , registers_4mb|spare1_io_meta[3], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[3] , registers_4mb|spare1_io_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~813 , spi_4mb|miso_shift~813, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[3] , motor1_control|pwm_cycle_reg[3], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[3] , motor1_control|fgout_cnt_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~811 , spi_4mb|miso_shift~811, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[3] , motor4_control|abs_enc_position_reg[3], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg~67 , motor4_control|abs_enc_error_reg~67, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[3] , motor4_control|abs_enc_error_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~816 , spi_4mb|miso_shift~816, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~817 , spi_4mb|miso_shift~817, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[3] , motor4_control|motion_control_reg[3], top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[3] , motor4_control|pwm_cycle_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~815 , spi_4mb|miso_shift~815, top_4mb, 1
instance = comp, \btn2no~input , btn2no~input, top_4mb, 1
instance = comp, \registers_4mb|buttons_meta[3] , registers_4mb|buttons_meta[3], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[3]~feeder , registers_4mb|buttons_reg[3]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[3] , registers_4mb|buttons_reg[3], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[3] , motor4_control|fgout_cnt_reg[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~814 , spi_4mb|miso_shift~814, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~818 , spi_4mb|miso_shift~818, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~819 , spi_4mb|miso_shift~819, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~847 , spi_4mb|miso_shift~847, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[4]~feeder , spi_4mb|miso_shift[4]~feeder, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[2] , motor1_control|pwm_cycle_reg[2], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[2] , motor1_control|fgout_cnt_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~860 , spi_4mb|miso_shift~860, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[2] , motor2_control|fgout_cnt_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~859 , spi_4mb|miso_shift~859, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~858 , spi_4mb|miso_shift~858, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[2] , motor4_control|abs_enc_position_reg[2], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[2]~feeder , motor4_control|abs_enc_error_reg[2]~feeder, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[2] , motor4_control|abs_enc_error_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~855 , spi_4mb|miso_shift~855, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[2] , motor4_control|motion_control_reg[2], top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[2] , motor4_control|pwm_cycle_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~854 , spi_4mb|miso_shift~854, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~856 , spi_4mb|miso_shift~856, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[2] , motor4_control|fgout_cnt_reg[2], top_4mb, 1
instance = comp, \btn2nc~input , btn2nc~input, top_4mb, 1
instance = comp, \registers_4mb|buttons_meta[2]~feeder , registers_4mb|buttons_meta[2]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_meta[2] , registers_4mb|buttons_meta[2], top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[2]~feeder , registers_4mb|buttons_reg[2]~feeder, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[2] , registers_4mb|buttons_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~853 , spi_4mb|miso_shift~853, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~857 , spi_4mb|miso_shift~857, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~861 , spi_4mb|miso_shift~861, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[2]~feeder , ADC_Master_inst|DATA_BUFFER[2]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[2] , ADC_Master_inst|DATA_BUFFER[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[2]~23 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[2]~23, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[2]~feeder , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[2]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[2] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[2] , RLS_Top_inst|M1_ENC|POS_REG[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~850 , spi_4mb|miso_shift~850, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[66]~feeder , ADC_Master_inst|DATA_BUFFER[66]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[66] , ADC_Master_inst|DATA_BUFFER[66], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[2]~23 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[2]~23, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[2]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[2]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[2] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[2] , RLS_Top_inst|M3_ENC|POS_REG[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~849 , spi_4mb|miso_shift~849, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[2]~23 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[2]~23, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[2]~feeder , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[2]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[2] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[2]~feeder , RLS_Top_inst|M2_ENC|POS_REG[2]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[2] , RLS_Top_inst|M2_ENC|POS_REG[2], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[2] , RLS_Top_inst|M1_ENC|ERR_REG[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~848 , spi_4mb|miso_shift~848, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[34]~feeder , ADC_Master_inst|DATA_BUFFER[34]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[34] , ADC_Master_inst|DATA_BUFFER[34], top_4mb, 1
instance = comp, \flt_S_D3~input , flt_S_D3~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[2] , registers_4mb|Fault_Flages_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~851 , spi_4mb|miso_shift~851, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~852 , spi_4mb|miso_shift~852, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[2] , motor3_control|pwm_cycle_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~865 , spi_4mb|miso_shift~865, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[2]~feeder , registers_4mb|ABS_ENC_CTRL_REG[2]~feeder, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[2] , registers_4mb|ABS_ENC_CTRL_REG[2], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[98] , ADC_Master_inst|DATA_BUFFER[98], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~864 , spi_4mb|miso_shift~864, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[2] , motor1_control|motion_control_reg[2], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[2] , motor1_control|abs_enc_position_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~862 , spi_4mb|miso_shift~862, top_4mb, 1
instance = comp, \dipsw2~input , dipsw2~input, top_4mb, 1
instance = comp, \registers_4mb|dip_sw_reg[2] , registers_4mb|dip_sw_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~863 , spi_4mb|miso_shift~863, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~866 , spi_4mb|miso_shift~866, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[2] , registers_4mb|buttons_led_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~874 , spi_4mb|miso_shift~874, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[2] , motor3_control|motion_control_reg[2], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[2] , motor2_control|driver_control_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~875 , spi_4mb|miso_shift~875, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[2]~feeder , registers_4mb|diagnostic_led_reg[2]~feeder, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[2] , registers_4mb|diagnostic_led_reg[2], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[2] , motor4_control|driver_control_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~872 , spi_4mb|miso_shift~872, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[2] , registers_4mb|drape_sensor_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~873 , spi_4mb|miso_shift~873, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~876 , spi_4mb|miso_shift~876, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[2] , motor2_control|motion_control_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~878 , spi_4mb|miso_shift~878, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[2] , RLS_Top_inst|M2_ENC|ERR_REG[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~880 , spi_4mb|miso_shift~880, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[2]~feeder , RLS_Top_inst|M3_ENC|ERR_REG[2]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[2] , RLS_Top_inst|M3_ENC|ERR_REG[2], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[2] , motor2_control|abs_enc_position_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~879 , spi_4mb|miso_shift~879, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[2] , motor3_control|abs_enc_position_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~877 , spi_4mb|miso_shift~877, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~881 , spi_4mb|miso_shift~881, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~867 , spi_4mb|miso_shift~867, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[2]~feeder , motor3_control|fgout_cnt_reg[2]~feeder, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[2] , motor3_control|fgout_cnt_reg[2], top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[2] , motor3_control|driver_control_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~869 , spi_4mb|miso_shift~869, top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[2] , motor2_control|pwm_cycle_reg[2], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[2] , motor1_control|driver_control_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~870 , spi_4mb|miso_shift~870, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[2]~feeder , registers_4mb|spare0_io_reg[2]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[2] , registers_4mb|spare0_io_reg[2], top_4mb, 1
instance = comp, \spare1_io[2]~input , spare1_io[2]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[2] , registers_4mb|spare1_io_meta[2], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[2] , registers_4mb|spare1_io_reg[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift~868 , spi_4mb|miso_shift~868, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~871 , spi_4mb|miso_shift~871, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~882 , spi_4mb|miso_shift~882, top_4mb, 1
instance = comp, \spi_4mb|miso_shift~883 , spi_4mb|miso_shift~883, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[3]~feeder , spi_4mb|miso_shift[3]~feeder, top_4mb, 1
instance = comp, \registers_4mb|diagnostic_led_reg[1] , registers_4mb|diagnostic_led_reg[1], top_4mb, 1
instance = comp, \Selector30~40 , Selector30~40, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[65]~feeder , ADC_Master_inst|DATA_BUFFER[65]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[65] , ADC_Master_inst|DATA_BUFFER[65], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~9 , RLS_Top_inst|M1_ENC|M1_ENC|Decoder0~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[1]~24 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[1]~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[1] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[1] , RLS_Top_inst|M1_ENC|POS_REG[1], top_4mb, 1
instance = comp, \Selector30~35 , Selector30~35, top_4mb, 1
instance = comp, \BRK_ALRT~input , BRK_ALRT~input, top_4mb, 1
instance = comp, \registers_4mb|ADC_Alerts_reg[1] , registers_4mb|ADC_Alerts_reg[1], top_4mb, 1
instance = comp, \Selector30~41 , Selector30~41, top_4mb, 1
instance = comp, \flt_S_D4~input , flt_S_D4~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[1] , registers_4mb|Fault_Flages_reg[1], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[1]~feeder , ADC_Master_inst|DATA_BUFFER[1]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[1] , ADC_Master_inst|DATA_BUFFER[1], top_4mb, 1
instance = comp, \Selector30~36 , Selector30~36, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~9 , RLS_Top_inst|M2_ENC|M1_ENC|Decoder0~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[1]~24 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[1]~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[1] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[1]~feeder , RLS_Top_inst|M2_ENC|POS_REG[1]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[1] , RLS_Top_inst|M2_ENC|POS_REG[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~9 , RLS_Top_inst|M3_ENC|M1_ENC|Decoder0~9, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[1]~24 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[1]~24, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[1]~feeder , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[1]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[1] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[1] , RLS_Top_inst|M3_ENC|POS_REG[1], top_4mb, 1
instance = comp, \Selector30~34 , Selector30~34, top_4mb, 1
instance = comp, \Selector30~37 , Selector30~37, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[1]~feeder , motor2_control|motion_control_reg[1]~feeder, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[1] , motor2_control|motion_control_reg[1], top_4mb, 1
instance = comp, \Selector30~29 , Selector30~29, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[1]~feeder , RLS_Top_inst|M2_ENC|ERR_REG[1]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[1] , RLS_Top_inst|M2_ENC|ERR_REG[1], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[1] , RLS_Top_inst|M1_ENC|ERR_REG[1], top_4mb, 1
instance = comp, \Selector30~32 , Selector30~32, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[1] , RLS_Top_inst|M3_ENC|ERR_REG[1], top_4mb, 1
instance = comp, \Selector30~31 , Selector30~31, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[1] , motor2_control|abs_enc_position_reg[1], top_4mb, 1
instance = comp, \Selector30~30 , Selector30~30, top_4mb, 1
instance = comp, \Selector30~33 , Selector30~33, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[1] , motor3_control|motion_control_reg[1], top_4mb, 1
instance = comp, \Selector30~26 , Selector30~26, top_4mb, 1
instance = comp, \lsw_2~input , lsw_2~input, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_meta[1] , registers_4mb|drape_sensor_meta[1], top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[1]~feeder , registers_4mb|drape_sensor_reg[1]~feeder, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[1] , registers_4mb|drape_sensor_reg[1], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[1] , motor4_control|driver_control_reg[1], top_4mb, 1
instance = comp, \Selector30~24 , Selector30~24, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[1]~feeder , motor3_control|abs_enc_position_reg[1]~feeder, top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[1] , motor3_control|abs_enc_position_reg[1], top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[1]~feeder , motor2_control|driver_control_reg[1]~feeder, top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[1] , motor2_control|driver_control_reg[1], top_4mb, 1
instance = comp, \Selector30~27 , Selector30~27, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[1] , registers_4mb|buttons_led_reg[1], top_4mb, 1
instance = comp, \Selector30~25 , Selector30~25, top_4mb, 1
instance = comp, \Selector30~28 , Selector30~28, top_4mb, 1
instance = comp, \Selector30~38 , Selector30~38, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[97] , ADC_Master_inst|DATA_BUFFER[97], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[33] , ADC_Master_inst|DATA_BUFFER[33], top_4mb, 1
instance = comp, \Selector30~21 , Selector30~21, top_4mb, 1
instance = comp, \dipsw1~input , dipsw1~input, top_4mb, 1
instance = comp, \registers_4mb|dip_sw_reg[1]~feeder , registers_4mb|dip_sw_reg[1]~feeder, top_4mb, 1
instance = comp, \registers_4mb|dip_sw_reg[1] , registers_4mb|dip_sw_reg[1], top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[1] , registers_4mb|ABS_ENC_CTRL_REG[1], top_4mb, 1
instance = comp, \Selector30~19 , Selector30~19, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[1] , motor1_control|abs_enc_position_reg[1], top_4mb, 1
instance = comp, \Selector30~18 , Selector30~18, top_4mb, 1
instance = comp, \Selector30~20 , Selector30~20, top_4mb, 1
instance = comp, \Selector30~22 , Selector30~22, top_4mb, 1
instance = comp, \Selector30~14 , Selector30~14, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[1] , motor2_control|fgout_cnt_reg[1], top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[1] , motor2_control|pwm_cycle_reg[1], top_4mb, 1
instance = comp, \Selector30~15 , Selector30~15, top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[1] , motor3_control|fgout_cnt_reg[1], top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[1] , motor3_control|pwm_cycle_reg[1], top_4mb, 1
instance = comp, \Selector30~13 , Selector30~13, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[1] , motor1_control|motion_control_reg[1], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[1] , motor1_control|driver_control_reg[1], top_4mb, 1
instance = comp, \Selector30~16 , Selector30~16, top_4mb, 1
instance = comp, \Selector30~17 , Selector30~17, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[1] , motor3_control|driver_control_reg[1], top_4mb, 1
instance = comp, \Selector30~11 , Selector30~11, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[1] , motor4_control|motion_control_reg[1], top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[1] , motor4_control|abs_enc_error_reg[1], top_4mb, 1
instance = comp, \Selector30~9 , Selector30~9, top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[1] , motor4_control|fgout_cnt_reg[1], top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[1] , motor4_control|pwm_cycle_reg[1], top_4mb, 1
instance = comp, \Selector30~8 , Selector30~8, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[1] , motor4_control|abs_enc_position_reg[1], top_4mb, 1
instance = comp, \Selector30~10 , Selector30~10, top_4mb, 1
instance = comp, \Selector30~12 , Selector30~12, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[1] , motor1_control|pwm_cycle_reg[1], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[1] , motor1_control|fgout_cnt_reg[1], top_4mb, 1
instance = comp, \Selector30~4 , Selector30~4, top_4mb, 1
instance = comp, \Selector30~5 , Selector30~5, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[1]~feeder , registers_4mb|spare0_io_reg[1]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[1] , registers_4mb|spare0_io_reg[1], top_4mb, 1
instance = comp, \spare1_io[1]~input , spare1_io[1]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[1]~feeder , registers_4mb|spare1_io_meta[1]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[1] , registers_4mb|spare1_io_meta[1], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[1] , registers_4mb|spare1_io_reg[1], top_4mb, 1
instance = comp, \Selector30~6 , Selector30~6, top_4mb, 1
instance = comp, \Selector30~7 , Selector30~7, top_4mb, 1
instance = comp, \Selector30~23 , Selector30~23, top_4mb, 1
instance = comp, \Selector30~39 , Selector30~39, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[2]~feeder , spi_4mb|miso_shift[2]~feeder, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[0] , motor2_control|abs_enc_position_reg[0], top_4mb, 1
instance = comp, \Selector31~28 , Selector31~28, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[0]~feeder , motor2_control|motion_control_reg[0]~feeder, top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[0] , motor2_control|motion_control_reg[0], top_4mb, 1
instance = comp, \Selector31~27 , Selector31~27, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|ERR_REG[0] , RLS_Top_inst|M3_ENC|ERR_REG[0], top_4mb, 1
instance = comp, \Selector31~29 , Selector31~29, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[0]~feeder , RLS_Top_inst|M2_ENC|ERR_REG[0]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|ERR_REG[0] , RLS_Top_inst|M2_ENC|ERR_REG[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|ERR_REG[0] , RLS_Top_inst|M1_ENC|ERR_REG[0], top_4mb, 1
instance = comp, \Selector31~30 , Selector31~30, top_4mb, 1
instance = comp, \Selector31~31 , Selector31~31, top_4mb, 1
instance = comp, \V_ALRT~input , V_ALRT~input, top_4mb, 1
instance = comp, \registers_4mb|ADC_Alerts_reg[0] , registers_4mb|ADC_Alerts_reg[0], top_4mb, 1
instance = comp, \Selector31~38 , Selector31~38, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[0]~feeder , ADC_Master_inst|DATA_BUFFER[0]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[0] , ADC_Master_inst|DATA_BUFFER[0], top_4mb, 1
instance = comp, \flt_S_D1~input , flt_S_D1~input, top_4mb, 1
instance = comp, \registers_4mb|Fault_Flages_reg[0] , registers_4mb|Fault_Flages_reg[0], top_4mb, 1
instance = comp, \Selector31~34 , Selector31~34, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[64]~feeder , ADC_Master_inst|DATA_BUFFER[64]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[64] , ADC_Master_inst|DATA_BUFFER[64], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[0]~25 , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[0]~25, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[0] , RLS_Top_inst|M1_ENC|M1_ENC|POS_ff[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[0] , RLS_Top_inst|M1_ENC|POS_REG[0], top_4mb, 1
instance = comp, \Selector31~33 , Selector31~33, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[0]~25 , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[0]~25, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[0] , RLS_Top_inst|M2_ENC|M1_ENC|POS_ff[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[0]~feeder , RLS_Top_inst|M2_ENC|POS_REG[0]~feeder, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[0] , RLS_Top_inst|M2_ENC|POS_REG[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[0]~25 , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[0]~25, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[0] , RLS_Top_inst|M3_ENC|M1_ENC|POS_ff[0], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[0] , RLS_Top_inst|M3_ENC|POS_REG[0], top_4mb, 1
instance = comp, \Selector31~32 , Selector31~32, top_4mb, 1
instance = comp, \Selector31~35 , Selector31~35, top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[0] , motor3_control|motion_control_reg[0], top_4mb, 1
instance = comp, \Selector31~24 , Selector31~24, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[0]~feeder , motor4_control|driver_control_reg[0]~feeder, top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[0] , motor4_control|driver_control_reg[0], top_4mb, 1
instance = comp, \lsw_1~input , lsw_1~input, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_meta[0] , registers_4mb|drape_sensor_meta[0], top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[0] , registers_4mb|drape_sensor_reg[0], top_4mb, 1
instance = comp, \Selector31~22 , Selector31~22, top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[0]~feeder , motor2_control|driver_control_reg[0]~feeder, top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[0] , motor2_control|driver_control_reg[0], top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[0] , motor3_control|abs_enc_position_reg[0], top_4mb, 1
instance = comp, \Selector31~25 , Selector31~25, top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[0] , registers_4mb|buttons_led_reg[0], top_4mb, 1
instance = comp, \Selector31~23 , Selector31~23, top_4mb, 1
instance = comp, \Selector31~26 , Selector31~26, top_4mb, 1
instance = comp, \Selector31~36 , Selector31~36, top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[0] , motor4_control|abs_enc_position_reg[0], top_4mb, 1
instance = comp, \Selector31~8 , Selector31~8, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[0] , motor3_control|driver_control_reg[0], top_4mb, 1
instance = comp, \Selector31~9 , Selector31~9, top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[0] , motor4_control|pwm_cycle_reg[0], top_4mb, 1
instance = comp, \motor4_control|fgout_cnt_reg[0] , motor4_control|fgout_cnt_reg[0], top_4mb, 1
instance = comp, \Selector31~6 , Selector31~6, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[0] , motor4_control|abs_enc_error_reg[0], top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[0] , motor4_control|motion_control_reg[0], top_4mb, 1
instance = comp, \Selector31~7 , Selector31~7, top_4mb, 1
instance = comp, \Selector31~10 , Selector31~10, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[96] , ADC_Master_inst|DATA_BUFFER[96], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[32]~feeder , ADC_Master_inst|DATA_BUFFER[32]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[32] , ADC_Master_inst|DATA_BUFFER[32], top_4mb, 1
instance = comp, \Selector31~19 , Selector31~19, top_4mb, 1
instance = comp, \dipsw0~input , dipsw0~input, top_4mb, 1
instance = comp, \registers_4mb|dip_sw_reg[0]~feeder , registers_4mb|dip_sw_reg[0]~feeder, top_4mb, 1
instance = comp, \registers_4mb|dip_sw_reg[0] , registers_4mb|dip_sw_reg[0], top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[0] , registers_4mb|ABS_ENC_CTRL_REG[0], top_4mb, 1
instance = comp, \Selector31~17 , Selector31~17, top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[0] , motor1_control|abs_enc_position_reg[0], top_4mb, 1
instance = comp, \Selector31~16 , Selector31~16, top_4mb, 1
instance = comp, \Selector31~18 , Selector31~18, top_4mb, 1
instance = comp, \Selector31~20 , Selector31~20, top_4mb, 1
instance = comp, \Selector31~3 , Selector31~3, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[0]~feeder , registers_4mb|spare0_io_reg[0]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[0] , registers_4mb|spare0_io_reg[0], top_4mb, 1
instance = comp, \spare1_io[0]~input , spare1_io[0]~input, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_meta[0] , registers_4mb|spare1_io_meta[0], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[0] , registers_4mb|spare1_io_reg[0], top_4mb, 1
instance = comp, \Selector31~4 , Selector31~4, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[0] , motor1_control|pwm_cycle_reg[0], top_4mb, 1
instance = comp, \motor1_control|fgout_cnt_reg[0] , motor1_control|fgout_cnt_reg[0], top_4mb, 1
instance = comp, \Selector31~2 , Selector31~2, top_4mb, 1
instance = comp, \Selector31~5 , Selector31~5, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[0] , motor3_control|pwm_cycle_reg[0], top_4mb, 1
instance = comp, \motor3_control|fgout_cnt_reg[0] , motor3_control|fgout_cnt_reg[0], top_4mb, 1
instance = comp, \Selector31~11 , Selector31~11, top_4mb, 1
instance = comp, \Selector31~12 , Selector31~12, top_4mb, 1
instance = comp, \motor2_control|fgout_cnt_reg[0] , motor2_control|fgout_cnt_reg[0], top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[0] , motor2_control|pwm_cycle_reg[0], top_4mb, 1
instance = comp, \Selector31~13 , Selector31~13, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[0] , motor1_control|motion_control_reg[0], top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[0] , motor1_control|driver_control_reg[0], top_4mb, 1
instance = comp, \Selector31~14 , Selector31~14, top_4mb, 1
instance = comp, \Selector31~15 , Selector31~15, top_4mb, 1
instance = comp, \Selector31~21 , Selector31~21, top_4mb, 1
instance = comp, \Selector31~37 , Selector31~37, top_4mb, 1
instance = comp, \spi_4mb|always4~0 , spi_4mb|always4~0, top_4mb, 1
instance = comp, \spi_4mb|miso_shift[1] , spi_4mb|miso_shift[1], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[2] , spi_4mb|miso_shift[2], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[3] , spi_4mb|miso_shift[3], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[4] , spi_4mb|miso_shift[4], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[5] , spi_4mb|miso_shift[5], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[6] , spi_4mb|miso_shift[6], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[7] , spi_4mb|miso_shift[7], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[8] , spi_4mb|miso_shift[8], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[9] , spi_4mb|miso_shift[9], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[10] , spi_4mb|miso_shift[10], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[11] , spi_4mb|miso_shift[11], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[12] , spi_4mb|miso_shift[12], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[13] , spi_4mb|miso_shift[13], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[14] , spi_4mb|miso_shift[14], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[15] , spi_4mb|miso_shift[15], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[16] , spi_4mb|miso_shift[16], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[17] , spi_4mb|miso_shift[17], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[18] , spi_4mb|miso_shift[18], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[19] , spi_4mb|miso_shift[19], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[20] , spi_4mb|miso_shift[20], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[21] , spi_4mb|miso_shift[21], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[22] , spi_4mb|miso_shift[22], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[23] , spi_4mb|miso_shift[23], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[24] , spi_4mb|miso_shift[24], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[25] , spi_4mb|miso_shift[25], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[26] , spi_4mb|miso_shift[26], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[27] , spi_4mb|miso_shift[27], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[28] , spi_4mb|miso_shift[28], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[29] , spi_4mb|miso_shift[29], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[30] , spi_4mb|miso_shift[30], top_4mb, 1
instance = comp, \spi_4mb|miso_shift[31] , spi_4mb|miso_shift[31], top_4mb, 1
instance = comp, \spi_4mb|miso~2 , spi_4mb|miso~2, top_4mb, 1
instance = comp, \spi_4mb|miso~_Duplicate_1 , spi_4mb|miso~_Duplicate_1, top_4mb, 1
instance = comp, \motor2_control|Selector7~0 , motor2_control|Selector7~0, top_4mb, 1
instance = comp, \motor2_control|ssi_data_reg[39] , motor2_control|ssi_data_reg[39], top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[31]~feeder , motor2_control|abs_enc_position_reg[31]~feeder, top_4mb, 1
instance = comp, \motor2_control|abs_enc_position_reg[31] , motor2_control|abs_enc_position_reg[31], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|last_counter[5]~16 , RLS_Top_inst|M3_ENC|last_counter[5]~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|last_counter[5] , RLS_Top_inst|M3_ENC|last_counter[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|POS_REG[31] , RLS_Top_inst|M3_ENC|POS_REG[31], top_4mb, 1
instance = comp, \Selector0~28 , Selector0~28, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[31] , ADC_Master_inst|DATA_BUFFER[31], top_4mb, 1
instance = comp, \Selector0~27 , Selector0~27, top_4mb, 1
instance = comp, \motor1_control|Add7~62 , motor1_control|Add7~62, top_4mb, 1
instance = comp, \motor1_control|Add6~62 , motor1_control|Add6~62, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg~13 , motor1_control|incr_enc_cnt_reg~13, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg~12 , motor1_control|incr_enc_cnt_reg~12, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg~18 , motor1_control|incr_enc_cnt_reg~18, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg~15 , motor1_control|incr_enc_cnt_reg~15, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg~16 , motor1_control|incr_enc_cnt_reg~16, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg~17 , motor1_control|incr_enc_cnt_reg~17, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg~19 , motor1_control|incr_enc_cnt_reg~19, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg~14 , motor1_control|incr_enc_cnt_reg~14, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg~20 , motor1_control|incr_enc_cnt_reg~20, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[22]~8 , motor1_control|incr_enc_cnt_reg[22]~8, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[22]~6 , motor1_control|incr_enc_cnt_reg[22]~6, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[22]~7 , motor1_control|incr_enc_cnt_reg[22]~7, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[22]~9 , motor1_control|incr_enc_cnt_reg[22]~9, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[22]~10 , motor1_control|incr_enc_cnt_reg[22]~10, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[22]~3 , motor1_control|incr_enc_cnt_reg[22]~3, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[22]~2 , motor1_control|incr_enc_cnt_reg[22]~2, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[22]~4 , motor1_control|incr_enc_cnt_reg[22]~4, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[22]~1 , motor1_control|incr_enc_cnt_reg[22]~1, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[22]~5 , motor1_control|incr_enc_cnt_reg[22]~5, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg~11 , motor1_control|incr_enc_cnt_reg~11, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg~0 , motor1_control|incr_enc_cnt_reg~0, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg~21 , motor1_control|incr_enc_cnt_reg~21, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg~22 , motor1_control|incr_enc_cnt_reg~22, top_4mb, 1
instance = comp, \motor1_control|incr_enc_cnt_reg[31] , motor1_control|incr_enc_cnt_reg[31], top_4mb, 1
instance = comp, \motor2_control|motion_control_reg[31] , motor2_control|motion_control_reg[31], top_4mb, 1
instance = comp, \Selector0~26 , Selector0~26, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|last_counter[5]~16 , RLS_Top_inst|M2_ENC|last_counter[5]~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|last_counter[5] , RLS_Top_inst|M2_ENC|last_counter[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|POS_REG[31] , RLS_Top_inst|M2_ENC|POS_REG[31], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[95] , ADC_Master_inst|DATA_BUFFER[95], top_4mb, 1
instance = comp, \Selector0~29 , Selector0~29, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|last_counter[5]~16 , RLS_Top_inst|M1_ENC|last_counter[5]~16, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|last_counter[5] , RLS_Top_inst|M1_ENC|last_counter[5], top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|POS_REG[31] , RLS_Top_inst|M1_ENC|POS_REG[31], top_4mb, 1
instance = comp, \Selector0~30 , Selector0~30, top_4mb, 1
instance = comp, \Selector0~31 , Selector0~31, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[31]~feeder , motor1_control|pwm_cycle_reg[31]~feeder, top_4mb, 1
instance = comp, \motor1_control|pwm_cycle_reg[31] , motor1_control|pwm_cycle_reg[31], top_4mb, 1
instance = comp, \nfault1~input , nfault1~input, top_4mb, 1
instance = comp, \motor1_control|nfault_meta , motor1_control|nfault_meta, top_4mb, 1
instance = comp, \motor1_control|nfault_reg , motor1_control|nfault_reg, top_4mb, 1
instance = comp, \Selector0~1 , Selector0~1, top_4mb, 1
instance = comp, \Selector0~2 , Selector0~2, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[31]~feeder , registers_4mb|spare0_io_reg[31]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare0_io_reg[31] , registers_4mb|spare0_io_reg[31], top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[31]~feeder , registers_4mb|spare1_io_reg[31]~feeder, top_4mb, 1
instance = comp, \registers_4mb|spare1_io_reg[31] , registers_4mb|spare1_io_reg[31], top_4mb, 1
instance = comp, \Selector0~0 , Selector0~0, top_4mb, 1
instance = comp, \Selector0~3 , Selector0~3, top_4mb, 1
instance = comp, \Selector0~4 , Selector0~4, top_4mb, 1
instance = comp, \motor2_control|Add6~62 , motor2_control|Add6~62, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[29]~0 , motor2_control|incr_enc_cnt_reg[29]~0, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[29]~4 , motor2_control|incr_enc_cnt_reg[29]~4, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[29]~5 , motor2_control|incr_enc_cnt_reg[29]~5, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[29]~7 , motor2_control|incr_enc_cnt_reg[29]~7, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[29]~6 , motor2_control|incr_enc_cnt_reg[29]~6, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~8 , motor2_control|incr_enc_cnt_reg~8, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[29]~2 , motor2_control|incr_enc_cnt_reg[29]~2, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[29]~1 , motor2_control|incr_enc_cnt_reg[29]~1, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[29]~3 , motor2_control|incr_enc_cnt_reg[29]~3, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~9 , motor2_control|incr_enc_cnt_reg~9, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~18 , motor2_control|incr_enc_cnt_reg~18, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~15 , motor2_control|incr_enc_cnt_reg~15, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~16 , motor2_control|incr_enc_cnt_reg~16, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~17 , motor2_control|incr_enc_cnt_reg~17, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~19 , motor2_control|incr_enc_cnt_reg~19, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~12 , motor2_control|incr_enc_cnt_reg~12, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~10 , motor2_control|incr_enc_cnt_reg~10, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~13 , motor2_control|incr_enc_cnt_reg~13, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~11 , motor2_control|incr_enc_cnt_reg~11, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~14 , motor2_control|incr_enc_cnt_reg~14, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~20 , motor2_control|incr_enc_cnt_reg~20, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~21 , motor2_control|incr_enc_cnt_reg~21, top_4mb, 1
instance = comp, \motor2_control|Add7~62 , motor2_control|Add7~62, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg~22 , motor2_control|incr_enc_cnt_reg~22, top_4mb, 1
instance = comp, \motor2_control|incr_enc_cnt_reg[31] , motor2_control|incr_enc_cnt_reg[31], top_4mb, 1
instance = comp, \motor3_control|Selector7~0 , motor3_control|Selector7~0, top_4mb, 1
instance = comp, \motor3_control|ssi_data_reg[39] , motor3_control|ssi_data_reg[39], top_4mb, 1
instance = comp, \motor3_control|abs_enc_position_reg[31] , motor3_control|abs_enc_position_reg[31], top_4mb, 1
instance = comp, \Selector0~23 , Selector0~23, top_4mb, 1
instance = comp, \registers_4mb|drape_sensor_reg[31] , registers_4mb|drape_sensor_reg[31], top_4mb, 1
instance = comp, \Selector0~20 , Selector0~20, top_4mb, 1
instance = comp, \motor3_control|Add7~62 , motor3_control|Add7~62, top_4mb, 1
instance = comp, \motor3_control|Add6~62 , motor3_control|Add6~62, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~2 , motor3_control|incr_enc_cnt_reg~2, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~3 , motor3_control|incr_enc_cnt_reg~3, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~1 , motor3_control|incr_enc_cnt_reg~1, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~0 , motor3_control|incr_enc_cnt_reg~0, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~4 , motor3_control|incr_enc_cnt_reg~4, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~17 , motor3_control|incr_enc_cnt_reg~17, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~18 , motor3_control|incr_enc_cnt_reg~18, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~16 , motor3_control|incr_enc_cnt_reg~16, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~19 , motor3_control|incr_enc_cnt_reg~19, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~20 , motor3_control|incr_enc_cnt_reg~20, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[0]~7 , motor3_control|incr_enc_cnt_reg[0]~7, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[0]~6 , motor3_control|incr_enc_cnt_reg[0]~6, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[0]~8 , motor3_control|incr_enc_cnt_reg[0]~8, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[0]~5 , motor3_control|incr_enc_cnt_reg[0]~5, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[0]~9 , motor3_control|incr_enc_cnt_reg[0]~9, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[0]~12 , motor3_control|incr_enc_cnt_reg[0]~12, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[0]~13 , motor3_control|incr_enc_cnt_reg[0]~13, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[0]~10 , motor3_control|incr_enc_cnt_reg[0]~10, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[0]~11 , motor3_control|incr_enc_cnt_reg[0]~11, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~14 , motor3_control|incr_enc_cnt_reg~14, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~15 , motor3_control|incr_enc_cnt_reg~15, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~21 , motor3_control|incr_enc_cnt_reg~21, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg~22 , motor3_control|incr_enc_cnt_reg~22, top_4mb, 1
instance = comp, \motor3_control|incr_enc_cnt_reg[31] , motor3_control|incr_enc_cnt_reg[31], top_4mb, 1
instance = comp, \registers_4mb|buttons_led_reg[31] , registers_4mb|buttons_led_reg[31], top_4mb, 1
instance = comp, \Selector0~21 , Selector0~21, top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[31]~feeder , motor2_control|driver_control_reg[31]~feeder, top_4mb, 1
instance = comp, \motor2_control|driver_control_reg[31] , motor2_control|driver_control_reg[31], top_4mb, 1
instance = comp, \motor3_control|motion_control_reg[31] , motor3_control|motion_control_reg[31], top_4mb, 1
instance = comp, \Selector0~22 , Selector0~22, top_4mb, 1
instance = comp, \Selector0~24 , Selector0~24, top_4mb, 1
instance = comp, \registers_4mb|ABS_ENC_CTRL_REG[31] , registers_4mb|ABS_ENC_CTRL_REG[31], top_4mb, 1
instance = comp, \Selector0~16 , Selector0~16, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[127]~feeder , ADC_Master_inst|DATA_BUFFER[127]~feeder, top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[127] , ADC_Master_inst|DATA_BUFFER[127], top_4mb, 1
instance = comp, \ADC_Master_inst|DATA_BUFFER[63] , ADC_Master_inst|DATA_BUFFER[63], top_4mb, 1
instance = comp, \Selector0~18 , Selector0~18, top_4mb, 1
instance = comp, \motor1_control|status_bits~0 , motor1_control|status_bits~0, top_4mb, 1
instance = comp, \motor1_control|status_bits~1 , motor1_control|status_bits~1, top_4mb, 1
instance = comp, \motor1_control|status_bits[1] , motor1_control|status_bits[1], top_4mb, 1
instance = comp, \motor4_control|driver_control_reg[31] , motor4_control|driver_control_reg[31], top_4mb, 1
instance = comp, \Selector0~17 , Selector0~17, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[31]~feeder , motor1_control|motion_control_reg[31]~feeder, top_4mb, 1
instance = comp, \motor1_control|motion_control_reg[31] , motor1_control|motion_control_reg[31], top_4mb, 1
instance = comp, \motor1_control|Selector7~1 , motor1_control|Selector7~1, top_4mb, 1
instance = comp, \motor1_control|ssi_data_reg[39] , motor1_control|ssi_data_reg[39], top_4mb, 1
instance = comp, \motor1_control|abs_enc_position_reg[31] , motor1_control|abs_enc_position_reg[31], top_4mb, 1
instance = comp, \Selector0~15 , Selector0~15, top_4mb, 1
instance = comp, \Selector0~19 , Selector0~19, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[31]~feeder , motor3_control|driver_control_reg[31]~feeder, top_4mb, 1
instance = comp, \motor3_control|driver_control_reg[31] , motor3_control|driver_control_reg[31], top_4mb, 1
instance = comp, \nfault3~input , nfault3~input, top_4mb, 1
instance = comp, \motor3_control|nfault_meta , motor3_control|nfault_meta, top_4mb, 1
instance = comp, \motor3_control|nfault_reg , motor3_control|nfault_reg, top_4mb, 1
instance = comp, \Selector0~10 , Selector0~10, top_4mb, 1
instance = comp, \nfault2~input , nfault2~input, top_4mb, 1
instance = comp, \motor2_control|nfault_meta , motor2_control|nfault_meta, top_4mb, 1
instance = comp, \motor2_control|nfault_reg , motor2_control|nfault_reg, top_4mb, 1
instance = comp, \Selector0~12 , Selector0~12, top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[31]~feeder , motor1_control|driver_control_reg[31]~feeder, top_4mb, 1
instance = comp, \motor1_control|driver_control_reg[31] , motor1_control|driver_control_reg[31], top_4mb, 1
instance = comp, \motor2_control|pwm_cycle_reg[31] , motor2_control|pwm_cycle_reg[31], top_4mb, 1
instance = comp, \Selector0~13 , Selector0~13, top_4mb, 1
instance = comp, \motor3_control|pwm_cycle_reg[31] , motor3_control|pwm_cycle_reg[31], top_4mb, 1
instance = comp, \Selector0~11 , Selector0~11, top_4mb, 1
instance = comp, \Selector0~14 , Selector0~14, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[31]~46 , motor4_control|abs_enc_error_reg[31]~46, top_4mb, 1
instance = comp, \motor4_control|abs_enc_error_reg[31] , motor4_control|abs_enc_error_reg[31], top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[12]~34 , motor4_control|ssi_read_quntity[12]~34, top_4mb, 1
instance = comp, \motor4_control|ssi_read_quntity[12] , motor4_control|ssi_read_quntity[12], top_4mb, 1
instance = comp, \motor4_control|abs_enc_position_reg[31] , motor4_control|abs_enc_position_reg[31], top_4mb, 1
instance = comp, \Selector0~7 , Selector0~7, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[31]~feeder , motor4_control|motion_control_reg[31]~feeder, top_4mb, 1
instance = comp, \motor4_control|motion_control_reg[31] , motor4_control|motion_control_reg[31], top_4mb, 1
instance = comp, \motor4_control|pwm_cycle_reg[31] , motor4_control|pwm_cycle_reg[31], top_4mb, 1
instance = comp, \Selector0~6 , Selector0~6, top_4mb, 1
instance = comp, \nfault4~input , nfault4~input, top_4mb, 1
instance = comp, \motor4_control|nfault_meta~feeder , motor4_control|nfault_meta~feeder, top_4mb, 1
instance = comp, \motor4_control|nfault_meta , motor4_control|nfault_meta, top_4mb, 1
instance = comp, \motor4_control|nfault_reg~feeder , motor4_control|nfault_reg~feeder, top_4mb, 1
instance = comp, \motor4_control|nfault_reg , motor4_control|nfault_reg, top_4mb, 1
instance = comp, \registers_4mb|buttons_reg[31] , registers_4mb|buttons_reg[31], top_4mb, 1
instance = comp, \Selector0~5 , Selector0~5, top_4mb, 1
instance = comp, \motor4_control|Add6~62 , motor4_control|Add6~62, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[26]~0 , motor4_control|incr_enc_cnt_reg[26]~0, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~15 , motor4_control|incr_enc_cnt_reg~15, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~18 , motor4_control|incr_enc_cnt_reg~18, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~16 , motor4_control|incr_enc_cnt_reg~16, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~17 , motor4_control|incr_enc_cnt_reg~17, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~19 , motor4_control|incr_enc_cnt_reg~19, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~11 , motor4_control|incr_enc_cnt_reg~11, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~12 , motor4_control|incr_enc_cnt_reg~12, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~13 , motor4_control|incr_enc_cnt_reg~13, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~14 , motor4_control|incr_enc_cnt_reg~14, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~10 , motor4_control|incr_enc_cnt_reg~10, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~20 , motor4_control|incr_enc_cnt_reg~20, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[26]~1 , motor4_control|incr_enc_cnt_reg[26]~1, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[26]~7 , motor4_control|incr_enc_cnt_reg[26]~7, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[26]~5 , motor4_control|incr_enc_cnt_reg[26]~5, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[26]~6 , motor4_control|incr_enc_cnt_reg[26]~6, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[26]~4 , motor4_control|incr_enc_cnt_reg[26]~4, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~8 , motor4_control|incr_enc_cnt_reg~8, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[26]~2 , motor4_control|incr_enc_cnt_reg[26]~2, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[26]~3 , motor4_control|incr_enc_cnt_reg[26]~3, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~9 , motor4_control|incr_enc_cnt_reg~9, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~21 , motor4_control|incr_enc_cnt_reg~21, top_4mb, 1
instance = comp, \motor4_control|Add7~62 , motor4_control|Add7~62, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg~22 , motor4_control|incr_enc_cnt_reg~22, top_4mb, 1
instance = comp, \motor4_control|incr_enc_cnt_reg[31] , motor4_control|incr_enc_cnt_reg[31], top_4mb, 1
instance = comp, \Selector0~8 , Selector0~8, top_4mb, 1
instance = comp, \Selector0~9 , Selector0~9, top_4mb, 1
instance = comp, \Selector0~25 , Selector0~25, top_4mb, 1
instance = comp, \spi_4mb|miso~1 , spi_4mb|miso~1, top_4mb, 1
instance = comp, \spi_4mb|miso~3 , spi_4mb|miso~3, top_4mb, 1
instance = comp, \spi_4mb|miso , spi_4mb|miso, top_4mb, 1
instance = comp, \spi_4mb|Selector12~2 , spi_4mb|Selector12~2, top_4mb, 1
instance = comp, \spi_4mb|miso_en , spi_4mb|miso_en, top_4mb, 1
instance = comp, \RLS_Top_inst|M1_ENC|M1_ENC|MCLK~2 , RLS_Top_inst|M1_ENC|M1_ENC|MCLK~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M2_ENC|M1_ENC|MCLK~2 , RLS_Top_inst|M2_ENC|M1_ENC|MCLK~2, top_4mb, 1
instance = comp, \RLS_Top_inst|M3_ENC|M1_ENC|MCLK~2 , RLS_Top_inst|M3_ENC|M1_ENC|MCLK~2, top_4mb, 1
instance = comp, \motor4_control|Selector5~0 , motor4_control|Selector5~0, top_4mb, 1
instance = comp, \motor4_control|Selector5~1 , motor4_control|Selector5~1, top_4mb, 1
instance = comp, \motor4_control|Selector5~2 , motor4_control|Selector5~2, top_4mb, 1
instance = comp, \motor4_control|ssi_c , motor4_control|ssi_c, top_4mb, 1
instance = comp, \counter[0]~25 , counter[0]~25, top_4mb, 1
instance = comp, \LessThan0~8 , LessThan0~8, top_4mb, 1
instance = comp, \LessThan0~0 , LessThan0~0, top_4mb, 1
instance = comp, \LessThan0~5 , LessThan0~5, top_4mb, 1
instance = comp, \LessThan0~2 , LessThan0~2, top_4mb, 1
instance = comp, \LessThan0~1 , LessThan0~1, top_4mb, 1
instance = comp, \LessThan0~3 , LessThan0~3, top_4mb, 1
instance = comp, \LessThan0~4 , LessThan0~4, top_4mb, 1
instance = comp, \LessThan0~6 , LessThan0~6, top_4mb, 1
instance = comp, \LessThan0~7 , LessThan0~7, top_4mb, 1
instance = comp, \LessThan0~9 , LessThan0~9, top_4mb, 1
instance = comp, \counter[0] , counter[0], top_4mb, 1
instance = comp, \counter[1]~27 , counter[1]~27, top_4mb, 1
instance = comp, \counter[1] , counter[1], top_4mb, 1
instance = comp, \counter[2]~29 , counter[2]~29, top_4mb, 1
instance = comp, \counter[2] , counter[2], top_4mb, 1
instance = comp, \counter[3]~31 , counter[3]~31, top_4mb, 1
instance = comp, \counter[3] , counter[3], top_4mb, 1
instance = comp, \counter[4]~33 , counter[4]~33, top_4mb, 1
instance = comp, \counter[4] , counter[4], top_4mb, 1
instance = comp, \counter[5]~35 , counter[5]~35, top_4mb, 1
instance = comp, \counter[5] , counter[5], top_4mb, 1
instance = comp, \counter[6]~37 , counter[6]~37, top_4mb, 1
instance = comp, \counter[6] , counter[6], top_4mb, 1
instance = comp, \counter[7]~39 , counter[7]~39, top_4mb, 1
instance = comp, \counter[7] , counter[7], top_4mb, 1
instance = comp, \counter[8]~41 , counter[8]~41, top_4mb, 1
instance = comp, \counter[8] , counter[8], top_4mb, 1
instance = comp, \counter[9]~43 , counter[9]~43, top_4mb, 1
instance = comp, \counter[9] , counter[9], top_4mb, 1
instance = comp, \counter[10]~45 , counter[10]~45, top_4mb, 1
instance = comp, \counter[10] , counter[10], top_4mb, 1
instance = comp, \counter[11]~47 , counter[11]~47, top_4mb, 1
instance = comp, \counter[11] , counter[11], top_4mb, 1
instance = comp, \counter[12]~49 , counter[12]~49, top_4mb, 1
instance = comp, \counter[12] , counter[12], top_4mb, 1
instance = comp, \counter[13]~51 , counter[13]~51, top_4mb, 1
instance = comp, \counter[13] , counter[13], top_4mb, 1
instance = comp, \counter[14]~53 , counter[14]~53, top_4mb, 1
instance = comp, \counter[14] , counter[14], top_4mb, 1
instance = comp, \counter[15]~55 , counter[15]~55, top_4mb, 1
instance = comp, \counter[15] , counter[15], top_4mb, 1
instance = comp, \counter[16]~57 , counter[16]~57, top_4mb, 1
instance = comp, \counter[16] , counter[16], top_4mb, 1
instance = comp, \counter[17]~59 , counter[17]~59, top_4mb, 1
instance = comp, \counter[17] , counter[17], top_4mb, 1
instance = comp, \counter[18]~61 , counter[18]~61, top_4mb, 1
instance = comp, \counter[18] , counter[18], top_4mb, 1
instance = comp, \counter[19]~63 , counter[19]~63, top_4mb, 1
instance = comp, \counter[19] , counter[19], top_4mb, 1
instance = comp, \counter[20]~65 , counter[20]~65, top_4mb, 1
instance = comp, \counter[20] , counter[20], top_4mb, 1
instance = comp, \counter[21]~67 , counter[21]~67, top_4mb, 1
instance = comp, \counter[21] , counter[21], top_4mb, 1
instance = comp, \counter[22]~69 , counter[22]~69, top_4mb, 1
instance = comp, \counter[22] , counter[22], top_4mb, 1
instance = comp, \counter[23]~71 , counter[23]~71, top_4mb, 1
instance = comp, \counter[23] , counter[23], top_4mb, 1
instance = comp, \counter[24]~73 , counter[24]~73, top_4mb, 1
instance = comp, \counter[24] , counter[24], top_4mb, 1
instance = comp, \led1_1~3 , led1_1~3, top_4mb, 1
instance = comp, \led1_1~2 , led1_1~2, top_4mb, 1
instance = comp, \led1_1~reg0 , led1_1~reg0, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[0]~24 , motor1_control|pwm_cnt[0]~24, top_4mb, 1
instance = comp, \motor1_control|Equal4~1 , motor1_control|Equal4~1, top_4mb, 1
instance = comp, \motor1_control|Equal4~3 , motor1_control|Equal4~3, top_4mb, 1
instance = comp, \motor1_control|Equal4~2 , motor1_control|Equal4~2, top_4mb, 1
instance = comp, \motor1_control|Equal4~0 , motor1_control|Equal4~0, top_4mb, 1
instance = comp, \motor1_control|Equal4~4 , motor1_control|Equal4~4, top_4mb, 1
instance = comp, \motor1_control|Equal4~5 , motor1_control|Equal4~5, top_4mb, 1
instance = comp, \motor1_control|Equal4~6 , motor1_control|Equal4~6, top_4mb, 1
instance = comp, \motor1_control|LessThan0~3 , motor1_control|LessThan0~3, top_4mb, 1
instance = comp, \motor1_control|LessThan0~2 , motor1_control|LessThan0~2, top_4mb, 1
instance = comp, \motor1_control|LessThan0~0 , motor1_control|LessThan0~0, top_4mb, 1
instance = comp, \motor1_control|LessThan0~1 , motor1_control|LessThan0~1, top_4mb, 1
instance = comp, \motor1_control|LessThan0~4 , motor1_control|LessThan0~4, top_4mb, 1
instance = comp, \motor1_control|LessThan0~5 , motor1_control|LessThan0~5, top_4mb, 1
instance = comp, \motor1_control|LessThan0~6 , motor1_control|LessThan0~6, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[23]~72 , motor1_control|pwm_cnt[23]~72, top_4mb, 1
instance = comp, \motor1_control|LessThan1~1 , motor1_control|LessThan1~1, top_4mb, 1
instance = comp, \motor1_control|LessThan1~3 , motor1_control|LessThan1~3, top_4mb, 1
instance = comp, \motor1_control|LessThan1~5 , motor1_control|LessThan1~5, top_4mb, 1
instance = comp, \motor1_control|LessThan1~7 , motor1_control|LessThan1~7, top_4mb, 1
instance = comp, \motor1_control|LessThan1~9 , motor1_control|LessThan1~9, top_4mb, 1
instance = comp, \motor1_control|LessThan1~11 , motor1_control|LessThan1~11, top_4mb, 1
instance = comp, \motor1_control|LessThan1~13 , motor1_control|LessThan1~13, top_4mb, 1
instance = comp, \motor1_control|LessThan1~15 , motor1_control|LessThan1~15, top_4mb, 1
instance = comp, \motor1_control|LessThan1~17 , motor1_control|LessThan1~17, top_4mb, 1
instance = comp, \motor1_control|LessThan1~19 , motor1_control|LessThan1~19, top_4mb, 1
instance = comp, \motor1_control|LessThan1~21 , motor1_control|LessThan1~21, top_4mb, 1
instance = comp, \motor1_control|LessThan1~23 , motor1_control|LessThan1~23, top_4mb, 1
instance = comp, \motor1_control|LessThan1~25 , motor1_control|LessThan1~25, top_4mb, 1
instance = comp, \motor1_control|LessThan1~27 , motor1_control|LessThan1~27, top_4mb, 1
instance = comp, \motor1_control|LessThan1~29 , motor1_control|LessThan1~29, top_4mb, 1
instance = comp, \motor1_control|LessThan1~31 , motor1_control|LessThan1~31, top_4mb, 1
instance = comp, \motor1_control|LessThan1~33 , motor1_control|LessThan1~33, top_4mb, 1
instance = comp, \motor1_control|LessThan1~35 , motor1_control|LessThan1~35, top_4mb, 1
instance = comp, \motor1_control|LessThan1~37 , motor1_control|LessThan1~37, top_4mb, 1
instance = comp, \motor1_control|LessThan1~39 , motor1_control|LessThan1~39, top_4mb, 1
instance = comp, \motor1_control|LessThan1~41 , motor1_control|LessThan1~41, top_4mb, 1
instance = comp, \motor1_control|LessThan1~43 , motor1_control|LessThan1~43, top_4mb, 1
instance = comp, \motor1_control|LessThan1~45 , motor1_control|LessThan1~45, top_4mb, 1
instance = comp, \motor1_control|LessThan1~46 , motor1_control|LessThan1~46, top_4mb, 1
instance = comp, \motor1_control|LessThan3~0 , motor1_control|LessThan3~0, top_4mb, 1
instance = comp, \motor1_control|LessThan3~1 , motor1_control|LessThan3~1, top_4mb, 1
instance = comp, \motor1_control|LessThan3~3 , motor1_control|LessThan3~3, top_4mb, 1
instance = comp, \motor1_control|state_pwm~0 , motor1_control|state_pwm~0, top_4mb, 1
instance = comp, \motor1_control|LessThan3~2 , motor1_control|LessThan3~2, top_4mb, 1
instance = comp, \motor1_control|LessThan3~4 , motor1_control|LessThan3~4, top_4mb, 1
instance = comp, \motor1_control|state_pwm~1 , motor1_control|state_pwm~1, top_4mb, 1
instance = comp, \motor1_control|state_pwm~2 , motor1_control|state_pwm~2, top_4mb, 1
instance = comp, \motor1_control|state_pwm~3 , motor1_control|state_pwm~3, top_4mb, 1
instance = comp, \motor1_control|LessThan2~1 , motor1_control|LessThan2~1, top_4mb, 1
instance = comp, \motor1_control|LessThan2~3 , motor1_control|LessThan2~3, top_4mb, 1
instance = comp, \motor1_control|LessThan2~5 , motor1_control|LessThan2~5, top_4mb, 1
instance = comp, \motor1_control|LessThan2~7 , motor1_control|LessThan2~7, top_4mb, 1
instance = comp, \motor1_control|LessThan2~9 , motor1_control|LessThan2~9, top_4mb, 1
instance = comp, \motor1_control|LessThan2~11 , motor1_control|LessThan2~11, top_4mb, 1
instance = comp, \motor1_control|LessThan2~13 , motor1_control|LessThan2~13, top_4mb, 1
instance = comp, \motor1_control|LessThan2~15 , motor1_control|LessThan2~15, top_4mb, 1
instance = comp, \motor1_control|LessThan2~17 , motor1_control|LessThan2~17, top_4mb, 1
instance = comp, \motor1_control|LessThan2~19 , motor1_control|LessThan2~19, top_4mb, 1
instance = comp, \motor1_control|LessThan2~21 , motor1_control|LessThan2~21, top_4mb, 1
instance = comp, \motor1_control|LessThan2~23 , motor1_control|LessThan2~23, top_4mb, 1
instance = comp, \motor1_control|LessThan2~25 , motor1_control|LessThan2~25, top_4mb, 1
instance = comp, \motor1_control|LessThan2~27 , motor1_control|LessThan2~27, top_4mb, 1
instance = comp, \motor1_control|LessThan2~29 , motor1_control|LessThan2~29, top_4mb, 1
instance = comp, \motor1_control|LessThan2~31 , motor1_control|LessThan2~31, top_4mb, 1
instance = comp, \motor1_control|LessThan2~33 , motor1_control|LessThan2~33, top_4mb, 1
instance = comp, \motor1_control|LessThan2~35 , motor1_control|LessThan2~35, top_4mb, 1
instance = comp, \motor1_control|LessThan2~37 , motor1_control|LessThan2~37, top_4mb, 1
instance = comp, \motor1_control|LessThan2~39 , motor1_control|LessThan2~39, top_4mb, 1
instance = comp, \motor1_control|LessThan2~41 , motor1_control|LessThan2~41, top_4mb, 1
instance = comp, \motor1_control|LessThan2~43 , motor1_control|LessThan2~43, top_4mb, 1
instance = comp, \motor1_control|LessThan2~45 , motor1_control|LessThan2~45, top_4mb, 1
instance = comp, \motor1_control|LessThan2~46 , motor1_control|LessThan2~46, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[23]~74 , motor1_control|pwm_cnt[23]~74, top_4mb, 1
instance = comp, \motor1_control|state_pwm~4 , motor1_control|state_pwm~4, top_4mb, 1
instance = comp, \motor1_control|state_pwm , motor1_control|state_pwm, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[23]~73 , motor1_control|pwm_cnt[23]~73, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[0] , motor1_control|pwm_cnt[0], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[1]~26 , motor1_control|pwm_cnt[1]~26, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[1] , motor1_control|pwm_cnt[1], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[2]~28 , motor1_control|pwm_cnt[2]~28, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[2] , motor1_control|pwm_cnt[2], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[3]~30 , motor1_control|pwm_cnt[3]~30, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[3] , motor1_control|pwm_cnt[3], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[4]~32 , motor1_control|pwm_cnt[4]~32, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[4] , motor1_control|pwm_cnt[4], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[5]~34 , motor1_control|pwm_cnt[5]~34, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[5] , motor1_control|pwm_cnt[5], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[6]~36 , motor1_control|pwm_cnt[6]~36, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[6] , motor1_control|pwm_cnt[6], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[7]~38 , motor1_control|pwm_cnt[7]~38, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[7] , motor1_control|pwm_cnt[7], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[8]~40 , motor1_control|pwm_cnt[8]~40, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[8] , motor1_control|pwm_cnt[8], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[9]~42 , motor1_control|pwm_cnt[9]~42, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[9] , motor1_control|pwm_cnt[9], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[10]~44 , motor1_control|pwm_cnt[10]~44, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[10] , motor1_control|pwm_cnt[10], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[11]~46 , motor1_control|pwm_cnt[11]~46, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[11] , motor1_control|pwm_cnt[11], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[12]~48 , motor1_control|pwm_cnt[12]~48, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[12] , motor1_control|pwm_cnt[12], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[13]~50 , motor1_control|pwm_cnt[13]~50, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[13] , motor1_control|pwm_cnt[13], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[14]~52 , motor1_control|pwm_cnt[14]~52, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[14] , motor1_control|pwm_cnt[14], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[15]~54 , motor1_control|pwm_cnt[15]~54, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[15] , motor1_control|pwm_cnt[15], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[16]~56 , motor1_control|pwm_cnt[16]~56, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[16] , motor1_control|pwm_cnt[16], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[17]~58 , motor1_control|pwm_cnt[17]~58, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[17] , motor1_control|pwm_cnt[17], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[18]~60 , motor1_control|pwm_cnt[18]~60, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[18] , motor1_control|pwm_cnt[18], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[19]~62 , motor1_control|pwm_cnt[19]~62, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[19] , motor1_control|pwm_cnt[19], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[20]~64 , motor1_control|pwm_cnt[20]~64, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[20] , motor1_control|pwm_cnt[20], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[21]~66 , motor1_control|pwm_cnt[21]~66, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[21] , motor1_control|pwm_cnt[21], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[22]~68 , motor1_control|pwm_cnt[22]~68, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[22] , motor1_control|pwm_cnt[22], top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[23]~70 , motor1_control|pwm_cnt[23]~70, top_4mb, 1
instance = comp, \motor1_control|pwm_cnt[23] , motor1_control|pwm_cnt[23], top_4mb, 1
instance = comp, \motor1_control|LessThan5~1 , motor1_control|LessThan5~1, top_4mb, 1
instance = comp, \motor1_control|LessThan5~3 , motor1_control|LessThan5~3, top_4mb, 1
instance = comp, \motor1_control|LessThan5~5 , motor1_control|LessThan5~5, top_4mb, 1
instance = comp, \motor1_control|LessThan5~7 , motor1_control|LessThan5~7, top_4mb, 1
instance = comp, \motor1_control|LessThan5~9 , motor1_control|LessThan5~9, top_4mb, 1
instance = comp, \motor1_control|LessThan5~11 , motor1_control|LessThan5~11, top_4mb, 1
instance = comp, \motor1_control|LessThan5~13 , motor1_control|LessThan5~13, top_4mb, 1
instance = comp, \motor1_control|LessThan5~15 , motor1_control|LessThan5~15, top_4mb, 1
instance = comp, \motor1_control|LessThan5~17 , motor1_control|LessThan5~17, top_4mb, 1
instance = comp, \motor1_control|LessThan5~19 , motor1_control|LessThan5~19, top_4mb, 1
instance = comp, \motor1_control|LessThan5~21 , motor1_control|LessThan5~21, top_4mb, 1
instance = comp, \motor1_control|LessThan5~23 , motor1_control|LessThan5~23, top_4mb, 1
instance = comp, \motor1_control|LessThan5~25 , motor1_control|LessThan5~25, top_4mb, 1
instance = comp, \motor1_control|LessThan5~27 , motor1_control|LessThan5~27, top_4mb, 1
instance = comp, \motor1_control|LessThan5~29 , motor1_control|LessThan5~29, top_4mb, 1
instance = comp, \motor1_control|LessThan5~31 , motor1_control|LessThan5~31, top_4mb, 1
instance = comp, \motor1_control|LessThan5~33 , motor1_control|LessThan5~33, top_4mb, 1
instance = comp, \motor1_control|LessThan5~35 , motor1_control|LessThan5~35, top_4mb, 1
instance = comp, \motor1_control|LessThan5~37 , motor1_control|LessThan5~37, top_4mb, 1
instance = comp, \motor1_control|LessThan5~39 , motor1_control|LessThan5~39, top_4mb, 1
instance = comp, \motor1_control|LessThan5~41 , motor1_control|LessThan5~41, top_4mb, 1
instance = comp, \motor1_control|LessThan5~43 , motor1_control|LessThan5~43, top_4mb, 1
instance = comp, \motor1_control|LessThan5~45 , motor1_control|LessThan5~45, top_4mb, 1
instance = comp, \motor1_control|LessThan5~46 , motor1_control|LessThan5~46, top_4mb, 1
instance = comp, \motor1_control|pwm~0 , motor1_control|pwm~0, top_4mb, 1
instance = comp, \motor1_control|pwm , motor1_control|pwm, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[0]~24 , motor2_control|pwm_cnt[0]~24, top_4mb, 1
instance = comp, \motor2_control|LessThan0~3 , motor2_control|LessThan0~3, top_4mb, 1
instance = comp, \motor2_control|LessThan0~0 , motor2_control|LessThan0~0, top_4mb, 1
instance = comp, \motor2_control|LessThan0~1 , motor2_control|LessThan0~1, top_4mb, 1
instance = comp, \motor2_control|LessThan0~2 , motor2_control|LessThan0~2, top_4mb, 1
instance = comp, \motor2_control|LessThan0~4 , motor2_control|LessThan0~4, top_4mb, 1
instance = comp, \motor2_control|LessThan0~5 , motor2_control|LessThan0~5, top_4mb, 1
instance = comp, \motor2_control|LessThan0~6 , motor2_control|LessThan0~6, top_4mb, 1
instance = comp, \motor2_control|Equal4~5 , motor2_control|Equal4~5, top_4mb, 1
instance = comp, \motor2_control|Equal4~6 , motor2_control|Equal4~6, top_4mb, 1
instance = comp, \motor2_control|Equal4~1 , motor2_control|Equal4~1, top_4mb, 1
instance = comp, \motor2_control|Equal4~0 , motor2_control|Equal4~0, top_4mb, 1
instance = comp, \motor2_control|Equal4~2 , motor2_control|Equal4~2, top_4mb, 1
instance = comp, \motor2_control|Equal4~3 , motor2_control|Equal4~3, top_4mb, 1
instance = comp, \motor2_control|Equal4~4 , motor2_control|Equal4~4, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[17]~72 , motor2_control|pwm_cnt[17]~72, top_4mb, 1
instance = comp, \motor2_control|LessThan1~1 , motor2_control|LessThan1~1, top_4mb, 1
instance = comp, \motor2_control|LessThan1~3 , motor2_control|LessThan1~3, top_4mb, 1
instance = comp, \motor2_control|LessThan1~5 , motor2_control|LessThan1~5, top_4mb, 1
instance = comp, \motor2_control|LessThan1~7 , motor2_control|LessThan1~7, top_4mb, 1
instance = comp, \motor2_control|LessThan1~9 , motor2_control|LessThan1~9, top_4mb, 1
instance = comp, \motor2_control|LessThan1~11 , motor2_control|LessThan1~11, top_4mb, 1
instance = comp, \motor2_control|LessThan1~13 , motor2_control|LessThan1~13, top_4mb, 1
instance = comp, \motor2_control|LessThan1~15 , motor2_control|LessThan1~15, top_4mb, 1
instance = comp, \motor2_control|LessThan1~17 , motor2_control|LessThan1~17, top_4mb, 1
instance = comp, \motor2_control|LessThan1~19 , motor2_control|LessThan1~19, top_4mb, 1
instance = comp, \motor2_control|LessThan1~21 , motor2_control|LessThan1~21, top_4mb, 1
instance = comp, \motor2_control|LessThan1~23 , motor2_control|LessThan1~23, top_4mb, 1
instance = comp, \motor2_control|LessThan1~25 , motor2_control|LessThan1~25, top_4mb, 1
instance = comp, \motor2_control|LessThan1~27 , motor2_control|LessThan1~27, top_4mb, 1
instance = comp, \motor2_control|LessThan1~29 , motor2_control|LessThan1~29, top_4mb, 1
instance = comp, \motor2_control|LessThan1~31 , motor2_control|LessThan1~31, top_4mb, 1
instance = comp, \motor2_control|LessThan1~33 , motor2_control|LessThan1~33, top_4mb, 1
instance = comp, \motor2_control|LessThan1~35 , motor2_control|LessThan1~35, top_4mb, 1
instance = comp, \motor2_control|LessThan1~37 , motor2_control|LessThan1~37, top_4mb, 1
instance = comp, \motor2_control|LessThan1~39 , motor2_control|LessThan1~39, top_4mb, 1
instance = comp, \motor2_control|LessThan1~41 , motor2_control|LessThan1~41, top_4mb, 1
instance = comp, \motor2_control|LessThan1~43 , motor2_control|LessThan1~43, top_4mb, 1
instance = comp, \motor2_control|LessThan1~45 , motor2_control|LessThan1~45, top_4mb, 1
instance = comp, \motor2_control|LessThan1~46 , motor2_control|LessThan1~46, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[17]~73 , motor2_control|pwm_cnt[17]~73, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[0] , motor2_control|pwm_cnt[0], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[1]~26 , motor2_control|pwm_cnt[1]~26, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[1] , motor2_control|pwm_cnt[1], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[2]~28 , motor2_control|pwm_cnt[2]~28, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[2] , motor2_control|pwm_cnt[2], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[3]~30 , motor2_control|pwm_cnt[3]~30, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[3] , motor2_control|pwm_cnt[3], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[4]~32 , motor2_control|pwm_cnt[4]~32, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[4] , motor2_control|pwm_cnt[4], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[5]~34 , motor2_control|pwm_cnt[5]~34, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[5] , motor2_control|pwm_cnt[5], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[6]~36 , motor2_control|pwm_cnt[6]~36, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[6] , motor2_control|pwm_cnt[6], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[7]~38 , motor2_control|pwm_cnt[7]~38, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[7] , motor2_control|pwm_cnt[7], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[8]~40 , motor2_control|pwm_cnt[8]~40, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[8] , motor2_control|pwm_cnt[8], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[9]~42 , motor2_control|pwm_cnt[9]~42, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[9] , motor2_control|pwm_cnt[9], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[10]~44 , motor2_control|pwm_cnt[10]~44, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[10] , motor2_control|pwm_cnt[10], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[11]~46 , motor2_control|pwm_cnt[11]~46, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[11] , motor2_control|pwm_cnt[11], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[12]~48 , motor2_control|pwm_cnt[12]~48, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[12] , motor2_control|pwm_cnt[12], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[13]~50 , motor2_control|pwm_cnt[13]~50, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[13] , motor2_control|pwm_cnt[13], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[14]~52 , motor2_control|pwm_cnt[14]~52, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[14] , motor2_control|pwm_cnt[14], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[15]~54 , motor2_control|pwm_cnt[15]~54, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[15] , motor2_control|pwm_cnt[15], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[16]~56 , motor2_control|pwm_cnt[16]~56, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[16] , motor2_control|pwm_cnt[16], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[17]~58 , motor2_control|pwm_cnt[17]~58, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[17] , motor2_control|pwm_cnt[17], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[18]~60 , motor2_control|pwm_cnt[18]~60, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[18] , motor2_control|pwm_cnt[18], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[19]~62 , motor2_control|pwm_cnt[19]~62, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[19] , motor2_control|pwm_cnt[19], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[20]~64 , motor2_control|pwm_cnt[20]~64, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[20] , motor2_control|pwm_cnt[20], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[21]~66 , motor2_control|pwm_cnt[21]~66, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[21] , motor2_control|pwm_cnt[21], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[22]~68 , motor2_control|pwm_cnt[22]~68, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[22] , motor2_control|pwm_cnt[22], top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[23]~70 , motor2_control|pwm_cnt[23]~70, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[23] , motor2_control|pwm_cnt[23], top_4mb, 1
instance = comp, \motor2_control|LessThan2~1 , motor2_control|LessThan2~1, top_4mb, 1
instance = comp, \motor2_control|LessThan2~3 , motor2_control|LessThan2~3, top_4mb, 1
instance = comp, \motor2_control|LessThan2~5 , motor2_control|LessThan2~5, top_4mb, 1
instance = comp, \motor2_control|LessThan2~7 , motor2_control|LessThan2~7, top_4mb, 1
instance = comp, \motor2_control|LessThan2~9 , motor2_control|LessThan2~9, top_4mb, 1
instance = comp, \motor2_control|LessThan2~11 , motor2_control|LessThan2~11, top_4mb, 1
instance = comp, \motor2_control|LessThan2~13 , motor2_control|LessThan2~13, top_4mb, 1
instance = comp, \motor2_control|LessThan2~15 , motor2_control|LessThan2~15, top_4mb, 1
instance = comp, \motor2_control|LessThan2~17 , motor2_control|LessThan2~17, top_4mb, 1
instance = comp, \motor2_control|LessThan2~19 , motor2_control|LessThan2~19, top_4mb, 1
instance = comp, \motor2_control|LessThan2~21 , motor2_control|LessThan2~21, top_4mb, 1
instance = comp, \motor2_control|LessThan2~23 , motor2_control|LessThan2~23, top_4mb, 1
instance = comp, \motor2_control|LessThan2~25 , motor2_control|LessThan2~25, top_4mb, 1
instance = comp, \motor2_control|LessThan2~27 , motor2_control|LessThan2~27, top_4mb, 1
instance = comp, \motor2_control|LessThan2~29 , motor2_control|LessThan2~29, top_4mb, 1
instance = comp, \motor2_control|LessThan2~31 , motor2_control|LessThan2~31, top_4mb, 1
instance = comp, \motor2_control|LessThan2~33 , motor2_control|LessThan2~33, top_4mb, 1
instance = comp, \motor2_control|LessThan2~35 , motor2_control|LessThan2~35, top_4mb, 1
instance = comp, \motor2_control|LessThan2~37 , motor2_control|LessThan2~37, top_4mb, 1
instance = comp, \motor2_control|LessThan2~39 , motor2_control|LessThan2~39, top_4mb, 1
instance = comp, \motor2_control|LessThan2~41 , motor2_control|LessThan2~41, top_4mb, 1
instance = comp, \motor2_control|LessThan2~43 , motor2_control|LessThan2~43, top_4mb, 1
instance = comp, \motor2_control|LessThan2~45 , motor2_control|LessThan2~45, top_4mb, 1
instance = comp, \motor2_control|LessThan2~46 , motor2_control|LessThan2~46, top_4mb, 1
instance = comp, \motor2_control|pwm_cnt[17]~74 , motor2_control|pwm_cnt[17]~74, top_4mb, 1
instance = comp, \motor2_control|LessThan3~0 , motor2_control|LessThan3~0, top_4mb, 1
instance = comp, \motor2_control|LessThan3~1 , motor2_control|LessThan3~1, top_4mb, 1
instance = comp, \motor2_control|LessThan3~3 , motor2_control|LessThan3~3, top_4mb, 1
instance = comp, \motor2_control|LessThan3~4 , motor2_control|LessThan3~4, top_4mb, 1
instance = comp, \motor2_control|state_pwm~0 , motor2_control|state_pwm~0, top_4mb, 1
instance = comp, \motor2_control|LessThan3~2 , motor2_control|LessThan3~2, top_4mb, 1
instance = comp, \motor2_control|state_pwm~1 , motor2_control|state_pwm~1, top_4mb, 1
instance = comp, \motor2_control|state_pwm~2 , motor2_control|state_pwm~2, top_4mb, 1
instance = comp, \motor2_control|state_pwm~3 , motor2_control|state_pwm~3, top_4mb, 1
instance = comp, \motor2_control|LessThan5~1 , motor2_control|LessThan5~1, top_4mb, 1
instance = comp, \motor2_control|LessThan5~3 , motor2_control|LessThan5~3, top_4mb, 1
instance = comp, \motor2_control|LessThan5~5 , motor2_control|LessThan5~5, top_4mb, 1
instance = comp, \motor2_control|LessThan5~7 , motor2_control|LessThan5~7, top_4mb, 1
instance = comp, \motor2_control|LessThan5~9 , motor2_control|LessThan5~9, top_4mb, 1
instance = comp, \motor2_control|LessThan5~11 , motor2_control|LessThan5~11, top_4mb, 1
instance = comp, \motor2_control|LessThan5~13 , motor2_control|LessThan5~13, top_4mb, 1
instance = comp, \motor2_control|LessThan5~15 , motor2_control|LessThan5~15, top_4mb, 1
instance = comp, \motor2_control|LessThan5~17 , motor2_control|LessThan5~17, top_4mb, 1
instance = comp, \motor2_control|LessThan5~19 , motor2_control|LessThan5~19, top_4mb, 1
instance = comp, \motor2_control|LessThan5~21 , motor2_control|LessThan5~21, top_4mb, 1
instance = comp, \motor2_control|LessThan5~23 , motor2_control|LessThan5~23, top_4mb, 1
instance = comp, \motor2_control|LessThan5~25 , motor2_control|LessThan5~25, top_4mb, 1
instance = comp, \motor2_control|LessThan5~27 , motor2_control|LessThan5~27, top_4mb, 1
instance = comp, \motor2_control|LessThan5~29 , motor2_control|LessThan5~29, top_4mb, 1
instance = comp, \motor2_control|LessThan5~31 , motor2_control|LessThan5~31, top_4mb, 1
instance = comp, \motor2_control|LessThan5~33 , motor2_control|LessThan5~33, top_4mb, 1
instance = comp, \motor2_control|LessThan5~35 , motor2_control|LessThan5~35, top_4mb, 1
instance = comp, \motor2_control|LessThan5~37 , motor2_control|LessThan5~37, top_4mb, 1
instance = comp, \motor2_control|LessThan5~39 , motor2_control|LessThan5~39, top_4mb, 1
instance = comp, \motor2_control|LessThan5~41 , motor2_control|LessThan5~41, top_4mb, 1
instance = comp, \motor2_control|LessThan5~43 , motor2_control|LessThan5~43, top_4mb, 1
instance = comp, \motor2_control|LessThan5~45 , motor2_control|LessThan5~45, top_4mb, 1
instance = comp, \motor2_control|LessThan5~46 , motor2_control|LessThan5~46, top_4mb, 1
instance = comp, \motor2_control|state_pwm~4 , motor2_control|state_pwm~4, top_4mb, 1
instance = comp, \motor2_control|state_pwm , motor2_control|state_pwm, top_4mb, 1
instance = comp, \motor2_control|pwm~0 , motor2_control|pwm~0, top_4mb, 1
instance = comp, \motor2_control|pwm , motor2_control|pwm, top_4mb, 1
instance = comp, \motor3_control|LessThan1~1 , motor3_control|LessThan1~1, top_4mb, 1
instance = comp, \motor3_control|LessThan1~3 , motor3_control|LessThan1~3, top_4mb, 1
instance = comp, \motor3_control|LessThan1~5 , motor3_control|LessThan1~5, top_4mb, 1
instance = comp, \motor3_control|LessThan1~7 , motor3_control|LessThan1~7, top_4mb, 1
instance = comp, \motor3_control|LessThan1~9 , motor3_control|LessThan1~9, top_4mb, 1
instance = comp, \motor3_control|LessThan1~11 , motor3_control|LessThan1~11, top_4mb, 1
instance = comp, \motor3_control|LessThan1~13 , motor3_control|LessThan1~13, top_4mb, 1
instance = comp, \motor3_control|LessThan1~15 , motor3_control|LessThan1~15, top_4mb, 1
instance = comp, \motor3_control|LessThan1~17 , motor3_control|LessThan1~17, top_4mb, 1
instance = comp, \motor3_control|LessThan1~19 , motor3_control|LessThan1~19, top_4mb, 1
instance = comp, \motor3_control|LessThan1~21 , motor3_control|LessThan1~21, top_4mb, 1
instance = comp, \motor3_control|LessThan1~23 , motor3_control|LessThan1~23, top_4mb, 1
instance = comp, \motor3_control|LessThan1~25 , motor3_control|LessThan1~25, top_4mb, 1
instance = comp, \motor3_control|LessThan1~27 , motor3_control|LessThan1~27, top_4mb, 1
instance = comp, \motor3_control|LessThan1~29 , motor3_control|LessThan1~29, top_4mb, 1
instance = comp, \motor3_control|LessThan1~31 , motor3_control|LessThan1~31, top_4mb, 1
instance = comp, \motor3_control|LessThan1~33 , motor3_control|LessThan1~33, top_4mb, 1
instance = comp, \motor3_control|LessThan1~35 , motor3_control|LessThan1~35, top_4mb, 1
instance = comp, \motor3_control|LessThan1~37 , motor3_control|LessThan1~37, top_4mb, 1
instance = comp, \motor3_control|LessThan1~39 , motor3_control|LessThan1~39, top_4mb, 1
instance = comp, \motor3_control|LessThan1~41 , motor3_control|LessThan1~41, top_4mb, 1
instance = comp, \motor3_control|LessThan1~43 , motor3_control|LessThan1~43, top_4mb, 1
instance = comp, \motor3_control|LessThan1~45 , motor3_control|LessThan1~45, top_4mb, 1
instance = comp, \motor3_control|LessThan1~46 , motor3_control|LessThan1~46, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[0]~24 , motor3_control|pwm_cnt[0]~24, top_4mb, 1
instance = comp, \motor3_control|Equal4~3 , motor3_control|Equal4~3, top_4mb, 1
instance = comp, \motor3_control|Equal4~2 , motor3_control|Equal4~2, top_4mb, 1
instance = comp, \motor3_control|Equal4~0 , motor3_control|Equal4~0, top_4mb, 1
instance = comp, \motor3_control|Equal4~1 , motor3_control|Equal4~1, top_4mb, 1
instance = comp, \motor3_control|Equal4~4 , motor3_control|Equal4~4, top_4mb, 1
instance = comp, \motor3_control|Equal4~5 , motor3_control|Equal4~5, top_4mb, 1
instance = comp, \motor3_control|Equal4~6 , motor3_control|Equal4~6, top_4mb, 1
instance = comp, \motor3_control|LessThan0~0 , motor3_control|LessThan0~0, top_4mb, 1
instance = comp, \motor3_control|LessThan0~1 , motor3_control|LessThan0~1, top_4mb, 1
instance = comp, \motor3_control|LessThan0~3 , motor3_control|LessThan0~3, top_4mb, 1
instance = comp, \motor3_control|LessThan0~2 , motor3_control|LessThan0~2, top_4mb, 1
instance = comp, \motor3_control|LessThan0~4 , motor3_control|LessThan0~4, top_4mb, 1
instance = comp, \motor3_control|LessThan0~5 , motor3_control|LessThan0~5, top_4mb, 1
instance = comp, \motor3_control|LessThan0~6 , motor3_control|LessThan0~6, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[23]~72 , motor3_control|pwm_cnt[23]~72, top_4mb, 1
instance = comp, \motor3_control|LessThan2~1 , motor3_control|LessThan2~1, top_4mb, 1
instance = comp, \motor3_control|LessThan2~3 , motor3_control|LessThan2~3, top_4mb, 1
instance = comp, \motor3_control|LessThan2~5 , motor3_control|LessThan2~5, top_4mb, 1
instance = comp, \motor3_control|LessThan2~7 , motor3_control|LessThan2~7, top_4mb, 1
instance = comp, \motor3_control|LessThan2~9 , motor3_control|LessThan2~9, top_4mb, 1
instance = comp, \motor3_control|LessThan2~11 , motor3_control|LessThan2~11, top_4mb, 1
instance = comp, \motor3_control|LessThan2~13 , motor3_control|LessThan2~13, top_4mb, 1
instance = comp, \motor3_control|LessThan2~15 , motor3_control|LessThan2~15, top_4mb, 1
instance = comp, \motor3_control|LessThan2~17 , motor3_control|LessThan2~17, top_4mb, 1
instance = comp, \motor3_control|LessThan2~19 , motor3_control|LessThan2~19, top_4mb, 1
instance = comp, \motor3_control|LessThan2~21 , motor3_control|LessThan2~21, top_4mb, 1
instance = comp, \motor3_control|LessThan2~23 , motor3_control|LessThan2~23, top_4mb, 1
instance = comp, \motor3_control|LessThan2~25 , motor3_control|LessThan2~25, top_4mb, 1
instance = comp, \motor3_control|LessThan2~27 , motor3_control|LessThan2~27, top_4mb, 1
instance = comp, \motor3_control|LessThan2~29 , motor3_control|LessThan2~29, top_4mb, 1
instance = comp, \motor3_control|LessThan2~31 , motor3_control|LessThan2~31, top_4mb, 1
instance = comp, \motor3_control|LessThan2~33 , motor3_control|LessThan2~33, top_4mb, 1
instance = comp, \motor3_control|LessThan2~35 , motor3_control|LessThan2~35, top_4mb, 1
instance = comp, \motor3_control|LessThan2~37 , motor3_control|LessThan2~37, top_4mb, 1
instance = comp, \motor3_control|LessThan2~39 , motor3_control|LessThan2~39, top_4mb, 1
instance = comp, \motor3_control|LessThan2~41 , motor3_control|LessThan2~41, top_4mb, 1
instance = comp, \motor3_control|LessThan2~43 , motor3_control|LessThan2~43, top_4mb, 1
instance = comp, \motor3_control|LessThan2~45 , motor3_control|LessThan2~45, top_4mb, 1
instance = comp, \motor3_control|LessThan2~46 , motor3_control|LessThan2~46, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[23]~73 , motor3_control|pwm_cnt[23]~73, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[0] , motor3_control|pwm_cnt[0], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[1]~26 , motor3_control|pwm_cnt[1]~26, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[1] , motor3_control|pwm_cnt[1], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[2]~28 , motor3_control|pwm_cnt[2]~28, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[2] , motor3_control|pwm_cnt[2], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[3]~30 , motor3_control|pwm_cnt[3]~30, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[3] , motor3_control|pwm_cnt[3], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[4]~32 , motor3_control|pwm_cnt[4]~32, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[4] , motor3_control|pwm_cnt[4], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[5]~34 , motor3_control|pwm_cnt[5]~34, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[5] , motor3_control|pwm_cnt[5], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[6]~36 , motor3_control|pwm_cnt[6]~36, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[6] , motor3_control|pwm_cnt[6], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[7]~38 , motor3_control|pwm_cnt[7]~38, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[7] , motor3_control|pwm_cnt[7], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[8]~40 , motor3_control|pwm_cnt[8]~40, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[8] , motor3_control|pwm_cnt[8], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[9]~42 , motor3_control|pwm_cnt[9]~42, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[9] , motor3_control|pwm_cnt[9], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[10]~44 , motor3_control|pwm_cnt[10]~44, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[10] , motor3_control|pwm_cnt[10], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[11]~46 , motor3_control|pwm_cnt[11]~46, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[11] , motor3_control|pwm_cnt[11], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[12]~48 , motor3_control|pwm_cnt[12]~48, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[12] , motor3_control|pwm_cnt[12], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[13]~50 , motor3_control|pwm_cnt[13]~50, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[13] , motor3_control|pwm_cnt[13], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[14]~52 , motor3_control|pwm_cnt[14]~52, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[14] , motor3_control|pwm_cnt[14], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[15]~54 , motor3_control|pwm_cnt[15]~54, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[15] , motor3_control|pwm_cnt[15], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[16]~56 , motor3_control|pwm_cnt[16]~56, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[16] , motor3_control|pwm_cnt[16], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[17]~58 , motor3_control|pwm_cnt[17]~58, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[17] , motor3_control|pwm_cnt[17], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[18]~60 , motor3_control|pwm_cnt[18]~60, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[18] , motor3_control|pwm_cnt[18], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[19]~62 , motor3_control|pwm_cnt[19]~62, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[19] , motor3_control|pwm_cnt[19], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[20]~64 , motor3_control|pwm_cnt[20]~64, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[20] , motor3_control|pwm_cnt[20], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[21]~66 , motor3_control|pwm_cnt[21]~66, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[21] , motor3_control|pwm_cnt[21], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[22]~68 , motor3_control|pwm_cnt[22]~68, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[22] , motor3_control|pwm_cnt[22], top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[23]~70 , motor3_control|pwm_cnt[23]~70, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[23] , motor3_control|pwm_cnt[23], top_4mb, 1
instance = comp, \motor3_control|LessThan5~1 , motor3_control|LessThan5~1, top_4mb, 1
instance = comp, \motor3_control|LessThan5~3 , motor3_control|LessThan5~3, top_4mb, 1
instance = comp, \motor3_control|LessThan5~5 , motor3_control|LessThan5~5, top_4mb, 1
instance = comp, \motor3_control|LessThan5~7 , motor3_control|LessThan5~7, top_4mb, 1
instance = comp, \motor3_control|LessThan5~9 , motor3_control|LessThan5~9, top_4mb, 1
instance = comp, \motor3_control|LessThan5~11 , motor3_control|LessThan5~11, top_4mb, 1
instance = comp, \motor3_control|LessThan5~13 , motor3_control|LessThan5~13, top_4mb, 1
instance = comp, \motor3_control|LessThan5~15 , motor3_control|LessThan5~15, top_4mb, 1
instance = comp, \motor3_control|LessThan5~17 , motor3_control|LessThan5~17, top_4mb, 1
instance = comp, \motor3_control|LessThan5~19 , motor3_control|LessThan5~19, top_4mb, 1
instance = comp, \motor3_control|LessThan5~21 , motor3_control|LessThan5~21, top_4mb, 1
instance = comp, \motor3_control|LessThan5~23 , motor3_control|LessThan5~23, top_4mb, 1
instance = comp, \motor3_control|LessThan5~25 , motor3_control|LessThan5~25, top_4mb, 1
instance = comp, \motor3_control|LessThan5~27 , motor3_control|LessThan5~27, top_4mb, 1
instance = comp, \motor3_control|LessThan5~29 , motor3_control|LessThan5~29, top_4mb, 1
instance = comp, \motor3_control|LessThan5~31 , motor3_control|LessThan5~31, top_4mb, 1
instance = comp, \motor3_control|LessThan5~33 , motor3_control|LessThan5~33, top_4mb, 1
instance = comp, \motor3_control|LessThan5~35 , motor3_control|LessThan5~35, top_4mb, 1
instance = comp, \motor3_control|LessThan5~37 , motor3_control|LessThan5~37, top_4mb, 1
instance = comp, \motor3_control|LessThan5~39 , motor3_control|LessThan5~39, top_4mb, 1
instance = comp, \motor3_control|LessThan5~41 , motor3_control|LessThan5~41, top_4mb, 1
instance = comp, \motor3_control|LessThan5~43 , motor3_control|LessThan5~43, top_4mb, 1
instance = comp, \motor3_control|LessThan5~45 , motor3_control|LessThan5~45, top_4mb, 1
instance = comp, \motor3_control|LessThan5~46 , motor3_control|LessThan5~46, top_4mb, 1
instance = comp, \motor3_control|LessThan3~2 , motor3_control|LessThan3~2, top_4mb, 1
instance = comp, \motor3_control|LessThan3~4 , motor3_control|LessThan3~4, top_4mb, 1
instance = comp, \motor3_control|state_pwm~0 , motor3_control|state_pwm~0, top_4mb, 1
instance = comp, \motor3_control|LessThan3~3 , motor3_control|LessThan3~3, top_4mb, 1
instance = comp, \motor3_control|state_pwm~1 , motor3_control|state_pwm~1, top_4mb, 1
instance = comp, \motor3_control|LessThan3~1 , motor3_control|LessThan3~1, top_4mb, 1
instance = comp, \motor3_control|LessThan3~0 , motor3_control|LessThan3~0, top_4mb, 1
instance = comp, \motor3_control|state_pwm~2 , motor3_control|state_pwm~2, top_4mb, 1
instance = comp, \motor3_control|state_pwm~3 , motor3_control|state_pwm~3, top_4mb, 1
instance = comp, \motor3_control|pwm_cnt[23]~74 , motor3_control|pwm_cnt[23]~74, top_4mb, 1
instance = comp, \motor3_control|state_pwm~4 , motor3_control|state_pwm~4, top_4mb, 1
instance = comp, \motor3_control|state_pwm , motor3_control|state_pwm, top_4mb, 1
instance = comp, \motor3_control|pwm~0 , motor3_control|pwm~0, top_4mb, 1
instance = comp, \motor3_control|pwm , motor3_control|pwm, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[0]~24 , motor4_control|pwm_cnt[0]~24, top_4mb, 1
instance = comp, \motor4_control|LessThan1~1 , motor4_control|LessThan1~1, top_4mb, 1
instance = comp, \motor4_control|LessThan1~3 , motor4_control|LessThan1~3, top_4mb, 1
instance = comp, \motor4_control|LessThan1~5 , motor4_control|LessThan1~5, top_4mb, 1
instance = comp, \motor4_control|LessThan1~7 , motor4_control|LessThan1~7, top_4mb, 1
instance = comp, \motor4_control|LessThan1~9 , motor4_control|LessThan1~9, top_4mb, 1
instance = comp, \motor4_control|LessThan1~11 , motor4_control|LessThan1~11, top_4mb, 1
instance = comp, \motor4_control|LessThan1~13 , motor4_control|LessThan1~13, top_4mb, 1
instance = comp, \motor4_control|LessThan1~15 , motor4_control|LessThan1~15, top_4mb, 1
instance = comp, \motor4_control|LessThan1~17 , motor4_control|LessThan1~17, top_4mb, 1
instance = comp, \motor4_control|LessThan1~19 , motor4_control|LessThan1~19, top_4mb, 1
instance = comp, \motor4_control|LessThan1~21 , motor4_control|LessThan1~21, top_4mb, 1
instance = comp, \motor4_control|LessThan1~23 , motor4_control|LessThan1~23, top_4mb, 1
instance = comp, \motor4_control|LessThan1~25 , motor4_control|LessThan1~25, top_4mb, 1
instance = comp, \motor4_control|LessThan1~27 , motor4_control|LessThan1~27, top_4mb, 1
instance = comp, \motor4_control|LessThan1~29 , motor4_control|LessThan1~29, top_4mb, 1
instance = comp, \motor4_control|LessThan1~31 , motor4_control|LessThan1~31, top_4mb, 1
instance = comp, \motor4_control|LessThan1~33 , motor4_control|LessThan1~33, top_4mb, 1
instance = comp, \motor4_control|LessThan1~35 , motor4_control|LessThan1~35, top_4mb, 1
instance = comp, \motor4_control|LessThan1~37 , motor4_control|LessThan1~37, top_4mb, 1
instance = comp, \motor4_control|LessThan1~39 , motor4_control|LessThan1~39, top_4mb, 1
instance = comp, \motor4_control|LessThan1~41 , motor4_control|LessThan1~41, top_4mb, 1
instance = comp, \motor4_control|LessThan1~43 , motor4_control|LessThan1~43, top_4mb, 1
instance = comp, \motor4_control|LessThan1~45 , motor4_control|LessThan1~45, top_4mb, 1
instance = comp, \motor4_control|LessThan1~46 , motor4_control|LessThan1~46, top_4mb, 1
instance = comp, \motor4_control|LessThan2~1 , motor4_control|LessThan2~1, top_4mb, 1
instance = comp, \motor4_control|LessThan2~3 , motor4_control|LessThan2~3, top_4mb, 1
instance = comp, \motor4_control|LessThan2~5 , motor4_control|LessThan2~5, top_4mb, 1
instance = comp, \motor4_control|LessThan2~7 , motor4_control|LessThan2~7, top_4mb, 1
instance = comp, \motor4_control|LessThan2~9 , motor4_control|LessThan2~9, top_4mb, 1
instance = comp, \motor4_control|LessThan2~11 , motor4_control|LessThan2~11, top_4mb, 1
instance = comp, \motor4_control|LessThan2~13 , motor4_control|LessThan2~13, top_4mb, 1
instance = comp, \motor4_control|LessThan2~15 , motor4_control|LessThan2~15, top_4mb, 1
instance = comp, \motor4_control|LessThan2~17 , motor4_control|LessThan2~17, top_4mb, 1
instance = comp, \motor4_control|LessThan2~19 , motor4_control|LessThan2~19, top_4mb, 1
instance = comp, \motor4_control|LessThan2~21 , motor4_control|LessThan2~21, top_4mb, 1
instance = comp, \motor4_control|LessThan2~23 , motor4_control|LessThan2~23, top_4mb, 1
instance = comp, \motor4_control|LessThan2~25 , motor4_control|LessThan2~25, top_4mb, 1
instance = comp, \motor4_control|LessThan2~27 , motor4_control|LessThan2~27, top_4mb, 1
instance = comp, \motor4_control|LessThan2~29 , motor4_control|LessThan2~29, top_4mb, 1
instance = comp, \motor4_control|LessThan2~31 , motor4_control|LessThan2~31, top_4mb, 1
instance = comp, \motor4_control|LessThan2~33 , motor4_control|LessThan2~33, top_4mb, 1
instance = comp, \motor4_control|LessThan2~35 , motor4_control|LessThan2~35, top_4mb, 1
instance = comp, \motor4_control|LessThan2~37 , motor4_control|LessThan2~37, top_4mb, 1
instance = comp, \motor4_control|LessThan2~39 , motor4_control|LessThan2~39, top_4mb, 1
instance = comp, \motor4_control|LessThan2~41 , motor4_control|LessThan2~41, top_4mb, 1
instance = comp, \motor4_control|LessThan2~43 , motor4_control|LessThan2~43, top_4mb, 1
instance = comp, \motor4_control|LessThan2~45 , motor4_control|LessThan2~45, top_4mb, 1
instance = comp, \motor4_control|LessThan2~46 , motor4_control|LessThan2~46, top_4mb, 1
instance = comp, \motor4_control|Equal4~5 , motor4_control|Equal4~5, top_4mb, 1
instance = comp, \motor4_control|Equal4~6 , motor4_control|Equal4~6, top_4mb, 1
instance = comp, \motor4_control|Equal4~1 , motor4_control|Equal4~1, top_4mb, 1
instance = comp, \motor4_control|Equal4~3 , motor4_control|Equal4~3, top_4mb, 1
instance = comp, \motor4_control|Equal4~2 , motor4_control|Equal4~2, top_4mb, 1
instance = comp, \motor4_control|Equal4~0 , motor4_control|Equal4~0, top_4mb, 1
instance = comp, \motor4_control|Equal4~4 , motor4_control|Equal4~4, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[23]~74 , motor4_control|pwm_cnt[23]~74, top_4mb, 1
instance = comp, \motor4_control|LessThan3~1 , motor4_control|LessThan3~1, top_4mb, 1
instance = comp, \motor4_control|LessThan3~2 , motor4_control|LessThan3~2, top_4mb, 1
instance = comp, \motor4_control|LessThan3~4 , motor4_control|LessThan3~4, top_4mb, 1
instance = comp, \motor4_control|state_pwm~0 , motor4_control|state_pwm~0, top_4mb, 1
instance = comp, \motor4_control|LessThan3~3 , motor4_control|LessThan3~3, top_4mb, 1
instance = comp, \motor4_control|state_pwm~1 , motor4_control|state_pwm~1, top_4mb, 1
instance = comp, \motor4_control|LessThan3~0 , motor4_control|LessThan3~0, top_4mb, 1
instance = comp, \motor4_control|LessThan0~0 , motor4_control|LessThan0~0, top_4mb, 1
instance = comp, \motor4_control|LessThan0~1 , motor4_control|LessThan0~1, top_4mb, 1
instance = comp, \motor4_control|LessThan0~2 , motor4_control|LessThan0~2, top_4mb, 1
instance = comp, \motor4_control|LessThan0~3 , motor4_control|LessThan0~3, top_4mb, 1
instance = comp, \motor4_control|LessThan0~4 , motor4_control|LessThan0~4, top_4mb, 1
instance = comp, \motor4_control|LessThan0~5 , motor4_control|LessThan0~5, top_4mb, 1
instance = comp, \motor4_control|LessThan0~6 , motor4_control|LessThan0~6, top_4mb, 1
instance = comp, \motor4_control|state_pwm~2 , motor4_control|state_pwm~2, top_4mb, 1
instance = comp, \motor4_control|state_pwm~3 , motor4_control|state_pwm~3, top_4mb, 1
instance = comp, \motor4_control|state_pwm~4 , motor4_control|state_pwm~4, top_4mb, 1
instance = comp, \motor4_control|state_pwm , motor4_control|state_pwm, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[23]~72 , motor4_control|pwm_cnt[23]~72, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[23]~73 , motor4_control|pwm_cnt[23]~73, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[0] , motor4_control|pwm_cnt[0], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[1]~26 , motor4_control|pwm_cnt[1]~26, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[1] , motor4_control|pwm_cnt[1], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[2]~28 , motor4_control|pwm_cnt[2]~28, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[2] , motor4_control|pwm_cnt[2], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[3]~30 , motor4_control|pwm_cnt[3]~30, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[3] , motor4_control|pwm_cnt[3], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[4]~32 , motor4_control|pwm_cnt[4]~32, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[4] , motor4_control|pwm_cnt[4], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[5]~34 , motor4_control|pwm_cnt[5]~34, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[5] , motor4_control|pwm_cnt[5], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[6]~36 , motor4_control|pwm_cnt[6]~36, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[6] , motor4_control|pwm_cnt[6], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[7]~38 , motor4_control|pwm_cnt[7]~38, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[7] , motor4_control|pwm_cnt[7], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[8]~40 , motor4_control|pwm_cnt[8]~40, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[8] , motor4_control|pwm_cnt[8], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[9]~42 , motor4_control|pwm_cnt[9]~42, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[9] , motor4_control|pwm_cnt[9], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[10]~44 , motor4_control|pwm_cnt[10]~44, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[10] , motor4_control|pwm_cnt[10], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[11]~46 , motor4_control|pwm_cnt[11]~46, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[11] , motor4_control|pwm_cnt[11], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[12]~48 , motor4_control|pwm_cnt[12]~48, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[12] , motor4_control|pwm_cnt[12], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[13]~50 , motor4_control|pwm_cnt[13]~50, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[13] , motor4_control|pwm_cnt[13], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[14]~52 , motor4_control|pwm_cnt[14]~52, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[14] , motor4_control|pwm_cnt[14], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[15]~54 , motor4_control|pwm_cnt[15]~54, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[15] , motor4_control|pwm_cnt[15], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[16]~56 , motor4_control|pwm_cnt[16]~56, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[16] , motor4_control|pwm_cnt[16], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[17]~58 , motor4_control|pwm_cnt[17]~58, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[17] , motor4_control|pwm_cnt[17], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[18]~60 , motor4_control|pwm_cnt[18]~60, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[18] , motor4_control|pwm_cnt[18], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[19]~62 , motor4_control|pwm_cnt[19]~62, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[19] , motor4_control|pwm_cnt[19], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[20]~64 , motor4_control|pwm_cnt[20]~64, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[20] , motor4_control|pwm_cnt[20], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[21]~66 , motor4_control|pwm_cnt[21]~66, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[21] , motor4_control|pwm_cnt[21], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[22]~68 , motor4_control|pwm_cnt[22]~68, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[22] , motor4_control|pwm_cnt[22], top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[23]~70 , motor4_control|pwm_cnt[23]~70, top_4mb, 1
instance = comp, \motor4_control|pwm_cnt[23] , motor4_control|pwm_cnt[23], top_4mb, 1
instance = comp, \motor4_control|LessThan5~1 , motor4_control|LessThan5~1, top_4mb, 1
instance = comp, \motor4_control|LessThan5~3 , motor4_control|LessThan5~3, top_4mb, 1
instance = comp, \motor4_control|LessThan5~5 , motor4_control|LessThan5~5, top_4mb, 1
instance = comp, \motor4_control|LessThan5~7 , motor4_control|LessThan5~7, top_4mb, 1
instance = comp, \motor4_control|LessThan5~9 , motor4_control|LessThan5~9, top_4mb, 1
instance = comp, \motor4_control|LessThan5~11 , motor4_control|LessThan5~11, top_4mb, 1
instance = comp, \motor4_control|LessThan5~13 , motor4_control|LessThan5~13, top_4mb, 1
instance = comp, \motor4_control|LessThan5~15 , motor4_control|LessThan5~15, top_4mb, 1
instance = comp, \motor4_control|LessThan5~17 , motor4_control|LessThan5~17, top_4mb, 1
instance = comp, \motor4_control|LessThan5~19 , motor4_control|LessThan5~19, top_4mb, 1
instance = comp, \motor4_control|LessThan5~21 , motor4_control|LessThan5~21, top_4mb, 1
instance = comp, \motor4_control|LessThan5~23 , motor4_control|LessThan5~23, top_4mb, 1
instance = comp, \motor4_control|LessThan5~25 , motor4_control|LessThan5~25, top_4mb, 1
instance = comp, \motor4_control|LessThan5~27 , motor4_control|LessThan5~27, top_4mb, 1
instance = comp, \motor4_control|LessThan5~29 , motor4_control|LessThan5~29, top_4mb, 1
instance = comp, \motor4_control|LessThan5~31 , motor4_control|LessThan5~31, top_4mb, 1
instance = comp, \motor4_control|LessThan5~33 , motor4_control|LessThan5~33, top_4mb, 1
instance = comp, \motor4_control|LessThan5~35 , motor4_control|LessThan5~35, top_4mb, 1
instance = comp, \motor4_control|LessThan5~37 , motor4_control|LessThan5~37, top_4mb, 1
instance = comp, \motor4_control|LessThan5~39 , motor4_control|LessThan5~39, top_4mb, 1
instance = comp, \motor4_control|LessThan5~41 , motor4_control|LessThan5~41, top_4mb, 1
instance = comp, \motor4_control|LessThan5~43 , motor4_control|LessThan5~43, top_4mb, 1
instance = comp, \motor4_control|LessThan5~45 , motor4_control|LessThan5~45, top_4mb, 1
instance = comp, \motor4_control|LessThan5~46 , motor4_control|LessThan5~46, top_4mb, 1
instance = comp, \motor4_control|pwm~0 , motor4_control|pwm~0, top_4mb, 1
instance = comp, \motor4_control|pwm , motor4_control|pwm, top_4mb, 1
instance = comp, \clk_100m_1~input , clk_100m_1~input, top_4mb, 1
instance = comp, \miso_1~input , miso_1~input, top_4mb, 1
instance = comp, \ssi_d5~input , ssi_d5~input, top_4mb, 1
instance = comp, \tclk~input , tclk~input, top_4mb, 1
instance = comp, \tsp6~input , tsp6~input, top_4mb, 1
instance = comp, \ain_1~input , ain_1~input, top_4mb, 1
instance = comp, \ain_2~input , ain_2~input, top_4mb, 1
instance = comp, \ain_3~input , ain_3~input, top_4mb, 1
instance = comp, \ain_4~input , ain_4~input, top_4mb, 1
instance = comp, \frx_0~input , frx_0~input, top_4mb, 1
instance = comp, \frx_01~input , frx_01~input, top_4mb, 1
instance = comp, \frx_1~input , frx_1~input, top_4mb, 1
instance = comp, \f_sda~input , f_sda~input, top_4mb, 1
instance = comp, \f_sck~input , f_sck~input, top_4mb, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, top_4mb, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, top_4mb, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, top_4mb, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
