

================================================================
== Vivado HLS Report for 'blendTop'
================================================================
* Date:           Wed Mar  4 23:28:27 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        test_blend
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+----------+
    |      Latency     |     Interval     | Pipeline |
    |   min  |   max   |   min  |   max   |   Type   |
    +--------+---------+--------+---------+----------+
    |  309603|  1290126|  309604|  1290122| dataflow |
    +--------+---------+--------+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pyrLA0_cols_c7 = alloca i11, align 2"   --->   Operation 9 'alloca' 'pyrLA0_cols_c7' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pyrLA0_rows_c6 = alloca i10, align 2"   --->   Operation 10 'alloca' 'pyrLA0_rows_c6' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pyrLA1_cols_c5 = alloca i10, align 2"   --->   Operation 11 'alloca' 'pyrLA1_cols_c5' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pyrLA1_cols_c = alloca i10, align 2"   --->   Operation 12 'alloca' 'pyrLA1_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pyrLA1_rows_c4 = alloca i9, align 2"   --->   Operation 13 'alloca' 'pyrLA1_rows_c4' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pyrLA1_rows_c = alloca i9, align 2"   --->   Operation 14 'alloca' 'pyrLA1_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pyrLA0_cols_c = alloca i11, align 2"   --->   Operation 15 'alloca' 'pyrLA0_cols_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pyrLA0_rows_c = alloca i10, align 2"   --->   Operation 16 'alloca' 'pyrLA0_rows_c' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pyrLA0_data_V = alloca i8, align 1" [test_blend/src/fusion.cpp:40]   --->   Operation 17 'alloca' 'pyrLA0_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pyrLA1_data_V = alloca i8, align 1" [test_blend/src/fusion.cpp:42]   --->   Operation 18 'alloca' 'pyrLA1_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pyrLB0_data_V = alloca i8, align 1" [test_blend/src/fusion.cpp:44]   --->   Operation 19 'alloca' 'pyrLB0_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pyrLB1_data_V = alloca i8, align 1" [test_blend/src/fusion.cpp:46]   --->   Operation 20 'alloca' 'pyrLB1_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pyrS0_data_V = alloca i8, align 1" [test_blend/src/fusion.cpp:48]   --->   Operation 21 'alloca' 'pyrS0_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pyrS1_data_V = alloca i8, align 1" [test_blend/src/fusion.cpp:50]   --->   Operation 22 'alloca' 'pyrS1_data_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call fastcc void @Block__proc(i10* %pyrLA0_rows_c, i11* %pyrLA0_cols_c, i9* %pyrLA1_rows_c, i9* %pyrLA1_rows_c4, i10* %pyrLA1_cols_c, i10* %pyrLA1_cols_c5)"   --->   Operation 23 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2xfMat84(i8* %p_pyrLA0_V_data_V, i1* %p_pyrLA0_V_keep_V, i1* %p_pyrLA0_V_strb_V, i1* %p_pyrLA0_V_user_V, i1* %p_pyrLA0_V_last_V, i1* %p_pyrLA0_V_id_V, i1* %p_pyrLA0_V_dest_V, i10* %pyrLA0_rows_c, i11* %pyrLA0_cols_c, i8* %pyrLA0_data_V, i10* %pyrLA0_rows_c6, i11* %pyrLA0_cols_c7)" [test_blend/src/fusion.cpp:53]   --->   Operation 24 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2xfMat85(i8* %p_pyrLA1_V_data_V, i1* %p_pyrLA1_V_keep_V, i1* %p_pyrLA1_V_strb_V, i1* %p_pyrLA1_V_user_V, i1* %p_pyrLA1_V_last_V, i1* %p_pyrLA1_V_id_V, i1* %p_pyrLA1_V_dest_V, i9* %pyrLA1_rows_c, i10* %pyrLA1_cols_c, i8* %pyrLA1_data_V)" [test_blend/src/fusion.cpp:54]   --->   Operation 25 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2xfMat86(i8* %p_pyrLB0_V_data_V, i1* %p_pyrLB0_V_keep_V, i1* %p_pyrLB0_V_strb_V, i1* %p_pyrLB0_V_user_V, i1* %p_pyrLB0_V_last_V, i1* %p_pyrLB0_V_id_V, i1* %p_pyrLB0_V_dest_V, i8* %pyrLB0_data_V)" [test_blend/src/fusion.cpp:55]   --->   Operation 26 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2xfMat(i8* %p_pyrLB1_V_data_V, i1* %p_pyrLB1_V_keep_V, i1* %p_pyrLB1_V_strb_V, i1* %p_pyrLB1_V_user_V, i1* %p_pyrLB1_V_last_V, i1* %p_pyrLB1_V_id_V, i1* %p_pyrLB1_V_dest_V, i8* %pyrLB1_data_V)" [test_blend/src/fusion.cpp:56]   --->   Operation 27 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 28 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2xfMat84(i8* %p_pyrLA0_V_data_V, i1* %p_pyrLA0_V_keep_V, i1* %p_pyrLA0_V_strb_V, i1* %p_pyrLA0_V_user_V, i1* %p_pyrLA0_V_last_V, i1* %p_pyrLA0_V_id_V, i1* %p_pyrLA0_V_dest_V, i10* %pyrLA0_rows_c, i11* %pyrLA0_cols_c, i8* %pyrLA0_data_V, i10* %pyrLA0_rows_c6, i11* %pyrLA0_cols_c7)" [test_blend/src/fusion.cpp:53]   --->   Operation 28 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2xfMat85(i8* %p_pyrLA1_V_data_V, i1* %p_pyrLA1_V_keep_V, i1* %p_pyrLA1_V_strb_V, i1* %p_pyrLA1_V_user_V, i1* %p_pyrLA1_V_last_V, i1* %p_pyrLA1_V_id_V, i1* %p_pyrLA1_V_dest_V, i9* %pyrLA1_rows_c, i10* %pyrLA1_cols_c, i8* %pyrLA1_data_V)" [test_blend/src/fusion.cpp:54]   --->   Operation 29 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2xfMat86(i8* %p_pyrLB0_V_data_V, i1* %p_pyrLB0_V_keep_V, i1* %p_pyrLB0_V_strb_V, i1* %p_pyrLB0_V_user_V, i1* %p_pyrLB0_V_last_V, i1* %p_pyrLB0_V_id_V, i1* %p_pyrLB0_V_dest_V, i8* %pyrLB0_data_V)" [test_blend/src/fusion.cpp:55]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2xfMat(i8* %p_pyrLB1_V_data_V, i1* %p_pyrLB1_V_keep_V, i1* %p_pyrLB1_V_strb_V, i1* %p_pyrLB1_V_user_V, i1* %p_pyrLB1_V_last_V, i1* %p_pyrLB1_V_id_V, i1* %p_pyrLB1_V_dest_V, i8* %pyrLB1_data_V)" [test_blend/src/fusion.cpp:56]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @blendL(i10* %pyrLA0_rows_c6, i11* %pyrLA0_cols_c7, i8* %pyrLA0_data_V, i9* %pyrLA1_rows_c4, i10* %pyrLA1_cols_c5, i8* %pyrLA1_data_V, i8* %pyrLB0_data_V, i8* %pyrLB1_data_V, i8* %pyrS0_data_V, i8* %pyrS1_data_V)" [test_blend/src/fusion.cpp:58]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @blendL(i10* %pyrLA0_rows_c6, i11* %pyrLA0_cols_c7, i8* %pyrLA0_data_V, i9* %pyrLA1_rows_c4, i10* %pyrLA1_cols_c5, i8* %pyrLA1_data_V, i8* %pyrLB0_data_V, i8* %pyrLB1_data_V, i8* %pyrS0_data_V, i8* %pyrS1_data_V)" [test_blend/src/fusion.cpp:58]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @xfMat2AXIvideo87(i8* %pyrS0_data_V, i8* %p_pyrS0_V_data_V, i1* %p_pyrS0_V_keep_V, i1* %p_pyrS0_V_strb_V, i1* %p_pyrS0_V_user_V, i1* %p_pyrS0_V_last_V, i1* %p_pyrS0_V_id_V, i1* %p_pyrS0_V_dest_V)" [test_blend/src/fusion.cpp:60]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 35 [2/2] (0.00ns)   --->   "call fastcc void @xfMat2AXIvideo(i8* %pyrS1_data_V, i8* %p_pyrS1_V_data_V, i1* %p_pyrS1_V_keep_V, i1* %p_pyrS1_V_strb_V, i1* %p_pyrS1_V_user_V, i1* %p_pyrS1_V_last_V, i1* %p_pyrS1_V_id_V, i1* %p_pyrS1_V_dest_V)" [test_blend/src/fusion.cpp:61]   --->   Operation 35 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 36 [1/2] (0.00ns)   --->   "call fastcc void @xfMat2AXIvideo87(i8* %pyrS0_data_V, i8* %p_pyrS0_V_data_V, i1* %p_pyrS0_V_keep_V, i1* %p_pyrS0_V_strb_V, i1* %p_pyrS0_V_user_V, i1* %p_pyrS0_V_last_V, i1* %p_pyrS0_V_id_V, i1* %p_pyrS0_V_dest_V)" [test_blend/src/fusion.cpp:60]   --->   Operation 36 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @xfMat2AXIvideo(i8* %pyrS1_data_V, i8* %p_pyrS1_V_data_V, i1* %p_pyrS1_V_keep_V, i1* %p_pyrS1_V_strb_V, i1* %p_pyrS1_V_user_V, i1* %p_pyrS1_V_last_V, i1* %p_pyrS1_V_id_V, i1* %p_pyrS1_V_dest_V)" [test_blend/src/fusion.cpp:61]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [test_blend/src/fusion.cpp:26]   --->   Operation 38 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_pyrLA0_V_data_V), !map !207"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLA0_V_keep_V), !map !213"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLA0_V_strb_V), !map !217"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLA0_V_user_V), !map !221"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLA0_V_last_V), !map !225"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLA0_V_id_V), !map !229"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLA0_V_dest_V), !map !233"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_pyrLA1_V_data_V), !map !237"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLA1_V_keep_V), !map !241"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLA1_V_strb_V), !map !245"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLA1_V_user_V), !map !249"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLA1_V_last_V), !map !253"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLA1_V_id_V), !map !257"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLA1_V_dest_V), !map !261"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_pyrLB0_V_data_V), !map !265"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLB0_V_keep_V), !map !269"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLB0_V_strb_V), !map !273"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLB0_V_user_V), !map !277"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLB0_V_last_V), !map !281"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLB0_V_id_V), !map !285"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLB0_V_dest_V), !map !289"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_pyrLB1_V_data_V), !map !293"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLB1_V_keep_V), !map !297"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLB1_V_strb_V), !map !301"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLB1_V_user_V), !map !305"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLB1_V_last_V), !map !309"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLB1_V_id_V), !map !313"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrLB1_V_dest_V), !map !317"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_pyrS0_V_data_V), !map !321"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrS0_V_keep_V), !map !325"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrS0_V_strb_V), !map !329"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrS0_V_user_V), !map !333"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrS0_V_last_V), !map !337"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrS0_V_id_V), !map !341"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrS0_V_dest_V), !map !345"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %p_pyrS1_V_data_V), !map !349"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrS1_V_keep_V), !map !353"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrS1_V_strb_V), !map !357"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrS1_V_user_V), !map !361"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrS1_V_last_V), !map !365"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrS1_V_id_V), !map !369"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %p_pyrS1_V_dest_V), !map !373"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @blendTop_str) nounwind"   --->   Operation 81 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @pyrLA0_OC_data_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 307200, i8* %pyrLA0_data_V, i8* %pyrLA0_data_V)"   --->   Operation 82 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyrLA0_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @pyrLA1_OC_data_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 307200, i8* %pyrLA1_data_V, i8* %pyrLA1_data_V)"   --->   Operation 84 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyrLA1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @pyrLB0_OC_data_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 307200, i8* %pyrLB0_data_V, i8* %pyrLB0_data_V)"   --->   Operation 86 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyrLB0_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @pyrLB1_OC_data_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 307200, i8* %pyrLB1_data_V, i8* %pyrLB1_data_V)"   --->   Operation 88 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyrLB1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @pyrS0_OC_data_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 307200, i8* %pyrS0_data_V, i8* %pyrS0_data_V)"   --->   Operation 90 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyrS0_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @pyrS1_OC_data_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 307200, i8* %pyrS1_data_V, i8* %pyrS1_data_V)"   --->   Operation 92 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %pyrS1_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_pyrLA0_V_data_V, i1* %p_pyrLA0_V_keep_V, i1* %p_pyrLA0_V_strb_V, i1* %p_pyrLA0_V_user_V, i1* %p_pyrLA0_V_last_V, i1* %p_pyrLA0_V_id_V, i1* %p_pyrLA0_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [test_blend/src/fusion.cpp:27]   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_pyrLA1_V_data_V, i1* %p_pyrLA1_V_keep_V, i1* %p_pyrLA1_V_strb_V, i1* %p_pyrLA1_V_user_V, i1* %p_pyrLA1_V_last_V, i1* %p_pyrLA1_V_id_V, i1* %p_pyrLA1_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [test_blend/src/fusion.cpp:28]   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_pyrLB0_V_data_V, i1* %p_pyrLB0_V_keep_V, i1* %p_pyrLB0_V_strb_V, i1* %p_pyrLB0_V_user_V, i1* %p_pyrLB0_V_last_V, i1* %p_pyrLB0_V_id_V, i1* %p_pyrLB0_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [test_blend/src/fusion.cpp:29]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_pyrLB1_V_data_V, i1* %p_pyrLB1_V_keep_V, i1* %p_pyrLB1_V_strb_V, i1* %p_pyrLB1_V_user_V, i1* %p_pyrLB1_V_last_V, i1* %p_pyrLB1_V_id_V, i1* %p_pyrLB1_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [test_blend/src/fusion.cpp:30]   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_pyrS0_V_data_V, i1* %p_pyrS0_V_keep_V, i1* %p_pyrS0_V_strb_V, i1* %p_pyrS0_V_user_V, i1* %p_pyrS0_V_last_V, i1* %p_pyrS0_V_id_V, i1* %p_pyrS0_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [test_blend/src/fusion.cpp:31]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_pyrS1_V_data_V, i1* %p_pyrS1_V_keep_V, i1* %p_pyrS1_V_strb_V, i1* %p_pyrS1_V_user_V, i1* %p_pyrS1_V_last_V, i1* %p_pyrS1_V_id_V, i1* %p_pyrS1_V_dest_V, [5 x i8]* @p_str1, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [test_blend/src/fusion.cpp:32]   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pyrLA0_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %pyrLA0_rows_c, i10* %pyrLA0_rows_c)"   --->   Operation 100 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %pyrLA0_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pyrLA0_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %pyrLA0_cols_c, i11* %pyrLA0_cols_c)"   --->   Operation 102 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %pyrLA0_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pyrLA1_OC_rows_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i9* %pyrLA1_rows_c, i9* %pyrLA1_rows_c)"   --->   Operation 104 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %pyrLA1_rows_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @pyrLA1_OC_rows_c4_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i9* %pyrLA1_rows_c4, i9* %pyrLA1_rows_c4)"   --->   Operation 106 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i9* %pyrLA1_rows_c4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecChannel([14 x i8]* @pyrLA1_OC_cols_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %pyrLA1_cols_c, i10* %pyrLA1_cols_c)"   --->   Operation 108 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %pyrLA1_cols_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 109 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @pyrLA1_OC_cols_c5_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i10* %pyrLA1_cols_c5, i10* %pyrLA1_cols_c5)"   --->   Operation 110 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %pyrLA1_cols_c5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 111 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @pyrLA0_OC_rows_c6_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i10* %pyrLA0_rows_c6, i10* %pyrLA0_rows_c6)"   --->   Operation 112 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %pyrLA0_rows_c6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([15 x i8]* @pyrLA0_OC_cols_c7_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i11* %pyrLA0_cols_c7, i11* %pyrLA0_cols_c7)"   --->   Operation 114 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %pyrLA0_cols_c7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 115 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "ret void" [test_blend/src/fusion.cpp:62]   --->   Operation 116 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
