Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Jun 30 12:57:20 2018
| Host         : A00134636 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file step_motor_timing_summary_routed.rpt -warn_on_violation -rpx step_motor_timing_summary_routed.rpx
| Design       : step_motor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: HIZLANDIR (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: counter_reg[19]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.408        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.408        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.408ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.577ns  (logic 1.806ns (70.085%)  route 0.771ns (29.915%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.795     5.316    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    counter_reg_n_0_[1]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    counter_reg[0]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    counter_reg[4]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    counter_reg[8]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.559    counter_reg[12]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.893 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.893    counter_reg[16]_i_1_n_6
    SLICE_X0Y125         FDRE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  counter_reg[17]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.062    15.301    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -7.893    
  -------------------------------------------------------------------
                         slack                                  7.408    

Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.785ns (69.839%)  route 0.771ns (30.161%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.795     5.316    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    counter_reg_n_0_[1]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    counter_reg[0]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    counter_reg[4]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    counter_reg[8]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.559    counter_reg[12]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.872 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.872    counter_reg[16]_i_1_n_4
    SLICE_X0Y125         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.062    15.301    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -7.872    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.503ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 1.711ns (68.940%)  route 0.771ns (31.060%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.795     5.316    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    counter_reg_n_0_[1]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    counter_reg[0]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    counter_reg[4]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    counter_reg[8]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.559    counter_reg[12]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.798 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.798    counter_reg[16]_i_1_n_5
    SLICE_X0Y125         FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  counter_reg[18]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.062    15.301    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  7.503    

Slack (MET) :             7.519ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 1.695ns (68.738%)  route 0.771ns (31.262%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.795     5.316    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    counter_reg_n_0_[1]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    counter_reg[0]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    counter_reg[4]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    counter_reg[8]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.550 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.559    counter_reg[12]_i_1_n_0
    SLICE_X0Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.782 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.782    counter_reg[16]_i_1_n_7
    SLICE_X0Y125         FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y125         FDRE                                         r  counter_reg[16]/C
                         clock pessimism              0.267    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.062    15.301    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.301    
                         arrival time                          -7.782    
  -------------------------------------------------------------------
                         slack                                  7.519    

Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.795     5.316    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    counter_reg_n_0_[1]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    counter_reg[0]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    counter_reg[4]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    counter_reg[8]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.770 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.770    counter_reg[12]_i_1_n_6
    SLICE_X0Y124         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  counter_reg[13]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)        0.062    15.315    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -7.770    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.795     5.316    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    counter_reg_n_0_[1]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    counter_reg[0]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    counter_reg[4]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    counter_reg[8]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.749 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.749    counter_reg[12]_i_1_n_4
    SLICE_X0Y124         FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  counter_reg[15]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)        0.062    15.315    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.640ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.795     5.316    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    counter_reg_n_0_[1]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    counter_reg[0]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    counter_reg[4]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    counter_reg[8]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.675 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.675    counter_reg[12]_i_1_n_5
    SLICE_X0Y124         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  counter_reg[14]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)        0.062    15.315    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  7.640    

Slack (MET) :             7.656ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.795     5.316    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    counter_reg_n_0_[1]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    counter_reg[0]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    counter_reg[4]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.436 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.436    counter_reg[8]_i_1_n_0
    SLICE_X0Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.659 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.659    counter_reg[12]_i_1_n_7
    SLICE_X0Y124         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.666    15.007    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  counter_reg[12]/C
                         clock pessimism              0.281    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)        0.062    15.315    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  7.656    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.578ns (67.440%)  route 0.762ns (32.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.795     5.316    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    counter_reg_n_0_[1]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    counter_reg[0]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    counter_reg[4]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.656 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.656    counter_reg[8]_i_1_n_6
    SLICE_X0Y123         FDRE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.668    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  counter_reg[9]/C
                         clock pessimism              0.281    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.062    15.317    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.557ns (67.145%)  route 0.762ns (32.855%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.795     5.316    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.456     5.772 r  counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.534    counter_reg_n_0_[1]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.208 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.208    counter_reg[0]_i_1_n_0
    SLICE_X0Y122         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.322 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.322    counter_reg[4]_i_1_n_0
    SLICE_X0Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.635 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.635    counter_reg[8]_i_1_n_4
    SLICE_X0Y123         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.668    15.009    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.281    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X0Y123         FDRE (Setup_fdre_C_D)        0.062    15.317    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  7.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.665     1.549    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.862    counter_reg_n_0_[0]
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.907    counter[0]_i_2_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.977 r  counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    counter_reg[0]_i_1_n_7
    SLICE_X0Y121         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.938     2.066    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.105     1.654    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.665     1.549    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.183     1.872    counter_reg_n_0_[3]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.980 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.980    counter_reg[0]_i_1_n_4
    SLICE_X0Y121         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.938     2.066    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.105     1.654    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.663     1.547    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  counter_reg[11]/Q
                         net (fo=1, routed)           0.183     1.870    counter_reg_n_0_[11]
    SLICE_X0Y123         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.978 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.978    counter_reg[8]_i_1_n_4
    SLICE_X0Y123         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.935     2.063    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.516     1.547    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.105     1.652    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.665     1.549    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.866    counter_reg_n_0_[4]
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.981 r  counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.981    counter_reg[4]_i_1_n_7
    SLICE_X0Y122         FDRE                                         r  counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.937     2.065    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  counter_reg[4]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.105     1.654    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.863    counter_reg_n_0_[12]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.978 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.978    counter_reg[12]_i_1_n_7
    SLICE_X0Y124         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  counter_reg[12]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.105     1.651    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.665     1.549    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.862    counter_reg_n_0_[0]
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.907    counter[0]_i_2_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.013 r  counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.013    counter_reg[0]_i_1_n_6
    SLICE_X0Y121         FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.938     2.066    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.105     1.654    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.665     1.549    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.866    counter_reg_n_0_[4]
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.017 r  counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.017    counter_reg[4]_i_1_n_6
    SLICE_X0Y122         FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.937     2.065    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.105     1.654    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.662     1.546    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.863    counter_reg_n_0_[12]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.014 r  counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.014    counter_reg[12]_i_1_n_6
    SLICE_X0Y124         FDRE                                         r  counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.934     2.062    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  counter_reg[13]/C
                         clock pessimism             -0.516     1.546    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.105     1.651    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.665     1.549    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 f  counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.862    counter_reg_n_0_[0]
    SLICE_X0Y121         LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.907    counter[0]_i_2_n_0
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.053 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.053    counter_reg[0]_i_1_n_5
    SLICE_X0Y121         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.938     2.066    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.517     1.549    
    SLICE_X0Y121         FDRE (Hold_fdre_C_D)         0.105     1.654    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.332ns (65.297%)  route 0.176ns (34.703%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.665     1.549    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.866    counter_reg_n_0_[4]
    SLICE_X0Y122         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.057 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.057    counter_reg[4]_i_1_n_5
    SLICE_X0Y122         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.937     2.065    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.516     1.549    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.105     1.654    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.403    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y121   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y123   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y123   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y124   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y124   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y124   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y124   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y125   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y125   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y125   counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y125   counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y125   counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y125   counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y125   counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y125   counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y125   counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y121   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y123   counter_reg[10]/C



