
attach ../vams/vsine.so

verilog

va_laplace_zp #(.pr0(0.) ,.zr0(0.)) b0(0,out1,in,0);

// not checked
va_laplace_zp #(.pr0(1.) ,.zr0(0.)) b0(0,out2,in,0);

// unhandled, WIP
// va_laplace_zp #(.pr0(0.)) b0(0,out1,in,0);

list
dc
list

vsine #(.ampl(1), .freq(1)) v1(in, 0);
resistor #(1) r1(out1,0);
resistor #(1) r1(out2,0);
print tran v(nodes)
tran 1 basic

print ac vm(nodes) vp(nodes)
ac .01 100 * 10

status notime
