EDA Netlist Writer report for Conv
Sun Nov 14 12:15:20 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Summary
  4. Legal Notice
  5. Flow Summary
  6. Flow Settings
  7. Flow Non-Default Global Settings
  8. Flow Elapsed Time
  9. Flow OS Summary
 10. Flow Log
 11. Analysis & Synthesis Summary
 12. Analysis & Synthesis Settings
 13. Parallel Compilation
 14. Analysis & Synthesis Source Files Read
 15. Analysis & Synthesis Resource Usage Summary
 16. Analysis & Synthesis Resource Utilization by Entity
 17. General Register Statistics
 18. Parameter Settings for User Entity Instance: Top-level Entity: |Conv
 19. Analysis & Synthesis Messages
 20. Simulation Settings
 21. Simulation Settings
 22. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; EDA Netlist Writer Summary                                    ;
+---------------------------+-----------------------------------+
; EDA Netlist Writer Status ; Failed - Sun Nov 14 12:15:20 2021 ;
; Revision Name             ; Conv                              ;
; Top-level Entity Name     ; Conv                              ;
; Family                    ; Arria II GX                       ;
; Simulation Files Creation ; Failed                            ;
+---------------------------+-----------------------------------+


+----------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                       ;
+---------------------------+------------------------------------------------------+
; EDA Netlist Writer Status ; Failed - Sun Nov 14 12:12:47 2021                    ;
; Revision Name             ; Conv                                                 ;
; Top-level Entity Name     ; Conv                                                 ;
; Family                    ; Arria II GX                                          ;
; Simulation Files Creation ; Failed                                               ;
; Flow Status               ; EDA Netlist Writer Failed - Sun Nov 14 12:15:20 2021 ;
; Quartus II Version        ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition         ;
+---------------------------+------------------------------------------------------+


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; Flow Summary                                                                             ;
+-----------------------------------+------------------------------------------------------+
; Flow Status                       ; EDA Netlist Writer Failed - Sun Nov 14 12:12:47 2021 ;
; Quartus II Version                ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition         ;
; Revision Name                     ; Conv                                                 ;
; Top-level Entity Name             ; Conv                                                 ;
; Family                            ; Arria II GX                                          ;
; Met timing requirements           ; N/A                                                  ;
; Logic utilization                 ; N/A                                                  ;
;     Combinational ALUTs           ; 0                                                    ;
;     Memory ALUTs                  ; 0                                                    ;
;     Dedicated logic registers     ; 0                                                    ;
; Total registers                   ; 0                                                    ;
; Total pins                        ; 8                                                    ;
; Total virtual pins                ; 0                                                    ;
; Total block memory bits           ; 0                                                    ;
; DSP block 18-bit elements         ; 0                                                    ;
; Total GXB Receiver Channel PCS    ; 0                                                    ;
; Total GXB Receiver Channel PMA    ; 0                                                    ;
; Total GXB Transmitter Channel PCS ; 0                                                    ;
; Total GXB Transmitter Channel PMA ; 0                                                    ;
; Total PLLs                        ; 0                                                    ;
; Total DLLs                        ; 0                                                    ;
+-----------------------------------+------------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/14/2021 12:12:40 ;
; Main task         ; Compilation         ;
; Revision Name     ; Conv                ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                 ;
+--------------------------------------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                                              ; Value                           ; Default Value ; Entity Name ; Section Id                        ;
+--------------------------------------------------------------+---------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                                        ; 128534996847695.163690276004392 ; --            ; --          ; --                                ;
; EDA_FLATTEN_BUSES                                            ; On                              ; --            ; --          ; eda_simulation                    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                              ; Off                             ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                              ; Off                             ; --            ; --          ; eda_board_design_symbol           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                              ; Off                             ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST                              ; Off                             ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_GATE_LEVEL_SIMULATION_COMMAND_SCRIPT            ; On                              ; --            ; --          ; eda_simulation                    ;
; EDA_GENERATE_RTL_SIMULATION_COMMAND_SCRIPT                   ; On                              ; --            ; --          ; eda_simulation                    ;
; EDA_MAINTAIN_DESIGN_HIERARCHY                                ; On                              ; --            ; --          ; eda_simulation                    ;
; EDA_NATIVELINK_GENERATE_SCRIPT_ONLY                          ; On                              ; --            ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT                                       ; Vhdl                            ; --            ; --          ; eda_simulation                    ;
; EDA_RUN_TOOL_AUTOMATICALLY                                   ; Off                             ; --            ; --          ; eda_simulation                    ;
; EDA_SETUP_HOLD_DETECTION_INPUT_REGISTERS_BIDIR_PINS_DISABLED ; On                              ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                                          ; ModelSim (VHDL)                 ; <None>        ; --          ; --                                ;
; EDA_TIME_SCALE                                               ; 1 ps                            ; --            ; --          ; eda_simulation                    ;
; EDA_TRUNCATE_LONG_HIERARCHY_PATHS                            ; On                              ; --            ; --          ; eda_simulation                    ;
; EDA_WRITER_DONT_WRITE_TOP_ENTITY                             ; On                              ; --            ; --          ; eda_simulation                    ;
; EDA_WRITE_DEVICE_CONTROL_PORTS                               ; On                              ; --            ; --          ; eda_simulation                    ;
; PARTITION_COLOR                                              ; 16764057                        ; --            ; --          ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL                          ; PLACEMENT_AND_ROUTING           ; --            ; --          ; Top                               ;
; PARTITION_NETLIST_TYPE                                       ; SOURCE                          ; --            ; --          ; Top                               ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS                           ; Off                             ; --            ; --          ; eda_blast_fpga                    ;
+--------------------------------------------------------------+---------------------------------+---------------+-------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:02     ; 1.0                     ; 249 MB              ; 00:00:02                           ;
; EDA Netlist Writer   ; 00:00:04     ; 1.0                     ; 214 MB              ; 00:00:07                           ;
; EDA Netlist Writer   ; 00:00:04     ; 1.0                     ; 214 MB              ; 00:00:06                           ;
; Total                ; 00:00:10     ; --                      ; --                  ; 00:00:15                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+----------------------+------------------+---------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+----------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-VPRB8OC  ; Windows Vista ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-VPRB8OC  ; Windows Vista ; 6.2        ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-VPRB8OC  ; Windows Vista ; 6.2        ; x86_64         ;
+----------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Conv -c Conv
quartus_eda --read_settings_files=on --write_settings_files=off Conv -c Conv
quartus_eda --read_settings_files=on --write_settings_files=off Conv -c Conv



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+-----------------------------------+----------------------------------------------+
; Analysis & Synthesis Status       ; Successful - Sun Nov 14 12:12:41 2021        ;
; Quartus II Version                ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                     ; Conv                                         ;
; Top-level Entity Name             ; Conv                                         ;
; Family                            ; Arria II GX                                  ;
; Logic utilization                 ; N/A                                          ;
;     Combinational ALUTs           ; 0                                            ;
;     Memory ALUTs                  ; 0                                            ;
;     Dedicated logic registers     ; 0                                            ;
; Total registers                   ; 0                                            ;
; Total pins                        ; 8                                            ;
; Total virtual pins                ; 0                                            ;
; Total block memory bits           ; 0                                            ;
; DSP block 18-bit elements         ; 0                                            ;
; Total GXB Receiver Channel PCS    ; 0                                            ;
; Total GXB Receiver Channel PMA    ; 0                                            ;
; Total GXB Transmitter Channel PCS ; 0                                            ;
; Total GXB Transmitter Channel PMA ; 0                                            ;
; Total PLLs                        ; 0                                            ;
; Total DLLs                        ; 0                                            ;
+-----------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Conv               ; Conv               ;
; Family name                                                                ; Arria II GX        ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                  ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------+
; Conv.vhd                         ; yes             ; User VHDL File  ; D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 3/Conv.vhd ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 0     ;
;     -- Combinational ALUTs                    ; 0     ;
;     -- Memory ALUTs                           ; 0     ;
;     -- LUT_REGs                               ; 0     ;
; Dedicated logic registers                     ; 0     ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 0     ;
;     -- Due to unpartnered combinational logic ; 0     ;
;     -- Due to Memory ALUTs                    ; 0     ;
;                                               ;       ;
; Total combinational functions                 ; 0     ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 0     ;
;     -- 6 input functions                      ; 0     ;
;     -- 5 input functions                      ; 0     ;
;     -- 4 input functions                      ; 0     ;
;     -- <=3 input functions                    ; 0     ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 0     ;
;     -- extended LUT mode                      ; 0     ;
;     -- arithmetic mode                        ; 0     ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 0     ;
;                                               ;       ;
; Total registers                               ; 0     ;
;     -- Dedicated logic registers              ; 0     ;
;     -- I/O registers                          ; 0     ;
;     -- LUT_REGs                               ; 0     ;
;                                               ;       ;
;                                               ;       ;
; I/O pins                                      ; 8     ;
; Maximum fan-out node                          ; B[0]  ;
; Maximum fan-out                               ; 1     ;
; Total fan-out                                 ; 9     ;
; Average fan-out                               ; 0.56  ;
+-----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 12x12 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+--------------+
; |Conv                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0         ; 8    ; 0            ; |Conv               ; work         ;
+----------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Conv ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; N              ; 4     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 14 12:12:39 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Conv -c Conv
Info: Found 2 design units, including 1 entities, in source file conv.vhd
    Info: Found design unit 1: Conv-hardware
    Info: Found entity 1: Conv
Info: Elaborating entity "Conv" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at Conv.vhd(17): subtype or type has null range
Warning (10873): Using initial value X (don't care) for net "S[2..0]" at Conv.vhd(12)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "S[0]" is stuck at GND
    Warning (13410): Pin "S[1]" is stuck at GND
    Warning (13410): Pin "S[2]" is stuck at GND
Warning: Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "B[0]"
    Warning (15610): No output dependent on input pin "B[1]"
    Warning (15610): No output dependent on input pin "B[2]"
Info: Implemented 8 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 4 output pins
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 249 megabytes
    Info: Processing ended: Sun Nov 14 12:12:41 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+---------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                 ;
+---------------------------------------------------------------------------------------------------+-----------------+
; Option                                                                                            ; Setting         ;
+---------------------------------------------------------------------------------------------------+-----------------+
; Tool Name                                                                                         ; ModelSim (VHDL) ;
; Generate netlist for functional simulation only                                                   ; On              ;
; Truncate long hierarchy paths                                                                     ; On              ;
; Map illegal HDL characters                                                                        ; Off             ;
; Flatten buses into individual nodes                                                               ; On              ;
; Maintain hierarchy                                                                                ; On              ;
; Bring out device-wide set/reset signals as ports                                                  ; On              ;
; Enable glitch filtering                                                                           ; Off             ;
; Do not write top level VHDL entity                                                                ; On              ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; On              ;
; Architecture name in VHDL output netlist                                                          ; structure       ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; On              ;
; Generate third-party EDA tool command script for gate-level simulation                            ; On              ;
+---------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                 ;
+---------------------------------------------------------------------------------------------------+-----------------+
; Option                                                                                            ; Setting         ;
+---------------------------------------------------------------------------------------------------+-----------------+
; Tool Name                                                                                         ; ModelSim (VHDL) ;
; Generate netlist for functional simulation only                                                   ; On              ;
; Truncate long hierarchy paths                                                                     ; On              ;
; Map illegal HDL characters                                                                        ; Off             ;
; Flatten buses into individual nodes                                                               ; On              ;
; Maintain hierarchy                                                                                ; On              ;
; Bring out device-wide set/reset signals as ports                                                  ; On              ;
; Enable glitch filtering                                                                           ; Off             ;
; Do not write top level VHDL entity                                                                ; On              ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; On              ;
; Architecture name in VHDL output netlist                                                          ; structure       ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; On              ;
; Generate third-party EDA tool command script for gate-level simulation                            ; On              ;
+---------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 14 12:15:16 2021
Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off Conv -c Conv
Info: Automatically selected device EP2AGX45CU17C4 for design Conv
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 14 12:15:17 2021
Info: Command: quartus_eda -t d:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl Conv Conv --gen_script --called_from_qeda --qsf_sim_tool "ModelSim (VHDL)" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>
Info: Quartus(args): Conv Conv --gen_script --called_from_qeda --qsf_sim_tool {ModelSim (VHDL)} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>
Info: Quartus II has detected VHDL design -- VHDL simulation models will be used
Warning: File Conv_run_msim_rtl_vhdl.do already exists - backing up current file as Conv_run_msim_rtl_vhdl.do.bak1
Info: Generated ModelSim script file D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 3/simulation/modelsim/Conv_run_msim_rtl_vhdl.do
Info: tool command file generation was successful
Info: Evaluation of Tcl script d:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Sun Nov 14 12:15:18 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 14 12:15:19 2021
Info: Command: quartus_eda -t d:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl Conv Conv --gen_script --called_from_qeda --qsf_sim_tool "ModelSim (VHDL)" --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>
Info: Quartus(args): Conv Conv --gen_script --called_from_qeda --qsf_sim_tool {ModelSim (VHDL)} --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>
Error: You cannot perform gate-level NativeLink simulation without writing the top-level entity to the design file.
    Error: You can write the top-level entity to a the design file by turning off the 'Don’t write top-level entity' option in the More EDA Tools Simulation Settings dialog box.
Error: 
Error: tool command file generation has failed
Error: Fail to evaluate Tcl command d:/altera/91sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl
Info: Generated file Conv.vho in folder "D:/intelFPGA_lite/Arquivos/Projetos/Etapa 2/Exercicio 3/simulation/modelsim/" for EDA simulation tool
Error: Quartus II EDA Netlist Writer was unsuccessful. 5 errors, 1 warning
    Error: Peak virtual memory: 214 megabytes
    Error: Processing ended: Sun Nov 14 12:15:20 2021
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:06


