Newsgroups: perl.modules
Path: nntp.perl.org
Xref: nntp.perl.org perl.modules:49023
Return-Path: <nobody@pause.perl.org>
Mailing-List: contact modules-help@perl.org; run by ezmlm
Delivered-To: mailing list modules@perl.org
Received: (qmail 29966 invoked from network); 25 May 2006 14:25:06 -0000
Received: from x1a.develooper.com (HELO x1.develooper.com) (216.52.237.111)
  by lists.develooper.com with SMTP; 25 May 2006 14:25:06 -0000
Received: (qmail 22307 invoked by uid 225); 25 May 2006 14:25:06 -0000
Delivered-To: modules@perl.org
Received: (qmail 22302 invoked by alias); 25 May 2006 14:25:05 -0000
X-Spam-Status: No, hits=-2.5 required=8.0
	tests=BAYES_00,FORGED_RCVD_HELO
X-Spam-Check-By: la.mx.develooper.com
Received-SPF: pass (x1.develooper.com: local policy)
Received: from pause.fiz-chemie.de (HELO pause.perl.org) (195.149.117.110)
    by la.mx.develooper.com (qpsmtpd/0.28) with ESMTP; Thu, 25 May 2006 07:24:36 -0700
Received: from pause.perl.org (localhost.localdomain [127.0.0.1])
	by pause.perl.org (8.13.4/8.13.4/Debian-3sarge1) with ESMTP id k4PENr6a003307;
	Thu, 25 May 2006 16:23:53 +0200
Received: (from nobody@localhost)
	by pause.perl.org (8.13.4/8.13.4/Submit) id k4PENqdU003306;
	Thu, 25 May 2006 16:23:52 +0200
Date: Thu, 25 May 2006 16:23:52 +0200
Message-ID: <200605251423.k4PENqdU003306@pause.perl.org>
Subject: Module submission Verilog::Info
Reply-To: modules@perl.org
To: modules@perl.org, rohitm@cpan.org
Approved: news@nntp.perl.org
From: upload@pause.perl.org ("Perl Authors Upload Server")


The following module was proposed for inclusion in the Module List:

  modid:       Verilog::Info
  DSLIP:       idpOp
  description: Fetches information on Verilog Designs
  userid:      ROHITM (Rohit Mishra)
  chapterid:   9 (Language_Interfaces)
  communities:
    Mailinglists,newsgroups

  similar:
    Verilog::GetInfo Verilog::Parser

  rationale:

    All the existing similar modules, focus more on only parsing the
    Verilog HDL language. This module will hide any kind of
    parsing/compilation details from the user, and give a very generic
    interface (via functions) for getting relevant information on the
    Verilog Design. This module can find its application in building a
    tool for tracing verilog signals through the design, for building
    information on clock trees, for building tools for integration of
    SoCs etc.

  enteredby:   ROHITM (Rohit Mishra)
  enteredon:   Thu May 25 14:23:52 2006 GMT

The resulting entry would be:

Verilog::
::Info            idpOp Fetches information on Verilog Designs       ROHITM


Thanks for registering,
-- 
The PAUSE

PS: The following links are only valid for module list maintainers:

Registration form with editing capabilities:
  https://pause.perl.org/pause/authenquery?ACTION=add_mod&USERID=cdd00000_676279e9a9bcf876&SUBMIT_pause99_add_mod_preview=1
Immediate (one click) registration:
  https://pause.perl.org/pause/authenquery?ACTION=add_mod&USERID=cdd00000_676279e9a9bcf876&SUBMIT_pause99_add_mod_insertit=1
