$date
	Sat Jan  3 14:07:18 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module AXI_main_tb $end
$var wire 1 ! wready $end
$var wire 1 " rvalid $end
$var wire 2 # rresp [1:0] $end
$var wire 1 $ rlast $end
$var wire 64 % rdata [63:0] $end
$var wire 1 & bvalid $end
$var wire 2 ' bresp [1:0] $end
$var wire 1 ( awready $end
$var wire 1 ) arready $end
$var reg 1 * a_clk $end
$var reg 1 + a_rst_n $end
$var reg 32 , araddr [31:0] $end
$var reg 2 - arburst [1:0] $end
$var reg 4 . arlen [3:0] $end
$var reg 3 / arsize [2:0] $end
$var reg 1 0 arvalid $end
$var reg 32 1 awaddr [31:0] $end
$var reg 2 2 awburst [1:0] $end
$var reg 4 3 awlen [3:0] $end
$var reg 3 4 awsize [2:0] $end
$var reg 1 5 awvalid $end
$var reg 1 6 bready $end
$var reg 1 7 rready $end
$var reg 64 8 wdata [63:0] $end
$var reg 1 9 wlast $end
$var reg 8 : wstrb [7:0] $end
$var reg 1 ; wvalid $end
$scope module uut $end
$var wire 13 < Adres_probki_FIR [12:0] $end
$var wire 1 * a_clk $end
$var wire 1 + a_rst_n $end
$var wire 32 = araddr [31:0] $end
$var wire 2 > arburst [1:0] $end
$var wire 4 ? arlen [3:0] $end
$var wire 3 @ arsize [2:0] $end
$var wire 1 0 arvalid $end
$var wire 32 A awaddr [31:0] $end
$var wire 2 B awburst [1:0] $end
$var wire 4 C awlen [3:0] $end
$var wire 3 D awsize [2:0] $end
$var wire 1 5 awvalid $end
$var wire 1 6 bready $end
$var wire 21 E in_FIR_probka_wynik [20:0] $end
$var wire 1 F in_FSM_wyj_wr $end
$var wire 1 7 rready $end
$var wire 1 G sel_FSM_mux_wej $end
$var wire 1 H sel_FSM_mux_wyj $end
$var wire 64 I wdata [63:0] $end
$var wire 1 9 wlast $end
$var wire 8 J wstrb [7:0] $end
$var wire 1 ; wvalid $end
$var wire 1 ! wready $end
$var wire 2 K state_w_out [1:0] $end
$var wire 1 " rvalid $end
$var wire 2 L rresp [1:0] $end
$var wire 1 $ rlast $end
$var wire 64 M rdata [63:0] $end
$var wire 13 N probka_address_out [12:0] $end
$var wire 13 O probka_address_in [12:0] $end
$var wire 1 & bvalid $end
$var wire 2 P bresp [1:0] $end
$var wire 1 Q axi_wr $end
$var wire 16 R axi_probka [15:0] $end
$var wire 16 S axi_data_out [15:0] $end
$var wire 21 T axi_data_in [20:0] $end
$var wire 13 U axi_adres_zapisu [12:0] $end
$var wire 13 V axi_address_odczytu [12:0] $end
$var wire 1 ( awready $end
$var wire 1 ) arready $end
$var parameter 32 W Address_size_out $end
$var parameter 32 X Address_size_out2 $end
$var parameter 32 Y Data_size_in $end
$var parameter 32 Z Data_size_out $end
$var parameter 32 [ RAM_addr_WIDTH_wej $end
$var parameter 32 \ RAM_addr_WIDTH_wsp $end
$var parameter 32 ] RAM_addr_WIDTH_wyj $end
$var parameter 32 ^ RAM_data_WIDTH_wej $end
$var parameter 32 _ RAM_data_WIDTH_wsp $end
$var parameter 32 ` RAM_data_WIDTH_wyj $end
$var parameter 32 a Szerokosc_mux_wej $end
$var parameter 32 b Szerokosc_mux_wyj $end
$scope module RAM_wej $end
$var wire 1 * clk $end
$var wire 1 Q wr $end
$var wire 16 c data [15:0] $end
$var wire 13 d adres [12:0] $end
$var parameter 32 e ADDR_WIDTH $end
$var parameter 32 f DATA_WIDTH $end
$var reg 16 g data_out [15:0] $end
$scope begin Ram $end
$upscope $end
$upscope $end
$scope module RAM_wyj $end
$var wire 1 * clk $end
$var wire 21 h data [20:0] $end
$var wire 1 F wr $end
$var wire 13 i adres [12:0] $end
$var parameter 32 j ADDR_WIDTH $end
$var parameter 32 k DATA_WIDTH $end
$var reg 21 l data_out [20:0] $end
$scope begin Ram $end
$upscope $end
$upscope $end
$scope module mux_axi_wej $end
$var wire 13 m data_a [12:0] $end
$var wire 13 n data_out [12:0] $end
$var wire 1 G sel $end
$var wire 13 o data_b [12:0] $end
$var parameter 32 p WIDTH $end
$upscope $end
$scope module mux_axi_wyj $end
$var wire 13 q data_a [12:0] $end
$var wire 13 r data_out [12:0] $end
$var wire 1 H sel $end
$var wire 13 s data_b [12:0] $end
$var parameter 32 t WIDTH $end
$upscope $end
$scope module u_axi $end
$var wire 1 * a_clk $end
$var wire 21 u a_data_in [20:0] $end
$var wire 1 + a_rst_n $end
$var wire 32 v araddr [31:0] $end
$var wire 2 w arburst [1:0] $end
$var wire 4 x arlen [3:0] $end
$var wire 3 y arsize [2:0] $end
$var wire 1 0 arvalid $end
$var wire 32 z awaddr [31:0] $end
$var wire 2 { awburst [1:0] $end
$var wire 4 | awlen [3:0] $end
$var wire 3 } awsize [2:0] $end
$var wire 1 5 awvalid $end
$var wire 1 6 bready $end
$var wire 16 ~ probka [15:0] $end
$var wire 1 7 rready $end
$var wire 64 !" wdata [63:0] $end
$var wire 1 9 wlast $end
$var wire 8 "" wstrb [7:0] $end
$var wire 1 ; wvalid $end
$var parameter 32 #" address_out2_SIZE $end
$var parameter 32 $" address_out_SIZE $end
$var parameter 32 %" data_in_SIZE $end
$var parameter 32 &" data_out_SIZE $end
$var reg 13 '" a_address_rd [12:0] $end
$var reg 13 (" a_address_wr [12:0] $end
$var reg 16 )" a_data_out [15:0] $end
$var reg 1 Q a_wr $end
$var reg 13 *" araddr_reg [12:0] $end
$var reg 1 +" araddr_reg_MSB $end
$var reg 2 ," arbursts_reg [1:0] $end
$var reg 4 -" arlen_reg [3:0] $end
$var reg 1 ) arready $end
$var reg 3 ." arsize_reg [2:0] $end
$var reg 13 /" awaddr_reg [12:0] $end
$var reg 2 0" awburst_reg [1:0] $end
$var reg 4 1" awlen_reg [3:0] $end
$var reg 1 ( awready $end
$var reg 3 2" awsize_reg [2:0] $end
$var reg 2 3" bresp [1:0] $end
$var reg 1 & bvalid $end
$var reg 2 4" next_state_r [1:0] $end
$var reg 3 5" next_state_w [2:0] $end
$var reg 1 6" pierwszy_adres $end
$var reg 1 7" pierwszy_burst $end
$var reg 13 8" ram_addr_r [12:0] $end
$var reg 16 9" ram_data_r [15:0] $end
$var reg 1 :" ram_wr_r $end
$var reg 64 ;" rdata [63:0] $end
$var reg 1 $ rlast $end
$var reg 2 <" rresp [1:0] $end
$var reg 1 " rvalid $end
$var reg 2 =" state_r [1:0] $end
$var reg 3 >" state_w [2:0] $end
$var reg 2 ?" state_w_out [1:0] $end
$var reg 1 ! wready $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 @" i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 &"
b10101 %"
b1101 $"
b1101 #"
b1101 t
b1101 p
b10101 k
b1101 j
b10000 f
b1101 e
b1101 b
b1101 a
b10101 `
b10000 _
b10000 ^
b1101 ]
b1101 \
b1101 [
b10000 Z
b10101 Y
b1101 X
b1101 W
$end
#0
$dumpvars
b0 @"
bx ?"
b0 >"
b0 ="
b10 <"
b0 ;"
0:"
b0 9"
b0 8"
07"
06"
b0 5"
b0 4"
b1 3"
b0 2"
b0 1"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
x+"
b0 *"
bx )"
b0 ("
b0 '"
b1 ""
b0 !"
bx ~
b1 }
b0 |
b1 {
b0 z
bx y
bx x
bx w
bx v
bx u
b0 s
b0 r
b0 q
b0 o
b0 n
b0 m
bx l
b0 i
b0 h
bx g
b0 d
bx c
b0 V
b0 U
bx T
bx S
bx R
xQ
b1 P
b0 O
b0 N
b0 M
b10 L
bx K
b1 J
b0 I
0H
0G
0F
b0 E
b1 D
b0 C
b1 B
b0 A
bx @
bx ?
bx >
bx =
b0 <
0;
b1 :
09
b0 8
x7
06
05
b1 4
b0 3
b1 2
b0 1
x0
bx /
bx .
bx -
bx ,
0+
1*
0)
0(
b1 '
0&
b0 %
0$
b10 #
0"
0!
$end
#5
0*
#10
1*
#15
0*
#20
b0 S
b0 c
b0 )"
0Q
1*
1+
bx 2
bx B
bx {
b0xx 4
b0xx D
b0xx }
b0x 3
b0x C
b0x |
b0xxxxxxxxxxxxxxxx 1
b0xxxxxxxxxxxxxxxx A
b0xxxxxxxxxxxxxxxx z
#25
0*
#30
1*
#35
0*
#40
1*
b1 2
b1 B
b1 {
b1 4
b1 D
b1 }
b10 3
b10 C
b10 |
b1010 1
b1010 A
b1010 z
#44
b1 5"
15
#45
0*
#50
b10 5"
1(
b1 0"
b1 2"
b11 1"
b1010 /"
b1 >"
1*
#55
0*
#60
1!
0(
b10 >"
1*
#61
1!
bx 2
bx B
bx {
b0xx 4
b0xx D
b0xx }
b0x 3
b0x C
b0x |
b0xxxxxxxxxxxxxxxx 1
b0xxxxxxxxxxxxxxxx A
b0xxxxxxxxxxxxxxxx z
05
#65
0*
#70
1*
#75
0*
#80
1*
#85
0*
#90
1*
#95
0*
#100
1*
#101
b1010101111001101 9"
b1010 8"
1:"
1!
1;
b1010101111001101 8
b1010101111001101 I
b1010101111001101 !"
#105
0*
#110
1!
b1011 8"
b1010101111001101 9"
1:"
b10 1"
b1011 /"
17"
16"
b11001101 S
b11001101 c
b11001101 )"
b1010 O
b1010 d
b1010 n
b1010 U
b1010 o
b1010 ("
1Q
1*
#111
1!
b1011 8"
b1111110111011111 9"
1:"
b1111110111011111 8
b1111110111011111 I
b1111110111011111 !"
#115
0*
#120
1!
b1100 8"
b1111110111011111 9"
1:"
b1 1"
b1100 /"
b11011111 S
b11011111 c
b11011111 )"
b1011 O
b1011 d
b1011 n
b1011 U
b1011 o
b1011 ("
1*
#121
1!
b1100 8"
b1111101011111010 9"
1:"
19
b1111101011111010 8
b1111101011111010 I
b1111101011111010 !"
#125
0*
#130
b100 5"
1!
b1101 8"
b1111101011111010 9"
1:"
b0 1"
b1101 /"
b11111010 S
b11111010 c
b11111010 )"
b1100 O
b1100 d
b1100 n
b1100 U
b1100 o
b1100 ("
1*
#131
1!
b0 8"
b0 9"
0:"
b100 5"
09
0;
#135
0*
#140
b0 '
b0 P
b0 3"
1&
0!
b0 S
b0 c
b0 )"
b0 O
b0 d
b0 n
b0 U
b0 o
b0 ("
0Q
b100 >"
1*
#145
0*
#150
1*
#151
b0 5"
1&
b0 '
b0 P
b0 3"
16
#155
0*
#160
0&
b1 '
b1 P
b1 3"
b0 >"
1*
#161
06
#165
0*
#170
1*
#175
0*
#180
1*
#185
0*
#190
1*
#195
0*
#200
1*
#205
0*
#210
1*
#215
0*
#220
1*
#221
b1 -
b1 >
b1 w
b0 .
b0 ?
b0 x
b0 ,
b0 =
b0 v
00
07
#225
0*
#230
1*
#235
0*
#240
1*
#245
0*
#250
1*
#255
0*
#260
1*
#261
b10 .
b10 ?
b10 x
b10000000000001 ,
b10000000000001 =
b10000000000001 v
#265
0*
#270
b1 N
b1 i
b1 r
b1 V
b1 s
b1 '"
1)
b1 ,"
bx ."
b10 -"
1+"
b1 *"
b1 ="
b10 4"
1*
10
#275
0*
#280
b0 #
b0 L
b0 <"
1"
b1 %
b1 M
b1 ;"
0)
b1 N
b1 i
b1 r
b1 V
b1 s
b1 '"
b1 T
b1 l
b1 u
b10 ="
1*
#281
1"
b0 #
b0 L
b0 <"
b1 %
b1 M
b1 ;"
b1 N
b1 i
b1 r
b1 V
b1 s
b1 '"
00
#285
0*
#290
b11 4"
1"
b0 #
b0 L
b0 <"
b1 %
b1 M
b1 ;"
b1 N
b1 i
b1 r
b1 V
b1 s
b1 '"
17
1*
#295
0*
#300
b10 4"
0"
b10 #
b10 L
b10 <"
b0 %
b0 M
b0 ;"
b10 N
b10 i
b10 r
b10 V
b10 s
b10 '"
07
b1 -"
b10 *"
b11 ="
b1 @"
1*
#305
0*
#310
b11 4"
17
b0 #
b0 L
b0 <"
1"
b10 %
b10 M
b10 ;"
b10 N
b10 i
b10 r
b10 V
b10 s
b10 '"
b10 T
b10 l
b10 u
b10 ="
1*
#315
0*
#320
b10 4"
0"
b10 #
b10 L
b10 <"
b0 %
b0 M
b0 ;"
b11 N
b11 i
b11 r
b11 V
b11 s
b11 '"
b0 -"
b11 *"
b11 ="
07
b10 @"
1*
#325
0*
#330
b0 4"
17
1$
b0 #
b0 L
b0 <"
1"
b11 %
b11 M
b11 ;"
b11 N
b11 i
b11 r
b11 V
b11 s
b11 '"
b11 T
b11 l
b11 u
b10 ="
1*
#335
0*
#340
0"
b10 #
b10 L
b10 <"
0$
b0 %
b0 M
b0 ;"
b0 N
b0 i
b0 r
b0 V
b0 s
b0 '"
b0 ="
07
b11 @"
1*
#345
0*
#350
bx T
bx l
bx u
1*
#355
0*
#360
1*
#365
0*
#370
1*
#375
0*
#380
1*
#385
0*
#390
1*
#395
0*
#400
1*
#405
0*
#410
1*
#415
0*
#420
1*
#425
0*
#430
1*
#435
0*
#440
1*
#445
0*
#450
1*
#455
0*
#460
1*
#465
0*
#470
1*
#475
0*
#480
1*
#485
0*
#490
1*
#495
0*
#500
1*
#505
0*
#510
1*
#515
0*
#520
1*
#525
0*
#530
1*
#535
0*
#540
1*
#545
0*
#550
1*
#555
0*
#560
1*
#565
0*
#570
1*
#575
0*
#580
1*
#585
0*
#590
1*
#595
0*
#600
1*
#605
0*
#610
1*
#615
0*
#620
1*
#625
0*
#630
1*
#635
0*
#640
1*
#645
0*
#650
1*
#655
0*
#660
1*
#665
0*
#670
1*
#675
0*
#680
1*
#685
0*
#690
1*
#695
0*
#700
1*
#705
0*
#710
1*
#715
0*
#720
1*
#725
0*
#730
1*
#735
0*
#740
1*
#745
0*
#750
1*
#755
0*
#760
1*
#765
0*
#770
1*
#775
0*
#780
1*
#785
0*
#790
1*
#795
0*
#800
1*
#805
0*
#810
1*
#815
0*
#820
1*
#825
0*
#830
1*
#835
0*
#840
1*
