Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/SYSTEM_SOFTWARE/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Sim1_behav xil_defaultlib.Sim1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [D:/Study_SOC/Simple_CPU/simple_cpu/simple_cpu.srcs/sources_1/new/pc_reg.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ctrl_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.d_mem
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.i_mem
Compiling module xil_defaultlib.Multiplexer5
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.Multiplexer32
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.Sim1
Compiling module xil_defaultlib.glbl
Built simulation snapshot Sim1_behav
