<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SSS Orbital: File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Logo.png"/></td>
  <td id="projectalign">
   <div id="projectname">SSS Orbital<span id="projectnumber">&#160;v1.0.0</span>
   </div>
   <div id="projectbrief">API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('globals_i.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="contents">
<div class="textblock">Here is a list of all documented file members with links to the documentation:</div>

<h3><a id="index_i" name="index_i"></a>- i -</h3><ul>
<li>I2C1_ER_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">stm32l476xx.h</a></li>
<li>I2C1_EV_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">stm32l476xx.h</a></li>
<li>I2C2_ER_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">stm32l476xx.h</a></li>
<li>I2C2_EV_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">stm32l476xx.h</a></li>
<li>I2C3_ER_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e">stm32l476xx.h</a></li>
<li>I2C3_EV_IRQn&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a">stm32l476xx.h</a></li>
<li>I2C_CR1_ADDRIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga275e85befdb3d7ea7b5eb402cec574ec">stm32l476xx.h</a></li>
<li>I2C_CR1_ADDRIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d2a3ad8001084b45c7726712ac4c04f">stm32l476xx.h</a></li>
<li>I2C_CR1_ALERTEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2062e827a9d1d14c8c1b58ad6dbbf762">stm32l476xx.h</a></li>
<li>I2C_CR1_ALERTEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1eef9b3f7abfe45a6bce7c952710b99">stm32l476xx.h</a></li>
<li>I2C_CR1_ANFOFF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289">stm32l476xx.h</a></li>
<li>I2C_CR1_ANFOFF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3920a53ac328fa582e56a3a77dda7ba9">stm32l476xx.h</a></li>
<li>I2C_CR1_DNF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6">stm32l476xx.h</a></li>
<li>I2C_CR1_DNF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9ad5fe07f4d728e9cdaec0a1fa83933">stm32l476xx.h</a></li>
<li>I2C_CR1_ERRIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75e971012a02f9dad47a1629c6f5d956">stm32l476xx.h</a></li>
<li>I2C_CR1_ERRIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5277a34e4795e0fd26a6f4dbbc82fd41">stm32l476xx.h</a></li>
<li>I2C_CR1_GCEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac28d4f433e501e727c91097dccc4616c">stm32l476xx.h</a></li>
<li>I2C_CR1_GCEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga722b2ce13c7159d6786a7bd62dc80162">stm32l476xx.h</a></li>
<li>I2C_CR1_NACKIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f71f7a55e13a467b2a5ed639e0fe18">stm32l476xx.h</a></li>
<li>I2C_CR1_NACKIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c87dc49b7dcec3e54113291c39591f4">stm32l476xx.h</a></li>
<li>I2C_CR1_NOSTRETCH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">stm32l476xx.h</a></li>
<li>I2C_CR1_NOSTRETCH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">stm32l476xx.h</a></li>
<li>I2C_CR1_PE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">stm32l476xx.h</a></li>
<li>I2C_CR1_PE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">stm32l476xx.h</a></li>
<li>I2C_CR1_PECEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga393649f17391feae45fa0db955b3fdf5">stm32l476xx.h</a></li>
<li>I2C_CR1_PECEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecc632e3f7c22f90dcea5882d164c6e4">stm32l476xx.h</a></li>
<li>I2C_CR1_RXDMAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea">stm32l476xx.h</a></li>
<li>I2C_CR1_RXDMAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51c8825e168710277ef0edfc6714e6d4">stm32l476xx.h</a></li>
<li>I2C_CR1_RXIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1fc89bf142bfc08ee78763e6e27cd80">stm32l476xx.h</a></li>
<li>I2C_CR1_RXIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29839b4ea437d36c7d928c676c6d8c32">stm32l476xx.h</a></li>
<li>I2C_CR1_SBC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga973b09b232a3f758409353fd6ed765a2">stm32l476xx.h</a></li>
<li>I2C_CR1_SBC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga723f40fbd78cf1a30f21a5fe6ec09ec8">stm32l476xx.h</a></li>
<li>I2C_CR1_SMBDEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga656e66b079528ed6d5c282010e51a263">stm32l476xx.h</a></li>
<li>I2C_CR1_SMBDEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2231d597fb92b16cfe08f4b3d3b4abbb">stm32l476xx.h</a></li>
<li>I2C_CR1_SMBHEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca44767df3368d7f0a9a17c20c55d27b">stm32l476xx.h</a></li>
<li>I2C_CR1_SMBHEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafdfb79fbb8e0020837f662dda4b4af9c">stm32l476xx.h</a></li>
<li>I2C_CR1_STOPIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1576cb1a2cd847f55fe2a0820bb166">stm32l476xx.h</a></li>
<li>I2C_CR1_STOPIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20f8d61a4a63bce76bc4519d6550cb3">stm32l476xx.h</a></li>
<li>I2C_CR1_SWRST&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">stm32l476xx.h</a></li>
<li>I2C_CR1_SWRST_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">stm32l476xx.h</a></li>
<li>I2C_CR1_TCIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b37e64bdf6399ef12c3df77bcb1634f">stm32l476xx.h</a></li>
<li>I2C_CR1_TCIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcf6fa01b4238634c18595d6dbf6177b">stm32l476xx.h</a></li>
<li>I2C_CR1_TXDMAEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650">stm32l476xx.h</a></li>
<li>I2C_CR1_TXDMAEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a5685668ebdd7ef4999ce1bf57f71ef">stm32l476xx.h</a></li>
<li>I2C_CR1_TXIE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bd36da8f72bc91040e63af07dd6b5a4">stm32l476xx.h</a></li>
<li>I2C_CR1_TXIE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacd4f19017be50f03d539b01840544e74">stm32l476xx.h</a></li>
<li>I2C_CR1_WUPEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75a226d059143573fab07f866853ce75">stm32l476xx.h</a></li>
<li>I2C_CR1_WUPEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc1af1b6997e4eb4b14edbb3299f9a62">stm32l476xx.h</a></li>
<li>I2C_CR2_ADD10&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674">stm32l476xx.h</a></li>
<li>I2C_CR2_ADD10_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91a2dc032b0850b2f5d874d39101af57">stm32l476xx.h</a></li>
<li>I2C_CR2_AUTOEND&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54">stm32l476xx.h</a></li>
<li>I2C_CR2_AUTOEND_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79097be4d77200f9e41e345a03e88c57">stm32l476xx.h</a></li>
<li>I2C_CR2_HEAD10R&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2de0f12e6fb297c2c29bee5504e54377">stm32l476xx.h</a></li>
<li>I2C_CR2_HEAD10R_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga804de50ff64b0bcc02f40424acfbc7db">stm32l476xx.h</a></li>
<li>I2C_CR2_NACK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f">stm32l476xx.h</a></li>
<li>I2C_CR2_NACK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace1c42b5631b8c6f79d7c8ae849867f1">stm32l476xx.h</a></li>
<li>I2C_CR2_NBYTES&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69">stm32l476xx.h</a></li>
<li>I2C_CR2_NBYTES_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0444674df6d55acb07278798e4eafafc">stm32l476xx.h</a></li>
<li>I2C_CR2_PECBYTE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6989be2db6f3df41bf5cdb856b1a64c7">stm32l476xx.h</a></li>
<li>I2C_CR2_PECBYTE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67940fdd66f6396cf117e6e907835fb3">stm32l476xx.h</a></li>
<li>I2C_CR2_RD_WRN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697">stm32l476xx.h</a></li>
<li>I2C_CR2_RD_WRN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888e78b43e53510c2fc404f752a64a61">stm32l476xx.h</a></li>
<li>I2C_CR2_RELOAD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb">stm32l476xx.h</a></li>
<li>I2C_CR2_RELOAD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d5a2344e989bacd2dad6f54ff85d3b2">stm32l476xx.h</a></li>
<li>I2C_CR2_SADD&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c">stm32l476xx.h</a></li>
<li>I2C_CR2_SADD_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac570a7f74b23dcac9760701dd2c6c186">stm32l476xx.h</a></li>
<li>I2C_CR2_START&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478">stm32l476xx.h</a></li>
<li>I2C_CR2_START_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb5a879e6d2e8db18a279790a9fbeb3">stm32l476xx.h</a></li>
<li>I2C_CR2_STOP&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2">stm32l476xx.h</a></li>
<li>I2C_CR2_STOP_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeae72d8a7ce76085731146d329fe42be">stm32l476xx.h</a></li>
<li>I2C_ICR_ADDRCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac46e27edee02106eec30ede46a143e92">stm32l476xx.h</a></li>
<li>I2C_ICR_ADDRCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2228bb1e8125c1d6736b2f38869fa70c">stm32l476xx.h</a></li>
<li>I2C_ICR_ALERTCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed440bb0bdb9b1134d7a21ebdf7d3ac3">stm32l476xx.h</a></li>
<li>I2C_ICR_ALERTCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ba190037b7c242e6926aa8e83089b3">stm32l476xx.h</a></li>
<li>I2C_ICR_ARLOCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc8765152bfd75d343a06e3b696805d">stm32l476xx.h</a></li>
<li>I2C_ICR_ARLOCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacea0d3266ec25c49575c9c7d9fd73a89">stm32l476xx.h</a></li>
<li>I2C_ICR_BERRCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a64f0841ce0f5d234a72b968705c416">stm32l476xx.h</a></li>
<li>I2C_ICR_BERRCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f5dac5bc1f009630f97d82ad1c560be">stm32l476xx.h</a></li>
<li>I2C_ICR_NACKCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab68515e7c5c0796da616c92943a17472">stm32l476xx.h</a></li>
<li>I2C_ICR_NACKCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18c315466a15d1b66f3441a3ea9fe495">stm32l476xx.h</a></li>
<li>I2C_ICR_OVRCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d46a31811a8b9489ca63f1c8e4c1021">stm32l476xx.h</a></li>
<li>I2C_ICR_OVRCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga490809ffa8771896ad7d0c9e21adcafc">stm32l476xx.h</a></li>
<li>I2C_ICR_PECCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8f2f138f5a1dea3c54801a2750ef9d">stm32l476xx.h</a></li>
<li>I2C_ICR_PECCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c24f10cbf7d0019917000a7b0d5f734">stm32l476xx.h</a></li>
<li>I2C_ICR_STOPCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe59e51ed40569ab397e2cf9da3a347f">stm32l476xx.h</a></li>
<li>I2C_ICR_STOPCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4b6846e49f463291cfcf9ac155cd38">stm32l476xx.h</a></li>
<li>I2C_ICR_TIMOUTCF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a76993c176007a7353a33b53e7d3136">stm32l476xx.h</a></li>
<li>I2C_ICR_TIMOUTCF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66e5f2779e858742cc33f1207db53b69">stm32l476xx.h</a></li>
<li>I2C_ISR_ADDCODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9050a7e2c1d8777251352f51197e4c80">stm32l476xx.h</a></li>
<li>I2C_ISR_ADDCODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25d5d5222eadb800dee912f148218ec4">stm32l476xx.h</a></li>
<li>I2C_ISR_ADDR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c1a844fb3e55ca9db318d0bc2db4a07">stm32l476xx.h</a></li>
<li>I2C_ISR_ADDR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga639aa794461805d956aecf4b0c27cb6e">stm32l476xx.h</a></li>
<li>I2C_ISR_ALERT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c6c779bca999450c595fc797a1fdeec">stm32l476xx.h</a></li>
<li>I2C_ISR_ALERT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c82b2d49a3def61e4d803e7f843c983">stm32l476xx.h</a></li>
<li>I2C_ISR_ARLO&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54ae33fec99aa351621ba6b483fbead3">stm32l476xx.h</a></li>
<li>I2C_ISR_ARLO_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23cc08e323b46817fb4a7a0ef69df228">stm32l476xx.h</a></li>
<li>I2C_ISR_BERR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0dd0d8fdc41303a1c31fc7466301be07">stm32l476xx.h</a></li>
<li>I2C_ISR_BERR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf830061f7f1df62bfbc9fb335a12e431">stm32l476xx.h</a></li>
<li>I2C_ISR_BUSY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12ba21dc10ca08a2063a1c4672ffb886">stm32l476xx.h</a></li>
<li>I2C_ISR_BUSY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae605cd91e7fd4031ad5d278a25640faf">stm32l476xx.h</a></li>
<li>I2C_ISR_DIR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa4890d7deb94106f946b28a7309e22aa">stm32l476xx.h</a></li>
<li>I2C_ISR_DIR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab8c49318377d92649db2e6ad7533f3f">stm32l476xx.h</a></li>
<li>I2C_ISR_NACKF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2fb99c13292fc510cfe85bf45ac6b77">stm32l476xx.h</a></li>
<li>I2C_ISR_NACKF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffc140d2c72cc4fb51213b7978a92ac3">stm32l476xx.h</a></li>
<li>I2C_ISR_OVR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5976110d93d2f36f50c4c6467510914">stm32l476xx.h</a></li>
<li>I2C_ISR_OVR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3474223f53eb71f3972d4b31f2d09c30">stm32l476xx.h</a></li>
<li>I2C_ISR_PECERR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b1d42968194fb42f9cc9bb2c2806281">stm32l476xx.h</a></li>
<li>I2C_ISR_PECERR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga100908b460fd51993e0f32508956f8ab">stm32l476xx.h</a></li>
<li>I2C_ISR_RXNE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0afd4e99e26dcec57a0f3be4dae2c022">stm32l476xx.h</a></li>
<li>I2C_ISR_RXNE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7580ea50d005aad1d3e45885c95b63">stm32l476xx.h</a></li>
<li>I2C_ISR_STOPF&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24dee623aba3059485449f8ce7d061b7">stm32l476xx.h</a></li>
<li>I2C_ISR_STOPF_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae056a2c873f7a37de5cf3cf5b3511008">stm32l476xx.h</a></li>
<li>I2C_ISR_TC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac47bed557caa744aa763e1a8d0eba04d">stm32l476xx.h</a></li>
<li>I2C_ISR_TC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac33477482cff1fa98dad6c661defabfb">stm32l476xx.h</a></li>
<li>I2C_ISR_TCR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga76008be670a9a4829aaf3753c79b3bbd">stm32l476xx.h</a></li>
<li>I2C_ISR_TCR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab60e5624b0054143bb7a5ee15b2af74">stm32l476xx.h</a></li>
<li>I2C_ISR_TIMEOUT&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63fc8ce165c42d0d719c45e58a82f574">stm32l476xx.h</a></li>
<li>I2C_ISR_TIMEOUT_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39f50e2e0e37bc9b0f66dae74af8d156">stm32l476xx.h</a></li>
<li>I2C_ISR_TXE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dfec198395c0f88454a86bacff60351">stm32l476xx.h</a></li>
<li>I2C_ISR_TXE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga200f703a0cb3222638e0fb26e2231437">stm32l476xx.h</a></li>
<li>I2C_ISR_TXIS&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa848ab3d120a27401203329941c9dcb5">stm32l476xx.h</a></li>
<li>I2C_ISR_TXIS_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b22ba845eabc2297b102913c3d3464b">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb954a9a0e3e3898574643b6d725a70f">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga433069f5a49655c045eb78c962907731">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga32070b13a17e891ffc59632be181b1a2">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1MODE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09">stm32l476xx.h</a></li>
<li>I2C_OAR1_OA1MODE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ad6aca1744a212f78d75a300be6eb90">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4627c5a89a3cbe9546321418f8cb9da2">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadad9a246092670c1ae96bbefc963f01d">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2EN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec62ffdf8a682e5e0983add8fdfa26">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2EN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae7ff1c8d990bc5d77a0c17f02a9bbaa">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK01&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2c7eaa20dab6b866f91b87ddd7f900">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK01_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c20c37e5ff6658a6067545b343b72c7">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK02&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga748987767694ba4841a91d4c20384b4c">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK02_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e81da3ec7ddc68acc12e20f2fa1da02">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK03&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad175519e75a05674e5b8c7f8ef939473">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK03_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8889c8b265557307da276456ed6a4c0a">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK04&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b947d86f78489dacc5d04d3cfe0cbbc">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK04_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8e239413de938965dc36e8ee3492692">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK05&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga964d46311d97ccf1ff4a8120184eed81">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK05_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a72fdac43da48d36343a253fbe11280">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK06&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b6da94c37b8b6358fda4170e49d7fe">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK06_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6afb0acf5d17256de2f8255e0ec0b552">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK07&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8555f5c7312e5f17f74a7f1371ade84c">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MASK07_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga325b288eed3681b816ec41bc7ee81b20">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MSK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d9fa47c0b7a4b893e1a1d8ab891b0e5">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2MSK_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888d2971aecdd48acf9b556b16ce1ccb">stm32l476xx.h</a></li>
<li>I2C_OAR2_OA2NOMASK&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6832f5f6ae3cba12e77bfbb98226f0c6">stm32l476xx.h</a></li>
<li>I2C_PECR_PEC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac30a300f7bcd680b82263f4059f67a89">stm32l476xx.h</a></li>
<li>I2C_PECR_PEC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad32ce2bbae8ceb809ade48d0ef4ce65b">stm32l476xx.h</a></li>
<li>I2C_RXDR_RXDATA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga54a8527f0da080debfb9cb25c02deaff">stm32l476xx.h</a></li>
<li>I2C_RXDR_RXDATA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac57fdfd02860115ec16fa83d1ab67d27">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TEXTEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95aa3d29b8e59de06a45d15d03f721af">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TEXTEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63981e2bce46e074377f1e6dc1c3ed11">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIDLE&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0f7b6650f592e9ddc482648a1ea91f2">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIDLE_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5441e50a4709ed78105f9b92f14dc8b7">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMEOUTA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5a924e7fc2b71c82158224870f9d453">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMEOUTA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabf1112407680a49bc19e6affce30075">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMEOUTB&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5defcd355ce513e94e5f040b2dad75a6">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMEOUTB_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3926da5e1d7036d1ccfe74fc6c0deda6">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMOUTEN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48d81bce8d2faf7acbef9a38510a8542">stm32l476xx.h</a></li>
<li>I2C_TIMEOUTR_TIMOUTEN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad818dcc77fb5558c7fb19394a60f4cda">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_PRESC&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5cfdc434959893555b392e7f07bfff7">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_PRESC_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9498f600a8b201946de0d623a82889ad">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLDEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga952e8751cb0c5f6be6c14cf97d9530d0">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLDEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga334b13015d3ebe937fb3ce2653822cd7">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLH&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1eb185e660b02392b3faac65bae0c8df">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLH_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga440dd2f3104fa7cfa533735907eb6142">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2d52eba6adbdaa16094d8241aeb2b20">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SCLL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga337cb482f7c07894d03db35697d43781">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SDADEL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40f8fd2508d3b30a732c759443b306e6">stm32l476xx.h</a></li>
<li>I2C_TIMINGR_SDADEL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab69e78bf8f76e34def168e4c1b71def">stm32l476xx.h</a></li>
<li>I2C_TXDR_TXDATA&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6081e174c22df812fca8f244c0671787">stm32l476xx.h</a></li>
<li>I2C_TXDR_TXDATA_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab73ca69eb7a9949d8f458b6dc13a87ae">stm32l476xx.h</a></li>
<li>IPSR_ISR_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">core_cm4.h</a></li>
<li>IPSR_ISR_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">core_cm4.h</a></li>
<li>IRQn_Type&#160;:&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">stm32l476xx.h</a></li>
<li>ITM&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core__base.html#gabae7cdf882def602cb787bb039ff6a43">core_cm4.h</a></li>
<li>ITM_BASE&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core__base.html#gadd76251e412a195ec0a8f47227a8359e">core_cm4.h</a></li>
<li>ITM_CheckChar()&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gae61ce9ca5917735325cd93b0fb21dd29">core_cm4.h</a></li>
<li>ITM_LSR_Access_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gac8ae69f11c0311da226c0c8ec40b3d37">core_cm4.h</a></li>
<li>ITM_LSR_Access_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga144a49e12b83ad9809fdd2769094fdc0">core_cm4.h</a></li>
<li>ITM_LSR_ByteAcc_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga91f492b2891bb8b7eac5b58de7b220f4">core_cm4.h</a></li>
<li>ITM_LSR_ByteAcc_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gabfae3e570edc8759597311ed6dfb478e">core_cm4.h</a></li>
<li>ITM_LSR_Present_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gaa5bc2a7f5f1d69ff819531f5508bb017">core_cm4.h</a></li>
<li>ITM_LSR_Present_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gaf5740689cf14564d3f3fd91299b6c88d">core_cm4.h</a></li>
<li>ITM_ReceiveChar()&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">core_cm4.h</a></li>
<li>ITM_RxBuffer&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#ga12e68e55a7badc271b948d6c7230b2a8">core_cm4.h</a></li>
<li>ITM_RXBUFFER_EMPTY&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">core_cm4.h</a></li>
<li>ITM_SendChar()&#160;:&#160;<a class="el" href="group___c_m_s_i_s__core___debug_functions.html#gac90a497bd64286b84552c2c553d3419e">core_cm4.h</a></li>
<li>ITM_TCR_BUSY_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga43ad7cf33de12f2ef3a412d4f354c60f">core_cm4.h</a></li>
<li>ITM_TCR_BUSY_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga9174ad4a36052c377cef4e6aba2ed484">core_cm4.h</a></li>
<li>ITM_TCR_DWTENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga98ea1c596d43d3633a202f9ee746cf70">core_cm4.h</a></li>
<li>ITM_TCR_DWTENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga30e83ebb33aa766070fe3d1f27ae820e">core_cm4.h</a></li>
<li>ITM_TCR_GTSFREQ_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gade862cf009827f7f6748fc44c541b067">core_cm4.h</a></li>
<li>ITM_TCR_GTSFREQ_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga96c7c7cbc0d98426c408090b41f583f1">core_cm4.h</a></li>
<li>ITM_TCR_ITMENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">core_cm4.h</a></li>
<li>ITM_TCR_ITMENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga3286b86004bce7ffe17ee269f87f8d9d">core_cm4.h</a></li>
<li>ITM_TCR_SWOENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga97476cb65bab16a328b35f81fd02010a">core_cm4.h</a></li>
<li>ITM_TCR_SWOENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga7a380f0c8078f6560051406583ecd6a5">core_cm4.h</a></li>
<li>ITM_TCR_SYNCENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gac89b74a78701c25b442105d7fe2bbefb">core_cm4.h</a></li>
<li>ITM_TCR_SYNCENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gaa93a1147a39fc63980d299231252a30e">core_cm4.h</a></li>
<li>ITM_TCR_TraceBusID_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga60c20bd9649d1da5a2be8e656ba19a60">core_cm4.h</a></li>
<li>ITM_TCR_TraceBusID_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gaca0281de867f33114aac0636f7ce65d3">core_cm4.h</a></li>
<li>ITM_TCR_TSENA_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga436b2e8fa24328f48f2da31c00fc9e65">core_cm4.h</a></li>
<li>ITM_TCR_TSENA_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga5aa381845f810114ab519b90753922a1">core_cm4.h</a></li>
<li>ITM_TCR_TSPrescale_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">core_cm4.h</a></li>
<li>ITM_TCR_TSPrescale_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#gad7bc9ee1732032c6e0de035f0978e473">core_cm4.h</a></li>
<li>ITM_TPR_PRIVMASK_Msk&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga168e089d882df325a387aab3a802a46b">core_cm4.h</a></li>
<li>ITM_TPR_PRIVMASK_Pos&#160;:&#160;<a class="el" href="group___c_m_s_i_s___i_t_m.html#ga7abe5e590d1611599df87a1884a352e8">core_cm4.h</a></li>
<li>IWDG_KR_KEY&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">stm32l476xx.h</a></li>
<li>IWDG_KR_KEY_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">stm32l476xx.h</a></li>
<li>IWDG_PR_PR&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">stm32l476xx.h</a></li>
<li>IWDG_PR_PR_0&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">stm32l476xx.h</a></li>
<li>IWDG_PR_PR_1&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">stm32l476xx.h</a></li>
<li>IWDG_PR_PR_2&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">stm32l476xx.h</a></li>
<li>IWDG_PR_PR_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">stm32l476xx.h</a></li>
<li>IWDG_RLR_RL&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">stm32l476xx.h</a></li>
<li>IWDG_RLR_RL_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">stm32l476xx.h</a></li>
<li>IWDG_SR_PVU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">stm32l476xx.h</a></li>
<li>IWDG_SR_PVU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">stm32l476xx.h</a></li>
<li>IWDG_SR_RVU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">stm32l476xx.h</a></li>
<li>IWDG_SR_RVU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">stm32l476xx.h</a></li>
<li>IWDG_SR_WVU&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba26878a5ce95ea1889629b73f4c7ad5">stm32l476xx.h</a></li>
<li>IWDG_SR_WVU_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga360bccee5c3d7f5538ab71ec17ac2cbe">stm32l476xx.h</a></li>
<li>IWDG_WINR_WIN&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a609548fc74e1d2214de4413081e03d">stm32l476xx.h</a></li>
<li>IWDG_WINR_WIN_Msk&#160;:&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e9f5079599aefad1da9555297ae1f34">stm32l476xx.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
