# do HalfAdder_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying /opt/altera/12.1/modelsim_ase/linux/../modelsim.ini
# 
# vcom -93 -work work {/media/alhaytham/New Volume/ThirdYear/semester2/EG3204/labsAndAssignments/lab3/HalfAdder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity HalfAdder
# -- Compiling architecture dataflow of HalfAdder
# 
# vcom -93 -work work {/media/alhaytham/New Volume/ThirdYear/semester2/EG3204/labsAndAssignments/lab3/../../lab3Downloads/HalfAdder_TB.vhd}
# Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012
# ** Error: (vcom-7) Failed to open design unit file "/media/alhaytham/New Volume/ThirdYear/semester2/EG3204/labsAndAssignments/lab3/../../lab3Downloads/HalfAdder_TB.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# ** Error: /opt/altera/12.1/modelsim_ase/linux/vcom failed.
# Error in macro ./HalfAdder_run_msim_rtl_vhdl.do line 10
# /opt/altera/12.1/modelsim_ase/linux/vcom failed.
#     while executing
# "vcom -93 -work work {/media/alhaytham/New Volume/ThirdYear/semester2/EG3204/labsAndAssignments/lab3/../../lab3Downloads/HalfAdder_TB.vhd}"
quit
