<profile>

<section name = "Vitis HLS Report for 'computeTempFPGA'" level="0">
<item name = "Date">Sun Nov 19 17:37:13 2023
</item>
<item name = "Version">2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)</item>
<item name = "Project">3D.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu50-fsvh2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.612 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">90, 9227469143, 0.450 us, 46.137 sec, 91, 9227469144, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_28_1">46, 9227469099, 47 ~ 92274691, -, -, 1 ~ 100, no</column>
<column name=" + VITIS_LOOP_30_2_VITIS_LOOP_32_3_VITIS_LOOP_34_4">44, 92274688, 44, 44, 1, 1 ~ 2097152, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>
</profile>
