// Seed: 2497319719
module module_0 (
    input supply0 id_0,
    input wire id_1
);
  always @(negedge 1'b0) for (id_3 = 1; 1 - 1; id_3 = id_0) id_3 = id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wor id_3,
    input supply1 id_4,
    input supply1 id_5,
    output uwire id_6
);
  reg id_8;
  id_9(
      .id_0(id_4), .id_1(), .id_2(1), .id_3(id_0)
  );
  module_0 modCall_1 (
      id_3,
      id_3
  );
  always @(id_8 or negedge 1) #1;
  always @(1 or posedge 1) begin : LABEL_0
    id_8 <= 1;
  end
endmodule
