// Seed: 2396939535
module module_0;
  initial id_1 <= 1 == 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always @(posedge 1)
    if (1) @(1) force id_1 = 1;
    else id_1 <= id_3;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    input supply0 id_2
);
  always @(id_0 or posedge 1'b0) begin : LABEL_0
    id_4 <= 1;
  end
  module_0 modCall_1 ();
endmodule
