.id 0x0014C004, 0x0014C005
.type MODULE
.name EBU
.qemu pmb887x-ebu
.descr EBU from XMC4500 official public datasheet

CLC				0x000
	*MOD_CLC

ID				0x008
	*MOD_ID

CON				0x010
	BFSSS		29	1	Burst FLASH Single Stage Synchronization
	EMUFAM		28	1	CSEMU Fills Address Map
	CS0FAM		27	1	CS0 Fills Address Map
	SDCMSEL		26	1	SDRAM Clock Mode Select
	BUSCLK		24	2	Clock generation
	GLOBALCS	16	8	Global chip select signal
	TOUTC		8	8	Time-out control
	ARBMODE		6	2	Arbitration mode
	ARBSYNC		5	1	Arbitration evaluation
	EXTLOCK		4	1	Lock external bus
	EXTACC		3	1	External access FPI-bus
	EXTSVM		2	1	Perform master in
	EXTRECON	1	1	External reconfiguration

BFCON			0x020
	DBA1		23	1	Disable Burst Address Wrapping
	EBSE1		25	1	Early Burst Signal Enable for Burst FLASH Type 1
	WAITFUNC1	21	1	Function of WAIT Input for Burst FLASH Type 1
	FBBMSEL1	20	1	FLASH Burst Buffer Mode Select for Burst FLASH Type 1
	FETBLEN1	16	4	Fetch Burst Length for Burst FLASH Type 1
	DTALTNCY	12	4	Latency Cycle Control
	FDBKEN		11	1	Burst FLASH Clock Feedback Enable
	DBA0		10	1	Disable Burst Address Wrapping
	EBSE0		9	1	Early Burst Signal Enable for Burst FLASH Type 0
	BFCMSEL		8	1	Burst FLASH Clock Mode Select
	EXTCLOCK	6	2	Frequency of external clock
	WAITFUNC0	5	1	Function of WAIT Input for Burst FLASH Type 0
	FBBMSEL0	4	1	FLASH Burst Buffer Mode Select for Burst FLASH Type 0
	FETBLEN0	0	4	Fetch Burst Length for Burst FLASH Type 0

ADDRSEL			0x080-0x0B0	8
	BASE		12	20	Base Address
	ALTSEG		8	4	Alternate Segment
	MASK		4	4	Address Mask
	ALTENAB		1	1	Alternate Segment Comparison
	REGENAB		0	1	Memory Region

BUSCON			0x0C0-0xF0	8
	WRITE		31	1	Write protection
	AGEN		28	3	Address generation
	XCMDDELAY	26	2	External command delay
	WAIT		24	2	External wait state
	PORTW		22	2	Port width
	BCGEN		20	2	Signal timing mode
	WAITINV		19	1	Reversed polarity at WAIT
	PRE			18	1	Prefetch mechanism
	DLOAD		17	1	Data upload
	ENDIAN		16	1	Endian mode
	CMULT		13	3	Cycle multiplier
	CTYPE		10	2	Cycle Type
	AALIGN		9	1	Address alignment
	WPRE		8	1	Weak prefetch
	MULTMAP		0	7	Multiplier map

BUSAP			0x100-0x130	8
	ADDRC		30	2	Address Cycles
	AHOLDC		28	2	Multiplexed accesses
	CMDDELAY	25	3	Programmed command
	WAITRDC		22	3	Programmed for read accesses
	WAITWRC		19	3	Programmed for wait accesses
	BURSTC		16	3	During burst accesses
	DATAC		14	2	Write accesses
	RDRECOVC	11	3	After read accesses
	WRRECOVC	8	3	After write accesses
	DTARDWR		4	4	Between read and write accesses
	DTACS		0	4	Between different regions

SDRMREF			0x040-0x048	8
	AUTOSELFR		13	1	Automatic self refresh
	SELFREN			12	1	Self refresh entry
	SELFRENST		11	1	Self refresh entry status
	SELFREX			10	1	Self refresh exit
	SELFREXST		9	1	Self refresh exit status
	REFRESHR		6	3	Number of refresh commands
	REFRESHC		0	6	Refresh counter period

SDRMCON			0x050-0x058	8
	BANKM		22	3	Mask for bank tag
	PAGEM		19	3	Mask for page tag
	CRC			16	3	Row cycle time counter
	CRCD		14	2	Row to column delay counter
	AWIDTH		12	2	Width of column address
	CRP			10	2	Row precharge time counter
	CRSC		8	2	Mode register setup time
	CRFSH		4	4	Refresh commands counter
	CRAS		0	4	Row to precharge delay counter

SDRMOD			0x060-0x068	8
	OPMODE		7	7	Operation Mode
	CASLAT		4	3	CAS latency
	BTYP		3	1	Burst type
	BURSTL		0	3	Burst length

SDRSTAT			0x070-0x078	8
	SDRM_BUSY	1	1	SDRAM Busy
	REFERR		0	1	SDRAM Refresh Error

EMUAS			0x160
	BASE		12	20	Base address
	ALTSEG		8	4	Alternate segment
	MASK		4	4	Address mask
	ALTENAB		1	1	Alternate segment comparison
	REGENAB		0	1	Memory region

EMUBC			0x168
	WRITE		31	1	Write protection
	AGEN		28	3	Address generation
	XCMDDELAY	26	2	External command delay
	WAIT		24	2	External wait state
	PORTW		22	2	Port width
	BCGEN		20	2	Signal timing mode
	WAITINV		19	1	Reversed polarity at WAIT
	PRE			18	1	Prefetch mechanism
	DLOAD		17	1	Data upload
	ENDIAN		16	1	Endian mode
	CMULT		13	3	Cycle multiplier
	CTYPE		10	2	Cycle Type
	AALIGN		9	1	Address alignment
	WPRE		8	1	Weak prefetch
	MULTMAP		0	7	Multiplier map

EMUBAP			0x170
	ADDRC		30	2	Address Cycles
	AHOLDC		28	2	Multiplexed accesses
	CMDDELAY	25	3	Programmed command
	WAITRDC		22	3	Programmed for read accesses
	WAITWRC		19	3	Programmed for wait accesses
	BURSTC		16	3	During burst accesses
	DATAC		14	2	Write accesses
	RDRECOVC	11	3	After read accesses
	WRRECOVC	8	3	After write accesses
	DTARDWR		4	4	Between read and write accesses
	DTACS		0	4	Between different regions

EMUOVL			0x178
	OVERLAY		0	8	Overlay chip select

USERCON			0x190
