Abhijit Jas , Yi-Shing Chang , Sreejit Chakravarty, An Approach to Minimizing Functional Constraints, Proceedings of the 21st IEEE International Symposium on on Defect and Fault-Tolerance in VLSI Systems, p.215-226, October 04-06, 2006[doi>10.1109/DFT.2006.13]
Andrew B. Kahng , Ilgweon Kang , Siddhartha Nath, Incremental multiple-scan chain ordering for ECO flip-flop insertion, Proceedings of the International Conference on Computer-Aided Design, November 18-21, 2013, San Jose, California
Haluk Konuk , Elham Moghaddam , Nilanjan Mukherjee , Janusz Rajski , Deepak Solanki , Jerzy Tyszer , Justyna Zawada, Design for low test pattern counts, Proceedings of the 52nd Annual Design Automation Conference, p.1-6, June 07-11, 2015, San Francisco, California[doi>10.1145/2744769.2744817]
Subhadip Kundu , Santanu Chattopadhyay , Indranil Sengupta , Rohit Kapur, An ATE assisted DFD technique for volume diagnosis of scan chains, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488772]
Yung-Chieh Lin , Feng Lu , Kai Yang , Kwang-Ting Cheng, Constraint extraction for pseudo-functional scan-based delay testing, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120797]
E. K. Moghaddam, J. Rajski, S. M. Reddy, and M. Kassab. 2010. At-speed scan test with low switching activity. In Proceedings of the VLSI Test Symposium. IEEE, 177--182.
Ilia Polian , Hideo Fujiwara, Functional constraints vs. test compression in scan-based delay testing, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Irith Pomeranz, On the generation of scan-based test sets with reachable states for testing under functional operation conditions, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996813]
I. Pomeranz. 2012. Functional broadside tests for embedded logic blocks. IET Computers & Digital Techniques. 6, 4, 223--231.
Irith Pomeranz, Generation of Functional Broadside Tests for Logic Blocks With Constrained Primary Input Sequences, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.32 n.3, p.442-452, March 2013[doi>10.1109/TCAD.2012.2227258]
Irith Pomeranz, Generation of close-to-functional broadside tests with equal primary input vectors, Proceedings of the 52nd Annual Design Automation Conference, p.1-6, June 07-11, 2015, San Francisco, California[doi>10.1145/2744769.2744844]
I. Pomeranz , S. M. Reddy, Generation of Functional Broadside Tests for Transition Faults, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.10, p.2207-2218, October 2006[doi>10.1109/TCAD.2005.860959]
I. Pomeranz and S. M. Reddy. 2009a. Definition and generation of partially-functional broadside tests. IET Computers & Digital Techniques. 1--13.
Irith Pomeranz , Sudhakar M. Reddy, On-chip Generation of the Second Primary Input Vectors of Broadside Tests, Proceedings of the 2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.38-46, October 07-09, 2009[doi>10.1109/DFT.2009.12]
Selvaraj Ravi , M. Joseph, High-Level Test Synthesis: A Survey from Synthesis Process Flow Perspective, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.4, p.1-27, August 2014[doi>10.1145/2627754]
Jeff Rearick, Too much delay fault coverage is a bad thing, Proceedings of the IEEE International Test Conference 2001, p.624-633, October 30-November 01, 2001
SÃ©bastien Sarrazin , Samuel Evain , Lirida Alves de Barros Naviner , Yannick Bonhomme , Valentin Gherman, Scan design with shadow flip-flops for low performance overhead and concurrent delay fault detection, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
J. Saxena, K. M. Butler, V. B. Jayaram, S. Kundu, N. V. Arvind, P. Sreeprakash, and M. Hachinger. 2003. A case study of ir-drop in structured at-speed testing. In Proceedings of the International Test Conference. IEEE, 1098--1104.
S. Sde-Paz and E. Salomon. 2008. Frequency and power correlation between at-speed scan and functional tests. In Proceedings of the International Test Conference. IEEE, Paper 13.3, 1--9.
M. Syal, et al. 2006. A study of implication based pseudo functional testing. In Proceedings of the International Test Conference. IEEE.
Dong Xiang , Zhen Chen , Laung-Terng Wang, Scan Flip-Flop Grouping to Compress Test Data and Compact Test Responses for Launch-on-Capture Delay Testing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.2, p.1-24, April 2012[doi>10.1145/2159542.2159550]
Qiang Xu , Nicola Nicolici, DFT Infrastructure for Broadside Two-Pattern Test of Core-Based SOCs, IEEE Transactions on Computers, v.55 n.4, p.470-485, April 2006[doi>10.1109/TC.2006.56]
