<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - gaussianF_ip_src_gaussianKernel.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../gaussianF_ip_src_gaussianKernel.vhd" target="rtwreport_document_frame" id="linkToText_plain">gaussianF_ip_src_gaussianKernel.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj1\hdlsrc\gaussianFilter\gaussianF_ip_src_gaussianKernel.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2024-06-19 09:54:13</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: gaussianF_ip_src_gaussianKernel</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: gaussianFilter/gaussianFilter/frameBasedGaussianFilter/gaussianKernel</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- Model version: 8.39</span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- </span>
</span><span><a class="LN" id="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="19">   19   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a><span class="KW">USE</span> work.gaussianF_ip_src_gaussianFilter_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="23">   23   </a>
</span><span><a class="LN" id="24">   24   </a><span class="KW">ENTITY</span> gaussianF_ip_src_gaussianKernel <span class="KW">IS</span>
</span><span><a class="LN" id="25">   25   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        in_0                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="29">   29   </a>        in_1                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="30">   30   </a>        in_2                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="31">   31   </a>        in_3                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="32">   32   </a>        in_4                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="33">   33   </a>        in_5                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="34">   34   </a>        in_6                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="35">   35   </a>        in_7                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="36">   36   </a>        in_8                              :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="37">   37   </a>        data_0                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="38">   38   </a>        data_1                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="39">   39   </a>        data_2                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="40">   40   </a>        data_3                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="41">   41   </a>        data_4                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="42">   42   </a>        data_5                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="43">   43   </a>        data_6                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="44">   44   </a>        data_7                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="45">   45   </a>        data_8                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="46">   46   </a>        in_valid                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>        e                                 :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="48">   48   </a>        e_valid                           :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="49">   49   </a>        );
</span><span><a class="LN" id="50">   50   </a><span class="KW">END</span> gaussianF_ip_src_gaussianKernel;
</span><span><a class="LN" id="51">   51   </a>
</span><span><a class="LN" id="52">   52   </a>
</span><span><a class="LN" id="53">   53   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> gaussianF_ip_src_gaussianKernel <span class="KW">IS</span>
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_nfp_mul_single
</span><span><a class="LN" id="57">   57   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="58">   58   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="59">   59   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="60">   60   </a>          nfp_in1                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="61">   61   </a>          nfp_in2                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="62">   62   </a>          nfp_out                         :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="63">   63   </a>          );
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="65">   65   </a>
</span><span><a class="LN" id="66">   66   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_nfp_add_single
</span><span><a class="LN" id="67">   67   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="68">   68   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="69">   69   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="70">   70   </a>          nfp_in1                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="71">   71   </a>          nfp_in2                         :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- single</span>
</span><span><a class="LN" id="72">   72   </a>          nfp_out                         :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- single</span>
</span><span><a class="LN" id="73">   73   </a>          );
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="75">   75   </a>
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">COMPONENT</span> gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="77">   77   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="78">   78   </a>             DataWidth                    : integer
</span><span><a class="LN" id="79">   79   </a>             );
</span><span><a class="LN" id="80">   80   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="81">   81   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="82">   82   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="83">   83   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="84">   84   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="85">   85   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="86">   86   </a>          dout                            :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="87">   87   </a>          );
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="89">   89   </a>
</span><span><a class="LN" id="90">   90   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_nfp_mul_single
</span><span><a class="LN" id="92">   92   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_nfp_mul_single(rtl);
</span><span><a class="LN" id="93">   93   </a>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_nfp_add_single
</span><span><a class="LN" id="95">   95   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_nfp_add_single(rtl);
</span><span><a class="LN" id="96">   96   </a>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="98">   98   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.gaussianF_ip_src_SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" id="99">   99   </a>
</span><span><a class="LN" id="100">  100   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">SIGNAL</span> in_rsvd                          : matrix_of_std_logic_vector32(0 <span class="KW">TO</span> 2, 0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32 [3x3]</span>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">SIGNAL</span> c1_in                            : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 8);  <span class="CT">-- ufix32 [9]</span>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">SIGNAL</span> data                             : matrix_of_std_logic_vector32(0 <span class="KW">TO</span> 2, 0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32 [3x3]</span>
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">SIGNAL</span> c1_data                          : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 8);  <span class="CT">-- ufix32 [9]</span>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">SIGNAL</span> c1_temp                          : vector_of_std_logic_vector32(0 <span class="KW">TO</span> 8);  <span class="CT">-- ufix32 [9]</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">SIGNAL</span> temp                             : matrix_of_std_logic_vector32(0 <span class="KW">TO</span> 2, 0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix32 [3x3]</span>
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">SIGNAL</span> In_1_0_2                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">SIGNAL</span> In_1_1_2                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">SIGNAL</span> In_1_2_2                         : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">SIGNAL</span> sum_op_stage1                    : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">SIGNAL</span> mergedDelay_waddr                : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">SIGNAL</span> mergedDelay_wrenb                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">SIGNAL</span> mergedDelay_raddr                : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">SIGNAL</span> mergedOutput                     : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">SIGNAL</span> slicedInput                      : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">SIGNAL</span> In_1_2_2_1                       : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">SIGNAL</span> Out_1_2                          : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">SIGNAL</span> Out_1_2_1                        : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">SIGNAL</span> mergedInput                      : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">SIGNAL</span> mergedDelay_regin                : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout               : std_logic_vector(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">SIGNAL</span> mergedDelay_regout_unsigned      : unsigned(127 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix128</span>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">SIGNAL</span> sum_op_stage1_1                  : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">SIGNAL</span> slicedInput_1                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">SIGNAL</span> In_1_0_2_1                       : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">SIGNAL</span> Out_1_0                          : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">SIGNAL</span> sum_op_stage1_2                  : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> slicedInput_2                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> In_1_1_2_1                       : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">SIGNAL</span> Out_1_1                          : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> sum_op_stage1_3                  : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">SIGNAL</span> slicedInput_3                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> In_1_2                           : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="134">  134   </a>
</span><span><a class="LN" id="135">  135   </a><span class="KW">BEGIN</span>
</span><span><a  class="LN" id="136" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  136   </a>  u_nfp_add_comp : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="137" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  137   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="138" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  138   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="139" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  139   </a>              enb =&gt; enb,
</span><span><a class="LN" id="140">  140   </a>              nfp_in1 =&gt; temp(0, 2),  <span class="CT">-- single</span>
</span><span><a class="LN" id="141">  141   </a>              nfp_in2 =&gt; temp(1, 2),  <span class="CT">-- single</span>
</span><span><a class="LN" id="142">  142   </a>              nfp_out =&gt; sum_op_stage1  <span class="CT">-- single</span>
</span><span><a  class="LN" id="143" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  143   </a>              );
</span><span><a class="LN" id="144">  144   </a>
</span><span><a  class="LN" id="145" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  145   </a>  u_nfp_add_comp_1 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="146" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  146   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="147" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  147   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="148" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  148   </a>              enb =&gt; enb,
</span><span><a class="LN" id="149">  149   </a>              nfp_in1 =&gt; sum_op_stage1,  <span class="CT">-- single</span>
</span><span><a class="LN" id="150">  150   </a>              nfp_in2 =&gt; In_1_2_2_1,  <span class="CT">-- single</span>
</span><span><a class="LN" id="151">  151   </a>              nfp_out =&gt; Out_1_2  <span class="CT">-- single</span>
</span><span><a  class="LN" id="152" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  152   </a>              );
</span><span><a class="LN" id="153">  153   </a>
</span><span><a class="LN" id="154">  154   </a>  u_ShiftRegisterRAM : gaussianF_ip_src_SimpleDualPortRAM_generic
</span><span><a class="LN" id="155">  155   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 3,
</span><span><a class="LN" id="156">  156   </a>                 DataWidth =&gt; 128
</span><span><a class="LN" id="157">  157   </a>                 )
</span><span><a class="LN" id="158">  158   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="159">  159   </a>              enb =&gt; enb,
</span><span><a class="LN" id="160">  160   </a>              wr_din =&gt; std_logic_vector(mergedDelay_regin),
</span><span><a class="LN" id="161">  161   </a>              wr_addr =&gt; std_logic_vector(mergedDelay_waddr),
</span><span><a class="LN" id="162">  162   </a>              wr_en =&gt; mergedDelay_wrenb,  <span class="CT">-- ufix1</span>
</span><span><a class="LN" id="163">  163   </a>              rd_addr =&gt; std_logic_vector(mergedDelay_raddr),
</span><span><a class="LN" id="164">  164   </a>              dout =&gt; mergedDelay_regout
</span><span><a class="LN" id="165">  165   </a>              );
</span><span><a class="LN" id="166">  166   </a>
</span><span><a  class="LN" id="167" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  167   </a>  u_nfp_add_comp_2 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="168" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  168   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="169" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  169   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="170" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  170   </a>              enb =&gt; enb,
</span><span><a class="LN" id="171">  171   </a>              nfp_in1 =&gt; temp(0, 0),  <span class="CT">-- single</span>
</span><span><a class="LN" id="172">  172   </a>              nfp_in2 =&gt; temp(1, 0),  <span class="CT">-- single</span>
</span><span><a class="LN" id="173">  173   </a>              nfp_out =&gt; sum_op_stage1_1  <span class="CT">-- single</span>
</span><span><a  class="LN" id="174" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  174   </a>              );
</span><span><a class="LN" id="175">  175   </a>
</span><span><a  class="LN" id="176" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  176   </a>  u_nfp_add_comp_3 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="177" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  177   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="178" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  178   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="179" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  179   </a>              enb =&gt; enb,
</span><span><a class="LN" id="180">  180   </a>              nfp_in1 =&gt; sum_op_stage1_1,  <span class="CT">-- single</span>
</span><span><a class="LN" id="181">  181   </a>              nfp_in2 =&gt; In_1_0_2_1,  <span class="CT">-- single</span>
</span><span><a class="LN" id="182">  182   </a>              nfp_out =&gt; Out_1_0  <span class="CT">-- single</span>
</span><span><a  class="LN" id="183" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  183   </a>              );
</span><span><a class="LN" id="184">  184   </a>
</span><span><a  class="LN" id="185" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  185   </a>  u_nfp_add_comp_4 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="186" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  186   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="187" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  187   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="188" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  188   </a>              enb =&gt; enb,
</span><span><a class="LN" id="189">  189   </a>              nfp_in1 =&gt; temp(0, 1),  <span class="CT">-- single</span>
</span><span><a class="LN" id="190">  190   </a>              nfp_in2 =&gt; temp(1, 1),  <span class="CT">-- single</span>
</span><span><a class="LN" id="191">  191   </a>              nfp_out =&gt; sum_op_stage1_2  <span class="CT">-- single</span>
</span><span><a  class="LN" id="192" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  192   </a>              );
</span><span><a class="LN" id="193">  193   </a>
</span><span><a  class="LN" id="194" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  194   </a>  u_nfp_add_comp_5 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="195" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  195   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="196" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  196   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="197" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  197   </a>              enb =&gt; enb,
</span><span><a class="LN" id="198">  198   </a>              nfp_in1 =&gt; sum_op_stage1_2,  <span class="CT">-- single</span>
</span><span><a class="LN" id="199">  199   </a>              nfp_in2 =&gt; In_1_1_2_1,  <span class="CT">-- single</span>
</span><span><a class="LN" id="200">  200   </a>              nfp_out =&gt; Out_1_1  <span class="CT">-- single</span>
</span><span><a  class="LN" id="201" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  201   </a>              );
</span><span><a class="LN" id="202">  202   </a>
</span><span><a  class="LN" id="203" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  203   </a>  u_nfp_add_comp_6 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="204" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  204   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="205" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  205   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="206" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  206   </a>              enb =&gt; enb,
</span><span><a class="LN" id="207">  207   </a>              nfp_in1 =&gt; Out_1_0,  <span class="CT">-- single</span>
</span><span><a class="LN" id="208">  208   </a>              nfp_in2 =&gt; Out_1_1,  <span class="CT">-- single</span>
</span><span><a class="LN" id="209">  209   </a>              nfp_out =&gt; sum_op_stage1_3  <span class="CT">-- single</span>
</span><span><a  class="LN" id="210" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  210   </a>              );
</span><span><a class="LN" id="211">  211   </a>
</span><span><a  class="LN" id="212" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  212   </a>  u_nfp_add_comp_7 : gaussianF_ip_src_nfp_add_single
</span><span><a  class="LN" id="213" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  213   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a  class="LN" id="214" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  214   </a>              reset =&gt; reset,
</span><span><a  class="LN" id="215" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  215   </a>              enb =&gt; enb,
</span><span><a class="LN" id="216">  216   </a>              nfp_in1 =&gt; sum_op_stage1_3,  <span class="CT">-- single</span>
</span><span><a class="LN" id="217">  217   </a>              nfp_in2 =&gt; In_1_2,  <span class="CT">-- single</span>
</span><span><a class="LN" id="218">  218   </a>              nfp_out =&gt; e  <span class="CT">-- single</span>
</span><span><a  class="LN" id="219" href="matlab:coder.internal.code2model('gaussianFilter:11771:1:7')" name="code2model">  219   </a>              );
</span><span><a class="LN" id="220">  220   </a>
</span><span><a class="LN" id="221">  221   </a>  in_rsvd(0, 0) &lt;= in_0;
</span><span><a class="LN" id="222">  222   </a>  in_rsvd(1, 0) &lt;= in_1;
</span><span><a class="LN" id="223">  223   </a>  in_rsvd(2, 0) &lt;= in_2;
</span><span><a class="LN" id="224">  224   </a>  in_rsvd(0, 1) &lt;= in_3;
</span><span><a class="LN" id="225">  225   </a>  in_rsvd(1, 1) &lt;= in_4;
</span><span><a class="LN" id="226">  226   </a>  in_rsvd(2, 1) &lt;= in_5;
</span><span><a class="LN" id="227">  227   </a>  in_rsvd(0, 2) &lt;= in_6;
</span><span><a class="LN" id="228">  228   </a>  in_rsvd(1, 2) &lt;= in_7;
</span><span><a class="LN" id="229">  229   </a>  in_rsvd(2, 2) &lt;= in_8;
</span><span><a class="LN" id="230">  230   </a>
</span><span><a class="LN" id="231">  231   </a>  c1_in_gen1: <span class="KW">FOR</span> d1 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="232">  232   </a>    c1_in_gen: <span class="KW">FOR</span> d0 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="233">  233   </a>      c1_in(d0 + (d1 * 3)) &lt;= in_rsvd(d0, d1);
</span><span><a class="LN" id="234">  234   </a>    <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="235">  235   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="236">  236   </a>
</span><span><a class="LN" id="237">  237   </a>  data(0, 0) &lt;= data_0;
</span><span><a class="LN" id="238">  238   </a>  data(1, 0) &lt;= data_1;
</span><span><a class="LN" id="239">  239   </a>  data(2, 0) &lt;= data_2;
</span><span><a class="LN" id="240">  240   </a>  data(0, 1) &lt;= data_3;
</span><span><a class="LN" id="241">  241   </a>  data(1, 1) &lt;= data_4;
</span><span><a class="LN" id="242">  242   </a>  data(2, 1) &lt;= data_5;
</span><span><a class="LN" id="243">  243   </a>  data(0, 2) &lt;= data_6;
</span><span><a class="LN" id="244">  244   </a>  data(1, 2) &lt;= data_7;
</span><span><a class="LN" id="245">  245   </a>  data(2, 2) &lt;= data_8;
</span><span><a class="LN" id="246">  246   </a>
</span><span><a class="LN" id="247">  247   </a>  c1_data_gen1: <span class="KW">FOR</span> d1 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="248">  248   </a>    c1_data_gen: <span class="KW">FOR</span> d0 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="249">  249   </a>      c1_data(d0 + (d1 * 3)) &lt;= data(d0, d1);
</span><span><a class="LN" id="250">  250   </a>    <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="251">  251   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="252">  252   </a>
</span><span><a class="LN" id="253">  253   </a>  u_nfp_mul_comp_gen: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 8 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="254">  254   </a>    u_nfp_mul_comp : gaussianF_ip_src_nfp_mul_single
</span><span><a class="LN" id="255">  255   </a>      <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="256">  256   </a>                reset =&gt; reset,
</span><span><a class="LN" id="257">  257   </a>                enb =&gt; enb,
</span><span><a class="LN" id="258">  258   </a>                nfp_in1 =&gt; c1_in(k),  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="259">  259   </a>                nfp_in2 =&gt; c1_data(k),  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="260">  260   </a>                nfp_out =&gt; c1_temp(k)  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="261">  261   </a>                );
</span><span><a class="LN" id="262">  262   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="263">  263   </a>
</span><span><a class="LN" id="264">  264   </a>  temp_gen1: <span class="KW">FOR</span> d1 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="265">  265   </a>    temp_gen: <span class="KW">FOR</span> d0 <span class="KW">IN</span> 0 <span class="KW">TO</span> 2 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="266">  266   </a>      temp(d0, d1) &lt;= c1_temp(d0 + (d1 * 3));
</span><span><a class="LN" id="267">  267   </a>    <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="268">  268   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="269">  269   </a>
</span><span><a class="LN" id="270">  270   </a>  In_1_0_2 &lt;= unsigned(temp(2, 0));
</span><span><a class="LN" id="271">  271   </a>
</span><span><a class="LN" id="272">  272   </a>  In_1_1_2 &lt;= unsigned(temp(2, 1));
</span><span><a class="LN" id="273">  273   </a>
</span><span><a class="LN" id="274">  274   </a>  In_1_2_2 &lt;= unsigned(temp(2, 2));
</span><span><a class="LN" id="275">  275   </a>
</span><span><a class="LN" id="276">  276   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="277">  277   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="278">  278   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="279">  279   </a>  <span class="CT">--  count to value  = 3</span>
</span><span><a class="LN" id="280">  280   </a>  <span class="CT">-- Write address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="281">  281   </a>  mergedDelay_wr_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="282">  282   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="283">  283   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="284">  284   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="285">  285   </a>        mergedDelay_waddr &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="286">  286   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="287">  287   </a>        <span class="KW">IF</span> mergedDelay_waddr &gt;= to_unsigned(16#3#, 3) <span class="KW">THEN</span>
</span><span><a class="LN" id="288">  288   </a>          mergedDelay_waddr &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="289">  289   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="290">  290   </a>          mergedDelay_waddr &lt;= mergedDelay_waddr + to_unsigned(16#1#, 3);
</span><span><a class="LN" id="291">  291   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="292">  292   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="293">  293   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="294">  294   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_wr_process;
</span><span><a class="LN" id="295">  295   </a>
</span><span><a class="LN" id="296">  296   </a>
</span><span><a class="LN" id="297">  297   </a>  mergedDelay_wrenb &lt;= '1';
</span><span><a class="LN" id="298">  298   </a>
</span><span><a class="LN" id="299">  299   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="300">  300   </a>  <span class="CT">--  initial value   = 1</span>
</span><span><a class="LN" id="301">  301   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="302">  302   </a>  <span class="CT">--  count to value  = 3</span>
</span><span><a class="LN" id="303">  303   </a>  <span class="CT">-- Read address counter for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="304">  304   </a>  mergedDelay_rd_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="305">  305   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="306">  306   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="307">  307   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="308">  308   </a>        mergedDelay_raddr &lt;= to_unsigned(16#1#, 3);
</span><span><a class="LN" id="309">  309   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="310">  310   </a>        <span class="KW">IF</span> mergedDelay_raddr &gt;= to_unsigned(16#3#, 3) <span class="KW">THEN</span>
</span><span><a class="LN" id="311">  311   </a>          mergedDelay_raddr &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" id="312">  312   </a>        <span class="KW">ELSE</span>
</span><span><a class="LN" id="313">  313   </a>          mergedDelay_raddr &lt;= mergedDelay_raddr + to_unsigned(16#1#, 3);
</span><span><a class="LN" id="314">  314   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="315">  315   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="316">  316   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="317">  317   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_rd_process;
</span><span><a class="LN" id="318">  318   </a>
</span><span><a class="LN" id="319">  319   </a>
</span><span><a class="LN" id="320">  320   </a>  slicedInput &lt;= mergedOutput(63 <span class="KW">DOWNTO</span> 32);
</span><span><a class="LN" id="321">  321   </a>
</span><span><a class="LN" id="322">  322   </a>  In_1_2_2_1 &lt;= std_logic_vector(resize(slicedInput, 32));
</span><span><a class="LN" id="323">  323   </a>
</span><span><a class="LN" id="324">  324   </a>  Out_1_2_1 &lt;= unsigned(Out_1_2);
</span><span><a class="LN" id="325">  325   </a>
</span><span><a class="LN" id="326">  326   </a>  mergedInput &lt;= In_1_0_2 &amp; In_1_1_2 &amp; In_1_2_2 &amp; Out_1_2_1;
</span><span><a class="LN" id="327">  327   </a>
</span><span><a class="LN" id="328">  328   </a>  <span class="CT">-- Input register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="329">  329   </a>  mergedDelay_reginc_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="330">  330   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="331">  331   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="332">  332   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="333">  333   </a>        mergedDelay_regin &lt;= to_unsigned(0, 128);
</span><span><a class="LN" id="334">  334   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="335">  335   </a>        mergedDelay_regin &lt;= mergedInput;
</span><span><a class="LN" id="336">  336   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="337">  337   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="338">  338   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_reginc_process;
</span><span><a class="LN" id="339">  339   </a>
</span><span><a class="LN" id="340">  340   </a>
</span><span><a class="LN" id="341">  341   </a>  mergedDelay_regout_unsigned &lt;= unsigned(mergedDelay_regout);
</span><span><a class="LN" id="342">  342   </a>
</span><span><a class="LN" id="343">  343   </a>  <span class="CT">-- Output register for RAM-based shift register mergedDelay</span>
</span><span><a class="LN" id="344">  344   </a>  mergedDelay_regoutc_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="345">  345   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="346">  346   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="347">  347   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="348">  348   </a>        mergedOutput &lt;= to_unsigned(0, 128);
</span><span><a class="LN" id="349">  349   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="350">  350   </a>        mergedOutput &lt;= mergedDelay_regout_unsigned;
</span><span><a class="LN" id="351">  351   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="352">  352   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="353">  353   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mergedDelay_regoutc_process;
</span><span><a class="LN" id="354">  354   </a>
</span><span><a class="LN" id="355">  355   </a>
</span><span><a class="LN" id="356">  356   </a>  slicedInput_1 &lt;= mergedOutput(127 <span class="KW">DOWNTO</span> 96);
</span><span><a class="LN" id="357">  357   </a>
</span><span><a class="LN" id="358">  358   </a>  In_1_0_2_1 &lt;= std_logic_vector(resize(slicedInput_1, 32));
</span><span><a class="LN" id="359">  359   </a>
</span><span><a class="LN" id="360">  360   </a>  slicedInput_2 &lt;= mergedOutput(95 <span class="KW">DOWNTO</span> 64);
</span><span><a class="LN" id="361">  361   </a>
</span><span><a class="LN" id="362">  362   </a>  In_1_1_2_1 &lt;= std_logic_vector(resize(slicedInput_2, 32));
</span><span><a class="LN" id="363">  363   </a>
</span><span><a class="LN" id="364">  364   </a>  slicedInput_3 &lt;= mergedOutput(31 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="365">  365   </a>
</span><span><a class="LN" id="366">  366   </a>  In_1_2 &lt;= std_logic_vector(resize(slicedInput_3, 32));
</span><span><a class="LN" id="367">  367   </a>
</span><span><a class="LN" id="368">  368   </a>  e_valid &lt;= in_valid;
</span><span><a class="LN" id="369">  369   </a>
</span><span><a class="LN" id="370">  370   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="371">  371   </a>
</span><span><a class="LN" id="372">  372   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
