#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar  4 06:42:10 2019
# Process ID: 27050
# Current directory: /media/psf/raid/simon/src/verilog/xls
# Command line: vivado xls.xpr
# Log file: /media/psf/raid/simon/src/verilog/xls/vivado.log
# Journal file: /media/psf/raid/simon/src/verilog/xls/vivado.jou
#-----------------------------------------------------------
start_gui
open_project xls.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace /media/psf/raid/simon/src/verilog/xls/xls.sdk -hwspec /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper.hdf
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/media/psf/raid/simon/src/verilog/xls/xls.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {w25q128fv-qspi-x4-single}] 0]
open_bd_design {/media/psf/raid/simon/src/verilog/xls/xls.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/media/psf/Home/BOOT.bin} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {/media/psf/Home/BOOT.bin} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
create_hw_cfgmem -hw_device [get_hw_devices xc7z020_1] -mem_dev [lindex [get_cfgmem_parts {w25q128fv-qspi-x4-single}] 0]
launch_sdk -workspace /media/psf/raid/simon/src/verilog/xls/xls.sdk -hwspec /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper.hdf
launch_sdk -workspace /media/psf/raid/simon/src/verilog/xls/xls.sdk -hwspec /media/psf/raid/simon/src/verilog/xls/xls.sdk/design_1_wrapper.hdf
close_hw
file mkdir /media/psf/raid/simon/src/verilog/xls/xls.srcs/sources_1/new
close [ open /media/psf/raid/simon/src/verilog/xls/xls.srcs/sources_1/new/xlbus.v w ]
add_files /media/psf/raid/simon/src/verilog/xls/xls.srcs/sources_1/new/xlbus.v
update_compile_order -fileset sources_1
open_bd_design {/media/psf/raid/simon/src/verilog/xls/xls.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
close [ open /media/psf/raid/simon/src/verilog/xls/xls.srcs/sources_1/new/include.v w ]
add_files /media/psf/raid/simon/src/verilog/xls/xls.srcs/sources_1/new/include.v
update_compile_order -fileset sources_1
