# Generated by Yosys 0.7+      25 (git sha1 c17d98f, clang 8.0.0 -fPIC -Os)

.model Main
.inputs clk
.outputs LED1 LED2 LED3 LED4 LED5
.names $false
.names $true
1
.names $undef
.names $false LED1
1 1
.names $false LED2
1 1
.names $false LED3
1 1
.names $false LED4
1 1
.names $true LED5
1 1
.names clk sec.clk
1 1
.end
