 ğŸš€ Hey there! I'm Nandini Yamani! ğŸ‘‹ ğŸ˜Š  
----
VLSI Design & Verification | FPGA Programming & Testbench Development | RTL Design | Semiconductor Process Technologies | Fabrication & Cleanroom environment

ğŸ’¡ About Me  
----
ğŸ’¡ I'm passionate about VLSI Design, FPGA programming, and hardware systems to create efficient and high-performance technologies.  
ğŸ“ I'm currently pursuing Master of Science in Electrical Engineering at the University of South Florida.  
ğŸŒ± I'm focusing on expanding my expertise in FPGA & RTL designing and verification.  

ğŸ’¬I'm seeking full-time opportunites starting May 2025 in Design verification, RTL & FPGA design roles.

âœ‰ï¸ You can email me at nandini.yamani@gmail.com. 

ğŸ”— You can connect with me on [LinkedIn](https://www.linkedin.com/in/https://www.linkedin.com/in/nandini-yamani-b6a013233/).
   

ğŸ“ Education  
-----
ğŸ“ **University of South Florida**, Tampa, FL  
ğŸ“ Master of Science in Electrical Engineering  
ğŸ“… August 2023 - May 2025  
âœ¨ Specialization: Microelectronics  
ğŸ”¬ Focus Areas: Semiconductor Devices, FPGA designing, Fabrication advancements

ğŸ“š **Relevant Coursework**:   
ğŸ”¹ Integrated Circuit Technology  
ğŸ”¹ Integrated System Technology  
ğŸ”¹ Microprocessor Principles/Apps  
ğŸ”¹ Analog CMOS-VLSI    
ğŸ”¹ Semiconductor Design Technology   
ğŸ”¹ Embedded Systems    

ğŸ“ **Malla Reddy Institute of Engineering and Technology**, Telangana, India  
ğŸ“ Bachelor of Technology in Electronics and Communication Engineering  
ğŸ“… August 2019 - July 2023  

ğŸ“Œ Key Highlights:  
----
âœ… Designed, simulated, and integrated FPGA-based systems for academic projects using VHDL and Xilinx Vivado.  
âœ… Experience with power optimization and static timing analysis in FPGA and VLSI designs.  
âœ… Gained hands-on experience with industry-standard tools like Xilinx Vivado, Questasim, LTSpice.  

ğŸ”¥ Skills & Expertise 
----
ğŸ”¥ **FPGA Programming & Testbench Development** â€“ Designing and validating FPGA-based systems and microprocessors using Verilog/VHDL.  
âš¡ **RTL Design & Digital IC Design** â€“ Implementing and optimizing high-performance, low-power circuits.  
ğŸ› ï¸ **Hardware Acceleration** â€“ Leveraging FPGA for speeding up computation and real-time processing.  
ğŸ” **Design Verification & UVM** â€“ Creating robust testbenches with SystemVerilog, UVM, and coverage-driven verification.  
ğŸ“¡ **Communication Protocols** â€“ Experience with UART, SPI, I2C, AHB, APB, PCIe.  

ğŸ› ï¸ Tools & Technologies  
----
â€¢ **Tools & software**: Xilinx Vivado, Questasim, MATLAB, Cadence, LTSpice, HSpice, ModelSim, JMP, VCS  
â€¢ **Programming Languages**: C, Python, TCL, Perl, Verilog, VHDL, SystemVerilog, SVA  
â€¢ **Verification Methodologies**: UVM (TLM, TLM2.0), OVM  
â€¢ **Communication Protocols**: UART, SPI, I2C, AHB, APB, PCIe  

ğŸ”¬ Key Projects & Research Contributions  
----
ğŸ–¥ï¸ **Asynchronous FIFO UVM Testbench Development**  
â€¢ Engineered a comprehensive UVM-based testbench to validate FIFO functionality, covering edge cases such as buffer overflow/underflow and clock domain synchronization.  
â€¢ Reduced simulation run-time by 30% through optimized UVM methodology and transaction-level modeling (TLM).  

ğŸ–¥ï¸**Design and Verification of 4-bit ALU using SystemVerilog**  
â€¢ Developed and validated a parameterized 4-bit ALU in SystemVerilog supporting 8 arithmetic and logical operations with sub-nanosecond (<1 ns) combinational delay.  
â€¢ Devised and implemented a SystemVerilog assertion-based self-checking testbench, ensuring 100% functional coverage and comprehensive validation of 256 operand combinations across operation modes.  
â€¢ Performed pre-synthesis functional simulation using Xilinx Vivado, validating 100% output correctness within an 80 ns simulation window.

ğŸ¢ **Five-Floor Elevator Control System Using Finite State Machine**  
â€¢ Developed a five-floor elevator control system using FSM architecture, improving response time by 30% during simulation.  
â€¢ Implemented RTL design in VHDL and validated system performance through behavioral and timing simulations in Xilinx Vivado.   

ğŸ”‹ **Design and Implementation of an Analog Circuit Interface for NMOS Transistor Biasing**  
â€¢ Collaborated with a team to design an analog circuit interface, achieving 95% accuracy in NMOS transistor biasing.  
â€¢ Conducted 50+ iterations using LTSpice to simulate and optimize circuit reliability, delivering Â±2% precision in voltage output.  

ğŸ”Œ **Smart DC Motor Speed Control Using Bluetooth and Microcontroller**  
â€¢ Designed a PWM-based embedded system to control a 12V DC motor's speed via Bluetooth (HC-05), enabling wireless adjustment from a mobile app.  
â€¢ Integrated an I2C LCD display for real-time motor speed feedback.  

ğŸ§ **Spike Sorting in Neurobiology using Wavelet Transform, PCA, and GMM**  
â€¢ Developed a MATLAB-based pipeline for detecting and sorting neural spikes using bandpass filtering and threshold-based peak detection, improving signal-to-noise ratio in simulated neural recordings.  
â€¢ Implemented PCA and K-means clustering to classify spikes into neuron-specific clusters, achieving 90%+ clustering accuracy on synthetic data.  
â€¢ Benchmarked algorithm efficiency across varying sampling rates and noise levels, validating robustness for real-time neurophysiological data preprocessing.

ğŸ“œ Certifications & Technical Achievements  
-----
ğŸ† Certified by SAS- JMP (DOE, SPC, etc.)  
ğŸ† Certified by LinkedIn Learning â€“ Verilog, Perl, Computer Architecture Essentials  
ğŸ† Certificate by Purdue University â€“ Semiconductor Fabrication 101 (FEOL and BEOL process)  
ğŸ†Certificate by Udemy - Design Verification with SystemVerilog/UVM 

