/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  wire [12:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  reg [8:0] celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [25:0] celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [25:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_3z ? in_data[155] : celloutsig_1_5z;
  assign celloutsig_0_2z = celloutsig_0_1z ? celloutsig_0_1z : _00_;
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_1z) & celloutsig_1_0z);
  assign celloutsig_1_16z = celloutsig_1_15z ^ celloutsig_1_8z;
  reg [3:0] _06_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 4'h0;
    else _06_ <= in_data[68:65];
  assign { _01_[3:1], _00_ } = _06_;
  assign celloutsig_0_5z = { in_data[74:56], celloutsig_0_3z } === { celloutsig_0_4z[12:6], _01_[3:1], _00_, _01_[3:1], _00_, celloutsig_0_3z, _01_[3:1], _00_ };
  assign celloutsig_1_3z = { in_data[118:116], celloutsig_1_1z } > { in_data[151:149], celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[8:5], _01_[3:1], _00_ } > in_data[77:70];
  assign celloutsig_1_8z = { in_data[114], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z } > { celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_7z = ! in_data[61:59];
  assign celloutsig_1_10z = ! { celloutsig_1_4z[9], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_6z = celloutsig_0_4z[9:5] < { in_data[91], _01_[3:1], _00_ };
  assign celloutsig_1_0z = in_data[106:103] < in_data[160:157];
  assign celloutsig_1_5z = in_data[127:123] < { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_9z = { _01_[2:1], _00_, celloutsig_0_5z } % { 1'h1, celloutsig_0_4z[2:1], 1'h1 };
  assign celloutsig_1_18z = { celloutsig_1_4z[15:1], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_10z } % { 1'h1, celloutsig_1_11z[13:6], celloutsig_1_11z[6], celloutsig_1_11z[4], celloutsig_1_12z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, celloutsig_1_0z, celloutsig_1_5z, in_data[96] };
  assign celloutsig_0_12z = - { celloutsig_0_11z[6:2], _01_[3:1], _00_ };
  assign celloutsig_1_4z = - in_data[122:107];
  assign celloutsig_0_3z = celloutsig_0_1z & in_data[15];
  assign celloutsig_1_14z = celloutsig_1_4z[15] & celloutsig_1_4z[14];
  assign celloutsig_0_8z = { celloutsig_0_2z, _01_[3:1], _00_ } >>> { celloutsig_0_4z[9:6], celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_5z } - { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_12z = { in_data[102:100], celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_9z[6], 4'h0, celloutsig_1_9z[1:0] } - { celloutsig_1_4z[4:1], celloutsig_1_9z[6], 4'h0, celloutsig_1_9z[1:0], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_1z = ~((in_data[159] & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_17z = ~((celloutsig_1_7z[1] & celloutsig_1_4z[2]) | celloutsig_1_1z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_13z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_13z = { in_data[21:15], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_19z = ~((celloutsig_1_7z[1] & celloutsig_1_16z) | (celloutsig_1_11z[22] & celloutsig_1_7z[1]));
  assign celloutsig_1_15z = ~((celloutsig_1_11z[12] & celloutsig_1_14z) | (celloutsig_1_14z & celloutsig_1_8z));
  assign { celloutsig_0_4z[4], celloutsig_0_4z[6:5], celloutsig_0_4z[3:1], celloutsig_0_4z[12:7] } = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, in_data[6:1] } ~^ { _01_[3], _01_[1], _00_, _01_[2:1], _00_, in_data[44:41], _01_[3:2] };
  assign { celloutsig_1_9z[6], celloutsig_1_9z[0], celloutsig_1_9z[1] } = { celloutsig_1_7z[3], celloutsig_1_5z, celloutsig_1_3z } ^ { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z };
  assign { celloutsig_1_11z[0], celloutsig_1_11z[7], celloutsig_1_11z[4:1], celloutsig_1_11z[23:8], celloutsig_1_11z[6], celloutsig_1_11z[24] } = ~ { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_9z[1] };
  assign _01_[0] = _00_;
  assign celloutsig_0_4z[0] = 1'h1;
  assign { celloutsig_1_11z[25], celloutsig_1_11z[5] } = { 1'h1, celloutsig_1_11z[6] };
  assign celloutsig_1_9z[5:2] = 4'h0;
  assign { out_data[153:128], out_data[96], out_data[40:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
