{"Source Block": ["oh/src/mio/dv/dut_mio.v@54:64@HdlIdDef", "   wire [PW-1:0]\treg_packet_out;\t\t// From mio of mio.v\n   wire\t\t\treg_wait_out;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From mio of mio.v\n   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n   // End of automatics\n \n   \n   assign dut_active       = 1'b1;\n   assign clkout           = clk1;\n"], "Clone Blocks": [["oh/src/mio/dv/dut_mio.v@49:59", "   /*AUTOINPUT*/\n   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\treg_access_out;\t\t// From mio of mio.v\n   wire [PW-1:0]\treg_packet_out;\t\t// From mio of mio.v\n   wire\t\t\treg_wait_out;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From mio of mio.v\n   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n"], ["oh/src/mio/dv/dut_mio.v@52:62", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\treg_access_out;\t\t// From mio of mio.v\n   wire [PW-1:0]\treg_packet_out;\t\t// From mio of mio.v\n   wire\t\t\treg_wait_out;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From mio of mio.v\n   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n   // End of automatics\n \n   \n"], ["oh/src/mio/dv/dut_mio.v@51:61", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\treg_access_out;\t\t// From mio of mio.v\n   wire [PW-1:0]\treg_packet_out;\t\t// From mio of mio.v\n   wire\t\t\treg_wait_out;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From mio of mio.v\n   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n   // End of automatics\n \n"], ["oh/src/mio/dv/dut_mio.v@50:60", "   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\treg_access_out;\t\t// From mio of mio.v\n   wire [PW-1:0]\treg_packet_out;\t\t// From mio of mio.v\n   wire\t\t\treg_wait_out;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From mio of mio.v\n   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n   // End of automatics\n"], ["oh/src/mio/dv/dut_mio.v@53:63", "   wire\t\t\treg_access_out;\t\t// From mio of mio.v\n   wire [PW-1:0]\treg_packet_out;\t\t// From mio of mio.v\n   wire\t\t\treg_wait_out;\t\t// From mio of mio.v\n   wire\t\t\trx_wait;\t\t// From mio of mio.v\n   wire\t\t\ttx_access;\t\t// From mio of mio.v\n   wire\t\t\ttx_clk;\t\t\t// From mio of mio.v\n   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n   // End of automatics\n \n   \n   assign dut_active       = 1'b1;\n"]], "Diff Content": {"Delete": [[59, "   wire [NMIO-1:0]\ttx_packet;\t\t// From mio of mio.v\n"]], "Add": [[59, "   wire [IOW-1:0]\ttx_packet;\t\t// From mio of mio.v\n"]]}}